/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: bcm56440_a0.c 1.21.2.5 Broadcom SDK $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	bcm56440_a0.c
 * Purpose:	bcm56440_a0 chip specific information (register, memories, etc)
 */


#include <sal/core/libc.h>
#include <soc/defs.h>
#include <soc/mem.h>
#include <soc/mcm/driver.h>
#include <soc/mcm/allenum.h>
#include <soc/mcm/intenum.h>

#if defined(BCM_56440_A0)

/* Chip specific top matter from memory file */

fp_slice_map_entry_t
    _soc_mem_entry_null_fp_slice_map_entry_bcm56440_a0;

mtu_values_entry_t _soc_mem_entry_null_l3_mtu_values_bcm56440_a0;

port_or_trunk_mac_limit_entry_t
    _soc_mem_entry_null_port_or_trunk_mac_limit_bcm56440_a0;

vlan_or_vfi_mac_limit_entry_t
    _soc_mem_entry_null_vlan_or_vfi_mac_limit_bcm56440_a0;

/* End of chip specific top matter */

static soc_reg_info_t *soc_registers_bcm56440_a0[] = {
    NULL,    /* ACL_END_OVRD */
    NULL,    /* ACL_START_OVRD */
    NULL,    /* AGER_CONFIG0 */
    NULL,    /* AGER_CONFIG1 */
    NULL,    /* AGER_EVENT_STATUS */
    NULL,    /* AGER_EVENT_THRESH */
    NULL,    /* AGER_STATUS */
    NULL,    /* AGER_THRESH_0 */
    NULL,    /* AGER_THRESH_1 */
    NULL,    /* AGER_THRESH_2 */
    NULL,    /* AGER_THRESH_3 */
    NULL,    /* AGER_THRESH_4 */
    NULL,    /* AGER_THRESH_5 */
    NULL,    /* AGER_THRESH_6 */
    NULL,    /* AGER_THRESH_7 */
    NULL,    /* AGER_THRESH_8 */
    NULL,    /* AGER_THRESH_9 */
    NULL,    /* AGER_THRESH_10 */
    NULL,    /* AGER_THRESH_11 */
    NULL,    /* AGER_THRESH_12 */
    NULL,    /* AGER_THRESH_13 */
    NULL,    /* AGER_THRESH_14 */
    NULL,    /* AGER_THRESH_15 */
    NULL,    /* AGINGCTRMEMDEBUG */
    NULL,    /* AGINGEXPMEMDEBUG */
    &soc_reg_list[SOC_REG_INT_AGING_CTR_ECC_CONTROL_EXTr],
    &soc_reg_list[SOC_REG_INT_AGING_CTR_ECC_CONTROL_INTr],
    NULL,    /* AGING_CTR_MEM_DEBUG */
    &soc_reg_list[SOC_REG_INT_AGING_DFT_CNT_EXTr],
    &soc_reg_list[SOC_REG_INT_AGING_DFT_CNT_INTr],
    &soc_reg_list[SOC_REG_INT_AGING_ERROR_EXTr],
    &soc_reg_list[SOC_REG_INT_AGING_ERROR_INTr],
    &soc_reg_list[SOC_REG_INT_AGING_ERROR_MASK_EXTr],
    &soc_reg_list[SOC_REG_INT_AGING_ERROR_MASK_INTr],
    &soc_reg_list[SOC_REG_INT_AGING_EXP_ECC_CONTROL_EXTr],
    &soc_reg_list[SOC_REG_INT_AGING_EXP_ECC_CONTROL_INTr],
    NULL,    /* AGING_EXP_MEM_DEBUG */
    &soc_reg_list[SOC_REG_INT_AGING_LMT_ECC_CONTROL_EXTr],
    &soc_reg_list[SOC_REG_INT_AGING_LMT_ECC_CONTROL_INTr],
    NULL,    /* AGING_THRESHOLD */
    &soc_reg_list[SOC_REG_INT_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* ANCTL */
    NULL,    /* ANLPA */
    NULL,    /* ANNPG */
    NULL,    /* ANSTT */
    &soc_reg_list[SOC_REG_INT_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_ANY_RMEP_TLV_INTERFACE_UP_STATUS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_ANY_RMEP_TLV_PORT_DOWN_STATUS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_ANY_RMEP_TLV_PORT_UP_STATUS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_AOPSTHr],
    &soc_reg_list[SOC_REG_INT_ARB_EOP_DEBUG_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_ARB_RAM_DBGCTRL_BCM56440_A0r],
    NULL,    /* ARL_AGE_TIMER */
    NULL,    /* ARL_CAM_BIST_CTRL */
    NULL,    /* ARL_CAM_BIST_STATUS_S2 */
    NULL,    /* ARL_CAM_BIST_STATUS_S3 */
    NULL,    /* ARL_CAM_BIST_STATUS_S5 */
    NULL,    /* ARL_CAM_BIST_STATUS_S6 */
    NULL,    /* ARL_CAM_BIST_STATUS_S8 */
    NULL,    /* ARL_CAM_DEBUG */
    NULL,    /* ARL_CONTROL */
    NULL,    /* ARL_DEFAULT_DEFAULT_ROUTER_IP */
    NULL,    /* ARL_DEFIP_HI_PARITY_STATUS */
    NULL,    /* ARL_DEFIP_LO_PARITY_STATUS */
    NULL,    /* ARL_IPIC_CONFIG_DEBUG */
    NULL,    /* ARL_L2_PARITY_STATUS */
    NULL,    /* ARL_L3_PARITY_STATUS */
    NULL,    /* ARL_MEMBIST_STATUS */
    NULL,    /* ARL_PARADDR_DEFIP */
    NULL,    /* ARL_PARADDR_IPMC */
    NULL,    /* ARL_PARADDR_L2 */
    NULL,    /* ARL_PARADDR_L3 */
    NULL,    /* ARL_PARADDR_L2MC */
    NULL,    /* ARL_PARADDR_L2_STATIC */
    NULL,    /* ARL_PARADDR_L2_VALID */
    NULL,    /* ARL_PARADDR_L3IF */
    NULL,    /* ARL_PARADDR_L3_VALID */
    NULL,    /* ARL_PARADDR_QVLAN */
    NULL,    /* ARL_PARADDR_SPF */
    NULL,    /* ARL_PARADDR_STG */
    NULL,    /* ARL_PARERR */
    NULL,    /* ARL_QVLAN_PARITY_STATUS */
    NULL,    /* ARL_SPARE_REG0 */
    NULL,    /* ARL_SPARE_REG1 */
    NULL,    /* ARL_SPARE_REG2 */
    NULL,    /* ARL_XPIC_CONFIG_DEBUG */
    NULL,    /* ARP_RARP_ENABLE */
    NULL,    /* ASFCONFIG */
    NULL,    /* ASFPORTSPEED */
    NULL,    /* ASF_PORT_SPEED */
    &soc_reg_list[SOC_REG_INT_ATSB1_TCID_0r],
    &soc_reg_list[SOC_REG_INT_ATSB1_TCID_1r],
    &soc_reg_list[SOC_REG_INT_ATSB1_TCID_2r],
    &soc_reg_list[SOC_REG_INT_ATSB1_TCID_3r],
    &soc_reg_list[SOC_REG_INT_ATSB1_TCID_4r],
    &soc_reg_list[SOC_REG_INT_ATSB1_TCID_5r],
    &soc_reg_list[SOC_REG_INT_ATSB1_TCID_6r],
    &soc_reg_list[SOC_REG_INT_ATSB1_TCID_7r],
    &soc_reg_list[SOC_REG_INT_ATSB1_TCID_8r],
    &soc_reg_list[SOC_REG_INT_ATSB1_TCID_9r],
    &soc_reg_list[SOC_REG_INT_ATSB1_TCID_10r],
    &soc_reg_list[SOC_REG_INT_ATSB1_TCID_11r],
    &soc_reg_list[SOC_REG_INT_ATSB1_TCID_12r],
    &soc_reg_list[SOC_REG_INT_ATSB1_TCID_13r],
    &soc_reg_list[SOC_REG_INT_ATSB1_TCID_14r],
    &soc_reg_list[SOC_REG_INT_ATSB1_TCID_15r],
    &soc_reg_list[SOC_REG_INT_ATSB2_TCID_0r],
    &soc_reg_list[SOC_REG_INT_ATSB2_TCID_1r],
    &soc_reg_list[SOC_REG_INT_ATSB2_TCID_2r],
    &soc_reg_list[SOC_REG_INT_ATSB2_TCID_3r],
    &soc_reg_list[SOC_REG_INT_ATSB2_TCID_4r],
    &soc_reg_list[SOC_REG_INT_ATSB2_TCID_5r],
    &soc_reg_list[SOC_REG_INT_ATSB2_TCID_6r],
    &soc_reg_list[SOC_REG_INT_ATSB2_TCID_7r],
    &soc_reg_list[SOC_REG_INT_ATSB2_TCID_8r],
    &soc_reg_list[SOC_REG_INT_ATSB2_TCID_9r],
    &soc_reg_list[SOC_REG_INT_ATSB2_TCID_10r],
    &soc_reg_list[SOC_REG_INT_ATSB2_TCID_11r],
    &soc_reg_list[SOC_REG_INT_ATSB2_TCID_12r],
    &soc_reg_list[SOC_REG_INT_ATSB2_TCID_13r],
    &soc_reg_list[SOC_REG_INT_ATSB2_TCID_14r],
    &soc_reg_list[SOC_REG_INT_ATSB2_TCID_15r],
    &soc_reg_list[SOC_REG_INT_ATSC_TCID_0r],
    &soc_reg_list[SOC_REG_INT_ATSC_TCID_1r],
    &soc_reg_list[SOC_REG_INT_ATSC_TCID_2r],
    &soc_reg_list[SOC_REG_INT_ATSC_TCID_3r],
    &soc_reg_list[SOC_REG_INT_ATSC_TCID_4r],
    &soc_reg_list[SOC_REG_INT_ATSC_TCID_5r],
    &soc_reg_list[SOC_REG_INT_ATSC_TCID_6r],
    &soc_reg_list[SOC_REG_INT_ATSC_TCID_7r],
    &soc_reg_list[SOC_REG_INT_ATSC_TCID_8r],
    &soc_reg_list[SOC_REG_INT_ATSC_TCID_9r],
    &soc_reg_list[SOC_REG_INT_ATSC_TCID_10r],
    &soc_reg_list[SOC_REG_INT_ATSC_TCID_11r],
    &soc_reg_list[SOC_REG_INT_ATSC_TCID_12r],
    &soc_reg_list[SOC_REG_INT_ATSC_TCID_13r],
    &soc_reg_list[SOC_REG_INT_ATSC_TCID_14r],
    &soc_reg_list[SOC_REG_INT_ATSC_TCID_15r],
    &soc_reg_list[SOC_REG_INT_ATSUM1_TCID_0r],
    &soc_reg_list[SOC_REG_INT_ATSUM1_TCID_1r],
    &soc_reg_list[SOC_REG_INT_ATSUM1_TCID_2r],
    &soc_reg_list[SOC_REG_INT_ATSUM1_TCID_3r],
    &soc_reg_list[SOC_REG_INT_ATSUM1_TCID_4r],
    &soc_reg_list[SOC_REG_INT_ATSUM1_TCID_5r],
    &soc_reg_list[SOC_REG_INT_ATSUM1_TCID_6r],
    &soc_reg_list[SOC_REG_INT_ATSUM1_TCID_7r],
    &soc_reg_list[SOC_REG_INT_ATSUM1_TCID_8r],
    &soc_reg_list[SOC_REG_INT_ATSUM1_TCID_9r],
    &soc_reg_list[SOC_REG_INT_ATSUM1_TCID_10r],
    &soc_reg_list[SOC_REG_INT_ATSUM1_TCID_11r],
    &soc_reg_list[SOC_REG_INT_ATSUM1_TCID_12r],
    &soc_reg_list[SOC_REG_INT_ATSUM1_TCID_13r],
    &soc_reg_list[SOC_REG_INT_ATSUM1_TCID_14r],
    &soc_reg_list[SOC_REG_INT_ATSUM1_TCID_15r],
    &soc_reg_list[SOC_REG_INT_ATSUM2_TCID_0r],
    &soc_reg_list[SOC_REG_INT_ATSUM2_TCID_1r],
    &soc_reg_list[SOC_REG_INT_ATSUM2_TCID_2r],
    &soc_reg_list[SOC_REG_INT_ATSUM2_TCID_3r],
    &soc_reg_list[SOC_REG_INT_ATSUM2_TCID_4r],
    &soc_reg_list[SOC_REG_INT_ATSUM2_TCID_5r],
    &soc_reg_list[SOC_REG_INT_ATSUM2_TCID_6r],
    &soc_reg_list[SOC_REG_INT_ATSUM2_TCID_7r],
    &soc_reg_list[SOC_REG_INT_ATSUM2_TCID_8r],
    &soc_reg_list[SOC_REG_INT_ATSUM2_TCID_9r],
    &soc_reg_list[SOC_REG_INT_ATSUM2_TCID_10r],
    &soc_reg_list[SOC_REG_INT_ATSUM2_TCID_11r],
    &soc_reg_list[SOC_REG_INT_ATSUM2_TCID_12r],
    &soc_reg_list[SOC_REG_INT_ATSUM2_TCID_13r],
    &soc_reg_list[SOC_REG_INT_ATSUM2_TCID_14r],
    &soc_reg_list[SOC_REG_INT_ATSUM2_TCID_15r],
    NULL,    /* AUTOVOIP_OUI_1 */
    NULL,    /* AUTOVOIP_OUI_2 */
    NULL,    /* AUTOVOIP_OUI_3 */
    NULL,    /* AUTOVOIP_OUI_4 */
    NULL,    /* AUTOVOIP_OUI_5 */
    NULL,    /* AUTOVOIP_OUI_6 */
    &soc_reg_list[SOC_REG_INT_AUX_ARB_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_AUX_ARB_CONTROL_2_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_AXI_SRAM_MEMC_CONFIGr],
    NULL,    /* BAA_CREDIT_THRESH */
    NULL,    /* BAA_EVENT_BLOCK */
    NULL,    /* BAA_LOOP_SIZE */
    NULL,    /* BAA_QUEUE_RANGE */
    NULL,    /* BACKPRESSUREDISCARD */
    NULL,    /* BACKPRESSUREWARN */
    NULL,    /* BCAST_BLOCK_MASK */
    NULL,    /* BCAST_BLOCK_MASK_64 */
    NULL,    /* BCAST_BLOCK_MASK_HI */
    &soc_reg_list[SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* BCAST_RATE_CONTROL */
    NULL,    /* BCAST_RATE_CONTROL_M0 */
    NULL,    /* BCAST_RATE_CONTROL_M1 */
    NULL,    /* BCAST_STORM_CONTROL */
    &soc_reg_list[SOC_REG_INT_BFD_RX_ACH_TYPE_CONTROL0r],
    &soc_reg_list[SOC_REG_INT_BFD_RX_ACH_TYPE_CONTROL1r],
    &soc_reg_list[SOC_REG_INT_BFD_RX_ACH_TYPE_MPLSTPr],
    &soc_reg_list[SOC_REG_INT_BFD_RX_UDP_CONTROLr],
    &soc_reg_list[SOC_REG_INT_BFD_RX_UDP_CONTROL_1r],
    NULL,    /* BIGINGBUFFERTHRES */
    &soc_reg_list[SOC_REG_INT_BKPMETERINGBUCKET_BCM56800_A0r],
    NULL,    /* BKPMETERINGCONFIG */
    NULL,    /* BKPMETERINGCONFIG1 */
    &soc_reg_list[SOC_REG_INT_BKPMETERINGCONFIG_64r],
    NULL,    /* BKPMETERINGCONFIG_EXT */
    NULL,    /* BKPMETERINGDISCSTATUS */
    NULL,    /* BKPMETERINGDISCSTATUS0_64 */
    NULL,    /* BKPMETERINGDISCSTATUS1_64 */
    &soc_reg_list[SOC_REG_INT_BKPMETERINGDISCSTATUS_64_BCM56440_A0r],
    NULL,    /* BKPMETERINGDISCSTATUS_HI */
    NULL,    /* BKPMETERINGSTATUS */
    NULL,    /* BKPMETERINGSTATUS_HI */
    NULL,    /* BKPMETERINGWARNSTATUS */
    NULL,    /* BKPMETERINGWARNSTATUS0_64 */
    NULL,    /* BKPMETERINGWARNSTATUS1_64 */
    &soc_reg_list[SOC_REG_INT_BKPMETERINGWARNSTATUS_64_BCM56440_A0r],
    NULL,    /* BKP_CONFIG */
    NULL,    /* BKP_DISC */
    NULL,    /* BKP_DISC_BMAP */
    NULL,    /* BKP_DISC_BMAP_HI */
    NULL,    /* BKP_DISC_PRIORITY */
    NULL,    /* BKP_STATUS */
    NULL,    /* BMAC_PFC_COS0_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS10_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS11_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS12_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS13_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS14_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS15_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS1_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS2_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS3_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS4_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS5_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS6_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS7_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS8_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS9_XOFF_CNT */
    NULL,    /* BMAC_PFC_CTRL */
    NULL,    /* BMAC_PFC_DA_HI */
    NULL,    /* BMAC_PFC_DA_LO */
    NULL,    /* BMAC_PFC_OPCODE */
    NULL,    /* BMAC_PFC_TYPE */
    NULL,    /* BOUNDARY_MPLS */
    NULL,    /* BOUNDARY_V4_PREFIX */
    NULL,    /* BOUNDARY_V6_PREFIX */
    NULL,    /* BPDU0 */
    NULL,    /* BPDU1 */
    NULL,    /* BPDU2 */
    NULL,    /* BPDU3 */
    NULL,    /* BPDU4 */
    NULL,    /* BPDU5 */
    NULL,    /* BP_CONFIG0 */
    NULL,    /* BP_DEBUG */
    NULL,    /* BP_DP_XP4_TM */
    NULL,    /* BP_DP_XP5_TM */
    NULL,    /* BP_DP_XP6_TM */
    NULL,    /* BP_DP_XP7_TM */
    NULL,    /* BP_ECC_DEBUG */
    NULL,    /* BP_ECC_ERROR */
    NULL,    /* BP_ECC_ERROR_MASK */
    NULL,    /* BP_ECC_STATUS0 */
    NULL,    /* BP_ECC_STATUS1 */
    NULL,    /* BP_ERROR */
    NULL,    /* BP_ERROR_MASK */
    NULL,    /* BP_XP4_DP_CONFIG */
    NULL,    /* BP_XP4_FC_CONFIG */
    NULL,    /* BP_XP4_RECEIVE_FC_MSGS */
    NULL,    /* BP_XP5_DP_CONFIG */
    NULL,    /* BP_XP5_FC_CONFIG */
    NULL,    /* BP_XP5_RECEIVE_FC_MSGS */
    NULL,    /* BP_XP6_DP_CONFIG */
    NULL,    /* BP_XP6_FC_CONFIG */
    NULL,    /* BP_XP6_RECEIVE_FC_MSGS */
    NULL,    /* BP_XP7_DP_CONFIG */
    NULL,    /* BP_XP7_FC_CONFIG */
    NULL,    /* BP_XP7_RECEIVE_FC_MSGS */
    NULL,    /* BSAFE_GLB_CMD_CTRL */
    NULL,    /* BSAFE_GLB_CMD_DATA_IN */
    NULL,    /* BSAFE_GLB_CMD_DATA_OUT */
    NULL,    /* BSAFE_GLB_DEV_STATUS */
    NULL,    /* BSAFE_GLB_INT_CTRL */
    NULL,    /* BSAFE_GLB_MEM_PARAM */
    NULL,    /* BSAFE_GLB_MEM_TST_CTL */
    NULL,    /* BSAFE_GLB_PRESCALE */
    NULL,    /* BSAFE_GLB_PROD_CFG */
    NULL,    /* BSAFE_GLB_TIMER */
    NULL,    /* BSAFE_GLB_UHSM_CFG */
    NULL,    /* BUCKET_ECC */
    &soc_reg_list[SOC_REG_INT_BUFFER_CELL_LIMIT_SP_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_BUFFER_CELL_LIMIT_SP_SHARED_BCM56440_A0r],
    NULL,    /* BUFFER_PACKET_LIMIT_SP */
    NULL,    /* BUFFER_PACKET_LIMIT_SP_SHARED */
    NULL,    /* CALENDAR_CONFIG */
    NULL,    /* CAM_BIST_STATUS_S2 */
    NULL,    /* CAM_BIST_STATUS_S3 */
    NULL,    /* CAM_BIST_STATUS_S5 */
    NULL,    /* CAM_BIST_STATUS_S6 */
    NULL,    /* CAM_BIST_STATUS_S8 */
    &soc_reg_list[SOC_REG_INT_CASCHNG1_CID_0r],
    &soc_reg_list[SOC_REG_INT_CASCHNG1_CID_1r],
    &soc_reg_list[SOC_REG_INT_CASCHNG1_CID_2r],
    &soc_reg_list[SOC_REG_INT_CASCHNG1_CID_3r],
    &soc_reg_list[SOC_REG_INT_CASCHNG1_CID_4r],
    &soc_reg_list[SOC_REG_INT_CASCHNG1_CID_5r],
    &soc_reg_list[SOC_REG_INT_CASCHNG1_CID_6r],
    &soc_reg_list[SOC_REG_INT_CASCHNG1_CID_7r],
    &soc_reg_list[SOC_REG_INT_CASCHNG1_CID_8r],
    &soc_reg_list[SOC_REG_INT_CASCHNG1_CID_9r],
    &soc_reg_list[SOC_REG_INT_CASCHNG1_CID_10r],
    &soc_reg_list[SOC_REG_INT_CASCHNG1_CID_11r],
    &soc_reg_list[SOC_REG_INT_CASCHNG1_CID_12r],
    &soc_reg_list[SOC_REG_INT_CASCHNG1_CID_13r],
    &soc_reg_list[SOC_REG_INT_CASCHNG1_CID_14r],
    &soc_reg_list[SOC_REG_INT_CASCHNG1_CID_15r],
    &soc_reg_list[SOC_REG_INT_CASCHNG2_CID_0r],
    &soc_reg_list[SOC_REG_INT_CASCHNG2_CID_1r],
    &soc_reg_list[SOC_REG_INT_CASCHNG2_CID_2r],
    &soc_reg_list[SOC_REG_INT_CASCHNG2_CID_3r],
    &soc_reg_list[SOC_REG_INT_CASCHNG2_CID_4r],
    &soc_reg_list[SOC_REG_INT_CASCHNG2_CID_5r],
    &soc_reg_list[SOC_REG_INT_CASCHNG2_CID_6r],
    &soc_reg_list[SOC_REG_INT_CASCHNG2_CID_7r],
    &soc_reg_list[SOC_REG_INT_CASCHNG2_CID_8r],
    &soc_reg_list[SOC_REG_INT_CASCHNG2_CID_9r],
    &soc_reg_list[SOC_REG_INT_CASCHNG2_CID_10r],
    &soc_reg_list[SOC_REG_INT_CASCHNG2_CID_11r],
    &soc_reg_list[SOC_REG_INT_CASCHNG2_CID_12r],
    &soc_reg_list[SOC_REG_INT_CASCHNG2_CID_13r],
    &soc_reg_list[SOC_REG_INT_CASCHNG2_CID_14r],
    &soc_reg_list[SOC_REG_INT_CASCHNG2_CID_15r],
    &soc_reg_list[SOC_REG_INT_CASIDLEr],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_0r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_1r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_2r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_3r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_4r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_5r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_6r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_7r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_8r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_9r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_10r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_11r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_12r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_13r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_14r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_15r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_16r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_17r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_18r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_19r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_20r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_21r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_22r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_23r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_24r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_25r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_26r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_27r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_28r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_29r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_30r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_31r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_32r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_33r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_34r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_35r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_36r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_37r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_38r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_39r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_40r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_41r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_42r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_43r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_44r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_45r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_46r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_47r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_48r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_49r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_50r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_51r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_52r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_53r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_54r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_55r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_56r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_57r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_58r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_59r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_60r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_61r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_62r],
    &soc_reg_list[SOC_REG_INT_CASMODRPC_CHID_63r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_0r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_1r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_2r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_3r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_4r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_5r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_6r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_7r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_8r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_9r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_10r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_11r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_12r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_13r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_14r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_15r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_16r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_17r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_18r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_19r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_20r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_21r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_22r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_23r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_24r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_25r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_26r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_27r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_28r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_29r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_30r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_31r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_32r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_33r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_34r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_35r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_36r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_37r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_38r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_39r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_40r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_41r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_42r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_43r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_44r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_45r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_46r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_47r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_48r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_49r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_50r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_51r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_52r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_53r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_54r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_55r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_56r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_57r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_58r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_59r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_60r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_61r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_62r],
    &soc_reg_list[SOC_REG_INT_CASOTPC_CHID_63r],
    &soc_reg_list[SOC_REG_INT_CASREPL1_CID_0r],
    &soc_reg_list[SOC_REG_INT_CASREPL1_CID_1r],
    &soc_reg_list[SOC_REG_INT_CASREPL1_CID_2r],
    &soc_reg_list[SOC_REG_INT_CASREPL1_CID_3r],
    &soc_reg_list[SOC_REG_INT_CASREPL1_CID_4r],
    &soc_reg_list[SOC_REG_INT_CASREPL1_CID_5r],
    &soc_reg_list[SOC_REG_INT_CASREPL1_CID_6r],
    &soc_reg_list[SOC_REG_INT_CASREPL1_CID_7r],
    &soc_reg_list[SOC_REG_INT_CASREPL1_CID_8r],
    &soc_reg_list[SOC_REG_INT_CASREPL1_CID_9r],
    &soc_reg_list[SOC_REG_INT_CASREPL1_CID_10r],
    &soc_reg_list[SOC_REG_INT_CASREPL1_CID_11r],
    &soc_reg_list[SOC_REG_INT_CASREPL1_CID_12r],
    &soc_reg_list[SOC_REG_INT_CASREPL1_CID_13r],
    &soc_reg_list[SOC_REG_INT_CASREPL1_CID_14r],
    &soc_reg_list[SOC_REG_INT_CASREPL1_CID_15r],
    &soc_reg_list[SOC_REG_INT_CASREPL2_CID_0r],
    &soc_reg_list[SOC_REG_INT_CASREPL2_CID_1r],
    &soc_reg_list[SOC_REG_INT_CASREPL2_CID_2r],
    &soc_reg_list[SOC_REG_INT_CASREPL2_CID_3r],
    &soc_reg_list[SOC_REG_INT_CASREPL2_CID_4r],
    &soc_reg_list[SOC_REG_INT_CASREPL2_CID_5r],
    &soc_reg_list[SOC_REG_INT_CASREPL2_CID_6r],
    &soc_reg_list[SOC_REG_INT_CASREPL2_CID_7r],
    &soc_reg_list[SOC_REG_INT_CASREPL2_CID_8r],
    &soc_reg_list[SOC_REG_INT_CASREPL2_CID_9r],
    &soc_reg_list[SOC_REG_INT_CASREPL2_CID_10r],
    &soc_reg_list[SOC_REG_INT_CASREPL2_CID_11r],
    &soc_reg_list[SOC_REG_INT_CASREPL2_CID_12r],
    &soc_reg_list[SOC_REG_INT_CASREPL2_CID_13r],
    &soc_reg_list[SOC_REG_INT_CASREPL2_CID_14r],
    &soc_reg_list[SOC_REG_INT_CASREPL2_CID_15r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_0r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_1r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_2r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_3r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_4r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_5r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_6r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_7r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_8r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_9r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_10r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_11r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_12r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_13r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_14r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_15r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_16r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_17r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_18r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_19r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_20r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_21r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_22r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_23r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_24r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_25r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_26r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_27r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_28r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_29r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_30r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_31r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_32r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_33r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_34r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_35r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_36r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_37r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_38r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_39r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_40r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_41r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_42r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_43r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_44r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_45r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_46r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_47r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_48r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_49r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_50r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_51r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_52r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_53r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_54r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_55r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_56r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_57r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_58r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_59r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_60r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_61r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_62r],
    &soc_reg_list[SOC_REG_INT_CASSTAT_CHID_63r],
    &soc_reg_list[SOC_REG_INT_CBL_ATTRIBUTE_BCM56820_A0r],
    NULL,    /* CBPCELLCRCERRPTR */
    NULL,    /* CBPCELLERRPTR */
    NULL,    /* CBPCELLHDRMEMDEBUG */
    NULL,    /* CBPCELLHDRPARITYERRPTR */
    NULL,    /* CBPDATAMEM0DEBUG */
    NULL,    /* CBPDATAMEM10DEBUG */
    NULL,    /* CBPDATAMEM11DEBUG */
    NULL,    /* CBPDATAMEM12DEBUG */
    NULL,    /* CBPDATAMEM13DEBUG */
    NULL,    /* CBPDATAMEM14DEBUG */
    NULL,    /* CBPDATAMEM15DEBUG */
    NULL,    /* CBPDATAMEM1DEBUG */
    NULL,    /* CBPDATAMEM2DEBUG */
    NULL,    /* CBPDATAMEM3DEBUG */
    NULL,    /* CBPDATAMEM4DEBUG */
    NULL,    /* CBPDATAMEM5DEBUG */
    NULL,    /* CBPDATAMEM6DEBUG */
    NULL,    /* CBPDATAMEM7DEBUG */
    NULL,    /* CBPDATAMEM8DEBUG */
    NULL,    /* CBPDATAMEM9DEBUG */
    NULL,    /* CBPDATAMEMDEBUG */
    &soc_reg_list[SOC_REG_INT_CBPMEMDEBUGr],
    NULL,    /* CBPPKTHDR0LMEMDEBUG */
    NULL,    /* CBPPKTHDR0MEMDEBUG */
    NULL,    /* CBPPKTHDR0UMEMDEBUG */
    NULL,    /* CBPPKTHDR1MEMDEBUG */
    NULL,    /* CBPPKTHDR2MEMDEBUG */
    NULL,    /* CBPPKTHDRCPUMEMDEBUG */
    NULL,    /* CBPPKTHDRMEM0DEBUG */
    NULL,    /* CBPPKTHDRMEM1DEBUG */
    NULL,    /* CBPPKTHDRMEMEXTDEBUG */
    NULL,    /* CBPPKTHDRPARITYERRPTR */
    NULL,    /* CBPPOWERDOWN00 */
    NULL,    /* CBPPOWERDOWN01 */
    NULL,    /* CBPPOWERDOWN02 */
    NULL,    /* CBPPOWERDOWN10 */
    NULL,    /* CBPPOWERDOWN11 */
    NULL,    /* CBPPOWERDOWN12 */
    NULL,    /* CBPPOWERDOWN20 */
    NULL,    /* CBPPOWERDOWN21 */
    NULL,    /* CBPPOWERDOWN22 */
    NULL,    /* CBPPOWERDOWN30 */
    NULL,    /* CBPPOWERDOWN31 */
    NULL,    /* CBPPOWERDOWN32 */
    NULL,    /* CBP_FULL */
    &soc_reg_list[SOC_REG_INT_CCM_COPYTO_CPU_CONTROLr],
    &soc_reg_list[SOC_REG_INT_CCM_INTERRUPT_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CCM_READ_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CCPE_MEMDEBUGr],
    NULL,    /* CCPFIFO_STS */
    &soc_reg_list[SOC_REG_INT_CCPI_MEMDEBUGr],
    NULL,    /* CCPMEMDEBUG */
    NULL,    /* CCPPARITYERRORPTR */
    &soc_reg_list[SOC_REG_INT_CCP_ERRORr],
    &soc_reg_list[SOC_REG_INT_CCP_ERROR_MASKr],
    NULL,    /* CCP_MEM_DEBUG */
    NULL,    /* CELLASSEMBLY_PARITY_ERRORS */
    NULL,    /* CELLCHKMEMDEBUG */
    NULL,    /* CELLCHK_POWERDOWN_S0 */
    NULL,    /* CELLCHK_POWERDOWN_S1 */
    NULL,    /* CELLCHK_POWERDOWN_S2 */
    NULL,    /* CELLCRCERRCOUNT */
    NULL,    /* CELLCRCERRPOINTER */
    &soc_reg_list[SOC_REG_INT_CELLLINKEMEMDEBUGr],
    &soc_reg_list[SOC_REG_INT_CELLLINKIMEMDEBUGr],
    NULL,    /* CELLLINKMEMDEBUG */
    NULL,    /* CELLPTR_RELEASE_MGR_PARITYERRORS */
    NULL,    /* CELL_BUFFER0_ECC_STATUS */
    NULL,    /* CELL_BUFFER1_ECC_STATUS */
    NULL,    /* CELL_BUFFER2_ECC_STATUS */
    NULL,    /* CELL_BUFFER3_ECC_STATUS */
    NULL,    /* CELL_BUFFER_PTR_STATUS */
    NULL,    /* CELL_CHK_MEM_DEBUG */
    NULL,    /* CELL_DATA_MEM_DEBUG */
    NULL,    /* CELL_HDR_MEM_DEBUG */
    NULL,    /* CELL_OVERLAPS */
    &soc_reg_list[SOC_REG_INT_CELL_RESET_LIMIT_OFFSET_SP_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CELL_SPAP_RED_OFFSET_SP_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CELL_SPAP_YELLOW_OFFSET_SP_BCM56440_A0r],
    NULL,    /* CFAPBANK0STATUS */
    NULL,    /* CFAPBANK10STATUS */
    NULL,    /* CFAPBANK11STATUS */
    NULL,    /* CFAPBANK12STATUS */
    NULL,    /* CFAPBANK13STATUS */
    NULL,    /* CFAPBANK14STATUS */
    NULL,    /* CFAPBANK15STATUS */
    NULL,    /* CFAPBANK1STATUS */
    NULL,    /* CFAPBANK2STATUS */
    NULL,    /* CFAPBANK3STATUS */
    NULL,    /* CFAPBANK4STATUS */
    NULL,    /* CFAPBANK5STATUS */
    NULL,    /* CFAPBANK6STATUS */
    NULL,    /* CFAPBANK7STATUS */
    NULL,    /* CFAPBANK8STATUS */
    NULL,    /* CFAPBANK9STATUS */
    NULL,    /* CFAPBANKFULL */
    NULL,    /* CFAPBANKPARITYERROR */
    NULL,    /* CFAPCONFIG */
    NULL,    /* CFAPDEBUGSCR0 */
    NULL,    /* CFAPDEBUGSCR1 */
    NULL,    /* CFAPDEBUGSCR2 */
    &soc_reg_list[SOC_REG_INT_CFAPECONFIGr],
    &soc_reg_list[SOC_REG_INT_CFAPEFULLRESETPOINTr],
    &soc_reg_list[SOC_REG_INT_CFAPEFULLSETPOINTr],
    &soc_reg_list[SOC_REG_INT_CFAPEINITr],
    &soc_reg_list[SOC_REG_INT_CFAPELOWWATERMARKr],
    &soc_reg_list[SOC_REG_INT_CFAPEMEMDEBUG_BITMAPr],
    &soc_reg_list[SOC_REG_INT_CFAPEMEMDEBUG_STACKr],
    &soc_reg_list[SOC_REG_INT_CFAPEOTPCONFIGr],
    &soc_reg_list[SOC_REG_INT_CFAPEREADPOINTERr],
    &soc_reg_list[SOC_REG_INT_CFAPESTACKSTATUSr],
    &soc_reg_list[SOC_REG_INT_CFAPE_BITMAP_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_CFAPE_ECC_DEBUGr],
    &soc_reg_list[SOC_REG_INT_CFAPE_ECC_ERRORr],
    &soc_reg_list[SOC_REG_INT_CFAPE_ERROR_MASKr],
    &soc_reg_list[SOC_REG_INT_CFAPE_POOL_CONG_DETECT_THRESH_0r],
    &soc_reg_list[SOC_REG_INT_CFAPE_POOL_CONG_DETECT_THRESH_1r],
    &soc_reg_list[SOC_REG_INT_CFAPE_POOL_CONG_DETECT_THRESH_2r],
    &soc_reg_list[SOC_REG_INT_CFAPE_STACK_ECC_STATUSr],
    NULL,    /* CFAPFULLCLEARPOINT */
    NULL,    /* CFAPFULLSETPOINT */
    NULL,    /* CFAPFULLTHRESHOLD */
    NULL,    /* CFAPFULLTHRESHOLD0 */
    NULL,    /* CFAPFULLTHRESHOLD1 */
    &soc_reg_list[SOC_REG_INT_CFAPICONFIGr],
    &soc_reg_list[SOC_REG_INT_CFAPIFULLRESETPOINTr],
    &soc_reg_list[SOC_REG_INT_CFAPIFULLSETPOINTr],
    &soc_reg_list[SOC_REG_INT_CFAPIINITr],
    &soc_reg_list[SOC_REG_INT_CFAPILOWWATERMARKr],
    &soc_reg_list[SOC_REG_INT_CFAPIMEMDEBUG_BITMAPr],
    &soc_reg_list[SOC_REG_INT_CFAPIMEMDEBUG_STACKr],
    NULL,    /* CFAPINIT */
    &soc_reg_list[SOC_REG_INT_CFAPIOTPCONFIGr],
    &soc_reg_list[SOC_REG_INT_CFAPIREADPOINTERr],
    &soc_reg_list[SOC_REG_INT_CFAPISTACKSTATUSr],
    &soc_reg_list[SOC_REG_INT_CFAPI_BITMAP_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_CFAPI_ECC_DEBUGr],
    &soc_reg_list[SOC_REG_INT_CFAPI_ECC_ERRORr],
    &soc_reg_list[SOC_REG_INT_CFAPI_ERROR_MASKr],
    &soc_reg_list[SOC_REG_INT_CFAPI_STACK_ECC_STATUSr],
    NULL,    /* CFAPMEMDEBUG */
    NULL,    /* CFAPOTPCONFIG */
    NULL,    /* CFAPPARITYERRORPTR */
    NULL,    /* CFAPPOOLSIZE */
    NULL,    /* CFAPREADPOINTER */
    NULL,    /* CFAP_DEBUG_CFG0 */
    NULL,    /* CFAP_DEBUG_CFG1 */
    NULL,    /* CFAP_DEBUG_SCR0 */
    NULL,    /* CFAP_DEBUG_SCR1 */
    NULL,    /* CFAP_DEBUG_SCR2 */
    NULL,    /* CFAP_DROP_PKT_CNT */
    &soc_reg_list[SOC_REG_INT_CFAP_ECC_1B_COUNTERr],
    &soc_reg_list[SOC_REG_INT_CFAP_ECC_2B_COUNTERr],
    NULL,    /* CFAP_ERROR */
    NULL,    /* CFAP_ERROR_MASK */
    NULL,    /* CFAP_FULL_BP_STATUS */
    NULL,    /* CFAP_MEM_DEBUG */
    NULL,    /* CFAP_STACK_WATERMARK */
    &soc_reg_list[SOC_REG_INT_CFG_RAM_DBGCTRL_BCM56840_A0r],
    NULL,    /* CHANNEL_MASK_A_HI */
    NULL,    /* CHANNEL_MASK_A_LO */
    NULL,    /* CHANNEL_MASK_B_HI */
    NULL,    /* CHANNEL_MASK_B_LO */
    NULL,    /* CHFC2PFC_STATE */
    NULL,    /* CHGROUPSELECTION */
    NULL,    /* CHIP_CONFIG */
    &soc_reg_list[SOC_REG_INT_CHLBSELr],
    &soc_reg_list[SOC_REG_INT_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr],
    &soc_reg_list[SOC_REG_INT_CI0_TO_EMC_WTAG_RETURN_COUNT_DEBUGr],
    NULL,    /* CI0_TX_SB_DEBUG */
    &soc_reg_list[SOC_REG_INT_CI1_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr],
    &soc_reg_list[SOC_REG_INT_CI1_TO_EMC_WTAG_RETURN_COUNT_DEBUGr],
    NULL,    /* CI1_TX_SB_DEBUG */
    &soc_reg_list[SOC_REG_INT_CI2_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr],
    &soc_reg_list[SOC_REG_INT_CI2_TO_EMC_WTAG_RETURN_COUNT_DEBUGr],
    NULL,    /* CI2_TX_SB_DEBUG */
    NULL,    /* CI3_TX_SB_DEBUG */
    NULL,    /* CI4_TX_SB_DEBUG */
    NULL,    /* CI5_TX_SB_DEBUG */
    NULL,    /* CI6_TX_SB_DEBUG */
    NULL,    /* CI7_TX_SB_DEBUG */
    NULL,    /* CI8_TX_SB_DEBUG */
    NULL,    /* CI9_TX_SB_DEBUG */
    &soc_reg_list[SOC_REG_INT_CI_CONFIG0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_CONFIG1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_CONFIG2_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_CONFIG3_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_CONFIG4_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_CONFIG6_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_CONFIG7_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_AUTOINIT_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_BURST_BCM56440_A0r],
    NULL,    /* CI_DDR_CALIBRATION */
    &soc_reg_list[SOC_REG_INT_CI_DDR_ITER_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_MR0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_MR1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_MR2_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_MR3_BCM56440_A0r],
    NULL,    /* CI_DDR_PHY_BIST */
    NULL,    /* CI_DDR_PHY_BIST_SEED */
    &soc_reg_list[SOC_REG_INT_CI_DDR_PHY_REG_CTRL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_PHY_REG_DATA_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_START_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_STEP_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_TEST_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_TEST_ALT_DATA0r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_TEST_ALT_DATA1r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_TEST_ALT_DATA2r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_TEST_ALT_DATA3r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_TEST_ALT_DATA4r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_TEST_ALT_DATA5r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_TEST_ALT_DATA6r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_TEST_ALT_DATA7r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_TEST_DATA0r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_TEST_DATA1r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_TEST_DATA2r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_TEST_DATA3r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_TEST_DATA4r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_TEST_DATA5r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_TEST_DATA6r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_TEST_DATA7r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_TEST_FAILED_DATA0r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_TEST_FAILED_DATA1r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_TEST_FAILED_DATA2r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_TEST_FAILED_DATA3r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_TEST_FAILED_DATA4r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_TEST_FAILED_DATA5r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_TEST_FAILED_DATA6r],
    &soc_reg_list[SOC_REG_INT_CI_DDR_TEST_FAILED_DATA7r],
    &soc_reg_list[SOC_REG_INT_CI_DEBUG_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_DEBUG_RD_LINES_BCM56440_A0r],
    NULL,    /* CI_DEBUG_SKID_BUF */
    NULL,    /* CI_DEBUG_TRACE_RB_CONTROL */
    NULL,    /* CI_DEBUG_TRACE_RB_COUNTER */
    NULL,    /* CI_DEBUG_TRACE_RB_FIELD_CAPT0 */
    NULL,    /* CI_DEBUG_TRACE_RB_FIELD_CAPT1 */
    NULL,    /* CI_DEBUG_TRACE_RB_FIELD_MASK0 */
    NULL,    /* CI_DEBUG_TRACE_RB_FIELD_MASK1 */
    NULL,    /* CI_DEBUG_TRACE_RB_FIELD_VALUE0 */
    NULL,    /* CI_DEBUG_TRACE_RB_FIELD_VALUE1 */
    NULL,    /* CI_DEBUG_TRACE_STATUS */
    NULL,    /* CI_DEBUG_TRACE_STATUS_MASK */
    NULL,    /* CI_DEBUG_TRACE_TX_CONTROL */
    NULL,    /* CI_DEBUG_TRACE_TX_COUNTER */
    NULL,    /* CI_DEBUG_TRACE_TX_FIELD_CAPT0 */
    NULL,    /* CI_DEBUG_TRACE_TX_FIELD_CAPT1 */
    NULL,    /* CI_DEBUG_TRACE_TX_FIELD_MASK0 */
    NULL,    /* CI_DEBUG_TRACE_TX_FIELD_MASK1 */
    NULL,    /* CI_DEBUG_TRACE_TX_FIELD_VALUE0 */
    NULL,    /* CI_DEBUG_TRACE_TX_FIELD_VALUE1 */
    &soc_reg_list[SOC_REG_INT_CI_DEBUG_WR_LINES_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_ECC_DEBUG_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_ECC_STATUS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_ERROR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_ERROR_MASK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_FAILED_ADDR_BCM56440_A0r],
    NULL,    /* CI_FAILED_DATA0 */
    NULL,    /* CI_FAILED_DATA1 */
    NULL,    /* CI_FAILED_DATA2 */
    NULL,    /* CI_FAILED_DATA3 */
    NULL,    /* CI_FAILED_DATA4 */
    NULL,    /* CI_FAILED_DATA5 */
    NULL,    /* CI_FAILED_DATA6 */
    NULL,    /* CI_FAILED_DATA7 */
    &soc_reg_list[SOC_REG_INT_CI_MEM_ACC_CTRL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_MEM_ACC_DATA0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_MEM_ACC_DATA1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_MEM_ACC_DATA2_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_MEM_ACC_DATA3_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_MEM_ACC_DATA4_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_MEM_ACC_DATA5_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_MEM_ACC_DATA6_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_MEM_ACC_DATA7_BCM56440_A0r],
    NULL,    /* CI_MEM_DEBUG */
    &soc_reg_list[SOC_REG_INT_CI_MEM_DEBUG0r],
    &soc_reg_list[SOC_REG_INT_CI_MEM_DEBUG1r],
    &soc_reg_list[SOC_REG_INT_CI_MRS_CMD_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CI_PHY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_CI_PHY_STRAPS0r],
    &soc_reg_list[SOC_REG_INT_CI_PHY_STRAPS1r],
    &soc_reg_list[SOC_REG_INT_CI_PHY_STRAPS0_RETr],
    &soc_reg_list[SOC_REG_INT_CI_PHY_STRAPS1_RETr],
    NULL,    /* CI_RB_RBTAG_SB_DEBUG */
    &soc_reg_list[SOC_REG_INT_CI_RESET_BCM56440_A0r],
    NULL,    /* CI_TEST_ALT_DATA0 */
    NULL,    /* CI_TEST_ALT_DATA1 */
    NULL,    /* CI_TEST_ALT_DATA2 */
    NULL,    /* CI_TEST_ALT_DATA3 */
    NULL,    /* CI_TEST_ALT_DATA4 */
    NULL,    /* CI_TEST_ALT_DATA5 */
    NULL,    /* CI_TEST_ALT_DATA6 */
    NULL,    /* CI_TEST_ALT_DATA7 */
    NULL,    /* CI_TEST_DATA0 */
    NULL,    /* CI_TEST_DATA1 */
    NULL,    /* CI_TEST_DATA2 */
    NULL,    /* CI_TEST_DATA3 */
    NULL,    /* CI_TEST_DATA4 */
    NULL,    /* CI_TEST_DATA5 */
    NULL,    /* CI_TEST_DATA6 */
    NULL,    /* CI_TEST_DATA7 */
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_0r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_1r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_2r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_3r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_4r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_5r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_6r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_7r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_8r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_9r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_10r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_11r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_12r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_13r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_14r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_15r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_16r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_17r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_18r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_19r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_20r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_21r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_22r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_23r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_24r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_25r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_26r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_27r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_28r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_29r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_30r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_31r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_32r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_33r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_34r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_35r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_36r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_37r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_38r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_39r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_40r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_41r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_42r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_43r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_44r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_45r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_46r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_47r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_48r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_49r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_50r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_51r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_52r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_53r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_54r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_55r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_56r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_57r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_58r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_59r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_60r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_61r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_62r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC1_CHID_63r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_0r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_1r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_2r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_3r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_4r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_5r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_6r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_7r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_8r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_9r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_10r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_11r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_12r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_13r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_14r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_15r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_16r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_17r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_18r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_19r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_20r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_21r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_22r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_23r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_24r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_25r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_26r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_27r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_28r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_29r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_30r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_31r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_32r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_33r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_34r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_35r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_36r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_37r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_38r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_39r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_40r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_41r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_42r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_43r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_44r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_45r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_46r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_47r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_48r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_49r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_50r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_51r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_52r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_53r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_54r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_55r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_56r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_57r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_58r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_59r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_60r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_61r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_62r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC2_CHID_63r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_0r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_1r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_2r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_3r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_4r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_5r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_6r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_7r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_8r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_9r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_10r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_11r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_12r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_13r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_14r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_15r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_16r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_17r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_18r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_19r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_20r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_21r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_22r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_23r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_24r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_25r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_26r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_27r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_28r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_29r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_30r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_31r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_32r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_33r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_34r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_35r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_36r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_37r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_38r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_39r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_40r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_41r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_42r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_43r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_44r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_45r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_46r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_47r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_48r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_49r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_50r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_51r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_52r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_53r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_54r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_55r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_56r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_57r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_58r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_59r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_60r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_61r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_62r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC3_CHID_63r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_0r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_1r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_2r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_3r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_4r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_5r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_6r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_7r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_8r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_9r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_10r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_11r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_12r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_13r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_14r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_15r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_16r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_17r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_18r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_19r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_20r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_21r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_22r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_23r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_24r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_25r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_26r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_27r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_28r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_29r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_30r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_31r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_32r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_33r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_34r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_35r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_36r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_37r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_38r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_39r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_40r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_41r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_42r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_43r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_44r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_45r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_46r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_47r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_48r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_49r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_50r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_51r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_52r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_53r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_54r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_55r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_56r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_57r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_58r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_59r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_60r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_61r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_62r],
    &soc_reg_list[SOC_REG_INT_CLCHPMC4_CHID_63r],
    &soc_reg_list[SOC_REG_INT_CLDROPCr],
    &soc_reg_list[SOC_REG_INT_CLGPMC1r],
    &soc_reg_list[SOC_REG_INT_CLGPMC2r],
    &soc_reg_list[SOC_REG_INT_CLGPMC3r],
    &soc_reg_list[SOC_REG_INT_CLGPMC4r],
    &soc_reg_list[SOC_REG_INT_CLGPMC5r],
    &soc_reg_list[SOC_REG_INT_CLGPMC6r],
    &soc_reg_list[SOC_REG_INT_CLGPMC7r],
    &soc_reg_list[SOC_REG_INT_CLGPMC8r],
    &soc_reg_list[SOC_REG_INT_CLINK_ERRORr],
    &soc_reg_list[SOC_REG_INT_CLINK_ERROR_MASKr],
    &soc_reg_list[SOC_REG_INT_CLKACTr],
    NULL,    /* CMDWORD_SHADOW_BSE */
    NULL,    /* CMDWORD_SHADOW_CSE */
    NULL,    /* CMDWORD_SHADOW_HSE */
    NULL,    /* CMICMINTIMER */
    &soc_reg_list[SOC_REG_INT_CMICM_BSPI_B0_CNTRLr],
    &soc_reg_list[SOC_REG_INT_CMICM_BSPI_B0_STATUSr],
    &soc_reg_list[SOC_REG_INT_CMICM_BSPI_B1_CNTRLr],
    &soc_reg_list[SOC_REG_INT_CMICM_BSPI_B1_STATUSr],
    &soc_reg_list[SOC_REG_INT_CMICM_BSPI_BUSY_STATUSr],
    &soc_reg_list[SOC_REG_INT_CMICM_BSPI_INTR_STATUSr],
    &soc_reg_list[SOC_REG_INT_CMICM_BSPI_MAST_N_BOOTr],
    &soc_reg_list[SOC_REG_INT_CMICM_COMMON_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMICM_REVIDr],
    NULL,    /* CMICTXCOSMASK */
    NULL,    /* CMIC_1000_BASE_X_MODE */
    NULL,    /* CMIC_64BIT_STATS_CFG */
    NULL,    /* CMIC_ARL_DMA_ADDR */
    NULL,    /* CMIC_ARL_DMA_CNT */
    NULL,    /* CMIC_ARL_MBUF0 */
    NULL,    /* CMIC_ARL_MBUF1 */
    NULL,    /* CMIC_ARL_MBUF2 */
    NULL,    /* CMIC_ARL_MBUF3 */
    NULL,    /* CMIC_BS_CAPTURE_CTRL */
    NULL,    /* CMIC_BS_CAPTURE_FREE_RUN_TIME_0 */
    NULL,    /* CMIC_BS_CAPTURE_FREE_RUN_TIME_1 */
    NULL,    /* CMIC_BS_CAPTURE_STATUS */
    NULL,    /* CMIC_BS_CAPTURE_SYNC_TIME_0 */
    NULL,    /* CMIC_BS_CAPTURE_SYNC_TIME_1 */
    NULL,    /* CMIC_BS_CAPTURE_SYNT_TIME_0 */
    NULL,    /* CMIC_BS_CAPTURE_SYNT_TIME_1 */
    &soc_reg_list[SOC_REG_INT_CMIC_BS_CLK_CTRLr],
    NULL,    /* CMIC_BS_CLK_CTRL_0 */
    NULL,    /* CMIC_BS_CLK_CTRL_1 */
    NULL,    /* CMIC_BS_CLK_TOGGLE_TIME_0 */
    NULL,    /* CMIC_BS_CLK_TOGGLE_TIME_1 */
    NULL,    /* CMIC_BS_CLK_TOGGLE_TIME_2 */
    &soc_reg_list[SOC_REG_INT_CMIC_BS_CONFIG_BCM56440_A0r],
    NULL,    /* CMIC_BS_DRIFT_RATE */
    &soc_reg_list[SOC_REG_INT_CMIC_BS_HEARTBEAT_CTRL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_BS_HEARTBEAT_DOWN_DURATIONr],
    &soc_reg_list[SOC_REG_INT_CMIC_BS_HEARTBEAT_UP_DURATIONr],
    &soc_reg_list[SOC_REG_INT_CMIC_BS_INITIAL_CRC_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_BS_INPUT_TIME_0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_BS_INPUT_TIME_1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_BS_INPUT_TIME_2_BCM56440_A0r],
    NULL,    /* CMIC_BS_OFFSET_ADJUST_0 */
    NULL,    /* CMIC_BS_OFFSET_ADJUST_1 */
    &soc_reg_list[SOC_REG_INT_CMIC_BS_OUTPUT_TIME_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_BS_OUTPUT_TIME_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_BS_OUTPUT_TIME_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_BS_REF_CLK_GEN_CTRLr],
    NULL,    /* CMIC_CHIP_MODE_CONTROL */
    NULL,    /* CMIC_CHIP_PARITY_INTR_ENABLE */
    NULL,    /* CMIC_CHIP_PARITY_INTR_STATUS */
    NULL,    /* CMIC_CLK_ENABLE */
    NULL,    /* CMIC_CLK_GATE_RESET_CONTROL */
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_CCM_DMA_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_CCM_DMA_ENTRY_COUNTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_CCM_DMA_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_CH0_COS_CTRL_RX_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_CH0_COS_CTRL_RX_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_CH0_DMA_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_CH0_DMA_CURR_DESCr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_CH1_COS_CTRL_RX_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_CH1_COS_CTRL_RX_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_CH1_DMA_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_CH1_DMA_CURR_DESCr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_CH2_COS_CTRL_RX_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_CH2_COS_CTRL_RX_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_CH2_DMA_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_CH2_DMA_CURR_DESCr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_CH3_COS_CTRL_RX_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_CH3_COS_CTRL_RX_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_CH3_DMA_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_CH3_DMA_CURR_DESCr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_DMA_CH0_INTR_COALr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_DMA_CH1_INTR_COALr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_DMA_CH2_INTR_COALr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_DMA_CH3_INTR_COALr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_DMA_DESC0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_DMA_DESC1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_DMA_DESC2r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_DMA_DESC3r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_DMA_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_DMA_STAT_CLRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FIFO_RD_DMA_DEBUGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FSCHAN_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FSCHAN_DATA32r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FSCHAN_DATA64_HIr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FSCHAN_DATA64_LOr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FSCHAN_OPCODEr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_FSCHAN_STATUSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_IRQ_STAT0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_IRQ_STAT1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_IRQ_STAT2r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_IRQ_STAT3r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_IRQ_STAT4r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_MIIM_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_MIIM_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_MIIM_PARAMr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_MIIM_READ_DATAr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_MIIM_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_PCIE_IRQ_MASK0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_PCIE_IRQ_MASK1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_PCIE_IRQ_MASK2r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_PCIE_IRQ_MASK3r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_PCIE_IRQ_MASK4r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_PCIE_MISCELr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH0_TXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH1_RXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH1_TXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH2_RXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH2_TXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH3_RXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH3_TXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_PKT_COUNT_RXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_PKT_COUNT_TXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_PROGRAMMABLE_COS_MASK0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_PROGRAMMABLE_COS_MASK1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_RCPU_IRQ_MASK0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_RXBUF_THRESHOLD_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_SCHAN_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_SCHAN_ERRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_SCHAN_MESSAGEr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_SLAM_DMA_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_SLAM_DMA_ENTRY_COUNTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_SLAM_DMA_PCIMEM_START_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_SLAM_DMA_SBUS_CMD_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_SLAM_DMA_SBUS_START_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_SLAM_DMA_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_STAT_DMA_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_STAT_DMA_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_STAT_DMA_CURRENTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_STAT_DMA_PORTS_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_STAT_DMA_PORTS_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_STAT_DMA_PORTS_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_STAT_DMA_SBUS_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_STAT_DMA_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_SW_INTR_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_TABLE_DMA_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_TABLE_DMA_ENTRY_COUNTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_TABLE_DMA_PCIMEM_START_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_TABLE_DMA_SBUS_CMD_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_TABLE_DMA_SBUS_START_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_TABLE_DMA_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_UC0_IRQ_MASK0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_UC0_IRQ_MASK1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_UC0_IRQ_MASK2r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_UC0_IRQ_MASK3r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_UC0_IRQ_MASK4r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_UC1_IRQ_MASK0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_UC1_IRQ_MASK1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_UC1_IRQ_MASK2r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_UC1_IRQ_MASK3r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC0_UC1_IRQ_MASK4r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_CCM_DMA_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_CCM_DMA_ENTRY_COUNTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_CCM_DMA_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_CH0_COS_CTRL_RX_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_CH0_COS_CTRL_RX_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_CH0_DMA_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_CH0_DMA_CURR_DESCr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_CH1_COS_CTRL_RX_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_CH1_COS_CTRL_RX_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_CH1_DMA_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_CH1_DMA_CURR_DESCr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_CH2_COS_CTRL_RX_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_CH2_COS_CTRL_RX_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_CH2_DMA_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_CH2_DMA_CURR_DESCr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_CH3_COS_CTRL_RX_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_CH3_COS_CTRL_RX_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_CH3_DMA_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_CH3_DMA_CURR_DESCr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_DMA_CH0_INTR_COALr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_DMA_CH1_INTR_COALr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_DMA_CH2_INTR_COALr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_DMA_CH3_INTR_COALr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_DMA_DESC0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_DMA_DESC1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_DMA_DESC2r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_DMA_DESC3r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_DMA_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_DMA_STAT_CLRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FIFO_RD_DMA_DEBUGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FSCHAN_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FSCHAN_DATA32r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FSCHAN_DATA64_HIr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FSCHAN_DATA64_LOr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FSCHAN_OPCODEr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_FSCHAN_STATUSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_IRQ_STAT0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_IRQ_STAT1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_IRQ_STAT2r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_IRQ_STAT3r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_IRQ_STAT4r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_MIIM_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_MIIM_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_MIIM_PARAMr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_MIIM_READ_DATAr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_MIIM_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_PCIE_IRQ_MASK0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_PCIE_IRQ_MASK1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_PCIE_IRQ_MASK2r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_PCIE_IRQ_MASK3r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_PCIE_IRQ_MASK4r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_PCIE_MISCELr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH0_RXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH0_TXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH1_RXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH1_TXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH2_RXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH2_TXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH3_RXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH3_TXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_PKT_COUNT_RXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_PKT_COUNT_TXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_PROGRAMMABLE_COS_MASK0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_PROGRAMMABLE_COS_MASK1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_RCPU_IRQ_MASK0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_RXBUF_THRESHOLD_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_SCHAN_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_SCHAN_ERRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_SCHAN_MESSAGEr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_SLAM_DMA_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_SLAM_DMA_ENTRY_COUNTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_SLAM_DMA_PCIMEM_START_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_SLAM_DMA_SBUS_CMD_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_SLAM_DMA_SBUS_START_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_SLAM_DMA_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_STAT_DMA_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_STAT_DMA_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_STAT_DMA_CURRENTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_STAT_DMA_PORTS_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_STAT_DMA_PORTS_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_STAT_DMA_PORTS_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_STAT_DMA_SBUS_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_STAT_DMA_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_SW_INTR_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_TABLE_DMA_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_TABLE_DMA_ENTRY_COUNTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_TABLE_DMA_PCIMEM_START_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_TABLE_DMA_SBUS_CMD_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_TABLE_DMA_SBUS_START_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_TABLE_DMA_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_UC0_IRQ_MASK0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_UC0_IRQ_MASK1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_UC0_IRQ_MASK2r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_UC0_IRQ_MASK3r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_UC0_IRQ_MASK4r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_UC1_IRQ_MASK0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_UC1_IRQ_MASK1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_UC1_IRQ_MASK2r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_UC1_IRQ_MASK3r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC1_UC1_IRQ_MASK4r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_CCM_DMA_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_CCM_DMA_ENTRY_COUNTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_CCM_DMA_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_CH0_COS_CTRL_RX_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_CH0_COS_CTRL_RX_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_CH0_DMA_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_CH0_DMA_CURR_DESCr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_CH1_COS_CTRL_RX_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_CH1_COS_CTRL_RX_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_CH1_DMA_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_CH1_DMA_CURR_DESCr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_CH2_COS_CTRL_RX_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_CH2_COS_CTRL_RX_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_CH2_DMA_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_CH2_DMA_CURR_DESCr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_CH3_COS_CTRL_RX_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_CH3_COS_CTRL_RX_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_CH3_DMA_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_CH3_DMA_CURR_DESCr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_DMA_CH0_INTR_COALr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_DMA_CH1_INTR_COALr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_DMA_CH2_INTR_COALr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_DMA_CH3_INTR_COALr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_DMA_DESC0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_DMA_DESC1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_DMA_DESC2r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_DMA_DESC3r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_DMA_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_DMA_STAT_CLRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FIFO_RD_DMA_DEBUGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FSCHAN_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FSCHAN_DATA32r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FSCHAN_DATA64_HIr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FSCHAN_DATA64_LOr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FSCHAN_OPCODEr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_FSCHAN_STATUSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_IRQ_STAT0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_IRQ_STAT1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_IRQ_STAT2r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_IRQ_STAT3r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_IRQ_STAT4r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_MIIM_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_MIIM_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_MIIM_PARAMr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_MIIM_READ_DATAr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_MIIM_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_PCIE_IRQ_MASK0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_PCIE_IRQ_MASK1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_PCIE_IRQ_MASK2r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_PCIE_IRQ_MASK3r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_PCIE_IRQ_MASK4r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_PCIE_MISCELr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH0_RXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH0_TXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH1_RXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH1_TXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH2_RXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH2_TXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH3_RXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH3_TXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_PKT_COUNT_RXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_PKT_COUNT_TXPKTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_PROGRAMMABLE_COS_MASK0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_PROGRAMMABLE_COS_MASK1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_RCPU_IRQ_MASK0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_RXBUF_THRESHOLD_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_SCHAN_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_SCHAN_ERRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_SCHAN_MESSAGEr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_SLAM_DMA_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_SLAM_DMA_ENTRY_COUNTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_SLAM_DMA_PCIMEM_START_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_SLAM_DMA_SBUS_CMD_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_SLAM_DMA_SBUS_START_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_SLAM_DMA_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_STAT_DMA_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_STAT_DMA_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_STAT_DMA_CURRENTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_STAT_DMA_PORTS_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_STAT_DMA_PORTS_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_STAT_DMA_PORTS_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_STAT_DMA_SBUS_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_STAT_DMA_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_SW_INTR_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_TABLE_DMA_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_TABLE_DMA_ENTRY_COUNTr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_TABLE_DMA_PCIMEM_START_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_TABLE_DMA_SBUS_CMD_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_TABLE_DMA_SBUS_START_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_TABLE_DMA_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_UC0_IRQ_MASK0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_UC0_IRQ_MASK1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_UC0_IRQ_MASK2r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_UC0_IRQ_MASK3r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_UC0_IRQ_MASK4r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_UC1_IRQ_MASK0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_UC1_IRQ_MASK1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_UC1_IRQ_MASK2r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_UC1_IRQ_MASK3r],
    &soc_reg_list[SOC_REG_INT_CMIC_CMC2_UC1_IRQ_MASK4r],
    NULL,    /* CMIC_CMICE_BISR_REG_RD_DATA */
    &soc_reg_list[SOC_REG_INT_CMIC_COMMON_BSPI_BIGENDIANr],
    &soc_reg_list[SOC_REG_INT_CMIC_COMMON_I2C_PIO_ENDIANESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_COMMON_MIIM_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_COMMON_MIIM_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_COMMON_MIIM_PARAMr],
    &soc_reg_list[SOC_REG_INT_CMIC_COMMON_MIIM_READ_DATAr],
    &soc_reg_list[SOC_REG_INT_CMIC_COMMON_MIIM_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_COMMON_PCIE_PIO_ENDIANESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_COMMON_RPE_PIO_ENDIANESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr],
    &soc_reg_list[SOC_REG_INT_CMIC_COMMON_SCHAN_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_COMMON_SCHAN_ERRr],
    &soc_reg_list[SOC_REG_INT_CMIC_COMMON_SCHAN_MESSAGEr],
    &soc_reg_list[SOC_REG_INT_CMIC_COMMON_SPI_PIO_ENDIANESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_COMMON_STRAP_STATUS_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_COMMON_STRAP_STATUS_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_COMMON_UC0_PIO_ENDIANESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_COMMON_UC1_PIO_ENDIANESSr],
    NULL,    /* CMIC_CONFIG */
    NULL,    /* CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0 */
    NULL,    /* CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1 */
    NULL,    /* CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2 */
    NULL,    /* CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3 */
    NULL,    /* CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4 */
    NULL,    /* CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0 */
    NULL,    /* CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1 */
    NULL,    /* CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2 */
    NULL,    /* CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3 */
    NULL,    /* CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_0 */
    NULL,    /* CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_1 */
    NULL,    /* CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_2 */
    NULL,    /* CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_3 */
    NULL,    /* CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_0 */
    NULL,    /* CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_1 */
    NULL,    /* CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2 */
    NULL,    /* CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3 */
    NULL,    /* CMIC_COS_AVAILABLE */
    NULL,    /* CMIC_COS_AVAILABLE0 */
    NULL,    /* CMIC_COS_AVAILABLE1 */
    NULL,    /* CMIC_COS_AVAILABLE2 */
    NULL,    /* CMIC_COS_AVAILABLE3 */
    NULL,    /* CMIC_COS_AVAILABLE4 */
    NULL,    /* CMIC_COS_AVAILABLE5 */
    NULL,    /* CMIC_COS_AVAILABLE6 */
    NULL,    /* CMIC_COS_AVAILABLE7 */
    NULL,    /* CMIC_COS_CTRL_RX */
    NULL,    /* CMIC_COS_CTRL_RX_0 */
    NULL,    /* CMIC_COS_CTRL_RX_1 */
    NULL,    /* CMIC_COS_CTRL_RX_2 */
    NULL,    /* CMIC_COS_CTRL_RX_3 */
    NULL,    /* CMIC_COS_CTRL_RX_4 */
    NULL,    /* CMIC_COS_CTRL_RX_5 */
    NULL,    /* CMIC_COS_CTRL_RX_6 */
    NULL,    /* CMIC_COS_CTRL_RX_7 */
    NULL,    /* CMIC_COS_CTRL_RX_HI */
    &soc_reg_list[SOC_REG_INT_CMIC_CPS_RESETr],
    NULL,    /* CMIC_DEVICE_ID */
    &soc_reg_list[SOC_REG_INT_CMIC_DEV_REV_ID_BCM56440_A0r],
    NULL,    /* CMIC_DMA_CTRL */
    NULL,    /* CMIC_DMA_DESC0 */
    NULL,    /* CMIC_DMA_DESC1 */
    NULL,    /* CMIC_DMA_DESC2 */
    NULL,    /* CMIC_DMA_DESC3 */
    &soc_reg_list[SOC_REG_INT_CMIC_DMA_IC_AR_ARB_MI0r],
    &soc_reg_list[SOC_REG_INT_CMIC_DMA_IC_AR_ARB_MI1r],
    &soc_reg_list[SOC_REG_INT_CMIC_DMA_IC_AW_ARB_MI0r],
    &soc_reg_list[SOC_REG_INT_CMIC_DMA_IC_AW_ARB_MI1r],
    &soc_reg_list[SOC_REG_INT_CMIC_DMA_IC_CFG_REG_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_DMA_IC_CFG_REG_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_DMA_IC_CFG_REG_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_DMA_IC_ID_REG_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_DMA_IC_ID_REG_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_DMA_IC_ID_REG_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_DMA_IC_ID_REG_3r],
    &soc_reg_list[SOC_REG_INT_CMIC_DMA_IC_PER_REG_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_DMA_IC_PER_REG_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_DMA_IC_PER_REG_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_DMA_IC_PER_REG_3r],
    NULL,    /* CMIC_DMA_STAT */
    NULL,    /* CMIC_EB3_VLI_CONFIG_REGISTER */
    NULL,    /* CMIC_ENDIANESS_SEL */
    NULL,    /* CMIC_FIFO_CH0_RD_DMA_CFG */
    NULL,    /* CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR */
    NULL,    /* CMIC_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS */
    NULL,    /* CMIC_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD */
    NULL,    /* CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTR */
    NULL,    /* CMIC_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS */
    NULL,    /* CMIC_FIFO_CH1_RD_DMA_CFG */
    NULL,    /* CMIC_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTR */
    NULL,    /* CMIC_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS */
    NULL,    /* CMIC_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD */
    NULL,    /* CMIC_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTR */
    NULL,    /* CMIC_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS */
    NULL,    /* CMIC_FIFO_CH2_RD_DMA_CFG */
    NULL,    /* CMIC_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTR */
    NULL,    /* CMIC_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS */
    NULL,    /* CMIC_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD */
    NULL,    /* CMIC_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTR */
    NULL,    /* CMIC_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS */
    NULL,    /* CMIC_FIFO_CH3_RD_DMA_CFG */
    NULL,    /* CMIC_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTR */
    NULL,    /* CMIC_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS */
    NULL,    /* CMIC_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD */
    NULL,    /* CMIC_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTR */
    NULL,    /* CMIC_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS */
    NULL,    /* CMIC_FIFO_DMA_SB_ARB_CTRL */
    NULL,    /* CMIC_FIFO_RD_DMA_DEBUG */
    &soc_reg_list[SOC_REG_INT_CMIC_FINE_GRAIN_COUNTERS_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr],
    &soc_reg_list[SOC_REG_INT_CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr],
    &soc_reg_list[SOC_REG_INT_CMIC_FSCHAN_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_FSCHAN_DATA32r],
    &soc_reg_list[SOC_REG_INT_CMIC_FSCHAN_DATA64_HIr],
    &soc_reg_list[SOC_REG_INT_CMIC_FSCHAN_DATA64_LOr],
    &soc_reg_list[SOC_REG_INT_CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr],
    &soc_reg_list[SOC_REG_INT_CMIC_FSCHAN_OPCODEr],
    &soc_reg_list[SOC_REG_INT_CMIC_FSCHAN_STATUSr],
    &soc_reg_list[SOC_REG_INT_CMIC_FSRF_STBY_CONTROLr],
    NULL,    /* CMIC_GFPORT_CLOCK_CONFIG */
    &soc_reg_list[SOC_REG_INT_CMIC_GP_AUX_SELr],
    &soc_reg_list[SOC_REG_INT_CMIC_GP_DATA_INr],
    &soc_reg_list[SOC_REG_INT_CMIC_GP_DATA_OUTr],
    &soc_reg_list[SOC_REG_INT_CMIC_GP_INIT_VALr],
    &soc_reg_list[SOC_REG_INT_CMIC_GP_INT_CLRr],
    &soc_reg_list[SOC_REG_INT_CMIC_GP_INT_DEr],
    &soc_reg_list[SOC_REG_INT_CMIC_GP_INT_EDGEr],
    &soc_reg_list[SOC_REG_INT_CMIC_GP_INT_MSKr],
    &soc_reg_list[SOC_REG_INT_CMIC_GP_INT_MSTATr],
    &soc_reg_list[SOC_REG_INT_CMIC_GP_INT_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_GP_INT_TYPEr],
    &soc_reg_list[SOC_REG_INT_CMIC_GP_OUT_ENr],
    &soc_reg_list[SOC_REG_INT_CMIC_GP_PAD_RESr],
    &soc_reg_list[SOC_REG_INT_CMIC_GP_PRB_ENABLEr],
    &soc_reg_list[SOC_REG_INT_CMIC_GP_PRB_OEr],
    &soc_reg_list[SOC_REG_INT_CMIC_GP_RES_ENr],
    &soc_reg_list[SOC_REG_INT_CMIC_GP_TEST_ENABLEr],
    &soc_reg_list[SOC_REG_INT_CMIC_GP_TEST_INPUTr],
    &soc_reg_list[SOC_REG_INT_CMIC_GP_TEST_OUTPUTr],
    NULL,    /* CMIC_HGTX_CTRL */
    NULL,    /* CMIC_HGTX_CTRL1 */
    NULL,    /* CMIC_HGTX_CTRL2 */
    NULL,    /* CMIC_HOL0_AVAILABLE_MOD0 */
    NULL,    /* CMIC_HOL0_AVAILABLE_MOD1 */
    NULL,    /* CMIC_HOL1_AVAILABLE_MOD0 */
    NULL,    /* CMIC_HOL1_AVAILABLE_MOD1 */
    NULL,    /* CMIC_HOL2_AVAILABLE_MOD0 */
    NULL,    /* CMIC_HOL2_AVAILABLE_MOD1 */
    NULL,    /* CMIC_HOL3_AVAILABLE_MOD0 */
    NULL,    /* CMIC_HOL3_AVAILABLE_MOD1 */
    NULL,    /* CMIC_HOL4_AVAILABLE_MOD0 */
    NULL,    /* CMIC_HOL4_AVAILABLE_MOD1 */
    NULL,    /* CMIC_HOL5_AVAILABLE_MOD0 */
    NULL,    /* CMIC_HOL5_AVAILABLE_MOD1 */
    NULL,    /* CMIC_HOL6_AVAILABLE_MOD0 */
    NULL,    /* CMIC_HOL6_AVAILABLE_MOD1 */
    NULL,    /* CMIC_HOL7_AVAILABLE_MOD0 */
    NULL,    /* CMIC_HOL7_AVAILABLE_MOD1 */
    NULL,    /* CMIC_HOL_STAT */
    &soc_reg_list[SOC_REG_INT_CMIC_I2CM_SMBUS_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr],
    &soc_reg_list[SOC_REG_INT_CMIC_I2CM_SMBUS_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_I2CM_SMBUS_EVENT_ENABLEr],
    &soc_reg_list[SOC_REG_INT_CMIC_I2CM_SMBUS_EVENT_STATUSr],
    &soc_reg_list[SOC_REG_INT_CMIC_I2CM_SMBUS_MASTER_COMMANDr],
    &soc_reg_list[SOC_REG_INT_CMIC_I2CM_SMBUS_MASTER_DATA_READr],
    &soc_reg_list[SOC_REG_INT_CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr],
    &soc_reg_list[SOC_REG_INT_CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr],
    &soc_reg_list[SOC_REG_INT_CMIC_I2CM_SMBUS_SLAVE_COMMANDr],
    &soc_reg_list[SOC_REG_INT_CMIC_I2CM_SMBUS_SLAVE_DATA_READr],
    &soc_reg_list[SOC_REG_INT_CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr],
    &soc_reg_list[SOC_REG_INT_CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr],
    &soc_reg_list[SOC_REG_INT_CMIC_I2CM_SMBUS_TIMING_CONFIGr],
    NULL,    /* CMIC_I2C_CTRL */
    NULL,    /* CMIC_I2C_DATA */
    NULL,    /* CMIC_I2C_RESET */
    NULL,    /* CMIC_I2C_SLAVE_ADDR */
    NULL,    /* CMIC_I2C_SLAVE_XADDR */
    NULL,    /* CMIC_I2C_STAT */
    NULL,    /* CMIC_IGBP_DISCARD */
    NULL,    /* CMIC_IGBP_DISCARD_MOD0 */
    NULL,    /* CMIC_IGBP_DISCARD_MOD1 */
    NULL,    /* CMIC_IGBP_WARN */
    NULL,    /* CMIC_IGBP_WARN_MOD0 */
    NULL,    /* CMIC_IGBP_WARN_MOD1 */
    &soc_reg_list[SOC_REG_INT_CMIC_INTR_PKT_PACING_DELAYr],
    NULL,    /* CMIC_INTR_WAIT_CYCLES */
    NULL,    /* CMIC_INT_PHY_SCAN */
    NULL,    /* CMIC_IPIC_STATS_CFG */
    NULL,    /* CMIC_IRQ_CLR_3 */
    NULL,    /* CMIC_IRQ_MASK */
    NULL,    /* CMIC_IRQ_MASK_1 */
    NULL,    /* CMIC_IRQ_MASK_2 */
    NULL,    /* CMIC_IRQ_MASK_3 */
    NULL,    /* CMIC_IRQ_STAT */
    NULL,    /* CMIC_IRQ_STAT_1 */
    NULL,    /* CMIC_IRQ_STAT_2 */
    NULL,    /* CMIC_IRQ_STAT_3 */
    NULL,    /* CMIC_JTAG */
    NULL,    /* CMIC_LEDCLK_PARAMS */
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP0_CLK_PARAMSr],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP0_CTRL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP0_DATA_RAM_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAMr],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP0_STATUS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP1_CLK_PARAMSr],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP1_CTRL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP1_DATA_RAM_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_0_3_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_12_15_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_16_19_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_20_23_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_24_27_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_28_31_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_32_35_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_36_39_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_40_43_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_44_47_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_48_51_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_4_7_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_52_55_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_56_59_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_60_63_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_8_11_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP1_STATUS_BCM56440_A0r],
    NULL,    /* CMIC_LEDUP_CTRL */
    NULL,    /* CMIC_LEDUP_DATA_RAM */
    NULL,    /* CMIC_LEDUP_PROGRAM_RAM */
    NULL,    /* CMIC_LEDUP_STATUS */
    NULL,    /* CMIC_LED_CONTROL */
    NULL,    /* CMIC_LED_PORT_ORDER_REMAP_0_4 */
    NULL,    /* CMIC_LED_PORT_ORDER_REMAP_10_14 */
    NULL,    /* CMIC_LED_PORT_ORDER_REMAP_15_19 */
    NULL,    /* CMIC_LED_PORT_ORDER_REMAP_20_24 */
    NULL,    /* CMIC_LED_PORT_ORDER_REMAP_25_29 */
    NULL,    /* CMIC_LED_PORT_ORDER_REMAP_30_34 */
    NULL,    /* CMIC_LED_PORT_ORDER_REMAP_35_39 */
    NULL,    /* CMIC_LED_PORT_ORDER_REMAP_40_44 */
    NULL,    /* CMIC_LED_PORT_ORDER_REMAP_45_49 */
    NULL,    /* CMIC_LED_PORT_ORDER_REMAP_50_54 */
    NULL,    /* CMIC_LED_PORT_ORDER_REMAP_5_9 */
    NULL,    /* CMIC_LED_STATUS */
    NULL,    /* CMIC_LINK_STAT */
    NULL,    /* CMIC_LINK_STATUS_CHANGE_STICKY */
    NULL,    /* CMIC_LINK_STAT_HI */
    NULL,    /* CMIC_LINK_STAT_HI_2 */
    NULL,    /* CMIC_LINK_STAT_MOD0 */
    NULL,    /* CMIC_LINK_STAT_MOD1 */
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI1r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI2r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI3r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI4r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI5r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI6r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI7r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI8r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI9r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI10r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI11r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI12r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI13r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI1r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI2r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI3r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI4r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI5r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI6r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI7r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI8r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI9r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI10r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI11r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI12r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI13r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_CFG_REG_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_CFG_REG_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_CFG_REG_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_ID_REG_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_ID_REG_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_ID_REG_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_ID_REG_3r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_PER_REG_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_PER_REG_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_PER_REG_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_MCS_IC_PER_REG_3r],
    NULL,    /* CMIC_MEM_FAIL */
    NULL,    /* CMIC_MIIM_ADDRESS */
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_AUTO_SCAN_ADDRESS_BCM56440_A0r],
    NULL,    /* CMIC_MIIM_BUS_MAP_19_10 */
    NULL,    /* CMIC_MIIM_BUS_MAP_29_20 */
    NULL,    /* CMIC_MIIM_BUS_MAP_39_30 */
    NULL,    /* CMIC_MIIM_BUS_MAP_49_40 */
    NULL,    /* CMIC_MIIM_BUS_MAP_59_50 */
    NULL,    /* CMIC_MIIM_BUS_MAP_69_60 */
    NULL,    /* CMIC_MIIM_BUS_MAP_79_70 */
    NULL,    /* CMIC_MIIM_BUS_MAP_9_0 */
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_19_10r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_29_20r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_39_30r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_49_40r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_59_50r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_69_60r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_79_70r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_89_80r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_95_90r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_9_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_CLR_SCAN_STATUSr],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92_BCM56440_A0r],
    NULL,    /* CMIC_MIIM_INT_SEL_MAP */
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_2r],
    NULL,    /* CMIC_MIIM_INT_SEL_MAP_HI */
    NULL,    /* CMIC_MIIM_INT_SEL_MAP_HI_2 */
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_LINK_STATUS_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_LINK_STATUS_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_LINK_STATUS_2r],
    NULL,    /* CMIC_MIIM_PARAM */
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_PAUSE_MIIM_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_PAUSE_SCAN_PORTS_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_PAUSE_SCAN_PORTS_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_PAUSE_SCAN_PORTS_2r],
    NULL,    /* CMIC_MIIM_PORT_TYPE_MAP */
    NULL,    /* CMIC_MIIM_PORT_TYPE_MAP_BUS2 */
    NULL,    /* CMIC_MIIM_PORT_TYPE_MAP_BUS2_HI */
    NULL,    /* CMIC_MIIM_PORT_TYPE_MAP_HI */
    NULL,    /* CMIC_MIIM_PROTOCOL_MAP */
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_2r],
    NULL,    /* CMIC_MIIM_PROTOCOL_MAP_HI */
    NULL,    /* CMIC_MIIM_PROTOCOL_MAP_HI_2 */
    NULL,    /* CMIC_MIIM_READ_DATA */
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_RX_PAUSE_CAPABILITY_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_RX_PAUSE_CAPABILITY_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_RX_PAUSE_STATUS_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_RX_PAUSE_STATUS_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_RX_PAUSE_STATUS_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_SCAN_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_SCAN_PORTS_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_SCAN_PORTS_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_SCAN_PORTS_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_SCAN_STATUSr],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_TX_PAUSE_CAPABILITY_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_TX_PAUSE_CAPABILITY_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_TX_PAUSE_STATUS_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_TX_PAUSE_STATUS_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_TX_PAUSE_STATUS_2r],
    NULL,    /* CMIC_MIRRORED_PORTS_TX */
    NULL,    /* CMIC_MIRRORED_PORTS_TX_MOD0 */
    NULL,    /* CMIC_MIRRORED_PORTS_TX_MOD1 */
    NULL,    /* CMIC_MIRROR_TO_PORTS */
    NULL,    /* CMIC_MIRROR_TO_PORTS_MOD0 */
    NULL,    /* CMIC_MIRROR_TO_PORTS_MOD1 */
    &soc_reg_list[SOC_REG_INT_CMIC_MISC_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MISC_STATUS_BCM56440_A0r],
    NULL,    /* CMIC_MMUIRQ_MASK */
    NULL,    /* CMIC_MMUIRQ_STAT */
    &soc_reg_list[SOC_REG_INT_CMIC_MMU_COSLC_COUNT_ADDR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MMU_COSLC_COUNT_DATA_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_OVERRIDE_STRAPr],
    NULL,    /* CMIC_PAUSE_MIIM_ADDRESS */
    NULL,    /* CMIC_PAUSE_SCAN_PORTS */
    &soc_reg_list[SOC_REG_INT_CMIC_PCIE_CFG_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_PCIE_CFG_READ_DATAr],
    &soc_reg_list[SOC_REG_INT_CMIC_PCIE_CFG_WRITE_DATAr],
    &soc_reg_list[SOC_REG_INT_CMIC_PCIE_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_PCIE_ERROR_STATUS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PCIE_ERROR_STATUS_CLRr],
    NULL,    /* CMIC_PCIE_MISCEL */
    NULL,    /* CMIC_PEAK_THERMAL_MON_RESULT */
    &soc_reg_list[SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI1r],
    &soc_reg_list[SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI2r],
    &soc_reg_list[SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI3r],
    &soc_reg_list[SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI4r],
    &soc_reg_list[SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI5r],
    &soc_reg_list[SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI6r],
    &soc_reg_list[SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI7r],
    &soc_reg_list[SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI1r],
    &soc_reg_list[SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI2r],
    &soc_reg_list[SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI3r],
    &soc_reg_list[SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI4r],
    &soc_reg_list[SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI5r],
    &soc_reg_list[SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI6r],
    &soc_reg_list[SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI7r],
    &soc_reg_list[SOC_REG_INT_CMIC_PIO_IC_CFG_REG_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PIO_IC_CFG_REG_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_PIO_IC_CFG_REG_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_PIO_IC_ID_REG_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PIO_IC_ID_REG_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_PIO_IC_ID_REG_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_PIO_IC_ID_REG_3r],
    &soc_reg_list[SOC_REG_INT_CMIC_PIO_IC_PER_REG_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PIO_IC_PER_REG_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_PIO_IC_PER_REG_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_PIO_IC_PER_REG_3r],
    &soc_reg_list[SOC_REG_INT_CMIC_PIO_MCS_ACCESS_PAGEr],
    NULL,    /* CMIC_PIO_WAIT_CYCLES */
    NULL,    /* CMIC_PKT_COS */
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_COS_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_COS_1r],
    NULL,    /* CMIC_PKT_COS_HI */
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_COS_QUEUES_HIr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_COS_QUEUES_LOr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_COUNT_FROMCPU_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_COUNT_FROMCPU_MH_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_COUNT_INTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_COUNT_PIOr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_COUNT_PIO_REPLYr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_COUNT_SCHAN_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_COUNT_SCHAN_REP_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_COUNT_TOCPUD_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_COUNT_TOCPUDM_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_COUNT_TOCPUE_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_COUNT_TOCPUEM_BCM56440_A0r],
    NULL,    /* CMIC_PKT_COUNT_TOCPUN */
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_CTRL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_ETHER_SIG_BCM56440_A0r],
    NULL,    /* CMIC_PKT_HEADER */
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_LMAC0_HI_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_LMAC0_LO_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_LMAC1_HI_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_LMAC1_LO_BCM56440_A0r],
    NULL,    /* CMIC_PKT_PORTS */
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PORTS_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PORTS_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PORTS_2r],
    NULL,    /* CMIC_PKT_PORTS_HI */
    NULL,    /* CMIC_PKT_PORTS_HI_2 */
    NULL,    /* CMIC_PKT_PRI_MAP_TABLE */
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r],
    NULL,    /* CMIC_PKT_REASON */
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_REASON_0_TYPEr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_REASON_1_TYPEr],
    NULL,    /* CMIC_PKT_REASON_DIRECT */
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_REASON_DIRECT_0_TYPEr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_REASON_DIRECT_1_TYPEr],
    NULL,    /* CMIC_PKT_REASON_DIRECT_HI */
    NULL,    /* CMIC_PKT_REASON_HI */
    NULL,    /* CMIC_PKT_REASON_MINI */
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_REASON_MINI_0_TYPEr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_REASON_MINI_1_TYPEr],
    NULL,    /* CMIC_PKT_REASON_MINI_HI */
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_RMAC_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_RMAC_HI_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_RMH0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_RMH1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_RMH2_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_RMH3_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_VLAN_BCM56440_A0r],
    NULL,    /* CMIC_QGPHY_QSGMII_CONTROL */
    &soc_reg_list[SOC_REG_INT_CMIC_RATE_ADJUST_BCM56440_A0r],
    NULL,    /* CMIC_RATE_ADJUST_I2C */
    &soc_reg_list[SOC_REG_INT_CMIC_RATE_ADJUST_INT_MDIO_BCM56440_A0r],
    NULL,    /* CMIC_RATE_ADJUST_STDMA */
    &soc_reg_list[SOC_REG_INT_CMIC_RPE_IRQ_STAT0r],
    &soc_reg_list[SOC_REG_INT_CMIC_RPE_IRQ_STAT1r],
    &soc_reg_list[SOC_REG_INT_CMIC_RPE_IRQ_STAT2r],
    &soc_reg_list[SOC_REG_INT_CMIC_RPE_IRQ_STAT3r],
    &soc_reg_list[SOC_REG_INT_CMIC_RPE_IRQ_STAT4r],
    &soc_reg_list[SOC_REG_INT_CMIC_RPE_MAX_CELL_LIMITr],
    &soc_reg_list[SOC_REG_INT_CMIC_RPE_MIIM_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_RPE_MIIM_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_RPE_MIIM_PARAMr],
    &soc_reg_list[SOC_REG_INT_CMIC_RPE_MIIM_READ_DATAr],
    &soc_reg_list[SOC_REG_INT_CMIC_RPE_MIIM_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_RPE_PCIE_IRQ_MASK0r],
    &soc_reg_list[SOC_REG_INT_CMIC_RPE_RCPU_IRQ_MASK0r],
    &soc_reg_list[SOC_REG_INT_CMIC_RPE_RCPU_IRQ_MASK1r],
    &soc_reg_list[SOC_REG_INT_CMIC_RPE_RCPU_IRQ_MASK2r],
    &soc_reg_list[SOC_REG_INT_CMIC_RPE_RCPU_IRQ_MASK3r],
    &soc_reg_list[SOC_REG_INT_CMIC_RPE_RCPU_IRQ_MASK4r],
    &soc_reg_list[SOC_REG_INT_CMIC_RPE_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_RPE_STAT_CLRr],
    &soc_reg_list[SOC_REG_INT_CMIC_RPE_SW_INTR_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_RPE_UC0_IRQ_MASK0r],
    &soc_reg_list[SOC_REG_INT_CMIC_RPE_UC1_IRQ_MASK0r],
    &soc_reg_list[SOC_REG_INT_CMIC_RXBUF_BLOCK_DATABUF_ALLOCr],
    &soc_reg_list[SOC_REG_INT_CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr],
    &soc_reg_list[SOC_REG_INT_CMIC_RXBUF_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr],
    &soc_reg_list[SOC_REG_INT_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr],
    &soc_reg_list[SOC_REG_INT_CMIC_RXBUF_EPINTF_BUF_DEPTHr],
    &soc_reg_list[SOC_REG_INT_CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITSr],
    &soc_reg_list[SOC_REG_INT_CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITSr],
    &soc_reg_list[SOC_REG_INT_CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr],
    &soc_reg_list[SOC_REG_INT_CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr],
    NULL,    /* CMIC_RX_PAUSE_CAPABILITY */
    NULL,    /* CMIC_RX_PAUSE_OVERRIDE_CONTROL */
    NULL,    /* CMIC_RX_PAUSE_STAT */
    NULL,    /* CMIC_SBUS_RING_MAP */
    NULL,    /* CMIC_SBUS_RING_MAP_0 */
    NULL,    /* CMIC_SBUS_RING_MAP_1 */
    NULL,    /* CMIC_SBUS_RING_MAP_2 */
    NULL,    /* CMIC_SBUS_RING_MAP_3 */
    NULL,    /* CMIC_SBUS_RING_MAP_4 */
    NULL,    /* CMIC_SBUS_RING_MAP_5 */
    NULL,    /* CMIC_SBUS_RING_MAP_6 */
    NULL,    /* CMIC_SBUS_RING_MAP_7 */
    &soc_reg_list[SOC_REG_INT_CMIC_SBUS_RING_MAP_0_7r],
    &soc_reg_list[SOC_REG_INT_CMIC_SBUS_RING_MAP_16_23r],
    &soc_reg_list[SOC_REG_INT_CMIC_SBUS_RING_MAP_24_31r],
    &soc_reg_list[SOC_REG_INT_CMIC_SBUS_RING_MAP_32_39r],
    &soc_reg_list[SOC_REG_INT_CMIC_SBUS_RING_MAP_40_47r],
    &soc_reg_list[SOC_REG_INT_CMIC_SBUS_RING_MAP_48_55r],
    &soc_reg_list[SOC_REG_INT_CMIC_SBUS_RING_MAP_56_63r],
    &soc_reg_list[SOC_REG_INT_CMIC_SBUS_RING_MAP_8_15r],
    &soc_reg_list[SOC_REG_INT_CMIC_SBUS_TIMEOUT_BCM56440_A0r],
    NULL,    /* CMIC_SCAN_PORTS */
    NULL,    /* CMIC_SCAN_PORTS_HI */
    NULL,    /* CMIC_SCAN_PORTS_HI_2 */
    NULL,    /* CMIC_SCAN_PORTS_MOD0 */
    NULL,    /* CMIC_SCAN_PORTS_MOD1 */
    NULL,    /* CMIC_SCHAN_CTRL */
    NULL,    /* CMIC_SCHAN_ERR */
    NULL,    /* CMIC_SCHAN_MESSAGE */
    NULL,    /* CMIC_SCHAN_MESSAGE_EXT */
    &soc_reg_list[SOC_REG_INT_CMIC_SCHAN_RCPU_RPIO_MESSAGE_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_3r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_4r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_5r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_6r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_7r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_8r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_9r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_10r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_11r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_12r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_13r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_14r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_15r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_16r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_17r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_18r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_19r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_20r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_21r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_22r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_23r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_24r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_25r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_26r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_27r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_28r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_29r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_30r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_31r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_32r],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_10_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_11_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_12_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_13_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_14_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_15_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_16_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_17_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_18_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_19_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_1_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_20_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_21_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_22_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_23_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_24_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_25_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_26_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_27_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_28_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_29_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_2_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_30_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_31_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_32_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_3_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_4_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_5_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_6_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_7_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_8_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SEMAPHORE_9_SHADOWr],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_2_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_3_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_4_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_5_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_6_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_7_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_8_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_9_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_10_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_11_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_12_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_13_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_14_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_15_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_16r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_17r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_18r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_19r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_20r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_21r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_22r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_23r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_24r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_25r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_26r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_27r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_28r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_29r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_30r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_END_ADDR_31r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_FAIL_CNT_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_FAIL_ENTRY_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_INTERLEAVE_PARITYr],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_2_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_3_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_4_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_5_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_6_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_7_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_8_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_9_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_10_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_11_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_12_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_13_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_14_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_15_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_16r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_17r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_18r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_19r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_20r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_21r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_22r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_23r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_24r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_25r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_26r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_27r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_28r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_29r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_30r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_ADDR_31r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_MEM_DATA_BCM56440_A0r],
    NULL,    /* CMIC_SER_PARITY_MODE_SEL */
    &soc_reg_list[SOC_REG_INT_CMIC_SER_PARITY_MODE_SEL_15_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_PARITY_MODE_SEL_31_16r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_POWER_DOWN_MEM_LOWERr],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_POWER_DOWN_MEM_UPPERr],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_PROTECT_ADDR_RANGE_VALID_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE10_DATAENTRY_LEN_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE11_DATAENTRY_LEN_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE12_DATAENTRY_LEN_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE13_DATAENTRY_LEN_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE14_DATAENTRY_LEN_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE15_DATAENTRY_LEN_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE16_DATAENTRY_LENr],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE17_DATAENTRY_LENr],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE18_DATAENTRY_LENr],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE19_DATAENTRY_LENr],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE1_DATAENTRY_LEN_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE20_DATAENTRY_LENr],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE21_DATAENTRY_LENr],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE22_DATAENTRY_LENr],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE23_DATAENTRY_LENr],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE24_DATAENTRY_LENr],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE25_DATAENTRY_LENr],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE26_DATAENTRY_LENr],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE27_DATAENTRY_LENr],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE28_DATAENTRY_LENr],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE29_DATAENTRY_LENr],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE2_DATAENTRY_LEN_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE30_DATAENTRY_LENr],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE31_DATAENTRY_LENr],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE3_DATAENTRY_LEN_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE4_DATAENTRY_LEN_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE5_DATAENTRY_LEN_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE6_DATAENTRY_LEN_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE7_DATAENTRY_LEN_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE8_DATAENTRY_LEN_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_RANGE9_DATAENTRY_LEN_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_2_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_3_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_4_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_5_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_6_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_7_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_8_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_9_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_10_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_11_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_12_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_13_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_14_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_15_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_16r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_17r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_18r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_19r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_20r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_21r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_22r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_23r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_24r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_25r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_26r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_27r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_28r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_29r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_30r],
    &soc_reg_list[SOC_REG_INT_CMIC_SER_START_ADDR_31r],
    NULL,    /* CMIC_SKIP_STATS_CFG */
    NULL,    /* CMIC_SLAM_DMA_CFG */
    NULL,    /* CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDR */
    NULL,    /* CMIC_SLAM_DMA_ENTRY_COUNT */
    NULL,    /* CMIC_SLAM_DMA_PCIMEM_START_ADDR */
    NULL,    /* CMIC_SLAM_DMA_SBUS_START_ADDR */
    NULL,    /* CMIC_SOFT_RESET_REG */
    NULL,    /* CMIC_SOFT_RESET_REG_2 */
    NULL,    /* CMIC_SPARE1 */
    NULL,    /* CMIC_SPARE2 */
    &soc_reg_list[SOC_REG_INT_CMIC_SRAM_TM0_CONTROLr],
    &soc_reg_list[SOC_REG_INT_CMIC_SRAM_TM1_CONTROLr],
    &soc_reg_list[SOC_REG_INT_CMIC_SRAM_TM2_CONTROLr],
    NULL,    /* CMIC_SRAM_TM_CONTROL */
    NULL,    /* CMIC_SRAM_TM_CONTROL_2 */
    NULL,    /* CMIC_STAT_DMA_ADDR */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_95_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_14_10_BCM56440_A0r],
    NULL,    /* CMIC_STAT_DMA_BLKNUM_MAP_15_8 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_19_15_BCM56440_A0r],
    NULL,    /* CMIC_STAT_DMA_BLKNUM_MAP_23_16 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_24_20_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_29_25_BCM56440_A0r],
    NULL,    /* CMIC_STAT_DMA_BLKNUM_MAP_31_24 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_34_30_BCM56440_A0r],
    NULL,    /* CMIC_STAT_DMA_BLKNUM_MAP_39_32 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_39_35_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_44_40_BCM56440_A0r],
    NULL,    /* CMIC_STAT_DMA_BLKNUM_MAP_47_40 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_49_45_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_4_0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_54_50_BCM56440_A0r],
    NULL,    /* CMIC_STAT_DMA_BLKNUM_MAP_55_48 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_59_55_BCM56440_A0r],
    NULL,    /* CMIC_STAT_DMA_BLKNUM_MAP_63_56 */
    NULL,    /* CMIC_STAT_DMA_BLKNUM_MAP_63_60 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_64_60_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_69_65_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_74_70_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_79_75_BCM56440_A0r],
    NULL,    /* CMIC_STAT_DMA_BLKNUM_MAP_7_0 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_84_80_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_89_85_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_94_90_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_9_5_BCM56440_A0r],
    NULL,    /* CMIC_STAT_DMA_CURRENT */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_EGR_STATS_CFG_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_ING_STATS_CFG_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56440_A0r],
    NULL,    /* CMIC_STAT_DMA_MMU_PORTS0 */
    NULL,    /* CMIC_STAT_DMA_MMU_PORTS1 */
    NULL,    /* CMIC_STAT_DMA_MMU_SETUP */
    NULL,    /* CMIC_STAT_DMA_PORTNUM_MAP_11_6 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_11_8_BCM56440_A0r],
    NULL,    /* CMIC_STAT_DMA_PORTNUM_MAP_15_8 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_15_12_BCM56440_A0r],
    NULL,    /* CMIC_STAT_DMA_PORTNUM_MAP_17_12 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_19_16_BCM56440_A0r],
    NULL,    /* CMIC_STAT_DMA_PORTNUM_MAP_23_16 */
    NULL,    /* CMIC_STAT_DMA_PORTNUM_MAP_23_18 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_23_20_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_27_24_BCM56440_A0r],
    NULL,    /* CMIC_STAT_DMA_PORTNUM_MAP_31_24 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_31_28_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_35_32_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_39_36_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_3_0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_43_40_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_47_44_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_51_48_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_55_52_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_59_56_BCM56440_A0r],
    NULL,    /* CMIC_STAT_DMA_PORTNUM_MAP_5_0 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_63_60_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_67_64_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_71_68_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_75_72_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_79_76_BCM56440_A0r],
    NULL,    /* CMIC_STAT_DMA_PORTNUM_MAP_7_0 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_7_4_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_83_80_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_87_84_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_91_88_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_95_92_BCM56440_A0r],
    NULL,    /* CMIC_STAT_DMA_PORTS */
    NULL,    /* CMIC_STAT_DMA_PORTS_HI */
    NULL,    /* CMIC_STAT_DMA_PORTS_HI_2 */
    NULL,    /* CMIC_STAT_DMA_PORTS_MOD0 */
    NULL,    /* CMIC_STAT_DMA_PORTS_MOD1 */
    NULL,    /* CMIC_STAT_DMA_PORT_TYPE_MAP */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORT_TYPE_MAP_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORT_TYPE_MAP_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORT_TYPE_MAP_2r],
    NULL,    /* CMIC_STAT_DMA_PORT_TYPE_MAP_HI */
    NULL,    /* CMIC_STAT_DMA_PORT_TYPE_MAP_HI_2 */
    NULL,    /* CMIC_STAT_DMA_SBUS_START_ADDRESS */
    NULL,    /* CMIC_STAT_DMA_SETUP */
    NULL,    /* CMIC_STRAP_OPTIONS */
    NULL,    /* CMIC_SWITCH_FEATURE_ENABLE */
    NULL,    /* CMIC_SWITCH_FEATURE_ENABLE_1 */
    NULL,    /* CMIC_SWITCH_FEATURE_ENABLE_2 */
    NULL,    /* CMIC_SW_PIO_ACK_DATA_BEAT_COUNT */
    &soc_reg_list[SOC_REG_INT_CMIC_SW_RSTr],
    NULL,    /* CMIC_TABLE_DMA_CFG */
    NULL,    /* CMIC_TABLE_DMA_CUR_ENTRY_SBUS_ADDR */
    NULL,    /* CMIC_TABLE_DMA_ENTRY_COUNT */
    NULL,    /* CMIC_TABLE_DMA_PCIMEM_START_ADDR */
    NULL,    /* CMIC_TABLE_DMA_SBUS_START_ADDR */
    NULL,    /* CMIC_TABLE_DMA_START */
    NULL,    /* CMIC_TAP_CONTROL */
    NULL,    /* CMIC_THERMAL_MON_CALIBRATION */
    NULL,    /* CMIC_THERMAL_MON_CTRL */
    NULL,    /* CMIC_THERMAL_MON_RESULT */
    NULL,    /* CMIC_THERMAL_MON_RESULT_0 */
    NULL,    /* CMIC_THERMAL_MON_RESULT_1 */
    NULL,    /* CMIC_THERMAL_MON_RESULT_2 */
    NULL,    /* CMIC_THERMAL_MON_RESULT_3 */
    NULL,    /* CMIC_THERMAL_MON_RESULT_4 */
    NULL,    /* CMIC_THERMAL_MON_RESULT_5 */
    NULL,    /* CMIC_THERMAL_MON_RESULT_6 */
    NULL,    /* CMIC_THERMAL_MON_RESULT_7 */
    &soc_reg_list[SOC_REG_INT_CMIC_TIM0_TIMER1BGLOADr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM0_TIMER1CONTROLr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM0_TIMER1INTCLRr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM0_TIMER1LOADr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM0_TIMER1MISr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM0_TIMER1RISr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM0_TIMER1VALUEr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM0_TIMER2BGLOADr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM0_TIMER2CONTROLr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM0_TIMER2INTCLRr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM0_TIMER2LOADr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM0_TIMER2MISr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM0_TIMER2RISr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM0_TIMER2VALUEr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM0_TIMERITCRr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM0_TIMERITOPr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM0_TIMERPCELLID0r],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM0_TIMERPCELLID1r],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM0_TIMERPCELLID2r],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM0_TIMERPCELLID3r],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM0_TIMERPERIPHID0r],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM0_TIMERPERIPHID1r],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM0_TIMERPERIPHID2r],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM0_TIMERPERIPHID3r],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM1_TIMER1BGLOADr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM1_TIMER1CONTROLr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM1_TIMER1INTCLRr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM1_TIMER1LOADr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM1_TIMER1MISr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM1_TIMER1RISr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM1_TIMER1VALUEr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM1_TIMER2BGLOADr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM1_TIMER2CONTROLr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM1_TIMER2INTCLRr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM1_TIMER2LOADr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM1_TIMER2MISr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM1_TIMER2RISr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM1_TIMER2VALUEr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM1_TIMERITCRr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM1_TIMERITOPr],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM1_TIMERPCELLID0r],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM1_TIMERPCELLID1r],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM1_TIMERPCELLID2r],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM1_TIMERPCELLID3r],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM1_TIMERPERIPHID0r],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM1_TIMERPERIPHID1r],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM1_TIMERPERIPHID2r],
    &soc_reg_list[SOC_REG_INT_CMIC_TIM1_TIMERPERIPHID3r],
    NULL,    /* CMIC_TIMESYNC_CONTROL */
    NULL,    /* CMIC_TIMESYNC_TIMER */
    NULL,    /* CMIC_TO_CORE_PLL_CONTROL_1 */
    NULL,    /* CMIC_TO_CORE_PLL_CONTROL_2 */
    NULL,    /* CMIC_TO_CORE_PLL_X2_1_CONTROL_1 */
    NULL,    /* CMIC_TO_CORE_PLL_X2_1_CONTROL_2 */
    NULL,    /* CMIC_TO_CORE_PLL_X2_2_CONTROL_1 */
    NULL,    /* CMIC_TO_CORE_PLL_X2_2_CONTROL_2 */
    NULL,    /* CMIC_TO_CORE_PLL_X2_3_CONTROL_1 */
    NULL,    /* CMIC_TO_CORE_PLL_X2_3_CONTROL_2 */
    &soc_reg_list[SOC_REG_INT_CMIC_TS_CAPTURE_STATUSr],
    &soc_reg_list[SOC_REG_INT_CMIC_TS_CAPTURE_STATUS_CLRr],
    &soc_reg_list[SOC_REG_INT_CMIC_TS_FIFO_STATUSr],
    &soc_reg_list[SOC_REG_INT_CMIC_TS_FREQ_CTRL_LOWERr],
    &soc_reg_list[SOC_REG_INT_CMIC_TS_FREQ_CTRL_UPPERr],
    &soc_reg_list[SOC_REG_INT_CMIC_TS_GPIO_1_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_TS_GPIO_1_UP_EVENT_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_TS_GPIO_2_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_TS_GPIO_2_DOWN_EVENT_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_TS_GPIO_2_UP_EVENT_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_TS_GPIO_3_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_TS_GPIO_3_DOWN_EVENT_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_TS_GPIO_3_UP_EVENT_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_TS_GPIO_4_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_TS_GPIO_4_DOWN_EVENT_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_TS_GPIO_4_UP_EVENT_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_TS_GPIO_5_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_TS_GPIO_5_DOWN_EVENT_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_TS_GPIO_5_UP_EVENT_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_TS_GPIO_6_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_TS_GPIO_6_DOWN_EVENT_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_TS_GPIO_6_UP_EVENT_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_TS_INPUT_TIME_FIFO_IDr],
    &soc_reg_list[SOC_REG_INT_CMIC_TS_INPUT_TIME_FIFO_TSr],
    &soc_reg_list[SOC_REG_INT_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_TS_L1_CLK_RECOVERED_CLK_COUNT_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_TS_LCPLL_CLK_COUNT_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_TS_TIME_CAPTURE_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_TXBUF_CMC0_PKT_CNTr],
    &soc_reg_list[SOC_REG_INT_CMIC_TXBUF_CMC1_PKT_CNTr],
    &soc_reg_list[SOC_REG_INT_CMIC_TXBUF_CMC2_PKT_CNTr],
    &soc_reg_list[SOC_REG_INT_CMIC_TXBUF_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr],
    &soc_reg_list[SOC_REG_INT_CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr],
    &soc_reg_list[SOC_REG_INT_CMIC_TXBUF_DEBUGr],
    &soc_reg_list[SOC_REG_INT_CMIC_TXBUF_IPINTF_BUF_DEPTHr],
    &soc_reg_list[SOC_REG_INT_CMIC_TXBUF_IPINTF_INTERFACE_CREDITSr],
    &soc_reg_list[SOC_REG_INT_CMIC_TXBUF_MAX_BUF_LIMITSr],
    &soc_reg_list[SOC_REG_INT_CMIC_TXBUF_MIN_BUF_LIMITSr],
    &soc_reg_list[SOC_REG_INT_CMIC_TXBUF_RPE_PKT_CNTr],
    &soc_reg_list[SOC_REG_INT_CMIC_TXBUF_STATr],
    &soc_reg_list[SOC_REG_INT_CMIC_TXBUF_STAT_CLRr],
    NULL,    /* CMIC_TX_PAUSE_CAPABILITY */
    NULL,    /* CMIC_TX_PAUSE_OVERRIDE_CONTROL */
    NULL,    /* CMIC_TX_PAUSE_STAT */
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_CPRr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_CTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_DLH_IERr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_DMASAr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_FARr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_HTXr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_IIR_FCRr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_LCRr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_LPDLHr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_LPDLLr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_LSRr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_MCRr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_MSRr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_RBR_THR_DLLr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_RFLr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_RFWr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_SBCRr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_SCRr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_SDMAMr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_SFEr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_SRBR_STHRr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_SRRr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_SRTr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_SRTSr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_STETr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_TFLr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_TFRr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_UCVr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART0_USRr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_CPRr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_CTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_DLH_IERr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_DMASAr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_FARr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_HTXr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_IIR_FCRr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_LCRr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_LPDLHr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_LPDLLr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_LSRr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_MCRr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_MSRr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_RBR_THR_DLLr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_RFLr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_RFWr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_SBCRr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_SCRr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_SDMAMr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_SFEr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_SRBR_STHRr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_SRRr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_SRTr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_SRTSr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_STETr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_TFLr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_TFRr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_UCVr],
    &soc_reg_list[SOC_REG_INT_CMIC_UART1_USRr],
    &soc_reg_list[SOC_REG_INT_CMIC_UC0_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CMIC_UC1_CONFIGr],
    NULL,    /* CMIC_XGXS0_PLL_CONTROL_1 */
    NULL,    /* CMIC_XGXS0_PLL_CONTROL_2 */
    NULL,    /* CMIC_XGXS0_PLL_CONTROL_3 */
    NULL,    /* CMIC_XGXS0_PLL_CONTROL_4 */
    NULL,    /* CMIC_XGXS0_PLL_STATUS */
    NULL,    /* CMIC_XGXS1_PLL_CONTROL_1 */
    NULL,    /* CMIC_XGXS1_PLL_CONTROL_2 */
    NULL,    /* CMIC_XGXS1_PLL_CONTROL_3 */
    NULL,    /* CMIC_XGXS1_PLL_CONTROL_4 */
    NULL,    /* CMIC_XGXS1_PLL_STATUS */
    NULL,    /* CMIC_XGXS2_PLL_CONTROL_1 */
    NULL,    /* CMIC_XGXS2_PLL_CONTROL_2 */
    NULL,    /* CMIC_XGXS2_PLL_CONTROL_3 */
    NULL,    /* CMIC_XGXS2_PLL_CONTROL_4 */
    NULL,    /* CMIC_XGXS2_PLL_STATUS */
    NULL,    /* CMIC_XGXS3_PLL_CONTROL_1 */
    NULL,    /* CMIC_XGXS3_PLL_CONTROL_2 */
    NULL,    /* CMIC_XGXS3_PLL_CONTROL_3 */
    NULL,    /* CMIC_XGXS3_PLL_CONTROL_4 */
    NULL,    /* CMIC_XGXS3_PLL_STATUS */
    NULL,    /* CMIC_XGXS_MDIO_CONFIG_0 */
    NULL,    /* CMIC_XGXS_MDIO_CONFIG_1 */
    NULL,    /* CMIC_XGXS_MDIO_CONFIG_2 */
    NULL,    /* CMIC_XGXS_MDIO_CONFIG_3 */
    NULL,    /* CMIC_XGXS_MDIO_CONFIG_4 */
    NULL,    /* CMIC_XGXS_MDIO_CONFIG_5 */
    NULL,    /* CMIC_XGXS_MDIO_CONFIG_6 */
    NULL,    /* CMIC_XGXS_MDIO_CONFIG_7 */
    NULL,    /* CMIC_XGXS_MDIO_CONFIG_8 */
    NULL,    /* CMIC_XGXS_MDIO_CONFIG_9 */
    NULL,    /* CMIC_XGXS_MDIO_CONFIG_10 */
    NULL,    /* CMIC_XGXS_MDIO_CONFIG_11 */
    NULL,    /* CMIC_XGXS_MDIO_CONFIG_12 */
    NULL,    /* CMIC_XGXS_MDIO_CONFIG_13 */
    NULL,    /* CMIC_XGXS_MDIO_CONFIG_14 */
    NULL,    /* CMIC_XGXS_MDIO_CONFIG_15 */
    NULL,    /* CMIC_XGXS_MDIO_CONFIG_16 */
    NULL,    /* CMIC_XGXS_MDIO_CONFIG_17 */
    NULL,    /* CMIC_XGXS_MDIO_CONFIG_18 */
    NULL,    /* CMIC_XGXS_MDIO_CONFIG_19 */
    NULL,    /* CMIC_XGXS_MDIO_CONFIG_20 */
    NULL,    /* CMIC_XGXS_MDIO_CONFIG_21 */
    NULL,    /* CMIC_XGXS_MDIO_CONFIG_22 */
    NULL,    /* CMIC_XGXS_MDIO_CONFIG_23 */
    NULL,    /* CMIC_XGXS_MDIO_CONFIG_24 */
    NULL,    /* CMIC_XGXS_PLL_CONTROL_1 */
    NULL,    /* CMIC_XGXS_PLL_CONTROL_2 */
    NULL,    /* CMIC_XGXS_PLL_CONTROL_3 */
    NULL,    /* CMIC_XGXS_PLL_CONTROL_4 */
    NULL,    /* CMIC_XGXS_PLL_STATUS */
    NULL,    /* CNG0COSDROPRATE */
    NULL,    /* CNG1COSDROPRATE */
    NULL,    /* CNGCOSCELLLIMIT0 */
    NULL,    /* CNGCOSCELLLIMIT1 */
    NULL,    /* CNGCOSPKTLIMIT */
    NULL,    /* CNGCOSPKTLIMIT0 */
    NULL,    /* CNGCOSPKTLIMIT1 */
    NULL,    /* CNGDROPCOUNT */
    NULL,    /* CNGDROPCOUNT0 */
    NULL,    /* CNGDROPCOUNT1 */
    NULL,    /* CNGDYNCELLLIMIT0 */
    NULL,    /* CNGDYNCELLLIMIT1 */
    NULL,    /* CNGPORTPKTLIMIT0 */
    NULL,    /* CNGPORTPKTLIMIT1 */
    NULL,    /* CNGTOTALDYNCELLLIMIT0 */
    NULL,    /* CNGTOTALDYNCELLLIMIT1 */
    NULL,    /* CNG_MAP */
    NULL,    /* CNTX_AGING_LIMIT */
    NULL,    /* CNTX_LRU_EN */
    &soc_reg_list[SOC_REG_INT_COLOR_AWAREr],
    &soc_reg_list[SOC_REG_INT_COMMAND_CONFIG_BCM56440_A0r],
    NULL,    /* CONFIG */
    NULL,    /* CONFIG_ECC */
    NULL,    /* CONFIG_EVENT_FIFO */
    NULL,    /* CONFIG_QPP_EVENT_BLOCK */
    NULL,    /* CONFIG_QPP_PUP_BP */
    NULL,    /* CONFIG_QPP_TS_BP */
    NULL,    /* COPYCOUNTCTL */
    NULL,    /* COPYCOUNT_PARITY */
    &soc_reg_list[SOC_REG_INT_COREIDr],
    NULL,    /* CORRECTED_ECC_ERROR */
    NULL,    /* CORRECTED_ECC_ERROR_MASK */
    NULL,    /* COSARBSEL */
    NULL,    /* COSDP_REMAP_CONTROL */
    NULL,    /* COSLCCOUNT */
    NULL,    /* COSMASK */
    NULL,    /* COSMASK_CPU */
    NULL,    /* COSMASK_CPU1 */
    NULL,    /* COSPKTCOUNT */
    NULL,    /* COSWEIGHTS */
    NULL,    /* COS_MAP_SEL */
    NULL,    /* COS_MODE */
    NULL,    /* COS_MODE_X */
    NULL,    /* COS_MODE_Y */
    NULL,    /* COS_SEL */
    NULL,    /* COS_SEL_2 */
    NULL,    /* CPATHBISRDBGRDDATA */
    &soc_reg_list[SOC_REG_INT_CPB_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CPB_PARITY_STATUS_INTR_BCM56440_A0r],
    NULL,    /* CPQLINKMEMDEBUG */
    NULL,    /* CPQ_COS_EMPTY_REG */
    NULL,    /* CPUMAXBUCKET */
    NULL,    /* CPUMAXBUCKETCONFIG_64 */
    NULL,    /* CPUPKTECC */
    NULL,    /* CPUPKTMAXBUCKET */
    NULL,    /* CPUPKTMAXBUCKETCONFIG */
    NULL,    /* CPUPKTPORTMAXBUCKET */
    NULL,    /* CPUPKTPORTMAXBUCKETCONFIG */
    NULL,    /* CPUPORTMAXBUCKET */
    NULL,    /* CPUPORTMAXBUCKETCONFIG_64 */
    NULL,    /* CPUSLOTMINTIMER */
    NULL,    /* CPU_BW */
    NULL,    /* CPU_CONTROL */
    &soc_reg_list[SOC_REG_INT_CPU_CONTROL_0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CPU_CONTROL_1_BCM56440_A0r],
    NULL,    /* CPU_CONTROL_2 */
    NULL,    /* CPU_CONTROL_3 */
    NULL,    /* CPU_CONTROL_4 */
    &soc_reg_list[SOC_REG_INT_CPU_CONTROL_M_BCM56440_A0r],
    NULL,    /* CPU_COS14_MASK */
    NULL,    /* CPU_COS15_MASK */
    NULL,    /* CPU_COS1_MASK */
    NULL,    /* CPU_COS2_MASK */
    NULL,    /* CPU_COS3_MASK */
    NULL,    /* CPU_COS4_MASK */
    NULL,    /* CPU_COS5_MASK */
    NULL,    /* CPU_COS6_MASK */
    NULL,    /* CPU_COS7_MASK */
    &soc_reg_list[SOC_REG_INT_CPU_COS_CAM_BIST_CONFIG_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CPU_COS_CAM_BIST_DBG_DATA_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CPU_COS_CAM_BIST_STATUS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CPU_COS_CAM_DBGCTRL_BCM56440_A0r],
    NULL,    /* CPU_COS_SEL */
    NULL,    /* CPU_COS_SEL_2 */
    NULL,    /* CPU_PRIORITY_SEL */
    NULL,    /* CPU_PRIORITY_SEL_2 */
    NULL,    /* CPU_QL_CONTROL */
    NULL,    /* CPU_SLOT_COUNT */
    &soc_reg_list[SOC_REG_INT_CPU_TS_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_CPU_TS_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_CPU_TS_PARITY_STATUS_NACK_BCM56840_A0r],
    NULL,    /* CRC_APPEND_ENABLE */
    NULL,    /* CSE_CONFIG */
    NULL,    /* CSE_DTU_ATE_STS0 */
    NULL,    /* CSE_DTU_ATE_STS1 */
    NULL,    /* CSE_DTU_ATE_STS2 */
    NULL,    /* CSE_DTU_ATE_TMODE */
    NULL,    /* CSE_DTU_LTE_ADR0 */
    NULL,    /* CSE_DTU_LTE_ADR1 */
    NULL,    /* CSE_DTU_LTE_D0F_0 */
    NULL,    /* CSE_DTU_LTE_D0F_1 */
    NULL,    /* CSE_DTU_LTE_D0R_0 */
    NULL,    /* CSE_DTU_LTE_D0R_1 */
    NULL,    /* CSE_DTU_LTE_D1F_0 */
    NULL,    /* CSE_DTU_LTE_D1F_1 */
    NULL,    /* CSE_DTU_LTE_D1R_0 */
    NULL,    /* CSE_DTU_LTE_D1R_1 */
    NULL,    /* CSE_DTU_LTE_STS_DONE */
    NULL,    /* CSE_DTU_LTE_STS_ERR_ADR */
    NULL,    /* CSE_DTU_LTE_STS_ERR_DF_0 */
    NULL,    /* CSE_DTU_LTE_STS_ERR_DF_1 */
    NULL,    /* CSE_DTU_LTE_STS_ERR_DR_0 */
    NULL,    /* CSE_DTU_LTE_STS_ERR_DR_1 */
    NULL,    /* CSE_DTU_LTE_TMODE0 */
    NULL,    /* CSE_DTU_LTE_TMODE1 */
    NULL,    /* CSE_DTU_MODE */
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_0r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_1r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_2r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_3r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_4r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_5r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_6r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_7r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_8r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_9r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_10r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_11r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_12r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_13r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_14r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_15r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_16r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_17r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_18r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_19r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_20r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_21r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_22r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_23r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_24r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_25r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_26r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_27r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_28r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_29r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_30r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_31r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_32r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_33r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_34r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_35r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_36r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_37r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_38r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_39r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_40r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_41r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_42r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_43r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_44r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_45r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_46r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_47r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_48r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_49r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_50r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_51r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_52r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_53r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_54r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_55r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_56r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_57r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_58r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_59r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_60r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_61r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_62r],
    &soc_reg_list[SOC_REG_INT_CSRCSEL_CHID_63r],
    NULL,    /* CS_ACE_BYTE_THRESHOLD */
    NULL,    /* CS_ACE_CTRL */
    NULL,    /* CS_ACE_EVENT_THRESHOLD */
    NULL,    /* CS_ACE_RANDOM_SEED */
    NULL,    /* CS_BRICK_TM */
    NULL,    /* CS_COLLISION_ERROR */
    NULL,    /* CS_COLLISION_ERROR_MASK */
    NULL,    /* CS_CONFIG0 */
    NULL,    /* CS_CONFIG_BACKGROUND_ENABLE */
    NULL,    /* CS_CONFIG_BACKGROUND_RATE */
    NULL,    /* CS_CONFIG_SHIFT_SEG15_TO_SEG0 */
    NULL,    /* CS_CONFIG_SHIFT_SEG31_TO_SEG16 */
    NULL,    /* CS_DEBUG */
    NULL,    /* CS_DEBUG_CNTR0_ADDR */
    NULL,    /* CS_DEBUG_CNTR0_AMOUNT_HIGH */
    NULL,    /* CS_DEBUG_CNTR0_AMOUNT_LOW */
    NULL,    /* CS_DEBUG_CNTR0_EVENT_HIGH */
    NULL,    /* CS_DEBUG_CNTR0_EVENT_LOW */
    NULL,    /* CS_DEBUG_CNTR1_ADDR */
    NULL,    /* CS_DEBUG_CNTR1_AMOUNT_HIGH */
    NULL,    /* CS_DEBUG_CNTR1_AMOUNT_LOW */
    NULL,    /* CS_DEBUG_CNTR1_EVENT_HIGH */
    NULL,    /* CS_DEBUG_CNTR1_EVENT_LOW */
    NULL,    /* CS_DEBUG_CNTR2_ADDR */
    NULL,    /* CS_DEBUG_CNTR2_AMOUNT_HIGH */
    NULL,    /* CS_DEBUG_CNTR2_AMOUNT_LOW */
    NULL,    /* CS_DEBUG_CNTR2_EVENT_HIGH */
    NULL,    /* CS_DEBUG_CNTR2_EVENT_LOW */
    NULL,    /* CS_DEBUG_CNTR3_ADDR */
    NULL,    /* CS_DEBUG_CNTR3_AMOUNT_HIGH */
    NULL,    /* CS_DEBUG_CNTR3_AMOUNT_LOW */
    NULL,    /* CS_DEBUG_CNTR3_EVENT_HIGH */
    NULL,    /* CS_DEBUG_CNTR3_EVENT_LOW */
    NULL,    /* CS_DEBUG_CNTR_HALT */
    NULL,    /* CS_DEBUG_CNTR_INJECT */
    NULL,    /* CS_DEBUG_CNTR_INJECT_SEGMENT_CNTRID */
    NULL,    /* CS_DEBUG_CNTR_INJECT_VALUES */
    NULL,    /* CS_DEBUG_CNTR_UPDATE */
    NULL,    /* CS_DMA_FIFO_CONFIG */
    NULL,    /* CS_DMA_FIFO_CTRL */
    NULL,    /* CS_DMA_FIFO_TM */
    NULL,    /* CS_DMA_MESSAGE_SIZE */
    NULL,    /* CS_DROP_ERROR */
    NULL,    /* CS_DROP_ERROR_MASK */
    NULL,    /* CS_ECC_DEBUG0 */
    NULL,    /* CS_ECC_ERROR */
    NULL,    /* CS_ECC_STATUS0 */
    NULL,    /* CS_ECC_STATUS1 */
    NULL,    /* CS_ECC_STATUS2 */
    NULL,    /* CS_ECC_STATUS3 */
    NULL,    /* CS_ECC_STATUS4 */
    NULL,    /* CS_ECC_STATUS5 */
    NULL,    /* CS_ECC_STATUS6 */
    NULL,    /* CS_ECC_STATUS7 */
    NULL,    /* CS_ECC_STATUS8 */
    NULL,    /* CS_ECC_STATUS9 */
    NULL,    /* CS_ECC_STATUS10 */
    NULL,    /* CS_ECC_STATUS11 */
    NULL,    /* CS_ECC_STATUS12 */
    NULL,    /* CS_ECC_STATUS13 */
    NULL,    /* CS_ECC_STATUS14 */
    NULL,    /* CS_ECC_STATUS15 */
    NULL,    /* CS_ECC_STATUS16 */
    NULL,    /* CS_ECC_STATUS17 */
    NULL,    /* CS_EJECT_OVERFLOW_ERROR */
    NULL,    /* CS_EJECT_OVERFLOW_ERROR_MASK */
    NULL,    /* CS_EJECT_THRESH_ERROR */
    NULL,    /* CS_EJECT_THRESH_ERROR_MASK */
    NULL,    /* CS_MANUAL_EJECT_COMMIT_TIMER */
    NULL,    /* CS_MANUAL_EJECT_CONFIG0 */
    NULL,    /* CS_MANUAL_EJECT_CONFIG1 */
    NULL,    /* CS_MANUAL_EJECT_CONFIG2 */
    NULL,    /* CS_MANUAL_EJECT_CONFIG3 */
    NULL,    /* CS_MANUAL_EJECT_CTRL */
    NULL,    /* CS_MESSAGE_READY */
    NULL,    /* CS_MESSAGE_READY_MASK */
    NULL,    /* CS_PARITY_DEBUG0 */
    NULL,    /* CS_PARITY_DEBUG1 */
    NULL,    /* CS_PARITY_ERROR */
    NULL,    /* CS_PARITY_ERROR_MASK */
    NULL,    /* CS_THRESHOLD_EVENT */
    NULL,    /* CS_THRESHOLD_EVENT_MASK */
    NULL,    /* CS_UNMAPPED_ERROR */
    NULL,    /* CS_UNMAPPED_ERROR_MASK */
    NULL,    /* CTRL_DA1 */
    NULL,    /* CTRL_DA2 */
    NULL,    /* CTRL_DA3 */
    NULL,    /* CTRL_DA4 */
    NULL,    /* CTRL_DA5 */
    NULL,    /* CTRL_DA6 */
    NULL,    /* CTRL_ETHERTYPE1 */
    NULL,    /* CTRL_ETHERTYPE2 */
    &soc_reg_list[SOC_REG_INT_CTR_DEQ_DEBUGr],
    &soc_reg_list[SOC_REG_INT_CTR_DEQ_DTYPE_TBL0r],
    &soc_reg_list[SOC_REG_INT_CTR_DEQ_DTYPE_TBL1r],
    &soc_reg_list[SOC_REG_INT_CTR_DEQ_DTYPE_TBL2r],
    &soc_reg_list[SOC_REG_INT_CTR_DEQ_STATS_CFGr],
    &soc_reg_list[SOC_REG_INT_CTR_ECC_DEBUGr],
    &soc_reg_list[SOC_REG_INT_CTR_ENQ_DEBUGr],
    &soc_reg_list[SOC_REG_INT_CTR_ENQ_STATS_CFGr],
    &soc_reg_list[SOC_REG_INT_CTR_ERRORr],
    &soc_reg_list[SOC_REG_INT_CTR_ERROR_MASKr],
    &soc_reg_list[SOC_REG_INT_CTR_FLEX_CNT_ECC_STATUSr],
    NULL,    /* CTR_MEM_CFG */
    NULL,    /* CTR_MEM_DEBUG */
    &soc_reg_list[SOC_REG_INT_CTR_MEM_TM_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_CTR_Q_STATS_MAPr],
    &soc_reg_list[SOC_REG_INT_CTR_SEGMENT_STARTr],
    &soc_reg_list[SOC_REG_INT_CTR_SYS_CONTROLr],
    &soc_reg_list[SOC_REG_INT_CWINTEQr],
    &soc_reg_list[SOC_REG_INT_CWINTMSKr],
    &soc_reg_list[SOC_REG_INT_CWINTQSTr],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_0r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_1r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_2r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_3r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_4r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_5r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_6r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_7r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_8r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_9r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_10r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_11r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_12r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_13r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_14r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_15r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_16r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_17r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_18r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_19r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_20r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_21r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_22r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_23r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_24r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_25r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_26r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_27r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_28r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_29r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_30r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_31r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_32r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_33r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_34r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_35r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_36r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_37r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_38r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_39r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_40r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_41r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_42r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_43r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_44r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_45r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_46r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_47r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_48r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_49r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_50r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_51r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_52r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_53r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_54r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_55r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_56r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_57r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_58r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_59r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_60r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_61r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_62r],
    &soc_reg_list[SOC_REG_INT_CWINTS_CHID_63r],
    NULL,    /* CW_PD_CELL_CTRL */
    NULL,    /* CW_PD_CELL_GO */
    NULL,    /* CW_PE_CELL_CTRL */
    NULL,    /* CW_PE_CELL_GO */
    NULL,    /* CW_PKT_CELL_DATA0 */
    NULL,    /* CW_PKT_CELL_DATA1 */
    NULL,    /* CW_PKT_CELL_DATA2 */
    NULL,    /* CW_PKT_CELL_DATA3 */
    NULL,    /* CW_PKT_CELL_DATA4 */
    NULL,    /* CW_PKT_CELL_DATA5 */
    NULL,    /* CW_PKT_CELL_DATA6 */
    NULL,    /* CW_PKT_CELL_DATA7 */
    NULL,    /* CW_PKT_CELL_DATA8 */
    NULL,    /* CW_PKT_CELL_DATA9 */
    NULL,    /* CW_PKT_CELL_DATA10 */
    NULL,    /* CW_PKT_CELL_DATA11 */
    NULL,    /* CW_PKT_CELL_DATA12 */
    NULL,    /* CW_PKT_CELL_DATA13 */
    NULL,    /* CW_PKT_CELL_DATA14 */
    NULL,    /* CW_PKT_CELL_DATA15 */
    NULL,    /* CW_PKT_CELL_DATA16 */
    NULL,    /* CW_PKT_CELL_DATA17 */
    NULL,    /* CW_PKT_CELL_DATA18 */
    NULL,    /* CW_PKT_CELL_DATA19 */
    NULL,    /* CW_PKT_CELL_DATA20 */
    NULL,    /* CW_PKT_CELL_DATA21 */
    NULL,    /* CW_PKT_CELL_DATA22 */
    NULL,    /* CW_PKT_CELL_DATA23 */
    NULL,    /* CW_PKT_CELL_DATA24 */
    NULL,    /* CW_PKT_CELL_DATA25 */
    NULL,    /* CW_PKT_CELL_DATA26 */
    NULL,    /* CW_PKT_CELL_DATA27 */
    NULL,    /* CW_PKT_CELL_DATA28 */
    NULL,    /* CW_PKT_CELL_DATA29 */
    NULL,    /* CW_PKT_CELL_DATA30 */
    NULL,    /* CW_PKT_CELL_DATA31 */
    &soc_reg_list[SOC_REG_INT_DCRCSSr],
    NULL,    /* DDP_C0_PORT_AC_CMD */
    NULL,    /* DDP_C0_PORT_AC_DATA */
    NULL,    /* DDP_C0_PORT_A_RADDR */
    NULL,    /* DDP_C0_PORT_BD_CMD */
    NULL,    /* DDP_C0_PORT_BD_DATA */
    NULL,    /* DDP_C0_PORT_B_RADDR */
    NULL,    /* DDP_C0_PORT_C_WADDR */
    NULL,    /* DDP_C0_PORT_D_WADDR */
    NULL,    /* DDP_C1_PORT_AC_CMD */
    NULL,    /* DDP_C1_PORT_AC_DATA */
    NULL,    /* DDP_C1_PORT_A_RADDR */
    NULL,    /* DDP_C1_PORT_BD_CMD */
    NULL,    /* DDP_C1_PORT_BD_DATA */
    NULL,    /* DDP_C1_PORT_B_RADDR */
    NULL,    /* DDP_C1_PORT_C_WADDR */
    NULL,    /* DDP_C1_PORT_D_WADDR */
    NULL,    /* DDP_C2_PORT_AC_CMD */
    NULL,    /* DDP_C2_PORT_AC_DATA */
    NULL,    /* DDP_C2_PORT_A_RADDR */
    NULL,    /* DDP_C2_PORT_BD_CMD */
    NULL,    /* DDP_C2_PORT_BD_DATA */
    NULL,    /* DDP_C2_PORT_B_RADDR */
    NULL,    /* DDP_C2_PORT_C_WADDR */
    NULL,    /* DDP_C2_PORT_D_WADDR */
    NULL,    /* DDP_C3_PORT_AC_CMD */
    NULL,    /* DDP_C3_PORT_AC_DATA */
    NULL,    /* DDP_C3_PORT_A_RADDR */
    NULL,    /* DDP_C3_PORT_BD_CMD */
    NULL,    /* DDP_C3_PORT_BD_DATA */
    NULL,    /* DDP_C3_PORT_B_RADDR */
    NULL,    /* DDP_C3_PORT_C_WADDR */
    NULL,    /* DDP_C3_PORT_D_WADDR */
    NULL,    /* DDP_MODULE_CONTROL */
    NULL,    /* DDP_PROGRAM_GO */
    &soc_reg_list[SOC_REG_INT_DDR3_PLL_CTRL_REGISTER_0r],
    &soc_reg_list[SOC_REG_INT_DDR3_PLL_CTRL_REGISTER_1r],
    &soc_reg_list[SOC_REG_INT_DDR3_PLL_CTRL_REGISTER_2r],
    &soc_reg_list[SOC_REG_INT_DDR3_PLL_CTRL_REGISTER_3r],
    &soc_reg_list[SOC_REG_INT_DDR3_PLL_CTRL_REGISTER_4r],
    &soc_reg_list[SOC_REG_INT_DDR3_PLL_STATUSr],
    NULL,    /* DDR72_CONFIG_REG1_IS */
    NULL,    /* DDR72_CONFIG_REG2_IS */
    NULL,    /* DDR72_CONFIG_REG3_IS */
    NULL,    /* DDR72_STATUS_REG1_IS */
    NULL,    /* DDR72_STATUS_REG2_IS */
    NULL,    /* DEBOUNCED_LINK_STATUS */
    NULL,    /* DEBOUNCED_LINK_STATUS_CHANGE */
    NULL,    /* DEBOUNCED_LINK_STATUS_CHANGE_MASK */
    NULL,    /* DEBOUNCED_LINK_STATUS_STICKY */
    NULL,    /* DEBUG0 */
    NULL,    /* DEBUG1 */
    NULL,    /* DEBUG10 */
    NULL,    /* DEBUG20 */
    &soc_reg_list[SOC_REG_INT_DEBUG0_EXTr],
    &soc_reg_list[SOC_REG_INT_DEBUG0_INTr],
    &soc_reg_list[SOC_REG_INT_DEBUG1_EXTr],
    &soc_reg_list[SOC_REG_INT_DEBUG1_INTr],
    NULL,    /* DEBUGCONFIG */
    NULL,    /* DEBUGRAM_ECC_STATUS */
    NULL,    /* DEBUG_BSE */
    NULL,    /* DEBUG_CAPTURE_ECC_STATUS */
    NULL,    /* DEBUG_COLOR_STATUS */
    &soc_reg_list[SOC_REG_INT_DEBUG_COMP_CLKEN_RST_CONTROLr],
    NULL,    /* DEBUG_CSE */
    NULL,    /* DEBUG_ENQ_DROP_COS */
    NULL,    /* DEBUG_ENQ_DROP_PG */
    NULL,    /* DEBUG_ENQ_DROP_SOURCE */
    NULL,    /* DEBUG_HOL_STATUS */
    NULL,    /* DEBUG_HSE */
    NULL,    /* DEBUG_MEM_DCM_CONTROL */
    NULL,    /* DEBUG_PG_COUNT_STATUS0 */
    NULL,    /* DEBUG_PG_COUNT_STATUS1 */
    NULL,    /* DEBUG_PORT_COUNT_STATUS0 */
    NULL,    /* DEBUG_PORT_COUNT_STATUS1 */
    NULL,    /* DEBUG_PORT_SELECT */
    NULL,    /* DEBUG_PORT_SHARED_STATUS */
    NULL,    /* DEBUG_QUEUE_MIN_STATUS */
    NULL,    /* DEBUG_QUEUE_SHARED_STATUS */
    NULL,    /* DEBUG_THDI_ERROR */
    NULL,    /* DEBUG_THDI_ERROR_MASK */
    NULL,    /* DEBUG_THDO_ERROR */
    NULL,    /* DEBUG_THDO_ERROR_MASK */
    &soc_reg_list[SOC_REG_INT_DEBUG_TOQ_QEN_ACCOUNT_0r],
    &soc_reg_list[SOC_REG_INT_DEBUG_TOQ_QEN_ACCOUNT_1r],
    NULL,    /* DEFERAL_QUEUE_DEBUG */
    NULL,    /* DEF_VLAN_CONTROL */
    NULL,    /* DEQ_AGED_PKT_CNT */
    NULL,    /* DEQ_AGINGMASK */
    NULL,    /* DEQ_AGINGMASK_64 */
    NULL,    /* DEQ_AGINGMASK_CPU_PORT */
    NULL,    /* DEQ_AGINGMASK_CPU_PORT_0 */
    NULL,    /* DEQ_AGINGMASK_CPU_PORT_1 */
    &soc_reg_list[SOC_REG_INT_DEQ_AGING_MASK_LOOKUP_TABLE_MEMORY_DEBUGr],
    &soc_reg_list[SOC_REG_INT_DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUGr],
    NULL,    /* DEQ_BYPASSMMU */
    NULL,    /* DEQ_CBPERRPTR */
    &soc_reg_list[SOC_REG_INT_DEQ_CCPE_FIFO_CFGr],
    &soc_reg_list[SOC_REG_INT_DEQ_CELL_REP_BUFFER_WATERMARK_DEBUGr],
    NULL,    /* DEQ_DEBUG0 */
    NULL,    /* DEQ_DEBUG1 */
    &soc_reg_list[SOC_REG_INT_DEQ_ECC_DEBUGr],
    &soc_reg_list[SOC_REG_INT_DEQ_EFIFO_AGING_WRED_MEMORY_DEBUGr],
    &soc_reg_list[SOC_REG_INT_DEQ_EFIFO_CCBE_CONTROL_DATA_MEMORY_DEBUGr],
    &soc_reg_list[SOC_REG_INT_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_0_DEBUGr],
    &soc_reg_list[SOC_REG_INT_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_1_DEBUGr],
    &soc_reg_list[SOC_REG_INT_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_2_DEBUGr],
    &soc_reg_list[SOC_REG_INT_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_3_DEBUGr],
    &soc_reg_list[SOC_REG_INT_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_4_DEBUGr],
    &soc_reg_list[SOC_REG_INT_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_5_DEBUGr],
    &soc_reg_list[SOC_REG_INT_DEQ_EFIFO_CFGr],
    &soc_reg_list[SOC_REG_INT_DEQ_EFIFO_CFG_COMPLETEr],
    &soc_reg_list[SOC_REG_INT_DEQ_EFIFO_EMPTY_FULL_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_DEQ_EFIFO_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_DEQ_EFIFO_WATERMARK_DEBUGr],
    &soc_reg_list[SOC_REG_INT_DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_ECC_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_ECC_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_DEQ_EGRESS_FIFO_OVERFLOW_ERROR_PORT_DEBUGr],
    &soc_reg_list[SOC_REG_INT_DEQ_EGRESS_FIFO_UNDERRUN_ERROR_PORT_DEBUGr],
    &soc_reg_list[SOC_REG_INT_DEQ_ERRORr],
    &soc_reg_list[SOC_REG_INT_DEQ_ERROR_0r],
    &soc_reg_list[SOC_REG_INT_DEQ_ERROR_1r],
    &soc_reg_list[SOC_REG_INT_DEQ_ERROR_2r],
    &soc_reg_list[SOC_REG_INT_DEQ_ERROR_3r],
    &soc_reg_list[SOC_REG_INT_DEQ_ERROR_MASK_0r],
    &soc_reg_list[SOC_REG_INT_DEQ_ERROR_MASK_1r],
    &soc_reg_list[SOC_REG_INT_DEQ_ERROR_MASK_2r],
    &soc_reg_list[SOC_REG_INT_DEQ_ERROR_MASK_3r],
    &soc_reg_list[SOC_REG_INT_DEQ_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr],
    &soc_reg_list[SOC_REG_INT_DEQ_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr],
    &soc_reg_list[SOC_REG_INT_DEQ_GLOBAL_CELL_COUNT_DEBUGr],
    &soc_reg_list[SOC_REG_INT_DEQ_GLOBAL_PKT_AGED_COUNT_DEBUGr],
    &soc_reg_list[SOC_REG_INT_DEQ_GLOBAL_PKT_AGED_MARKED_COUNT_DEBUGr],
    &soc_reg_list[SOC_REG_INT_DEQ_GLOBAL_PKT_COUNT_DEBUGr],
    &soc_reg_list[SOC_REG_INT_DEQ_GLOBAL_PKT_MARKED_COUNT_DEBUGr],
    &soc_reg_list[SOC_REG_INT_DEQ_GLOBAL_RD_REQ_RSP_COUNT_DEBUGr],
    NULL,    /* DEQ_LENGTHERRPTR */
    NULL,    /* DEQ_MARKED_PKT_CNT */
    NULL,    /* DEQ_MEMDEBUG0 */
    NULL,    /* DEQ_MEMDEBUG1 */
    &soc_reg_list[SOC_REG_INT_DEQ_MISCELLANEOUS_CFG_DEBUGr],
    NULL,    /* DEQ_MPBERRPTR */
    NULL,    /* DEQ_PKTHDR0ERRPTR */
    NULL,    /* DEQ_PKTHDR2ERRPTR */
    NULL,    /* DEQ_PKTHDRCPUERRPTR */
    NULL,    /* DEQ_PKTHDRERRPTR */
    &soc_reg_list[SOC_REG_INT_DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_EXT_ECC_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_INT_ECC_STATUS_DEBUGr],
    NULL,    /* DEQ_PURGE_PKT_CNT */
    NULL,    /* DEQ_RDEHDRERRPTR */
    &soc_reg_list[SOC_REG_INT_DEQ_RD_CTRL_CELL_REP_INFO_BUFFER_MEMORY_DEBUGr],
    &soc_reg_list[SOC_REG_INT_DEQ_RD_CTRL_EXT_CELL_REP_INFO_BUFFER_CFGr],
    &soc_reg_list[SOC_REG_INT_DEQ_RD_CTRL_RD_REQ_LATENCY_WATERMARK_DEBUGr],
    NULL,    /* DEQ_SPARE */
    &soc_reg_list[SOC_REG_INT_DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_DEQ_TOQ_CREDIT_INITIALIZATION_COMPLETEr],
    &soc_reg_list[SOC_REG_INT_DEQ_TRACE_IF_CAPT_0r],
    &soc_reg_list[SOC_REG_INT_DEQ_TRACE_IF_CAPT_1r],
    &soc_reg_list[SOC_REG_INT_DEQ_TRACE_IF_CONTROLr],
    &soc_reg_list[SOC_REG_INT_DEQ_TRACE_IF_COUNTERr],
    &soc_reg_list[SOC_REG_INT_DEQ_TRACE_IF_MASK_FIELD_0r],
    &soc_reg_list[SOC_REG_INT_DEQ_TRACE_IF_MASK_FIELD_1r],
    &soc_reg_list[SOC_REG_INT_DEQ_TRACE_IF_VALUE_FIELD_0r],
    &soc_reg_list[SOC_REG_INT_DEQ_TRACE_IF_VALUE_FIELD_1r],
    &soc_reg_list[SOC_REG_INT_DEST_PORT_CFG_0r],
    &soc_reg_list[SOC_REG_INT_DEST_PORT_CFG_1r],
    NULL,    /* DIAG_LOOPBACK_CNT0 */
    NULL,    /* DIAG_LOOPBACK_CNT1 */
    &soc_reg_list[SOC_REG_INT_DLB_HGT_CURRENT_TIMEr],
    &soc_reg_list[SOC_REG_INT_DLB_HGT_FINAL_PORT_QUALITY_MEASUREr],
    &soc_reg_list[SOC_REG_INT_DLB_HGT_FLOWSET_PORT_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_DLB_HGT_PORT_AVG_QUALITY_MEASUREr],
    &soc_reg_list[SOC_REG_INT_DLB_HGT_PORT_INST_QUALITY_MEASUREr],
    &soc_reg_list[SOC_REG_INT_DLB_HGT_PORT_QUALITY_MEASURE_UPDATE_CONTROLr],
    &soc_reg_list[SOC_REG_INT_DLB_HGT_QUALITY_MEASURE_CONTROLr],
    &soc_reg_list[SOC_REG_INT_DLB_HGT_QUANTIZED_AVG_QUALITY_MEASUREr],
    &soc_reg_list[SOC_REG_INT_DLB_HGT_QUANTIZE_CONTROLr],
    &soc_reg_list[SOC_REG_INT_DLB_HGT_RANDOM_SELECTION_CONTROLr],
    NULL,    /* DLB_HGT_RANDOM_SELECTION_CONTROL_X */
    NULL,    /* DLB_HGT_RANDOM_SELECTION_CONTROL_Y */
    NULL,    /* DLFBC_RATE_CONTROL */
    NULL,    /* DLFBC_RATE_CONTROL_M0 */
    NULL,    /* DLFBC_RATE_CONTROL_M1 */
    NULL,    /* DLFBC_STORM_CONTROL */
    NULL,    /* DLF_RATE_CONTROL */
    NULL,    /* DLF_TRUNK_BLOCK_MASK */
    NULL,    /* DMUX_TRUNKSEL */
    NULL,    /* DMVOQ_WRED_CONFIG */
    &soc_reg_list[SOC_REG_INT_DOS_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_DOS_CONTROL_2_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_DOS_CONTROL_3r],
    NULL,    /* DPATHBISRDBGRDDATA */
    NULL,    /* DROPPEDCELLCOUNT */
    NULL,    /* DROPPEDPKTCOUNT */
    NULL,    /* DROP_AGG */
    NULL,    /* DROP_BYTE_CNT */
    NULL,    /* DROP_BYTE_CNT_ING */
    NULL,    /* DROP_BYTE_CNT_ING_64 */
    NULL,    /* DROP_CBP */
    NULL,    /* DROP_CBP_64 */
    &soc_reg_list[SOC_REG_INT_DROP_CONTROL_0_BCM56840_A0r],
    NULL,    /* DROP_ICV_FAILED_PKTS */
    NULL,    /* DROP_MACSEC_ERROR_PKTS */
    NULL,    /* DROP_PKT_CNT */
    NULL,    /* DROP_PKT_CNT_ING */
    NULL,    /* DROP_PKT_CNT_OVQ */
    NULL,    /* DROP_PKT_CNT_RED */
    NULL,    /* DROP_PKT_CNT_YEL */
    NULL,    /* DROP_PORT_EGRPKTUSECOS */
    NULL,    /* DROP_UNCONTROLLED_PORT_ONLY_PKTS */
    NULL,    /* DROP_XQ_PARITY */
    NULL,    /* DSCP_CONTROL */
    NULL,    /* DSCP_DBGCTRL */
    &soc_reg_list[SOC_REG_INT_DSCP_TABLE_PARITY_CONTROL_BCM56840_A0r],
    NULL,    /* DSCP_TABLE_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_DSCP_TABLE_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_DSCP_TABLE_PARITY_STATUS_NACK_BCM56840_A0r],
    NULL,    /* DT_CONFIG1 */
    NULL,    /* DYNCELLCOUNT */
    NULL,    /* DYNCELLLIMIT */
    NULL,    /* DYNPKTCNTPORT */
    NULL,    /* DYNRESETLIMPORT */
    NULL,    /* DYNXQCNTPORT */
    &soc_reg_list[SOC_REG_INT_E2ECC_HOL_ENr],
    &soc_reg_list[SOC_REG_INT_E2ECC_HOL_PBM_BCM56334_A0r],
    &soc_reg_list[SOC_REG_INT_E2ECC_MAX_TX_TIMERr],
    &soc_reg_list[SOC_REG_INT_E2ECC_MIN_TX_TIMERr],
    NULL,    /* E2ECC_PORT_MAPPING */
    &soc_reg_list[SOC_REG_INT_E2ECC_PORT_MAPPING_CONFIGr],
    &soc_reg_list[SOC_REG_INT_E2ECC_TX_ENABLE_BMPr],
    &soc_reg_list[SOC_REG_INT_E2ECC_TX_MODEr],
    &soc_reg_list[SOC_REG_INT_E2ECC_TX_PORTS_NUMr],
    NULL,    /* E2ECONFIG */
    &soc_reg_list[SOC_REG_INT_E2EFCEMA_CNT_DISC_LIMITr],
    &soc_reg_list[SOC_REG_INT_E2EFCEMA_CNT_RESET_LIMITr],
    &soc_reg_list[SOC_REG_INT_E2EFCEMA_CNT_SET_LIMITr],
    &soc_reg_list[SOC_REG_INT_E2EFCEMA_CNT_VALr],
    &soc_reg_list[SOC_REG_INT_E2EFCEMA_TX_RMT_DISC0r],
    &soc_reg_list[SOC_REG_INT_E2EFCEMA_TX_RMT_DISC1r],
    &soc_reg_list[SOC_REG_INT_E2EFCEMA_TX_RMT_IBP0r],
    &soc_reg_list[SOC_REG_INT_E2EFCEMA_TX_RMT_IBP1r],
    &soc_reg_list[SOC_REG_INT_E2EFCEXT_CNT_DISC_LIMITr],
    &soc_reg_list[SOC_REG_INT_E2EFCEXT_CNT_RESET_LIMITr],
    &soc_reg_list[SOC_REG_INT_E2EFCEXT_CNT_SET_LIMITr],
    &soc_reg_list[SOC_REG_INT_E2EFCEXT_CNT_VALr],
    &soc_reg_list[SOC_REG_INT_E2EFCEXT_TX_RMT_DISC0r],
    &soc_reg_list[SOC_REG_INT_E2EFCEXT_TX_RMT_DISC1r],
    &soc_reg_list[SOC_REG_INT_E2EFCEXT_TX_RMT_IBP0r],
    &soc_reg_list[SOC_REG_INT_E2EFCEXT_TX_RMT_IBP1r],
    &soc_reg_list[SOC_REG_INT_E2EFCINT_CNT_DISC_LIMITr],
    &soc_reg_list[SOC_REG_INT_E2EFCINT_CNT_RESET_LIMITr],
    &soc_reg_list[SOC_REG_INT_E2EFCINT_CNT_SET_LIMITr],
    &soc_reg_list[SOC_REG_INT_E2EFCINT_CNT_VALr],
    &soc_reg_list[SOC_REG_INT_E2EFCINT_TX_RMT_DISC0r],
    &soc_reg_list[SOC_REG_INT_E2EFCINT_TX_RMT_DISC1r],
    &soc_reg_list[SOC_REG_INT_E2EFCINT_TX_RMT_IBP0r],
    &soc_reg_list[SOC_REG_INT_E2EFCINT_TX_RMT_IBP1r],
    &soc_reg_list[SOC_REG_INT_E2EFCQEN_CNT_DISC_LIMITr],
    &soc_reg_list[SOC_REG_INT_E2EFCQEN_CNT_RESET_LIMITr],
    &soc_reg_list[SOC_REG_INT_E2EFCQEN_CNT_SET_LIMITr],
    &soc_reg_list[SOC_REG_INT_E2EFCQEN_CNT_VALr],
    &soc_reg_list[SOC_REG_INT_E2EFCQEN_TX_RMT_DISC0r],
    &soc_reg_list[SOC_REG_INT_E2EFCQEN_TX_RMT_DISC1r],
    &soc_reg_list[SOC_REG_INT_E2EFCQEN_TX_RMT_IBP0r],
    &soc_reg_list[SOC_REG_INT_E2EFCQEN_TX_RMT_IBP1r],
    &soc_reg_list[SOC_REG_INT_E2EFCRQE_CNT_DISC_LIMITr],
    &soc_reg_list[SOC_REG_INT_E2EFCRQE_CNT_RESET_LIMITr],
    &soc_reg_list[SOC_REG_INT_E2EFCRQE_CNT_SET_LIMITr],
    &soc_reg_list[SOC_REG_INT_E2EFCRQE_CNT_VALr],
    &soc_reg_list[SOC_REG_INT_E2EFCRQE_TX_RMT_DISC0r],
    &soc_reg_list[SOC_REG_INT_E2EFCRQE_TX_RMT_DISC1r],
    &soc_reg_list[SOC_REG_INT_E2EFCRQE_TX_RMT_IBP0r],
    &soc_reg_list[SOC_REG_INT_E2EFCRQE_TX_RMT_IBP1r],
    &soc_reg_list[SOC_REG_INT_E2EFC_CNT_ATTR_BCM56440_A0r],
    NULL,    /* E2EFC_CNT_DISC_LIMIT */
    NULL,    /* E2EFC_CNT_RESET_LIMIT */
    NULL,    /* E2EFC_CNT_SET_LIMIT */
    NULL,    /* E2EFC_CNT_VAL */
    &soc_reg_list[SOC_REG_INT_E2EFC_CONFIG_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_E2EFC_HG_MAX_TX_TIMER_BCM56334_A0r],
    &soc_reg_list[SOC_REG_INT_E2EFC_HG_MIN_TX_TIMER_BCM56334_A0r],
    &soc_reg_list[SOC_REG_INT_E2EFC_IBP_ENr],
    &soc_reg_list[SOC_REG_INT_E2EFC_IBP_HG_RMOD_BCM56334_A0r],
    NULL,    /* E2EFC_PARITYERRORPTR */
    &soc_reg_list[SOC_REG_INT_E2EFC_PORT_MAPPING_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_E2EFC_PORT_MAPPING_CONFIG_BCM56440_A0r],
    NULL,    /* E2EFC_RX_RMODID */
    &soc_reg_list[SOC_REG_INT_E2EFC_RX_RMODID_0r],
    &soc_reg_list[SOC_REG_INT_E2EFC_RX_RMODID_1r],
    &soc_reg_list[SOC_REG_INT_E2EFC_RX_RMT_IBP0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_E2EFC_RX_RMT_IBP1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_E2EFC_RX_RMT_TIMEOUT_BCM56440_A0r],
    NULL,    /* E2EFC_TX_RMODID */
    &soc_reg_list[SOC_REG_INT_E2EFC_TX_RMODID_0r],
    &soc_reg_list[SOC_REG_INT_E2EFC_TX_RMODID_1r],
    NULL,    /* E2EFC_TX_RMT_DISC0 */
    NULL,    /* E2EFC_TX_RMT_DISC1 */
    NULL,    /* E2EFC_TX_RMT_IBP0 */
    NULL,    /* E2EFC_TX_RMT_IBP1 */
    NULL,    /* E2EHOLCCDEBUG0 */
    NULL,    /* E2EHOLCCDEBUG1 */
    NULL,    /* E2EHOLCCDEBUG2 */
    NULL,    /* E2EHOLCCDEBUG3 */
    NULL,    /* E2EIBPBKPSTATUS */
    NULL,    /* E2EIBPCELLCOUNT */
    NULL,    /* E2EIBPCELLCOUNT1 */
    NULL,    /* E2EIBPCELLCOUNT2 */
    NULL,    /* E2EIBPCELLCOUNT3 */
    NULL,    /* E2EIBPCELLRESETLIMIT1 */
    NULL,    /* E2EIBPCELLRESETLIMIT2 */
    NULL,    /* E2EIBPCELLRESETLIMIT3 */
    NULL,    /* E2EIBPCELLSETLIMIT */
    NULL,    /* E2EIBPCELLSETLIMIT1 */
    NULL,    /* E2EIBPCELLSETLIMIT2 */
    NULL,    /* E2EIBPCELLSETLIMIT3 */
    NULL,    /* E2EIBPDISCARDSETLIMIT */
    NULL,    /* E2EIBPDISCSTATUS */
    NULL,    /* E2EIBPFCBITMAP1 */
    NULL,    /* E2EIBPFCBITMAP2 */
    NULL,    /* E2EIBPFCBITMAP3 */
    NULL,    /* E2EIBPFCDEBUG */
    NULL,    /* E2EIBPPKTCOUNT */
    NULL,    /* E2EIBPPKTCOUNT1 */
    NULL,    /* E2EIBPPKTCOUNT2 */
    NULL,    /* E2EIBPPKTCOUNT3 */
    NULL,    /* E2EIBPPKTRESETLIMIT1 */
    NULL,    /* E2EIBPPKTRESETLIMIT2 */
    NULL,    /* E2EIBPPKTRESETLIMIT3 */
    NULL,    /* E2EIBPPKTSETLIMIT */
    NULL,    /* E2EIBPPKTSETLIMIT1 */
    NULL,    /* E2EIBPPKTSETLIMIT2 */
    NULL,    /* E2EIBPPKTSETLIMIT3 */
    NULL,    /* E2E_CONTROL_FIELD */
    &soc_reg_list[SOC_REG_INT_E2E_DROP_COUNT_BCM56840_A0r],
    NULL,    /* E2E_DROP_COUNT_X */
    NULL,    /* E2E_DROP_COUNT_Y */
    NULL,    /* E2E_HOL_EN */
    NULL,    /* E2E_HOL_PBM */
    &soc_reg_list[SOC_REG_INT_E2E_HOL_RX_DA_LS_BCM56800_A0r],
    &soc_reg_list[SOC_REG_INT_E2E_HOL_RX_DA_MS_BCM56800_A0r],
    &soc_reg_list[SOC_REG_INT_E2E_HOL_RX_LENGTH_TYPE_BCM56800_A0r],
    &soc_reg_list[SOC_REG_INT_E2E_HOL_RX_OPCODE_BCM56800_A0r],
    NULL,    /* E2E_HOL_STATUS0_ECC_STATUS */
    NULL,    /* E2E_HOL_STATUS1_ECC_STATUS */
    NULL,    /* E2E_HOL_STATUS2_ECC_STATUS */
    NULL,    /* E2E_HOL_STATUS3_ECC_STATUS */
    &soc_reg_list[SOC_REG_INT_E2E_HOL_STATUS_1_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_E2E_HOL_STATUS_1_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_E2E_HOL_STATUS_1_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_E2E_HOL_STATUS_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_E2E_HOL_STATUS_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_E2E_HOL_STATUS_1_PARITY_STATUS_INTR_BCM56840_A0r],
    NULL,    /* E2E_HOL_XBM */
    &soc_reg_list[SOC_REG_INT_E2E_IBP_RX_DA_LS_BCM56800_A0r],
    &soc_reg_list[SOC_REG_INT_E2E_IBP_RX_DA_MS_BCM56800_A0r],
    &soc_reg_list[SOC_REG_INT_E2E_IBP_RX_LENGTH_TYPE_BCM56800_A0r],
    &soc_reg_list[SOC_REG_INT_E2E_IBP_RX_OPCODE_BCM56800_A0r],
    NULL,    /* E2E_LOCAL_BMP */
    NULL,    /* E2E_MAX_TX_TIMER */
    NULL,    /* E2E_MIN_TX_TIMER */
    NULL,    /* E2E_MODULE_CONFIG */
    NULL,    /* E2E_RX_BP_STATUS */
    NULL,    /* E2E_XQ_CTRL */
    NULL,    /* E2E_YELLOW_OFFSET_TABLE */
    NULL,    /* EAVBUCKETCONFIG_EXT */
    NULL,    /* EAV_ENABLE_BMAP */
    NULL,    /* EAV_MAXBUCKET_64 */
    NULL,    /* EAV_MAXBUCKET_24Q */
    NULL,    /* EAV_MINBUCKET_64 */
    NULL,    /* EAV_MINBUCKET_24Q */
    NULL,    /* EB_AGING_DFT_CNT */
    NULL,    /* EB_AGING_MASK0 */
    NULL,    /* EB_AGING_MASK1 */
    NULL,    /* EB_AGING_MASK2 */
    NULL,    /* EB_AGING_MASK3 */
    NULL,    /* EB_AGING_MASK4 */
    NULL,    /* EB_AGING_MASK5 */
    NULL,    /* EB_AGING_MASK6 */
    NULL,    /* EB_AGING_MASK7 */
    NULL,    /* EB_AGING_MASK8 */
    NULL,    /* EB_AGING_MASK9 */
    NULL,    /* EB_AGING_MASK10 */
    NULL,    /* EB_AGING_MASK11 */
    NULL,    /* EB_AGING_MASK12 */
    NULL,    /* EB_AGING_MASK13 */
    NULL,    /* EB_AGING_MASK14 */
    NULL,    /* EB_AGING_MASK15 */
    NULL,    /* EB_AGING_MASK16 */
    NULL,    /* EB_CCP_ECC_STATUS */
    NULL,    /* EB_CELL_DATA_ECC_STATUS */
    NULL,    /* EB_CELL_HDR_ECC_STATUS */
    NULL,    /* EB_CFAP_CONFIG */
    NULL,    /* EB_CFAP_ECC_STATUS */
    NULL,    /* EB_CFAP_RD_PTR */
    NULL,    /* EB_CONFIG */
    NULL,    /* EB_CTR_PARITY_STATUS */
    NULL,    /* EB_ECCP_DEBUG0 */
    NULL,    /* EB_ECCP_DEBUG1 */
    NULL,    /* EB_ERROR */
    NULL,    /* EB_ERROR_MASK */
    NULL,    /* EB_EXP_PARITY_STATUS */
    NULL,    /* EB_SW_AGING */
    NULL,    /* EB_TRACE_IF_CAPT_0 */
    NULL,    /* EB_TRACE_IF_CONTROL */
    NULL,    /* EB_TRACE_IF_COUNTER */
    NULL,    /* EB_TRACE_IF_FIELD_MASK0 */
    NULL,    /* EB_TRACE_IF_FIELD_MASK1 */
    NULL,    /* EB_TRACE_IF_FIELD_MASK2 */
    NULL,    /* EB_TRACE_IF_FIELD_MASK3 */
    NULL,    /* EB_TRACE_IF_FIELD_MASK4 */
    NULL,    /* EB_TRACE_IF_FIELD_MASK5 */
    NULL,    /* EB_TRACE_IF_FIELD_MASK6 */
    NULL,    /* EB_TRACE_IF_FIELD_MASK7 */
    NULL,    /* EB_TRACE_IF_FIELD_VALUE0 */
    NULL,    /* EB_TRACE_IF_FIELD_VALUE1 */
    NULL,    /* EB_TRACE_IF_FIELD_VALUE2 */
    NULL,    /* EB_TRACE_IF_FIELD_VALUE3 */
    NULL,    /* EB_TRACE_IF_FIELD_VALUE4 */
    NULL,    /* EB_TRACE_IF_FIELD_VALUE5 */
    NULL,    /* EB_TRACE_IF_FIELD_VALUE6 */
    NULL,    /* EB_TRACE_IF_FIELD_VALUE7 */
    NULL,    /* EB_TRACE_IF_STATUS */
    NULL,    /* EB_TRACE_IF_STATUS_MASK */
    NULL,    /* ECCP_1B_ERR_INT_CTR */
    NULL,    /* ECCP_1B_ERR_INT_STAT */
    &soc_reg_list[SOC_REG_INT_ECC_ADDR0r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR1r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR2r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR3r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR4r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR5r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR6r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR7r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR8r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR9r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR10r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR11r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR12r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR13r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR14r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR15r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR16r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR17r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR18r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR19r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR20r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR21r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR22r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR23r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR24r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR25r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR26r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR27r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR28r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR29r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR30r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR31r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR32r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR33r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR34r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR35r],
    &soc_reg_list[SOC_REG_INT_ECC_ADDR36r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG0r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG1r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG2r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG3r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG4r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG5r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG6r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG7r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG8r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG9r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG10r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG11r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG12r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG13r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG14r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG15r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG16r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG17r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG18r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG19r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG20r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG21r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG22r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG23r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG24r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG25r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG26r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG27r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG28r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG29r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG30r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG31r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG32r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG33r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG34r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG35r],
    &soc_reg_list[SOC_REG_INT_ECC_CONFIG36r],
    &soc_reg_list[SOC_REG_INT_ECC_DATA1r],
    &soc_reg_list[SOC_REG_INT_ECC_DATA12r],
    &soc_reg_list[SOC_REG_INT_ECC_DATA13r],
    &soc_reg_list[SOC_REG_INT_ECC_DATA14r],
    &soc_reg_list[SOC_REG_INT_ECC_DATA20r],
    &soc_reg_list[SOC_REG_INT_ECC_DATA24r],
    &soc_reg_list[SOC_REG_INT_ECC_DATA27r],
    &soc_reg_list[SOC_REG_INT_ECC_DATA28r],
    &soc_reg_list[SOC_REG_INT_ECC_DATA29r],
    &soc_reg_list[SOC_REG_INT_ECC_DATA30r],
    &soc_reg_list[SOC_REG_INT_ECC_DATA31r],
    &soc_reg_list[SOC_REG_INT_ECC_DATA33r],
    &soc_reg_list[SOC_REG_INT_ECC_ERROR0r],
    &soc_reg_list[SOC_REG_INT_ECC_ERROR1r],
    &soc_reg_list[SOC_REG_INT_ECC_ERROR2r],
    &soc_reg_list[SOC_REG_INT_ECC_ERROR3r],
    &soc_reg_list[SOC_REG_INT_ECC_ERROR4r],
    &soc_reg_list[SOC_REG_INT_ECC_ERROR0_MASKr],
    &soc_reg_list[SOC_REG_INT_ECC_ERROR1_MASKr],
    &soc_reg_list[SOC_REG_INT_ECC_ERROR2_MASKr],
    &soc_reg_list[SOC_REG_INT_ECC_ERROR3_MASKr],
    &soc_reg_list[SOC_REG_INT_ECC_ERROR4_MASKr],
    &soc_reg_list[SOC_REG_INT_ECC_ERR_PTR_CTR_EXTr],
    &soc_reg_list[SOC_REG_INT_ECC_ERR_PTR_CTR_INTr],
    &soc_reg_list[SOC_REG_INT_ECC_ERR_PTR_EXP_EXTr],
    &soc_reg_list[SOC_REG_INT_ECC_ERR_PTR_EXP_INTr],
    &soc_reg_list[SOC_REG_INT_ECC_ERR_PTR_LMT_EXTr],
    &soc_reg_list[SOC_REG_INT_ECC_ERR_PTR_LMT_INTr],
    NULL,    /* ECC_SINGLE_BIT_ERRORS */
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_0r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_1r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_2r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_3r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_4r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_5r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_6r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_7r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_8r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_9r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_10r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_11r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_12r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_13r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_14r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_15r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_16r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_17r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_18r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_19r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_20r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_21r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_22r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_23r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_24r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_25r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_26r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_27r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_28r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_29r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_30r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_31r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_32r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_33r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_34r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_35r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_36r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_37r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_38r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_39r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_40r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_41r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_42r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_43r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_44r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_45r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_46r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_47r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_48r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_49r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_50r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_51r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_52r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_53r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_54r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_55r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_56r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_57r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_58r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_59r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_60r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_61r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_62r],
    &soc_reg_list[SOC_REG_INT_ECHCTL_CHID_63r],
    &soc_reg_list[SOC_REG_INT_ECMAP0_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP0_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP0_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP0_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP0_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP0_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP0_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP0_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP0_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP0_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP0_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP0_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP0_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP0_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP0_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP0_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP10_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP10_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP10_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP10_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP10_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP10_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP10_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP10_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP10_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP10_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP10_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP10_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP10_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP10_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP10_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP10_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP11_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP11_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP11_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP11_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP11_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP11_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP11_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP11_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP11_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP11_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP11_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP11_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP11_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP11_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP11_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP11_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP12_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP12_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP12_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP12_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP12_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP12_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP12_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP12_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP12_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP12_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP12_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP12_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP12_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP12_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP12_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP12_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP13_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP13_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP13_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP13_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP13_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP13_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP13_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP13_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP13_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP13_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP13_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP13_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP13_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP13_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP13_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP13_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP14_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP14_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP14_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP14_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP14_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP14_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP14_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP14_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP14_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP14_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP14_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP14_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP14_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP14_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP14_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP14_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP15_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP15_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP15_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP15_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP15_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP15_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP15_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP15_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP15_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP15_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP15_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP15_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP15_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP15_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP15_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP15_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP16_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP16_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP16_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP16_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP16_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP16_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP16_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP16_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP16_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP16_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP16_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP16_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP16_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP16_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP16_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP16_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP17_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP17_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP17_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP17_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP17_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP17_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP17_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP17_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP17_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP17_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP17_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP17_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP17_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP17_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP17_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP17_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP18_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP18_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP18_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP18_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP18_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP18_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP18_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP18_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP18_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP18_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP18_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP18_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP18_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP18_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP18_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP18_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP19_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP19_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP19_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP19_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP19_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP19_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP19_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP19_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP19_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP19_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP19_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP19_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP19_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP19_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP19_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP19_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP1_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP1_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP1_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP1_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP1_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP1_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP1_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP1_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP1_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP1_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP1_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP1_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP1_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP1_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP1_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP1_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP20_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP20_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP20_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP20_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP20_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP20_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP20_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP20_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP20_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP20_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP20_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP20_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP20_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP20_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP20_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP20_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP21_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP21_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP21_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP21_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP21_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP21_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP21_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP21_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP21_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP21_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP21_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP21_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP21_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP21_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP21_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP21_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP22_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP22_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP22_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP22_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP22_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP22_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP22_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP22_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP22_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP22_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP22_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP22_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP22_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP22_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP22_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP22_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP23_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP23_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP23_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP23_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP23_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP23_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP23_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP23_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP23_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP23_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP23_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP23_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP23_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP23_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP23_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP23_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP24_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP24_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP24_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP24_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP24_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP24_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP24_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP24_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP24_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP24_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP24_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP24_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP24_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP24_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP24_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP24_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP25_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP25_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP25_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP25_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP25_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP25_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP25_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP25_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP25_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP25_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP25_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP25_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP25_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP25_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP25_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP25_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP26_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP26_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP26_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP26_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP26_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP26_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP26_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP26_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP26_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP26_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP26_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP26_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP26_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP26_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP26_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP26_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP27_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP27_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP27_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP27_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP27_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP27_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP27_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP27_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP27_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP27_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP27_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP27_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP27_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP27_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP27_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP27_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP28_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP28_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP28_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP28_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP28_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP28_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP28_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP28_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP28_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP28_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP28_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP28_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP28_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP28_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP28_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP28_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP29_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP29_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP29_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP29_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP29_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP29_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP29_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP29_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP29_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP29_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP29_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP29_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP29_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP29_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP29_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP29_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP2_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP2_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP2_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP2_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP2_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP2_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP2_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP2_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP2_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP2_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP2_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP2_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP2_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP2_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP2_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP2_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP30_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP30_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP30_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP30_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP30_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP30_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP30_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP30_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP30_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP30_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP30_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP30_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP30_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP30_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP30_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP30_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP31_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP31_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP31_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP31_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP31_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP31_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP31_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP31_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP31_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP31_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP31_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP31_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP31_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP31_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP31_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP31_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP3_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP3_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP3_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP3_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP3_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP3_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP3_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP3_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP3_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP3_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP3_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP3_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP3_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP3_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP3_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP3_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP4_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP4_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP4_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP4_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP4_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP4_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP4_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP4_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP4_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP4_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP4_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP4_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP4_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP4_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP4_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP4_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP5_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP5_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP5_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP5_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP5_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP5_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP5_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP5_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP5_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP5_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP5_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP5_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP5_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP5_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP5_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP5_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP6_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP6_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP6_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP6_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP6_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP6_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP6_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP6_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP6_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP6_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP6_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP6_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP6_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP6_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP6_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP6_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP7_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP7_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP7_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP7_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP7_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP7_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP7_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP7_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP7_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP7_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP7_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP7_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP7_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP7_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP7_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP7_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP8_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP8_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP8_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP8_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP8_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP8_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP8_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP8_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP8_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP8_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP8_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP8_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP8_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP8_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP8_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP8_CID_15r],
    &soc_reg_list[SOC_REG_INT_ECMAP9_CID_0r],
    &soc_reg_list[SOC_REG_INT_ECMAP9_CID_1r],
    &soc_reg_list[SOC_REG_INT_ECMAP9_CID_2r],
    &soc_reg_list[SOC_REG_INT_ECMAP9_CID_3r],
    &soc_reg_list[SOC_REG_INT_ECMAP9_CID_4r],
    &soc_reg_list[SOC_REG_INT_ECMAP9_CID_5r],
    &soc_reg_list[SOC_REG_INT_ECMAP9_CID_6r],
    &soc_reg_list[SOC_REG_INT_ECMAP9_CID_7r],
    &soc_reg_list[SOC_REG_INT_ECMAP9_CID_8r],
    &soc_reg_list[SOC_REG_INT_ECMAP9_CID_9r],
    &soc_reg_list[SOC_REG_INT_ECMAP9_CID_10r],
    &soc_reg_list[SOC_REG_INT_ECMAP9_CID_11r],
    &soc_reg_list[SOC_REG_INT_ECMAP9_CID_12r],
    &soc_reg_list[SOC_REG_INT_ECMAP9_CID_13r],
    &soc_reg_list[SOC_REG_INT_ECMAP9_CID_14r],
    &soc_reg_list[SOC_REG_INT_ECMAP9_CID_15r],
    NULL,    /* ECN_CONFIG */
    NULL,    /* ECRC */
    NULL,    /* ECRC_LIMIT */
    &soc_reg_list[SOC_REG_INT_EDATABUF_DBG_SFT_RESET_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EDATABUF_MIN_STARTCNT_BCM56440_A0r],
    NULL,    /* EDATABUF_PARITY_CONTROL */
    NULL,    /* EDATABUF_RAM_CONTROL */
    NULL,    /* EDATABUF_RAM_CONTROL2 */
    NULL,    /* EDATABUF_RAM_CONTROL3 */
    NULL,    /* EDATABUF_RAM_CONTROL4 */
    NULL,    /* EDATABUF_RAM_CONTROL5 */
    NULL,    /* EDATABUF_RAM_CONTROL6 */
    NULL,    /* EDATABUF_RAM_CONTROL7 */
    NULL,    /* EDATABUF_RAM_CONTROL8 */
    NULL,    /* EDATABUF_RAM_CONTROL9 */
    NULL,    /* EDATABUF_RAM_CONTROL10 */
    NULL,    /* EDATABUF_RAM_CONTROL11 */
    NULL,    /* EDATABUF_RAM_DBGCTRL */
    NULL,    /* EDATABUF_XQP_FLEXPORT_CONFIG */
    &soc_reg_list[SOC_REG_INT_EEE_DELAY_ENTRY_TIMER_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EEE_WAKE_TIMER_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EFP_CAM_BIST_CONFIG_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EFP_CAM_BIST_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EFP_CAM_BIST_DBG_DATA_BCM56440_A0r],
    NULL,    /* EFP_CAM_BIST_DEBUG_DATA_VALID */
    NULL,    /* EFP_CAM_BIST_DEBUG_SEND */
    NULL,    /* EFP_CAM_BIST_ENABLE */
    NULL,    /* EFP_CAM_BIST_S10_STATUS */
    NULL,    /* EFP_CAM_BIST_S12_STATUS */
    NULL,    /* EFP_CAM_BIST_S14_STATUS */
    NULL,    /* EFP_CAM_BIST_S15_STATUS */
    NULL,    /* EFP_CAM_BIST_S2_STATUS */
    NULL,    /* EFP_CAM_BIST_S3_STATUS */
    NULL,    /* EFP_CAM_BIST_S5_STATUS */
    NULL,    /* EFP_CAM_BIST_S6_STATUS */
    NULL,    /* EFP_CAM_BIST_S8_STATUS */
    &soc_reg_list[SOC_REG_INT_EFP_CAM_BIST_STATUS_BCM56840_A0r],
    NULL,    /* EFP_CAM_CONTROL_3_THRU_0 */
    NULL,    /* EFP_CAM_DEBUG_DATA_0 */
    NULL,    /* EFP_CAM_DEBUG_DATA_1 */
    NULL,    /* EFP_CAM_DEBUG_DATA_2 */
    NULL,    /* EFP_CAM_DEBUG_DATA_3 */
    NULL,    /* EFP_CAM_DEBUG_DATA_4 */
    NULL,    /* EFP_CAM_DEBUG_DATA_5 */
    NULL,    /* EFP_CAM_DEBUG_GLOBAL_MASK */
    NULL,    /* EFP_CAM_DEBUG_SEND */
    &soc_reg_list[SOC_REG_INT_EFP_METER_CONTROL_BCM56840_A0r],
    NULL,    /* EFP_METER_CONTROL_2 */
    &soc_reg_list[SOC_REG_INT_EFP_METER_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EFP_METER_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EFP_METER_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EFP_POLICY_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EFP_POLICY_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EFP_POLICY_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EFP_RAM_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EFP_RAM_CONTROL_1r],
    &soc_reg_list[SOC_REG_INT_EFP_SLICE_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EFP_SLICE_MAP_BCM56840_A0r],
    NULL,    /* EFP_TCAM_BLKSEL */
    NULL,    /* EGRCELLLIMITCG0COS */
    NULL,    /* EGRCELLLIMITCG1COS */
    NULL,    /* EGRCELLLIMITCOS */
    NULL,    /* EGRCELLLIMIT_E2E */
    NULL,    /* EGRDROPPKTCOUNT */
    NULL,    /* EGRESSCELLREQUESTCOUNT */
    NULL,    /* EGRFREEPTR */
    NULL,    /* EGRMETERINGBUCKET */
    NULL,    /* EGRMETERINGCONFIG */
    NULL,    /* EGRMETERINGCONFIG1 */
    NULL,    /* EGRMETERINGCONFIG_64 */
    NULL,    /* EGRPKTLIMITCNGCOS */
    NULL,    /* EGRPKTLIMITCOS */
    NULL,    /* EGRPKTRESETCOS */
    NULL,    /* EGRPOINTERCOS */
    NULL,    /* EGRSHAPEPARITYERRORPTR */
    NULL,    /* EGRTXPKTCTR */
    NULL,    /* EGRTXPKTCTR0 */
    NULL,    /* EGRTXPKTCTR1 */
    NULL,    /* EGRTXPKTCTR2 */
    NULL,    /* EGRTXPKTCTR3 */
    NULL,    /* EGRTXPKTCTR4 */
    NULL,    /* EGRTXPKTCTR5 */
    NULL,    /* EGRTXPKTCTR6 */
    NULL,    /* EGRTXPKTCTR7 */
    NULL,    /* EGRTXPKTCTRCONFIG */
    NULL,    /* EGRTXPKTCTRCONFIG0 */
    NULL,    /* EGRTXPKTCTRCONFIG1 */
    NULL,    /* EGRTXPKTCTRCONFIG2 */
    NULL,    /* EGRTXPKTCTRCONFIG3 */
    NULL,    /* EGRTXPKTCTRCONFIG4 */
    NULL,    /* EGRTXPKTCTRCONFIG5 */
    NULL,    /* EGRTXPKTCTRCONFIG6 */
    NULL,    /* EGRTXPKTCTRCONFIG7 */
    &soc_reg_list[SOC_REG_INT_EGR_1588_EGRESS_CTRLr],
    &soc_reg_list[SOC_REG_INT_EGR_1588_INGRESS_CTRLr],
    &soc_reg_list[SOC_REG_INT_EGR_1588_LINK_DELAYr],
    &soc_reg_list[SOC_REG_INT_EGR_1588_PARSING_CONTROLr],
    NULL,    /* EGR_ACCU_8BEATS */
    &soc_reg_list[SOC_REG_INT_EGR_ARB_TIMEOUT_CONTROL_BCM56440_A0r],
    NULL,    /* EGR_BUCKET_COUNT_READ */
    NULL,    /* EGR_BUFFER_PARITY */
    NULL,    /* EGR_BUS_PARITY_ERR_COUNTER */
    &soc_reg_list[SOC_REG_INT_EGR_BYPASS_CTRL_BCM56440_A0r],
    NULL,    /* EGR_CAPWAP_FRAG_CONTROL */
    &soc_reg_list[SOC_REG_INT_EGR_XLP0_BUFFER_STATUS_INTRr],
    NULL,    /* EGR_CM_DBUF_PARITY_CONTROL */
    NULL,    /* EGR_CM_DBUF_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_EGR_CONFIG_BCM56840_A0r],
    NULL,    /* EGR_CONFIG2 */
    NULL,    /* EGR_CONFIG3 */
    &soc_reg_list[SOC_REG_INT_EGR_CONFIG_1_BCM56440_A0r],
    NULL,    /* EGR_CONFIG_2 */
    &soc_reg_list[SOC_REG_INT_EGR_COUNTER_CONTROL_BCM56840_A0r],
    NULL,    /* EGR_CPU_CONTROL */
    NULL,    /* EGR_CPU_COS_CONTROL_2 */
    NULL,    /* EGR_CPU_COS_CONTROL_1_64 */
    &soc_reg_list[SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_2r],
    &soc_reg_list[SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_DCM_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_PM_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_STBY_BCM56440_A0r],
    NULL,    /* EGR_DATAPATH_STATUS_INTR_0 */
    NULL,    /* EGR_DATAPATH_STATUS_INTR_1 */
    &soc_reg_list[SOC_REG_INT_EGR_DBG_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_DROP_VECTOR_BCM56440_A0r],
    NULL,    /* EGR_DROP_VECTOR_X */
    NULL,    /* EGR_DROP_VECTOR_Y */
    NULL,    /* EGR_DROP_VEC_DBG */
    &soc_reg_list[SOC_REG_INT_EGR_DSCP_TABLE_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_DSCP_TABLE_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTR_BCM56840_B0r],
    &soc_reg_list[SOC_REG_INT_EGR_DVP_ATTRIBUTE_PARITY_STATUS_NACK_BCM56840_B0r],
    NULL,    /* EGR_EARB_CBE_ECC_STATUS */
    NULL,    /* EGR_EARB_ECC_DEBUG */
    NULL,    /* EGR_EARB_ECC_ERROR */
    NULL,    /* EGR_EARB_PBE_ECC_STATUS */
    NULL,    /* EGR_EAV_CLASS */
    NULL,    /* EGR_ECC_CONTROL */
    NULL,    /* EGR_ECC_STATUS */
    &soc_reg_list[SOC_REG_INT_EGR_EDATABUF_PARITY_CONTROL_BCM56440_A0r],
    NULL,    /* EGR_EDB_BUS_PARITY_DEBUG */
    NULL,    /* EGR_EDB_CM_ECC_STATUS */
    NULL,    /* EGR_EDB_DEBUG_SFT_RESET */
    NULL,    /* EGR_EDB_ECC_DEBUG */
    NULL,    /* EGR_EDB_ECC_ERROR */
    NULL,    /* EGR_EDB_HW_CONTROL */
    NULL,    /* EGR_EDB_IX0A_ECC_STATUS */
    NULL,    /* EGR_EDB_IX0B_ECC_STATUS */
    NULL,    /* EGR_EDB_IX1A_ECC_STATUS */
    NULL,    /* EGR_EDB_IX1B_ECC_STATUS */
    NULL,    /* EGR_EDB_MIN_STARTCNT */
    NULL,    /* EGR_EDB_MS0_ECC_STATUS */
    NULL,    /* EGR_EDB_MS1_ECC_STATUS */
    NULL,    /* EGR_EDB_PARITY_ERROR */
    &soc_reg_list[SOC_REG_INT_EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PARITY_STATUS_INTRr],
    &soc_reg_list[SOC_REG_INT_EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PARITY_STATUS_NACKr],
    NULL,    /* EGR_EHCPM_BUS_PARITY_DEBUG */
    NULL,    /* EGR_EHCPM_ECC_DEBUG */
    NULL,    /* EGR_EHCPM_ECC_ERROR */
    &soc_reg_list[SOC_REG_INT_EGR_EHCPM_ECC_PARITY_CONTROL_BCM56840_A0r],
    NULL,    /* EGR_EHCPM_EINITBUF_RAM_ECC_STATUS */
    NULL,    /* EGR_EHCPM_PARITY_ERROR */
    NULL,    /* EGR_EHCPM_RAM_CONTROL */
    NULL,    /* EGR_EHCPM_RAM_CONTROL_STBY */
    NULL,    /* EGR_EHCPM_SCI_TABLE_ECC_STATUS */
    NULL,    /* EGR_EHG_QOS_MAPPING_ECC_STATUS_INTR */
    NULL,    /* EGR_EHG_QOS_MAPPING_ECC_STATUS_NACK */
    NULL,    /* EGR_EIPT_ECC_CONTROL */
    NULL,    /* EGR_EIPT_RAM_CONTROL */
    &soc_reg_list[SOC_REG_INT_EGR_EL3_ECC_PARITY_CONTROL_BCM56440_A0r],
    NULL,    /* EGR_EL3_PARITY_CONTROL */
    &soc_reg_list[SOC_REG_INT_EGR_EL3_PM_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_EL3_RAM_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_EL3_RAM_CONTROL_2_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_EL3_STBY_CONTROL_BCM56440_A0r],
    NULL,    /* EGR_EMOP_BUFFER_ECC_STATUS_INTR */
    NULL,    /* EGR_EM_MTP_INDEX */
    NULL,    /* EGR_ENABLE */
    NULL,    /* EGR_ENABLE_SELECT */
    NULL,    /* EGR_EPARS_BUS_PARITY_DEBUG */
    NULL,    /* EGR_EPARS_PARITY_ERROR */
    NULL,    /* EGR_EPMOD_BUS_PARITY_DEBUG */
    NULL,    /* EGR_EPMOD_ECC_CONTROL */
    NULL,    /* EGR_EPMOD_PARITY_ERROR */
    NULL,    /* EGR_EPMOD_RAM_CONTROL */
    NULL,    /* EGR_EVENT_DEBUG */
    NULL,    /* EGR_EVLAN_BUS_PARITY_DEBUG */
    NULL,    /* EGR_EVLAN_ECC_DEBUG */
    NULL,    /* EGR_EVLAN_ECC_ERROR */
    NULL,    /* EGR_EVLAN_PARITY_ERROR */
    NULL,    /* EGR_EVLAN_VLAN_ECC_STATUS */
    NULL,    /* EGR_EVLAN_VLAN_STG_ECC_STATUS */
    NULL,    /* EGR_EVXLT_BUS_PARITY_DEBUG */
    NULL,    /* EGR_EVXLT_DSCP_ECC_STATUS */
    NULL,    /* EGR_EVXLT_ECC_DEBUG */
    NULL,    /* EGR_EVXLT_ECC_ERROR */
    NULL,    /* EGR_EVXLT_PARITY_ERROR */
    NULL,    /* EGR_EVXLT_PRI_CNG_MAP_ECC_STATUS */
    NULL,    /* EGR_EVXLT_VLAN_XLATE_L_ECC_STATUS */
    NULL,    /* EGR_EVXLT_VLAN_XLATE_U_ECC_STATUS */
    &soc_reg_list[SOC_REG_INT_EGR_FLEXIBLE_IPV6_EXT_HDR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_4r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_5r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_6r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_7r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_3r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_4r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_5r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_6r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_7r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r],
    &soc_reg_list[SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r],
    NULL,    /* EGR_FLOWCTL_BUCKET_COUNT */
    NULL,    /* EGR_FLOWCTL_CFG */
    NULL,    /* EGR_FLOWCTL_COUNT */
    NULL,    /* EGR_FP_COUNTER_PARITY_CONTROL */
    NULL,    /* EGR_FP_COUNTER_PARITY_STATUS */
    NULL,    /* EGR_FP_COUNTER_TABLE_DEBUG */
    NULL,    /* EGR_FP_COUNTER_TABLE_STATUS_INTR */
    NULL,    /* EGR_FP_COUNTER_TABLE_STATUS_NACK */
    NULL,    /* EGR_FRAGMENT_ID_ECC_STATUS_INTR */
    NULL,    /* EGR_FRAGMENT_ID_ECC_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr],
    &soc_reg_list[SOC_REG_INT_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_NACKr],
    NULL,    /* EGR_FRAG_HEADER_ECC_STATUS_INTR */
    NULL,    /* EGR_FRAG_PACKET_ECC_STATUS_INTR */
    NULL,    /* EGR_FUSE_REGS_ADDR */
    NULL,    /* EGR_FUSE_REGS_DATA */
    &soc_reg_list[SOC_REG_INT_EGR_GP0_BUFFER_STATUS_INTRr],
    NULL,    /* EGR_GP0_DBUF_PARITY_CONTROL */
    NULL,    /* EGR_GP0_DBUF_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_EGR_GP1_BUFFER_STATUS_INTRr],
    NULL,    /* EGR_GP1_DBUF_PARITY_CONTROL */
    NULL,    /* EGR_GP1_DBUF_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_EGR_GP2_BUFFER_STATUS_INTRr],
    NULL,    /* EGR_GP2_DBUF_PARITY_CONTROL */
    NULL,    /* EGR_GP2_DBUF_PARITY_STATUS */
    NULL,    /* EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUS_INTR */
    NULL,    /* EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUS_NACK */
    NULL,    /* EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTR */
    NULL,    /* EGR_GPP_ATTRIBUTES_PARITY_STATUS_NACK */
    NULL,    /* EGR_GRE_VER */
    NULL,    /* EGR_GSBU_CONFIG */
    NULL,    /* EGR_HBFC_CNM_ETHERTYPE */
    NULL,    /* EGR_HBFC_CNTAG_ETHERTYPE */
    NULL,    /* EGR_HBFC_CNTAG_ETHERTYPE_2 */
    NULL,    /* EGR_HW_CONTROL */
    &soc_reg_list[SOC_REG_INT_EGR_HW_RESET_CONTROL_0_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_HW_RESET_CONTROL_1_BCM56440_A0r],
    NULL,    /* EGR_IM_MTP_INDEX */
    &soc_reg_list[SOC_REG_INT_EGR_INGRESS_PORT_TPID_SELECT_BCM56840_A0r],
    NULL,    /* EGR_INITBUF_ECC_CONTROL */
    NULL,    /* EGR_INITBUF_ECC_STATUS_DBE */
    &soc_reg_list[SOC_REG_INT_EGR_INITBUF_ECC_STATUS_INTR_BCM56840_A0r],
    NULL,    /* EGR_INITBUF_ECC_STATUS_SBE */
    NULL,    /* EGR_INTR0 */
    NULL,    /* EGR_INTR1 */
    &soc_reg_list[SOC_REG_INT_EGR_INTR0_ENABLE_BCM56440_A0r],
    NULL,    /* EGR_INTR0_MASK */
    &soc_reg_list[SOC_REG_INT_EGR_INTR0_STATUS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_INTR1_ENABLE_BCM56440_A0r],
    NULL,    /* EGR_INTR1_MASK */
    &soc_reg_list[SOC_REG_INT_EGR_INTR1_STATUS_BCM56440_A0r],
    NULL,    /* EGR_INT_LOOPBACK_MAX_FR */
    NULL,    /* EGR_IN_BAND_CRC_CONTROL */
    NULL,    /* EGR_IN_BAND_CRC_COUNTER */
    NULL,    /* EGR_IPFIX_AGE_CONTROL */
    NULL,    /* EGR_IPFIX_CONFIG */
    NULL,    /* EGR_IPFIX_CURRENT_TIME */
    NULL,    /* EGR_IPFIX_EOP_BUF_PARITY_CONTROL */
    NULL,    /* EGR_IPFIX_EOP_BUF_PARITY_STATUS_INTR */
    NULL,    /* EGR_IPFIX_EOP_BUF_PARITY_STATUS_NACK */
    NULL,    /* EGR_IPFIX_EXPORT_FIFO_COUNTER */
    NULL,    /* EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROL */
    NULL,    /* EGR_IPFIX_EXPORT_FIFO_PARITY_STATUS */
    NULL,    /* EGR_IPFIX_EXPORT_FIFO_PARITY_STATUS_NACK */
    NULL,    /* EGR_IPFIX_EXPORT_FIFO_READ_PTR */
    NULL,    /* EGR_IPFIX_EXPORT_FIFO_WRITE_PTR */
    NULL,    /* EGR_IPFIX_HASH_CONTROL */
    NULL,    /* EGR_IPFIX_MAXIMUM_IDLE_AGE_SET */
    NULL,    /* EGR_IPFIX_MAXIMUM_LIVE_TIME_SET */
    NULL,    /* EGR_IPFIX_MINIMUM_LIVE_TIME_SET */
    NULL,    /* EGR_IPFIX_MIRROR_CONTROL_64 */
    NULL,    /* EGR_IPFIX_MISSED_BUCKET_FULL_COUNT */
    NULL,    /* EGR_IPFIX_MISSED_EXPORT_FULL_COUNT */
    NULL,    /* EGR_IPFIX_MISSED_PORT_LIMIT_COUNT */
    NULL,    /* EGR_IPFIX_PORT_CONFIG */
    NULL,    /* EGR_IPFIX_PORT_LIMIT_STATUS */
    NULL,    /* EGR_IPFIX_PORT_RECORD_COUNT */
    NULL,    /* EGR_IPFIX_PORT_RECORD_LIMIT_SET */
    NULL,    /* EGR_IPFIX_PORT_SAMPLING_COUNTER */
    NULL,    /* EGR_IPFIX_RAM_CONTROL */
    NULL,    /* EGR_IPFIX_SAMPLING_LIMIT_SET */
    NULL,    /* EGR_IPFIX_SESSION_PARITY_CONTROL */
    NULL,    /* EGR_IPFIX_SESSION_PARITY_STATUS */
    NULL,    /* EGR_IPFIX_SESSION_PARITY_STATUS_INTR_0 */
    NULL,    /* EGR_IPFIX_SESSION_PARITY_STATUS_INTR_1 */
    NULL,    /* EGR_IPFIX_SESSION_PARITY_STATUS_NACK_0 */
    NULL,    /* EGR_IPFIX_SESSION_PARITY_STATUS_NACK_1 */
    NULL,    /* EGR_IPMC_CFG0 */
    NULL,    /* EGR_IPMC_CFG1 */
    &soc_reg_list[SOC_REG_INT_EGR_IPMC_CFG2_BCM56440_A0r],
    NULL,    /* EGR_IPMC_CFG2_PARITY_STATUS_INTR */
    NULL,    /* EGR_IPMC_CFG2_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_EGR_IPMC_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_IPMC_PARITY_STATUS_NACK_BCM56840_A0r],
    NULL,    /* EGR_IP_TUNNEL_PARITY_CONTROL */
    NULL,    /* EGR_IP_TUNNEL_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_EGR_IP_TUNNEL_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_IP_TUNNEL_PARITY_STATUS_NACK_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_L1_CLK_RECOVERY_CTRL_BCM56840_A0r],
    NULL,    /* EGR_L2_MTU */
    NULL,    /* EGR_L3_INTF_PARITY_CONTROL */
    NULL,    /* EGR_L3_INTF_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_EGR_L3_INTF_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_L3_INTF_PARITY_STATUS_NACK_BCM56840_A0r],
    NULL,    /* EGR_L3_NEXT_HOP_PARITY_CONTROL */
    NULL,    /* EGR_L3_NEXT_HOP_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUS_NACK_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_L3_TUNNEL_PFM_VID_BCM56840_A0r],
    NULL,    /* EGR_LBP_BUFFER_STATUS_INTR */
    &soc_reg_list[SOC_REG_INT_EGR_LOGICAL_TO_PHYSICAL_PORT_NUMBER_MAPPING_BCM56440_A0r],
    NULL,    /* EGR_LOOPBACK_PORT_TPID */
    &soc_reg_list[SOC_REG_INT_EGR_LP_BUFFER_STATUS_INTRr],
    NULL,    /* EGR_LP_DBUF_PARITY_CONTROL */
    NULL,    /* EGR_LP_DBUF_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_MAC_DA_PROFILE_PARITY_STATUS_NACK_BCM56840_A0r],
    NULL,    /* EGR_MAP_MH_PARITY_STATUS_INTR */
    NULL,    /* EGR_MAP_MH_PARITY_STATUS_NACK */
    NULL,    /* EGR_MAP_MH_PRI0 */
    NULL,    /* EGR_MAP_MH_PRI1 */
    NULL,    /* EGR_MASK_ECC_STATUS */
    &soc_reg_list[SOC_REG_INT_ICONTROL_OPCODE_BITMAP_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_MASK_MODBASE_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_MASK_MODBASE_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_MASK_PARITY_CONTROL_BCM56440_A0r],
    NULL,    /* EGR_MASK_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_EGR_MASK_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_MASK_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_MC_CONTROL_1_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_MC_CONTROL_2_BCM56840_A0r],
    NULL,    /* EGR_MEM_ECC_ERR_COUNTER */
    &soc_reg_list[SOC_REG_INT_EGR_MIM_ETHERTYPE_BCM56840_A0r],
    NULL,    /* EGR_MIP_HDR */
    &soc_reg_list[SOC_REG_INT_EGR_MIRROR_SELECT_BCM56840_A0r],
    NULL,    /* EGR_MMU_REQUESTS */
    &soc_reg_list[SOC_REG_INT_EGR_MODMAP_CTRL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_MOD_MAP_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_MOD_MAP_PARITY_STATUS_NACK_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_MPB_ECC_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_MPLS_ENTROPY_LABEL_CONTROLr],
    &soc_reg_list[SOC_REG_INT_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr],
    &soc_reg_list[SOC_REG_INT_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_NACKr],
    &soc_reg_list[SOC_REG_INT_EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_NACK_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_MPLS_PRI_MAPPING_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_MPLS_PRI_MAPPING_PARITY_STATUS_NACK_BCM56840_A0r],
    NULL,    /* EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_CONTROL */
    NULL,    /* EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS */
    NULL,    /* EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS_INTR */
    NULL,    /* EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_INTRr],
    &soc_reg_list[SOC_REG_INT_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_NACKr],
    &soc_reg_list[SOC_REG_INT_EGR_MTUr],
    NULL,    /* EGR_MTU_SIZE */
    NULL,    /* EGR_NEW_MODID_PORT */
    NULL,    /* EGR_NEXT_HOP_PARITY_CONTROL */
    NULL,    /* EGR_NEXT_HOP_PARITY_STATUS */
    NULL,    /* EGR_NIV_CONFIG */
    NULL,    /* EGR_NIV_ETHERTYPE */
    NULL,    /* EGR_NIV_ETHERTYPE_2 */
    &soc_reg_list[SOC_REG_INT_EGR_OUTER_TPID_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_OUTER_TPID_0_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_OUTER_TPID_1_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_OUTER_TPID_2_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_OUTER_TPID_3_BCM56840_A0r],
    NULL,    /* EGR_PERQ_COUNTER_PARITY_CONTROL */
    NULL,    /* EGR_PERQ_COUNTER_PARITY_STATUS */
    NULL,    /* EGR_PERQ_XMT_COUNTERS */
    NULL,    /* EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PARITY_STATUS_INTR */
    NULL,    /* EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PARITY_STATUS_NACK */
    NULL,    /* EGR_PERQ_XMT_COUNTERS_PARITY_STATUS_INTR */
    NULL,    /* EGR_PERQ_XMT_COUNTERS_PARITY_STATUS_NACK */
    NULL,    /* EGR_PERQ_XMT_COUNTERS_STATUS_INTR */
    NULL,    /* EGR_PERQ_XMT_COUNTERS_STATUS_NACK */
    NULL,    /* EGR_PERQ_XMT_COUNTER_ECC_STATUS */
    &soc_reg_list[SOC_REG_INT_EGR_PKT_MODS_CONTROL_BCM56840_A0r],
    NULL,    /* EGR_PORT */
    &soc_reg_list[SOC_REG_INT_EGR_PORT_1_BCM56840_A0r],
    NULL,    /* EGR_PORT_64 */
    NULL,    /* EGR_PORT_L3UC_MODS */
    NULL,    /* EGR_PORT_L3UC_MODS_TABLE */
    NULL,    /* EGR_PORT_MODE */
    NULL,    /* EGR_PORT_MTU */
    &soc_reg_list[SOC_REG_INT_EGR_PORT_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_PORT_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* EGR_PORT_REQUESTS */
    NULL,    /* EGR_PORT_TO_NHI_MAPPING */
    &soc_reg_list[SOC_REG_INT_EGR_PRI_CNG_MAP_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_PRI_CNG_MAP_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_PVLAN_EPORT_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_CONTROL_BCM56840_A0r],
    NULL,    /* EGR_PW_INIT_COUNTERS_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* EGR_QCN_CNM_CONTROL_1 */
    NULL,    /* EGR_QCN_CNM_CONTROL_2 */
    NULL,    /* EGR_QCN_CNM_ETHERTYPE */
    NULL,    /* EGR_QCN_CNM_LBMH_CONTROL */
    NULL,    /* EGR_QCN_CNTAG_ETHERTYPE */
    NULL,    /* EGR_QCN_CNTAG_ETHERTYPE_2 */
    &soc_reg_list[SOC_REG_INT_EGR_Q_BEGIN_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_Q_END_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_RESI_BUFFER_STATUS_INTRr],
    NULL,    /* EGR_RSPAN */
    NULL,    /* EGR_RSPAN_VLAN_TAG */
    NULL,    /* EGR_SBS_CONTROL */
    NULL,    /* EGR_SD_TAG_CONTROL */
    NULL,    /* EGR_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTR */
    NULL,    /* EGR_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACK */
    NULL,    /* EGR_SERVICE_COUNTER_TABLE_STATUS_INTR */
    NULL,    /* EGR_SERVICE_COUNTER_TABLE_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_EGR_SF_SRC_MODID_CHECK_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_SHAPING_CONTROL_BCM56840_A0r],
    NULL,    /* EGR_SPARE_REG0 */
    NULL,    /* EGR_SRC_PORT */
    NULL,    /* EGR_START_XMIT_AFTER_MOP_ARRIVAL */
    NULL,    /* EGR_STATS_COUNTER_ECC_STATUS */
    &soc_reg_list[SOC_REG_INT_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* EGR_STATS_COUNTER_TABLE_STATUS_INTR */
    NULL,    /* EGR_STATS_COUNTER_TABLE_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_EGR_SYS_RSVD_VID_BCM56840_A0r],
    NULL,    /* EGR_TRILL_HEADER_ATTRIBUTES */
    NULL,    /* EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDED */
    NULL,    /* EGR_TRILL_TX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED */
    NULL,    /* EGR_TRILL_TX_PKTS */
    NULL,    /* EGR_TUNNEL_CONTROL */
    &soc_reg_list[SOC_REG_INT_EGR_TUNNEL_ID_MASK_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG0_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG1_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG0_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG1_BCM56840_A0r],
    NULL,    /* EGR_UDP_TUNNEL */
    &soc_reg_list[SOC_REG_INT_EGR_VFI_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_VFI_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* EGR_VINTF_COUNTER_TABLE_PARITY_STATUS_INTR */
    NULL,    /* EGR_VINTF_COUNTER_TABLE_PARITY_STATUS_NACK */
    NULL,    /* EGR_VINTF_COUNTER_TABLE_STATUS_INTR */
    NULL,    /* EGR_VINTF_COUNTER_TABLE_STATUS_NACK */
    NULL,    /* EGR_VLAN_CONTROL */
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_CONTROL_1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_CONTROL_2_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_CONTROL_3_BCM56840_A0r],
    NULL,    /* EGR_VLAN_CONTROL_1_PARITY_STATUS_INTR */
    NULL,    /* EGR_VLAN_CONTROL_1_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_LOGICAL_TO_PHYSICAL_MAPPING_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_PARITY_CONTROL_BCM56440_A0r],
    NULL,    /* EGR_VLAN_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_PARITY_STATUS_NACK_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_RAM_CONTROL_1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_RAM_CONTROL_2_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_RAM_CONTROL_3_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_RAM_CONTROL_4_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_RAM_CONTROL_DCM_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_RAM_CONTROL_PDAH_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_RAM_CONTROL_PM_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_RAM_CONTROL_STBY_BCM56440_A0r],
    NULL,    /* EGR_VLAN_STG_ADDR_MASK */
    NULL,    /* EGR_VLAN_STG_PARITY_CONTROL */
    NULL,    /* EGR_VLAN_STG_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_STG_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_STG_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* EGR_VLAN_TABLE_PARITY_CONTROL */
    NULL,    /* EGR_VLAN_TABLE_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_XLATE_HASH_CONTROL_BCM56840_A0r],
    NULL,    /* EGR_VLAN_XLATE_PARITY_CONTROL */
    NULL,    /* EGR_VLAN_XLATE_PARITY_STATUS */
    NULL,    /* EGR_VLAN_XLATE_PARITY_STATUS_0 */
    NULL,    /* EGR_VLAN_XLATE_PARITY_STATUS_1 */
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_INTR_1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_NACK_0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_NACK_1_BCM56440_A0r],
    NULL,    /* EGR_VXLT_CAM_BIST_CONFIG */
    NULL,    /* EGR_VXLT_CAM_BIST_CONTROL */
    NULL,    /* EGR_VXLT_CAM_BIST_DBG_DATA */
    NULL,    /* EGR_VXLT_CAM_BIST_S10_STATUS */
    NULL,    /* EGR_VXLT_CAM_BIST_S2_STATUS */
    NULL,    /* EGR_VXLT_CAM_BIST_S3_STATUS */
    NULL,    /* EGR_VXLT_CAM_BIST_S5_STATUS */
    NULL,    /* EGR_VXLT_CAM_BIST_S6_STATUS */
    NULL,    /* EGR_VXLT_CAM_BIST_S8_STATUS */
    NULL,    /* EGR_VXLT_CAM_BIST_STATUS */
    NULL,    /* EGR_VXLT_CAM_CONTROL */
    &soc_reg_list[SOC_REG_INT_EGR_WESP_PROTO_CONTROLr],
    NULL,    /* EGR_WLAN_DVP_PARITY_STATUS_INTR */
    NULL,    /* EGR_WLAN_DVP_PARITY_STATUS_NACK */
    NULL,    /* EGR_XLP0_BUFFER_STATUS_INTR */
    NULL,    /* EGR_XLP1_BUFFER_STATUS_INTR */
    NULL,    /* EGR_XLP2_BUFFER_STATUS_INTR */
    NULL,    /* EGR_XLP3_BUFFER_STATUS_INTR */
    NULL,    /* EGR_XLP4_BUFFER_STATUS_INTR */
    NULL,    /* EGR_XLP5_BUFFER_STATUS_INTR */
    NULL,    /* EGR_XLP6_BUFFER_STATUS_INTR */
    NULL,    /* EGR_XLP7_BUFFER_STATUS_INTR */
    NULL,    /* EGR_XLP8_BUFFER_STATUS_INTR */
    &soc_reg_list[SOC_REG_INT_EGR_XQ0_BUFFER_STATUS_INTRr],
    NULL,    /* EGR_XQ0_DBUF_PARITY_CONTROL */
    NULL,    /* EGR_XQ0_DBUF_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_EGR_XQ0_PFC_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_XQ1_BUFFER_STATUS_INTRr],
    NULL,    /* EGR_XQ1_DBUF_PARITY_CONTROL */
    NULL,    /* EGR_XQ1_DBUF_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_EGR_XQ1_PFC_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_XQ2_BUFFER_STATUS_INTRr],
    NULL,    /* EGR_XQ2_DBUF_PARITY_CONTROL */
    NULL,    /* EGR_XQ2_DBUF_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_EGR_XQ2_PFC_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_XQ3_BUFFER_STATUS_INTRr],
    NULL,    /* EGR_XQ3_DBUF_PARITY_CONTROL */
    NULL,    /* EGR_XQ3_DBUF_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_EGR_XQ3_PFC_CONTROL_BCM56440_A0r],
    NULL,    /* EHCPM_RAM_DBGCTRL */
    NULL,    /* EHG_RX_CONTROL */
    NULL,    /* EHG_RX_PKT_DROP */
    NULL,    /* EHG_TPID */
    NULL,    /* EHG_TX_CONTROL */
    NULL,    /* EHG_TX_IPV4ID */
    NULL,    /* EL3_RAM_CONTROL */
    NULL,    /* EL3_RAM_DBGCTRL */
    NULL,    /* EL3_TM_REG_1 */
    &soc_reg_list[SOC_REG_INT_EMC_BUFFER_EMPTY_FULL_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_CFGr],
    &soc_reg_list[SOC_REG_INT_EMC_CI_FULL_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_CSDB_0_BUFFER_PAR_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_CSDB_1_BUFFER_PAR_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_CSDB_2_BUFFER_PAR_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_CSDB_MEM_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_ECC_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_ERRB_BUFFER_ECC_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_ERRB_BUFFER_FILL_LEVEL_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_ERRB_BUFFER_WATERMARK_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_ERRB_MEM_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_ERRORr],
    &soc_reg_list[SOC_REG_INT_EMC_ERROR_0r],
    &soc_reg_list[SOC_REG_INT_EMC_ERROR_1r],
    &soc_reg_list[SOC_REG_INT_EMC_ERROR_2r],
    &soc_reg_list[SOC_REG_INT_EMC_ERROR_MASK_0r],
    &soc_reg_list[SOC_REG_INT_EMC_ERROR_MASK_1r],
    &soc_reg_list[SOC_REG_INT_EMC_ERROR_MASK_2r],
    &soc_reg_list[SOC_REG_INT_EMC_EWRB_BUFFER_0_ECC_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_EWRB_BUFFER_1_ECC_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_EWRB_BUFFER_FILL_LEVEL_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_EWRB_BUFFER_WATERMARK_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_EWRB_MEM_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_FREE_POOL_SIZESr],
    &soc_reg_list[SOC_REG_INT_EMC_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_IRRB_BUFFER_ECC_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_IRRB_BUFFER_FILL_LEVEL_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_IRRB_BUFFER_WATERMARK_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_IRRB_THRESHOLDSr],
    &soc_reg_list[SOC_REG_INT_EMC_IWRB_BUFFER_ECC_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_IWRB_BUFFER_FILL_LEVEL_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_IWRB_BUFFER_WATERMARK_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_IWRB_MEM_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_IWRB_SIZEr],
    &soc_reg_list[SOC_REG_INT_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_RFCQ_BUFFER_FILL_LEVEL_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_RFCQ_BUFFER_WATERMARK_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_RFCQ_MEM_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_RSFP_BUFFER_ECC_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_RSFP_BUFFER_FILL_LEVEL_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_RSFP_MEM_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_SWAT_BUFFER_ECC_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_SWAT_MEM_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_TO_CI0_RD_REQ_COUNT_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_TO_CI0_WR_REQ_COUNT_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_TO_CI1_RD_REQ_COUNT_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_TO_CI1_WR_REQ_COUNT_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_TO_CI2_RD_REQ_COUNT_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_TO_CI2_WR_REQ_COUNT_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_WCMT_BUFFER_ECC_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_WCMT_MEM_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_WLCT0_LOWER_A_BUFFER_ECC_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_WLCT0_LOWER_B_BUFFER_ECC_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_WLCT0_UPPER_A_BUFFER_ECC_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_WLCT0_UPPER_B_BUFFER_ECC_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_WLCT1_LOWER_A_BUFFER_ECC_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_WLCT1_LOWER_B_BUFFER_ECC_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_WLCT1_UPPER_A_BUFFER_ECC_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_WLCT1_UPPER_B_BUFFER_ECC_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_WLCT2_LOWER_A_BUFFER_ECC_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_WLCT2_LOWER_B_BUFFER_ECC_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_WLCT2_UPPER_A_BUFFER_ECC_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_WLCT2_UPPER_B_BUFFER_ECC_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_WLCT_MEM_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_WTFP_BUFFER_ECC_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_WTFP_BUFFER_FILL_LEVEL_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_WTFP_MEM_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_WTOQ_BUFFER_ECC_STATUS_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_WTOQ_BUFFER_FILL_LEVEL_DEBUGr],
    &soc_reg_list[SOC_REG_INT_EMC_WTOQ_MEM_DEBUGr],
    NULL,    /* EMIRROR_CONTROL */
    NULL,    /* EMIRROR_CONTROL1 */
    NULL,    /* EMIRROR_CONTROL1_64 */
    &soc_reg_list[SOC_REG_INT_EMIRROR_CONTROL1_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EMIRROR_CONTROL1_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EMIRROR_CONTROL1_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* EMIRROR_CONTROL2_64 */
    &soc_reg_list[SOC_REG_INT_EMIRROR_CONTROL2_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EMIRROR_CONTROL2_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EMIRROR_CONTROL2_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* EMIRROR_CONTROL3_64 */
    &soc_reg_list[SOC_REG_INT_EMIRROR_CONTROL3_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EMIRROR_CONTROL3_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EMIRROR_CONTROL3_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* EMIRROR_CONTROL_64 */
    NULL,    /* EMIRROR_CONTROL_HI */
    &soc_reg_list[SOC_REG_INT_EMIRROR_CONTROL_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EMIRROR_CONTROL_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_EMIRROR_CONTROL_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* EMMU_FUSE_DEBUG0 */
    NULL,    /* EMMU_FUSE_DEBUG1 */
    NULL,    /* EMMU_FUSE_DEBUG2 */
    NULL,    /* EM_MTP_INDEX */
    NULL,    /* ENQ_IPMCGRP_TBL_PARITYERRORPTR */
    NULL,    /* ENQ_IPMCGRP_TBL_PARITYERROR_STATUS */
    NULL,    /* EPC_EGR_DBG */
    NULL,    /* EPC_EGR_PKT_DROP_CTL */
    NULL,    /* EPC_EGR_SNGL_OUT */
    NULL,    /* EPC_EGR_SNGL_PKT */
    NULL,    /* EPC_FFP_CONFIG */
    NULL,    /* EPC_INGRESS_DEBUG */
    NULL,    /* EPC_LINK */
    NULL,    /* EPC_LINK_BMAP */
    NULL,    /* EPC_LINK_BMAP_64 */
    NULL,    /* EPC_LINK_BMAP_HI */
    NULL,    /* EPC_VLAN_FWD_STATE */
    NULL,    /* EP_BISR */
    NULL,    /* EP_BUFFER_WATER_MARK */
    NULL,    /* EP_CLASS_RESOLUTION_ECC_STATUS */
    NULL,    /* EP_CM_BUFFER_ECC_STATUS */
    NULL,    /* EP_CONFIG */
    NULL,    /* EP_DATAPATH_INTR_ENABLE */
    NULL,    /* EP_DEBUG */
    NULL,    /* EP_DEST_PORT_MAP_ECC_STATUS */
    NULL,    /* EP_DROP_STICKY */
    NULL,    /* EP_ECC_DEBUG */
    NULL,    /* EP_ECC_ERROR */
    NULL,    /* EP_ECC_ERROR_MASK */
    NULL,    /* EP_ERROR_DROP */
    NULL,    /* EP_ERROR_PKT_XMT */
    NULL,    /* EP_FLUSH_DROP */
    NULL,    /* EP_INTERFACE0_AGED_DROP */
    NULL,    /* EP_INTERFACE0_CONFIG */
    NULL,    /* EP_INTERFACE0_PKT_XMT_BYTE */
    NULL,    /* EP_INTERFACE0_PKT_XMT_CTRL */
    NULL,    /* EP_INTERFACE0_PKT_XMT_PKT */
    NULL,    /* EP_INTERFACE0_REQUEST_STATUS */
    NULL,    /* EP_INTERFACE1_AGED_DROP */
    NULL,    /* EP_INTERFACE1_CONFIG */
    NULL,    /* EP_INTERFACE1_PKT_XMT_BYTE */
    NULL,    /* EP_INTERFACE1_PKT_XMT_CTRL */
    NULL,    /* EP_INTERFACE1_PKT_XMT_PKT */
    NULL,    /* EP_INTERFACE1_REQUEST_STATUS */
    NULL,    /* EP_INTERFACE2_AGED_DROP */
    NULL,    /* EP_INTERFACE2_CONFIG */
    NULL,    /* EP_INTERFACE2_PKT_XMT_BYTE */
    NULL,    /* EP_INTERFACE2_PKT_XMT_CTRL */
    NULL,    /* EP_INTERFACE2_PKT_XMT_PKT */
    NULL,    /* EP_INTERFACE2_REQUEST_STATUS */
    NULL,    /* EP_INTERFACE3_AGED_DROP */
    NULL,    /* EP_INTERFACE3_CONFIG */
    NULL,    /* EP_INTERFACE3_PKT_XMT_BYTE */
    NULL,    /* EP_INTERFACE3_PKT_XMT_CTRL */
    NULL,    /* EP_INTERFACE3_PKT_XMT_PKT */
    NULL,    /* EP_INTERFACE3_REQUEST_STATUS */
    NULL,    /* EP_INTERFACE4_AGED_DROP */
    NULL,    /* EP_INTERFACE4_CONFIG */
    NULL,    /* EP_INTERFACE4_PKT_XMT_BYTE */
    NULL,    /* EP_INTERFACE4_PKT_XMT_CTRL */
    NULL,    /* EP_INTERFACE4_PKT_XMT_PKT */
    NULL,    /* EP_INTERFACE4_REQUEST_STATUS */
    NULL,    /* EP_INTERFACE5_AGED_DROP */
    NULL,    /* EP_INTERFACE5_CONFIG */
    NULL,    /* EP_INTERFACE5_PKT_XMT_BYTE */
    NULL,    /* EP_INTERFACE5_PKT_XMT_CTRL */
    NULL,    /* EP_INTERFACE5_PKT_XMT_PKT */
    NULL,    /* EP_INTERFACE5_REQUEST_STATUS */
    NULL,    /* EP_INTERFACE6_AGED_DROP */
    NULL,    /* EP_INTERFACE6_CONFIG */
    NULL,    /* EP_INTERFACE6_PKT_XMT_BYTE */
    NULL,    /* EP_INTERFACE6_PKT_XMT_CTRL */
    NULL,    /* EP_INTERFACE6_PKT_XMT_PKT */
    NULL,    /* EP_INTERFACE6_REQUEST_STATUS */
    NULL,    /* EP_INTR0_ENABLE */
    NULL,    /* EP_INTR0_STATUS */
    NULL,    /* EP_INTR1_ENABLE */
    NULL,    /* EP_INTR1_STATUS */
    NULL,    /* EP_INTR_ENABLE */
    NULL,    /* EP_INTR_STATUS */
    NULL,    /* EP_MEM_DEBUG0 */
    &soc_reg_list[SOC_REG_INT_EP_NUM_NORM_CELLS_RECVDr],
    &soc_reg_list[SOC_REG_INT_EP_NUM_NORM_PKTS_DROPPEDr],
    &soc_reg_list[SOC_REG_INT_EP_NUM_NORM_PKTS_RECVDr],
    &soc_reg_list[SOC_REG_INT_EP_NUM_UNMOD_CELLS_RECVDr],
    &soc_reg_list[SOC_REG_INT_EP_NUM_UNMOD_PKTS_DROPPEDr],
    &soc_reg_list[SOC_REG_INT_EP_NUM_UNMOD_PKTS_RECVDr],
    NULL,    /* EP_OI2QB_MAP_ECC_STATUS */
    NULL,    /* EP_PARITY_INTR_STATUS */
    NULL,    /* EP_REQP_BUFFER_ECC_STATUS */
    NULL,    /* EP_STATS_CTRL_ECC_STATUS */
    NULL,    /* EP_TRACE_IF_CONTROL */
    NULL,    /* EP_TRACE_IF_COUNTER */
    NULL,    /* EP_TRACE_IF_FIELD_MASK0 */
    NULL,    /* EP_TRACE_IF_FIELD_MASK1 */
    NULL,    /* EP_TRACE_IF_FIELD_MASK2 */
    NULL,    /* EP_TRACE_IF_FIELD_MASK3 */
    NULL,    /* EP_TRACE_IF_FIELD_MASK4 */
    NULL,    /* EP_TRACE_IF_FIELD_VALUE0 */
    NULL,    /* EP_TRACE_IF_FIELD_VALUE1 */
    NULL,    /* EP_TRACE_IF_FIELD_VALUE2 */
    NULL,    /* EP_TRACE_IF_FIELD_VALUE3 */
    NULL,    /* EP_TRACE_IF_FIELD_VALUE4 */
    NULL,    /* EP_TRACE_IF_STATUS */
    NULL,    /* EP_TRACE_IF_STATUS_MASK */
    NULL,    /* EP_XMT_FIFO_FULL */
    NULL,    /* EP_XMT_FIFO_FULL_MASK */
    NULL,    /* EP_XP_BUFFER_ECC_STATUS */
    NULL,    /* ERBFIFO_STATUS */
    NULL,    /* ERB_CTL */
    NULL,    /* ERB_INTR_CLEAR */
    NULL,    /* ERB_INTR_ENABLE */
    NULL,    /* ERB_INTR_STATUS */
    NULL,    /* ERB_IPCF_PTR_MISMATCH_INFO */
    &soc_reg_list[SOC_REG_INT_ERROR_CCM_DEFECT_STATUS_BCM56440_A0r],
    NULL,    /* ERR_PKT_CNT */
    NULL,    /* ES01C_ERB_CTL */
    NULL,    /* ES01C_EXTFP_POLICY_DED_INFO */
    NULL,    /* ES01C_EXTFP_POLICY_SEC_INFO */
    NULL,    /* ES01C_FP0RSPFIFO_RS_CTL */
    NULL,    /* ES01C_FP0RSPFIFO_RS_STATUS */
    NULL,    /* ES01C_FP1RSPFIFO_RS_CTL */
    NULL,    /* ES01C_FP1RSPFIFO_RS_STATUS */
    NULL,    /* ES01C_FPCREQFIFO_WS_STATUS */
    NULL,    /* ES01C_INTR_CLEAR */
    NULL,    /* ES01C_INTR_ENABLE */
    NULL,    /* ES01C_INTR_STATUS */
    NULL,    /* ES01C_L2L3RSPFIFO_RS_CTL */
    NULL,    /* ES01C_L2L3RSPFIFO_RS_STATUS */
    NULL,    /* ES01_ADFPCNTR_DED_INFO */
    NULL,    /* ES01_ADFPCNTR_SEC_INFO */
    NULL,    /* ES01_ADL2DST_DED_INFO */
    NULL,    /* ES01_ADL2DST_SEC_INFO */
    NULL,    /* ES01_ADL2SRC_DED_INFO */
    NULL,    /* ES01_ADL2SRC_SEC_INFO */
    NULL,    /* ES01_ADL3DST_DED_INFO */
    NULL,    /* ES01_ADL3DST_SEC_INFO */
    NULL,    /* ES01_ADL3SRC_DED_INFO */
    NULL,    /* ES01_ADL3SRC_SEC_INFO */
    NULL,    /* ES01_ADREQ0FIFO_RS_CTL */
    NULL,    /* ES01_ADREQ0FIFO_RS_STATUS */
    NULL,    /* ES01_ADREQ1FIFO_RS_CTL */
    NULL,    /* ES01_ADREQ1FIFO_RS_STATUS */
    NULL,    /* ES01_BYT_CNT_WRAP_INFO */
    NULL,    /* ES01_INTR_CLEAR */
    NULL,    /* ES01_INTR_ENABLE */
    NULL,    /* ES01_INTR_STATUS */
    NULL,    /* ES01_MISC_CTL */
    NULL,    /* ES01_MISC_STATUS */
    NULL,    /* ES01_PKT_CNT_WRAP_INFO */
    NULL,    /* ES0_DDR36_CONFIG_REG1_IS */
    NULL,    /* ES0_DDR36_CONFIG_REG2_IS */
    NULL,    /* ES0_DDR36_CONFIG_REG3_IS */
    NULL,    /* ES0_DDR36_STATUS_REG1_IS */
    NULL,    /* ES0_DDR36_STATUS_REG2_IS */
    NULL,    /* ES0_DTU_ATE_STS0 */
    NULL,    /* ES0_DTU_ATE_STS1 */
    NULL,    /* ES0_DTU_ATE_STS2 */
    NULL,    /* ES0_DTU_ATE_STS3 */
    NULL,    /* ES0_DTU_ATE_STS4 */
    NULL,    /* ES0_DTU_ATE_TMODE */
    NULL,    /* ES0_DTU_LTE_ADR0 */
    NULL,    /* ES0_DTU_LTE_ADR1 */
    NULL,    /* ES0_DTU_LTE_D0F_0 */
    NULL,    /* ES0_DTU_LTE_D0F_1 */
    NULL,    /* ES0_DTU_LTE_D0R_0 */
    NULL,    /* ES0_DTU_LTE_D0R_1 */
    NULL,    /* ES0_DTU_LTE_D1F_0 */
    NULL,    /* ES0_DTU_LTE_D1F_1 */
    NULL,    /* ES0_DTU_LTE_D1R_0 */
    NULL,    /* ES0_DTU_LTE_D1R_1 */
    NULL,    /* ES0_DTU_LTE_STS_DONE */
    NULL,    /* ES0_DTU_LTE_STS_ERR_ADR */
    NULL,    /* ES0_DTU_LTE_STS_ERR_DF_0 */
    NULL,    /* ES0_DTU_LTE_STS_ERR_DF_1 */
    NULL,    /* ES0_DTU_LTE_STS_ERR_DR_0 */
    NULL,    /* ES0_DTU_LTE_STS_ERR_DR_1 */
    NULL,    /* ES0_DTU_LTE_TMODE0 */
    NULL,    /* ES0_DTU_LTE_TMODE1 */
    NULL,    /* ES0_DTU_MODE */
    NULL,    /* ES0_MCU_EN */
    NULL,    /* ES0_MCU_STATUS */
    NULL,    /* ES0_SRAM_CTL */
    NULL,    /* ES1_DDR36_CONFIG_REG1_IS */
    NULL,    /* ES1_DDR36_CONFIG_REG2_IS */
    NULL,    /* ES1_DDR36_CONFIG_REG3_IS */
    NULL,    /* ES1_DDR36_STATUS_REG1_IS */
    NULL,    /* ES1_DDR36_STATUS_REG2_IS */
    NULL,    /* ES1_DTU_ATE_STS0 */
    NULL,    /* ES1_DTU_ATE_STS1 */
    NULL,    /* ES1_DTU_ATE_STS2 */
    NULL,    /* ES1_DTU_ATE_STS3 */
    NULL,    /* ES1_DTU_ATE_STS4 */
    NULL,    /* ES1_DTU_ATE_TMODE */
    NULL,    /* ES1_DTU_LTE_ADR0 */
    NULL,    /* ES1_DTU_LTE_ADR1 */
    NULL,    /* ES1_DTU_LTE_D0F_0 */
    NULL,    /* ES1_DTU_LTE_D0F_1 */
    NULL,    /* ES1_DTU_LTE_D0R_0 */
    NULL,    /* ES1_DTU_LTE_D0R_1 */
    NULL,    /* ES1_DTU_LTE_D1F_0 */
    NULL,    /* ES1_DTU_LTE_D1F_1 */
    NULL,    /* ES1_DTU_LTE_D1R_0 */
    NULL,    /* ES1_DTU_LTE_D1R_1 */
    NULL,    /* ES1_DTU_LTE_STS_DONE */
    NULL,    /* ES1_DTU_LTE_STS_ERR_ADR */
    NULL,    /* ES1_DTU_LTE_STS_ERR_DF_0 */
    NULL,    /* ES1_DTU_LTE_STS_ERR_DF_1 */
    NULL,    /* ES1_DTU_LTE_STS_ERR_DR_0 */
    NULL,    /* ES1_DTU_LTE_STS_ERR_DR_1 */
    NULL,    /* ES1_DTU_LTE_TMODE0 */
    NULL,    /* ES1_DTU_LTE_TMODE1 */
    NULL,    /* ES1_DTU_MODE */
    NULL,    /* ES1_MCU_EN */
    NULL,    /* ES1_MCU_STATUS */
    NULL,    /* ES1_SRAM_CTL */
    NULL,    /* ESA0 */
    NULL,    /* ESA1 */
    NULL,    /* ESA2 */
    NULL,    /* ESCONFIG */
    NULL,    /* ESEC_DEBUGFF_ECC_STATUS */
    NULL,    /* ESEC_DEBUG_1 */
    NULL,    /* ESEC_DEBUG_CTRL */
    NULL,    /* ESEC_DEBUG_GLOBAL_1 */
    NULL,    /* ESEC_DEBUG_GLOBAL_2 */
    NULL,    /* ESEC_ECC_DEBUG */
    NULL,    /* ESEC_ECC_ERROR */
    NULL,    /* ESEC_ECC_ERROR_MASK */
    NULL,    /* ESEC_FIPS_INDIRECT_ACCESS */
    NULL,    /* ESEC_FIPS_INDIRECT_ADDR */
    NULL,    /* ESEC_FIPS_INDIRECT_RD_DATA */
    NULL,    /* ESEC_FIPS_INDIRECT_WR_DATA */
    NULL,    /* ESEC_GLOBAL_CTRL */
    NULL,    /* ESEC_GLOBAL_PRE_SCALE */
    NULL,    /* ESEC_GLOBAL_TICK_TIME */
    NULL,    /* ESEC_GLOBAL_TIMER */
    NULL,    /* ESEC_HEADER_CAPTURE_CTRL */
    NULL,    /* ESEC_LKUPFF_ECC_STATUS */
    NULL,    /* ESEC_MASTER_CTRL */
    NULL,    /* ESEC_MIB1_ECC_STATUS */
    NULL,    /* ESEC_MIB2_ECC_STATUS */
    NULL,    /* ESEC_MIB3_ECC_STATUS */
    NULL,    /* ESEC_MIB4_ECC_STATUS */
    NULL,    /* ESEC_MIB5_ECC_STATUS */
    NULL,    /* ESEC_PDCFF_ECC_STATUS */
    NULL,    /* ESEC_PN_THD */
    NULL,    /* ESEC_SADB_ECC_STATUS */
    NULL,    /* ESEC_SAKEY_ECC_STATUS */
    NULL,    /* ESEC_SA_EXPIRY_INT */
    NULL,    /* ESEC_SA_EXPIRY_INT_MASK */
    NULL,    /* ESEC_SA_TABLE_DEBUG */
    NULL,    /* ESEC_SCDB_ECC_STATUS */
    NULL,    /* ESEC_SOFT_SA_EXPIRY_INT */
    NULL,    /* ESEC_SOFT_SA_EXPIRY_INT_MASK */
    NULL,    /* ESEC_XLCFF_ECC_STATUS */
    NULL,    /* ESEC_XMIT_CREDIT_EMPTY_INT */
    NULL,    /* ESEC_XMIT_CREDIT_EMPTY_INT_MASK */
    NULL,    /* ESM_AGE_CNT */
    NULL,    /* ESM_CTL */
    NULL,    /* ESM_ERR_CTL */
    NULL,    /* ESM_KEYGEN_CTL */
    NULL,    /* ESM_L2_AGE_CTL */
    NULL,    /* ESM_L2_AGE_STATUS */
    NULL,    /* ESM_MISC_STATUS */
    NULL,    /* ESM_MODE_PER_PORT */
    NULL,    /* ESM_PER_PORT_AGE_CONTROL */
    NULL,    /* ESM_PER_PORT_REPL_CONTROL */
    NULL,    /* ESM_PPA_STATUS */
    NULL,    /* ESTDMCONFIG */
    NULL,    /* ES_BYPASSMMU */
    NULL,    /* ES_CONFIG */
    NULL,    /* ES_CPU_SCHEDULER */
    NULL,    /* ES_DEBUG3 */
    NULL,    /* ES_DEBUG4 */
    NULL,    /* ES_ECC_DEBUG0 */
    NULL,    /* ES_ECC_DEBUG1 */
    NULL,    /* ES_ECC_ERROR */
    NULL,    /* ES_ECC_ERROR_MASK */
    NULL,    /* ES_ECC_STATUS0 */
    NULL,    /* ES_ECC_STATUS1 */
    NULL,    /* ES_ECC_STATUS2 */
    NULL,    /* ES_ECC_STATUS3 */
    NULL,    /* ES_ECC_STATUS4 */
    NULL,    /* ES_ECC_STATUS5 */
    NULL,    /* ES_ECC_STATUS6 */
    NULL,    /* ES_ECC_STATUS7 */
    NULL,    /* ES_ECC_STATUS8 */
    NULL,    /* ES_ECC_STATUS9 */
    NULL,    /* ES_ECC_STATUS10 */
    NULL,    /* ES_ERROR */
    NULL,    /* ES_ERROR_INFO */
    NULL,    /* ES_ERROR_MASK */
    &soc_reg_list[SOC_REG_INT_ES_LL_FC_CONFIG_BCM56440_A0r],
    NULL,    /* ES_PORTGRP_WDRR_WEIGHTS */
    NULL,    /* ES_PURGEQ_PORT_ENABLE */
    NULL,    /* ES_QUEUE_TO_PRIO */
    NULL,    /* ES_QUEUE_TO_PRIO_P54 */
    NULL,    /* ES_S2_MEMORY_CREDIT_TM_0 */
    NULL,    /* ES_S2_MEMORY_CREDIT_TM_1 */
    NULL,    /* ES_S2_MEMORY_PARITY_STATUS_0 */
    NULL,    /* ES_S2_MEMORY_PARITY_STATUS_1 */
    NULL,    /* ES_S2_MEMORY_TM_0 */
    NULL,    /* ES_S2_MEMORY_TM_1 */
    NULL,    /* ES_S3_MEMORY_CREDIT_TM_0 */
    NULL,    /* ES_S3_MEMORY_CREDIT_TM_1 */
    NULL,    /* ES_S3_MEMORY_PARITY_STATUS_0 */
    NULL,    /* ES_S3_MEMORY_PARITY_STATUS_1 */
    NULL,    /* ES_S3_MEMORY_TM_0 */
    NULL,    /* ES_S3_MEMORY_TM_1 */
    NULL,    /* ES_TDM_CAL_CFG */
    NULL,    /* ES_TDM_CONFIG */
    NULL,    /* ES_TDM_EN */
    NULL,    /* ES_TM_ENABLE_DEBUG2 */
    NULL,    /* ES_TRACE_IF_CONTROL */
    NULL,    /* ES_TRACE_IF_COUNTER */
    NULL,    /* ES_TRACE_IF_FIELD_MASK0 */
    NULL,    /* ES_TRACE_IF_FIELD_VALUE0 */
    NULL,    /* ES_TRACE_IF_STATUS */
    NULL,    /* ES_TRACE_IF_STATUS_MASK */
    &soc_reg_list[SOC_REG_INT_ETB_AUTHENTICATION_STATUSr],
    &soc_reg_list[SOC_REG_INT_ETB_CLAIM_TAG_CLEARr],
    &soc_reg_list[SOC_REG_INT_ETB_CLAIM_TAG_SETr],
    &soc_reg_list[SOC_REG_INT_ETB_COMPONENT_ID_0r],
    &soc_reg_list[SOC_REG_INT_ETB_COMPONENT_ID_1r],
    &soc_reg_list[SOC_REG_INT_ETB_COMPONENT_ID_2r],
    &soc_reg_list[SOC_REG_INT_ETB_COMPONENT_ID_3r],
    &soc_reg_list[SOC_REG_INT_ETB_CTLr],
    &soc_reg_list[SOC_REG_INT_ETB_DEVICE_IDr],
    &soc_reg_list[SOC_REG_INT_ETB_DEVICE_TYPE_IDr],
    &soc_reg_list[SOC_REG_INT_ETB_FFCRr],
    &soc_reg_list[SOC_REG_INT_ETB_FFSRr],
    &soc_reg_list[SOC_REG_INT_ETB_IITRFLINr],
    &soc_reg_list[SOC_REG_INT_ETB_IITRFLINACKr],
    &soc_reg_list[SOC_REG_INT_ETB_INTEG_MODE_CTRLr],
    &soc_reg_list[SOC_REG_INT_ETB_ITATBCTR0r],
    &soc_reg_list[SOC_REG_INT_ETB_ITATBCTR1r],
    &soc_reg_list[SOC_REG_INT_ETB_ITATBCTR2r],
    &soc_reg_list[SOC_REG_INT_ETB_ITATBDATA0r],
    &soc_reg_list[SOC_REG_INT_ETB_ITMISCOP0r],
    &soc_reg_list[SOC_REG_INT_ETB_LOCK_ACCESSr],
    &soc_reg_list[SOC_REG_INT_ETB_LOCK_STATUSr],
    &soc_reg_list[SOC_REG_INT_ETB_PERIPHERAL_ID_0r],
    &soc_reg_list[SOC_REG_INT_ETB_PERIPHERAL_ID_1r],
    &soc_reg_list[SOC_REG_INT_ETB_PERIPHERAL_ID_2r],
    &soc_reg_list[SOC_REG_INT_ETB_PERIPHERAL_ID_3r],
    &soc_reg_list[SOC_REG_INT_ETB_PERIPHERAL_ID_4r],
    &soc_reg_list[SOC_REG_INT_ETB_PERIPHERAL_ID_5r],
    &soc_reg_list[SOC_REG_INT_ETB_PERIPHERAL_ID_6r],
    &soc_reg_list[SOC_REG_INT_ETB_PERIPHERAL_ID_7r],
    &soc_reg_list[SOC_REG_INT_ETB_RDPr],
    &soc_reg_list[SOC_REG_INT_ETB_RRDr],
    &soc_reg_list[SOC_REG_INT_ETB_RRPr],
    &soc_reg_list[SOC_REG_INT_ETB_RWDr],
    &soc_reg_list[SOC_REG_INT_ETB_RWPr],
    &soc_reg_list[SOC_REG_INT_ETB_STSr],
    NULL,    /* ETC_CTL */
    &soc_reg_list[SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_1r],
    &soc_reg_list[SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_2r],
    &soc_reg_list[SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_3r],
    &soc_reg_list[SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_4r],
    &soc_reg_list[SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_5r],
    &soc_reg_list[SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_6r],
    &soc_reg_list[SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_7r],
    &soc_reg_list[SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_8r],
    &soc_reg_list[SOC_REG_INT_ETM_ADDR_CMP_VALUE_1r],
    &soc_reg_list[SOC_REG_INT_ETM_ADDR_CMP_VALUE_2r],
    &soc_reg_list[SOC_REG_INT_ETM_ADDR_CMP_VALUE_3r],
    &soc_reg_list[SOC_REG_INT_ETM_ADDR_CMP_VALUE_4r],
    &soc_reg_list[SOC_REG_INT_ETM_ADDR_CMP_VALUE_5r],
    &soc_reg_list[SOC_REG_INT_ETM_ADDR_CMP_VALUE_6r],
    &soc_reg_list[SOC_REG_INT_ETM_ADDR_CMP_VALUE_7r],
    &soc_reg_list[SOC_REG_INT_ETM_ADDR_CMP_VALUE_8r],
    &soc_reg_list[SOC_REG_INT_ETM_ASIC_CONTROLr],
    &soc_reg_list[SOC_REG_INT_ETM_AUTHENTICATION_STATUSr],
    &soc_reg_list[SOC_REG_INT_ETM_CFG_CODEr],
    &soc_reg_list[SOC_REG_INT_ETM_CFG_CODE_EXTr],
    &soc_reg_list[SOC_REG_INT_ETM_CLAIM_TAG_CLEARr],
    &soc_reg_list[SOC_REG_INT_ETM_CLAIM_TAG_SETr],
    &soc_reg_list[SOC_REG_INT_ETM_COMPONENT_ID_0r],
    &soc_reg_list[SOC_REG_INT_ETM_COMPONENT_ID_1r],
    &soc_reg_list[SOC_REG_INT_ETM_COMPONENT_ID_2r],
    &soc_reg_list[SOC_REG_INT_ETM_COMPONENT_ID_3r],
    &soc_reg_list[SOC_REG_INT_ETM_CONTEXT_ID_CMP_MASKr],
    &soc_reg_list[SOC_REG_INT_ETM_CONTEXT_ID_CMP_VALUEr],
    &soc_reg_list[SOC_REG_INT_ETM_CORESIGHT_TRACE_IDr],
    &soc_reg_list[SOC_REG_INT_ETM_COUNTER_ENABLE_EVENT_1r],
    &soc_reg_list[SOC_REG_INT_ETM_COUNTER_ENABLE_EVENT_2r],
    &soc_reg_list[SOC_REG_INT_ETM_COUNTER_RELOAD_EVENT_1r],
    &soc_reg_list[SOC_REG_INT_ETM_COUNTER_RELOAD_EVENT_2r],
    &soc_reg_list[SOC_REG_INT_ETM_COUNTER_RELOAD_VALUE_1r],
    &soc_reg_list[SOC_REG_INT_ETM_COUNTER_RELOAD_VALUE_2r],
    &soc_reg_list[SOC_REG_INT_ETM_COUNTER_VALUE_1r],
    &soc_reg_list[SOC_REG_INT_ETM_COUNTER_VALUE_2r],
    &soc_reg_list[SOC_REG_INT_ETM_CURRENT_SEQ_STATEr],
    &soc_reg_list[SOC_REG_INT_ETM_DATA_CMP_MASK_1r],
    &soc_reg_list[SOC_REG_INT_ETM_DATA_CMP_MASK_3r],
    &soc_reg_list[SOC_REG_INT_ETM_DATA_CMP_VALUE_1r],
    &soc_reg_list[SOC_REG_INT_ETM_DATA_CMP_VALUE_3r],
    &soc_reg_list[SOC_REG_INT_ETM_DEVICE_CONFIGr],
    &soc_reg_list[SOC_REG_INT_ETM_DEVICE_TYPEr],
    &soc_reg_list[SOC_REG_INT_ETM_ETM_CONTROLr],
    &soc_reg_list[SOC_REG_INT_ETM_ETM_IDr],
    &soc_reg_list[SOC_REG_INT_ETM_ETM_STATUSr],
    &soc_reg_list[SOC_REG_INT_ETM_EXTENDED_EXT_INPUT_SELECTORr],
    &soc_reg_list[SOC_REG_INT_ETM_EXT_OUTPUT_EVENT_1r],
    &soc_reg_list[SOC_REG_INT_ETM_EXT_OUTPUT_EVENT_2r],
    &soc_reg_list[SOC_REG_INT_ETM_FIFOFULL_LEVELr],
    &soc_reg_list[SOC_REG_INT_ETM_INTEGRATION_MODE_CONTROLr],
    &soc_reg_list[SOC_REG_INT_ETM_ITATBCTR0r],
    &soc_reg_list[SOC_REG_INT_ETM_ITATBCTR1r],
    &soc_reg_list[SOC_REG_INT_ETM_ITATBCTR2r],
    &soc_reg_list[SOC_REG_INT_ETM_ITATBDATA0r],
    &soc_reg_list[SOC_REG_INT_ETM_ITETMIFr],
    &soc_reg_list[SOC_REG_INT_ETM_ITMISCINr],
    &soc_reg_list[SOC_REG_INT_ETM_ITMISCOUTr],
    &soc_reg_list[SOC_REG_INT_ETM_ITTRIGGERACKr],
    &soc_reg_list[SOC_REG_INT_ETM_ITTRIGGERREQr],
    &soc_reg_list[SOC_REG_INT_ETM_LOCK_ACCESSr],
    &soc_reg_list[SOC_REG_INT_ETM_LOCK_STATUSr],
    &soc_reg_list[SOC_REG_INT_ETM_PERIPHERAL_ID_0r],
    &soc_reg_list[SOC_REG_INT_ETM_PERIPHERAL_ID_1r],
    &soc_reg_list[SOC_REG_INT_ETM_PERIPHERAL_ID_2r],
    &soc_reg_list[SOC_REG_INT_ETM_PERIPHERAL_ID_3r],
    &soc_reg_list[SOC_REG_INT_ETM_PERIPHERAL_ID_4r],
    &soc_reg_list[SOC_REG_INT_ETM_PERIPHERAL_ID_5r],
    &soc_reg_list[SOC_REG_INT_ETM_PERIPHERAL_ID_6r],
    &soc_reg_list[SOC_REG_INT_ETM_PERIPHERAL_ID_7r],
    &soc_reg_list[SOC_REG_INT_ETM_POWER_DOWN_STATUSr],
    &soc_reg_list[SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_1r],
    &soc_reg_list[SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_2r],
    &soc_reg_list[SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_3r],
    &soc_reg_list[SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_4r],
    &soc_reg_list[SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_5r],
    &soc_reg_list[SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_6r],
    &soc_reg_list[SOC_REG_INT_ETM_SYNC_FREQr],
    &soc_reg_list[SOC_REG_INT_ETM_SYSTEM_CFGr],
    &soc_reg_list[SOC_REG_INT_ETM_TRIGGER_EVENTr],
    &soc_reg_list[SOC_REG_INT_ETM_TR_EN_CTRL_1r],
    &soc_reg_list[SOC_REG_INT_ETM_TR_EN_CTRL_2r],
    &soc_reg_list[SOC_REG_INT_ETM_TR_EN_EVENTr],
    &soc_reg_list[SOC_REG_INT_ETM_TR_EN_START_STOP_RESOURCE_CTRLr],
    &soc_reg_list[SOC_REG_INT_ETM_VIEW_DATA_CONTROL_1r],
    &soc_reg_list[SOC_REG_INT_ETM_VIEW_DATA_EVENTr],
    NULL,    /* ETU_ATE_CONFIG_REG2_IS */
    NULL,    /* ETU_BKGND_PROC_ERR_INFO */
    NULL,    /* ETU_BKGND_PROC_SEC_INFO */
    NULL,    /* ETU_DDR72_CONFIG_REG1_IS */
    NULL,    /* ETU_DDR72_CONFIG_REG2_IS */
    NULL,    /* ETU_DDR72_CONFIG_REG3_IS */
    NULL,    /* ETU_DDR72_STATUS_REG1_IS */
    NULL,    /* ETU_DDR72_STATUS_REG2_IS */
    NULL,    /* ETU_DDR72_STATUS_REG3_IS */
    NULL,    /* ETU_DFT_CTL */
    NULL,    /* ETU_DFT_CTL2 */
    NULL,    /* ETU_DTU_ATE_CAPT_DAT */
    NULL,    /* ETU_DTU_ATE_CONFIG_REG1_IS */
    NULL,    /* ETU_DTU_ATE_EXP_DAT */
    NULL,    /* ETU_DTU_ATE_STS1 */
    NULL,    /* ETU_ET_INST_REQ */
    NULL,    /* ETU_ET_INST_STATUS */
    NULL,    /* ETU_INST_OPC */
    NULL,    /* ETU_INTR_CLEAR */
    NULL,    /* ETU_INTR_ENABLE */
    NULL,    /* ETU_INTR_STATUS */
    NULL,    /* ETU_INT_MEM_RST */
    NULL,    /* ETU_L2MODFIFO_STATUS */
    NULL,    /* ETU_L2SEARCH72_INST */
    NULL,    /* ETU_LTE_BIST_CTL */
    NULL,    /* ETU_LTE_BIST_REF_SEARCH0 */
    NULL,    /* ETU_LTE_BIST_REF_SEARCH1 */
    NULL,    /* ETU_LTE_BIST_STATUS */
    NULL,    /* ETU_LUREQFIFO_RS_CTL */
    NULL,    /* ETU_LUREQFIFO_RS_STATUS */
    NULL,    /* ETU_RDDATA72_INST */
    NULL,    /* ETU_RDMASK72_INST */
    NULL,    /* ETU_RSLT_DAT0 */
    NULL,    /* ETU_RSLT_DAT1 */
    NULL,    /* ETU_RSLT_DAT2 */
    NULL,    /* ETU_S0_RBUS_PERR_INFO */
    NULL,    /* ETU_S1_RBUS_PERR_INFO */
    NULL,    /* ETU_SBUS_CMD_ERR_INFO1 */
    NULL,    /* ETU_SBUS_CMD_ERR_INFO2 */
    NULL,    /* ETU_SBUS_CMD_SEC_INFO */
    NULL,    /* ETU_SEARCH0_RESULT */
    NULL,    /* ETU_SEARCH1_RESULT */
    NULL,    /* ETU_WRDM72_INST */
    NULL,    /* EVLAN_RAM_DBGCTRL */
    NULL,    /* EVLAN_TM_REG_1 */
    NULL,    /* EVLAN_WW_REG_1 */
    NULL,    /* EVTX_ENTRY_SRCH_AVAIL */
    NULL,    /* EVXLT_RAM_CONTROL_1 */
    NULL,    /* EVXLT_RAM_CONTROL_2 */
    NULL,    /* EVXLT_RAM_DBGCTRL */
    NULL,    /* EVXLT_TM_REG_1 */
    NULL,    /* EVXLT_WW_REG_1 */
    NULL,    /* EXT1_RESET_ON_EMPTY_MAX_PORT1 */
    NULL,    /* EXT1_RESET_ON_EMPTY_MAX_PORT2 */
    NULL,    /* EXT1_RESET_ON_EMPTY_MAX_PORT3 */
    NULL,    /* EXT1_RESET_ON_EMPTY_MAX_PORT4 */
    NULL,    /* EXT1_RESET_ON_EMPTY_MAX_PORT34 */
    NULL,    /* EXT1_RESET_ON_EMPTY_MAX_PORT35 */
    NULL,    /* EXT1_RESET_ON_EMPTY_MAX_PORT36 */
    NULL,    /* EXT1_RESET_ON_EMPTY_MAX_PORT37 */
    NULL,    /* EXT1_SHAPING_CONTROL_PORT1 */
    NULL,    /* EXT1_SHAPING_CONTROL_PORT2 */
    NULL,    /* EXT1_SHAPING_CONTROL_PORT3 */
    NULL,    /* EXT1_SHAPING_CONTROL_PORT4 */
    NULL,    /* EXT1_SHAPING_CONTROL_PORT34 */
    NULL,    /* EXT1_SHAPING_CONTROL_PORT35 */
    NULL,    /* EXT1_SHAPING_CONTROL_PORT36 */
    NULL,    /* EXT1_SHAPING_CONTROL_PORT37 */
    &soc_reg_list[SOC_REG_INT_EXTADDRr],
    &soc_reg_list[SOC_REG_INT_EXT_BUFFER_POOL_CONG_STATEr],
    NULL,    /* EXT_IFP_ACT_PARITY_CONTROL */
    NULL,    /* EXT_IFP_ACT_PARITY_STATUS_INTR */
    NULL,    /* EXT_IFP_ACT_PARITY_STATUS_NACK */
    NULL,    /* EXT_TCAM_ATTR */
    NULL,    /* EXT_TCAM_CONFIG_0 */
    NULL,    /* FAST_TX_FLUSH */
    NULL,    /* FC_DST_PORT_MAPPING_TABLE_0 */
    NULL,    /* FC_DST_PORT_MAPPING_TABLE_1 */
    NULL,    /* FC_DST_PORT_MAPPING_TABLE_2 */
    NULL,    /* FD_BAD_MVR_DROP_COUNT */
    NULL,    /* FD_CFAPFULLTHRESHOLD */
    NULL,    /* FD_CFAPPOOLSIZE */
    NULL,    /* FD_CONFIG */
    NULL,    /* FD_ECC_DEBUG */
    NULL,    /* FD_ECC_ERROR */
    NULL,    /* FD_ECC_ERROR_MASK */
    NULL,    /* FD_FCT_ECC_STATUS */
    NULL,    /* FD_GMT_ECC_STATUS */
    NULL,    /* FD_LAG0_0 */
    NULL,    /* FD_LAG0_1 */
    NULL,    /* FD_LAG0_2 */
    NULL,    /* FD_LAG0_3 */
    NULL,    /* FD_LAG0_4 */
    NULL,    /* FD_LAG1_0 */
    NULL,    /* FD_LAG1_1 */
    NULL,    /* FD_LAG1_2 */
    NULL,    /* FD_LAG1_3 */
    NULL,    /* FD_LAG1_4 */
    NULL,    /* FD_MDB_A_ECC_STATUS */
    NULL,    /* FD_MDB_B_ECC_STATUS */
    NULL,    /* FD_NULL_MVR_DROP_COUNT */
    NULL,    /* FD_PACKET_DROP_COUNT */
    NULL,    /* FD_PACKET_DROP_COUNT_RED */
    NULL,    /* FD_PACKET_DROP_COUNT_YELLOW */
    NULL,    /* FD_PORT_ENABLE_0 */
    NULL,    /* FD_PORT_ENABLE_1 */
    NULL,    /* FD_PORT_ENABLE_2 */
    NULL,    /* FD_PORT_ENABLE_3 */
    NULL,    /* FD_PORT_ENABLE_4 */
    NULL,    /* FD_SVT_ECC_STATUS */
    NULL,    /* FD_TM */
    NULL,    /* FD_TOTAL_BUFFER_COUNT */
    NULL,    /* FD_TOTAL_BUFFER_LIMIT */
    NULL,    /* FD_TOTAL_BUFFER_LIMIT_RED */
    NULL,    /* FD_TOTAL_BUFFER_LIMIT_YELLOW */
    NULL,    /* FD_TRACE_IF_CAPT_0 */
    NULL,    /* FD_TRACE_IF_CAPT_1 */
    NULL,    /* FD_TRACE_IF_CAPT_2 */
    NULL,    /* FD_TRACE_IF_CONTROL */
    NULL,    /* FD_TRACE_IF_COUNTER */
    NULL,    /* FD_TRACE_IF_FIELD_MASK0 */
    NULL,    /* FD_TRACE_IF_FIELD_MASK1 */
    NULL,    /* FD_TRACE_IF_FIELD_MASK2 */
    NULL,    /* FD_TRACE_IF_FIELD_MASK3 */
    NULL,    /* FD_TRACE_IF_FIELD_VALUE0 */
    NULL,    /* FD_TRACE_IF_FIELD_VALUE1 */
    NULL,    /* FD_TRACE_IF_FIELD_VALUE2 */
    NULL,    /* FD_TRACE_IF_FIELD_VALUE3 */
    NULL,    /* FD_TRACE_IF_STATUS */
    NULL,    /* FD_TRACE_IF_STATUS_MASK */
    NULL,    /* FE_CLRT */
    NULL,    /* FE_EXCESSIVE_DEFER_LIMIT */
    NULL,    /* FE_IPGR */
    NULL,    /* FE_IPGT */
    NULL,    /* FE_MAC1 */
    NULL,    /* FE_MAC2 */
    NULL,    /* FE_MAXF */
    NULL,    /* FE_SUPP */
    NULL,    /* FE_TEST */
    NULL,    /* FFM_ECC_DEBUG0 */
    NULL,    /* FFM_ECC_DEBUG1 */
    NULL,    /* FFM_ECC_ERROR */
    NULL,    /* FFM_ECC_ERROR_MASK */
    NULL,    /* FFM_ECC_STATUS0 */
    NULL,    /* FFM_ECC_STATUS1 */
    NULL,    /* FFM_ECC_STATUS2 */
    NULL,    /* FFM_ECC_STATUS3 */
    NULL,    /* FFM_ECC_STATUS4 */
    NULL,    /* FFM_ECC_STATUS5 */
    NULL,    /* FFM_ECC_STATUS6 */
    NULL,    /* FFM_ECC_STATUS7 */
    NULL,    /* FFM_ECC_STATUS8 */
    NULL,    /* FFM_ECC_STATUS9 */
    NULL,    /* FFM_ECC_STATUS10 */
    NULL,    /* FFM_ECC_STATUS11 */
    NULL,    /* FFM_ECC_STATUS12 */
    NULL,    /* FFP_CAMBIST_EFSTAT_S2 */
    NULL,    /* FFP_CAMBIST_EFSTAT_S3 */
    NULL,    /* FFP_CAMBIST_EFSTAT_S5 */
    NULL,    /* FFP_CAMBIST_EFSTAT_S6 */
    NULL,    /* FFP_CAMBIST_EPSTAT_S2 */
    NULL,    /* FFP_CAMBIST_EPSTAT_S3 */
    NULL,    /* FFP_CAMBIST_EPSTAT_S5 */
    NULL,    /* FFP_CAMBIST_EPSTAT_S6 */
    NULL,    /* FFP_CAMBIST_OFSTAT_S2 */
    NULL,    /* FFP_CAMBIST_OFSTAT_S3 */
    NULL,    /* FFP_CAMBIST_OFSTAT_S5 */
    NULL,    /* FFP_CAMBIST_OFSTAT_S6 */
    NULL,    /* FFP_CAMBIST_OPSTAT_S2 */
    NULL,    /* FFP_CAMBIST_OPSTAT_S3 */
    NULL,    /* FFP_CAMBIST_OPSTAT_S5 */
    NULL,    /* FFP_CAMBIST_OPSTAT_S6 */
    NULL,    /* FFP_IRULERESULT */
    NULL,    /* FFP_TEST_CTRL */
    NULL,    /* FF_CONFIG */
    NULL,    /* FF_DEF_POINTERS */
    NULL,    /* FF_FC_CTRL_NUMBER */
    NULL,    /* FF_FC_CTRL_POINTERS */
    NULL,    /* FF_FC_UNDERFLOW */
    NULL,    /* FF_FC_UNDERFLOW_STATUS */
    NULL,    /* FF_FC_UNDERFLOW_STATUS_MASK */
    NULL,    /* FF_FLUSH */
    NULL,    /* FF_TRACE_IF_CAPT_0 */
    NULL,    /* FF_TRACE_IF_CONTROL */
    NULL,    /* FF_TRACE_IF_COUNTER */
    NULL,    /* FF_TRACE_IF_FIELD_MASK0 */
    NULL,    /* FF_TRACE_IF_FIELD_MASK1 */
    NULL,    /* FF_TRACE_IF_FIELD_MASK2 */
    NULL,    /* FF_TRACE_IF_FIELD_MASK3 */
    NULL,    /* FF_TRACE_IF_FIELD_MASK4 */
    NULL,    /* FF_TRACE_IF_FIELD_MASK5 */
    NULL,    /* FF_TRACE_IF_FIELD_VALUE0 */
    NULL,    /* FF_TRACE_IF_FIELD_VALUE1 */
    NULL,    /* FF_TRACE_IF_FIELD_VALUE2 */
    NULL,    /* FF_TRACE_IF_FIELD_VALUE3 */
    NULL,    /* FF_TRACE_IF_FIELD_VALUE4 */
    NULL,    /* FF_TRACE_IF_FIELD_VALUE5 */
    NULL,    /* FF_TRACE_IF_STATUS */
    NULL,    /* FF_TRACE_IF_STATUS_MASK */
    NULL,    /* FIFO_CACHE_DEBUG */
    NULL,    /* FILTERMATCHCOUNT_ECC_STATUS */
    NULL,    /* FIRST_FRAGMENT_DROP_STATE_CELL */
    NULL,    /* FIRST_FRAGMENT_DROP_STATE_PACKET */
    &soc_reg_list[SOC_REG_INT_FLEXIBLE_IPV6_EXT_HDR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_FLOW_CONTROL_XOFF_STATEr],
    &soc_reg_list[SOC_REG_INT_FLUSH_CONTROL_BCM56440_A0r],
    NULL,    /* FORCE_LINK_ENABLE_A */
    NULL,    /* FORCE_LINK_ENABLE_B */
    &soc_reg_list[SOC_REG_INT_FPALCFG_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPALCFG_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPALCFG_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPALCFG_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPALCFG_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPALCFG_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPALCFG_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPALCFG_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPALCFG_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPALCFG_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPALCFG_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPALCFG_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPALCFG_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPALCFG_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPALCFG_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPALCFG_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPCFG_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPCFG_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPCFG_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPCFG_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPCFG_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPCFG_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPCFG_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPCFG_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPCFG_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPCFG_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPCFG_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPCFG_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPCFG_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPCFG_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPCFG_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPCFG_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPCRCEC_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPCRCEC_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPCRCEC_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPCRCEC_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPCRCEC_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPCRCEC_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPCRCEC_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPCRCEC_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPCRCEC_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPCRCEC_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPCRCEC_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPCRCEC_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPCRCEC_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPCRCEC_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPCRCEC_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPCRCEC_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPDLCFG_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPDLCFG_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPDLCFG_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPDLCFG_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPDLCFG_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPDLCFG_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPDLCFG_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPDLCFG_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPDLCFG_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPDLCFG_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPDLCFG_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPDLCFG_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPDLCFG_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPDLCFG_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPDLCFG_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPDLCFG_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPDLSTAT_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPDLSTAT_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPDLSTAT_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPDLSTAT_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPDLSTAT_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPDLSTAT_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPDLSTAT_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPDLSTAT_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPDLSTAT_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPDLSTAT_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPDLSTAT_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPDLSTAT_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPDLSTAT_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPDLSTAT_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPDLSTAT_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPDLSTAT_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPEBEC_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPEBEC_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPEBEC_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPEBEC_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPEBEC_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPEBEC_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPEBEC_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPEBEC_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPEBEC_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPEBEC_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPEBEC_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPEBEC_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPEBEC_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPEBEC_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPEBEC_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPEBEC_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPFAESLC_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPFAESLC_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPFAESLC_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPFAESLC_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPFAESLC_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPFAESLC_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPFAESLC_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPFAESLC_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPFAESLC_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPFAESLC_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPFAESLC_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPFAESLC_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPFAESLC_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPFAESLC_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPFAESLC_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPFAESLC_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPHDLCTL_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPHDLCTL_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPHDLCTL_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPHDLCTL_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPHDLCTL_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPHDLCTL_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPHDLCTL_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPHDLCTL_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPHDLCTL_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPHDLCTL_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPHDLCTL_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPHDLCTL_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPHDLCTL_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPHDLCTL_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPHDLCTL_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPHDLCTL_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPHDLRXD_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPHDLRXD_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPHDLRXD_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPHDLRXD_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPHDLRXD_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPHDLRXD_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPHDLRXD_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPHDLRXD_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPHDLRXD_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPHDLRXD_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPHDLRXD_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPHDLRXD_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPHDLRXD_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPHDLRXD_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPHDLRXD_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPHDLRXD_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPHDLTXD_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPHDLTXD_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPHDLTXD_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPHDLTXD_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPHDLTXD_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPHDLTXD_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPHDLTXD_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPHDLTXD_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPHDLTXD_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPHDLTXD_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPHDLTXD_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPHDLTXD_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPHDLTXD_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPHDLTXD_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPHDLTXD_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPHDLTXD_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPINTE1_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPINTE1_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPINTE1_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPINTE1_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPINTE1_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPINTE1_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPINTE1_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPINTE1_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPINTE1_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPINTE1_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPINTE1_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPINTE1_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPINTE1_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPINTE1_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPINTE1_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPINTE1_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPINTS1_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPINTS1_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPINTS1_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPINTS1_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPINTS1_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPINTS1_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPINTS1_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPINTS1_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPINTS1_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPINTS1_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPINTS1_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPINTS1_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPINTS1_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPINTS1_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPINTS1_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPINTS1_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPINTS2_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPINTS2_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPINTS2_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPINTS2_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPINTS2_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPINTS2_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPINTS2_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPINTS2_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPINTS2_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPINTS2_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPINTS2_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPINTS2_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPINTS2_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPINTS2_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPINTS2_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPINTS2_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPLCVEC_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPLCVEC_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPLCVEC_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPLCVEC_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPLCVEC_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPLCVEC_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPLCVEC_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPLCVEC_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPLCVEC_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPLCVEC_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPLCVEC_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPLCVEC_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPLCVEC_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPLCVEC_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPLCVEC_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPLCVEC_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPMTSLP_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPMTSLP_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPMTSLP_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPMTSLP_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPMTSLP_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPMTSLP_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPMTSLP_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPMTSLP_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPMTSLP_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPMTSLP_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPMTSLP_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPMTSLP_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPMTSLP_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPMTSLP_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPMTSLP_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPMTSLP_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPNINTE2_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPNINTE2_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPNINTE2_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPNINTE2_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPNINTE2_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPNINTE2_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPNINTE2_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPNINTE2_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPNINTE2_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPNINTE2_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPNINTE2_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPNINTE2_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPNINTE2_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPNINTE2_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPNINTE2_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPNINTE2_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPRBCFG1r],
    &soc_reg_list[SOC_REG_INT_FPRBCFG2r],
    &soc_reg_list[SOC_REG_INT_FPRHFD_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPRHFD_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPRHFD_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPRHFD_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPRHFD_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPRHFD_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPRHFD_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPRHFD_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPRHFD_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPRHFD_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPRHFD_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPRHFD_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPRHFD_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPRHFD_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPRHFD_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPRHFD_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPRSBRP_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPRSBRP_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPRSBRP_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPRSBRP_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPRSBRP_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPRSBRP_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPRSBRP_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPRSBRP_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPRSBRP_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPRSBRP_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPRSBRP_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPRSBRP_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPRSBRP_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPRSBRP_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPRSBRP_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPRSBRP_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPRSBWP_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPRSBWP_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPRSBWP_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPRSBWP_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPRSBWP_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPRSBWP_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPRSBWP_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPRSBWP_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPRSBWP_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPRSBWP_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPRSBWP_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPRSBWP_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPRSBWP_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPRSBWP_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPRSBWP_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPRSBWP_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPRSIG1_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPRSIG1_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPRSIG1_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPRSIG1_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPRSIG1_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPRSIG1_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPRSIG1_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPRSIG1_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPRSIG1_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPRSIG1_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPRSIG1_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPRSIG1_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPRSIG1_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPRSIG1_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPRSIG1_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPRSIG1_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPRSIG2_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPRSIG2_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPRSIG2_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPRSIG2_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPRSIG2_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPRSIG2_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPRSIG2_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPRSIG2_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPRSIG2_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPRSIG2_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPRSIG2_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPRSIG2_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPRSIG2_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPRSIG2_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPRSIG2_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPRSIG2_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPRSIG3_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPRSIG3_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPRSIG3_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPRSIG3_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPRSIG3_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPRSIG3_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPRSIG3_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPRSIG3_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPRSIG3_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPRSIG3_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPRSIG3_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPRSIG3_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPRSIG3_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPRSIG3_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPRSIG3_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPRSIG3_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPRSIG4_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPRSIG4_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPRSIG4_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPRSIG4_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPRSIG4_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPRSIG4_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPRSIG4_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPRSIG4_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPRSIG4_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPRSIG4_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPRSIG4_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPRSIG4_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPRSIG4_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPRSIG4_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPRSIG4_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPRSIG4_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPRSIG5_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPRSIG5_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPRSIG5_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPRSIG5_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPRSIG5_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPRSIG5_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPRSIG5_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPRSIG5_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPRSIG5_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPRSIG5_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPRSIG5_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPRSIG5_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPRSIG5_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPRSIG5_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPRSIG5_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPRSIG5_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPRSIG6_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPRSIG6_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPRSIG6_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPRSIG6_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPRSIG6_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPRSIG6_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPRSIG6_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPRSIG6_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPRSIG6_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPRSIG6_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPRSIG6_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPRSIG6_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPRSIG6_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPRSIG6_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPRSIG6_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPRSIG6_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPRSIG7_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPRSIG7_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPRSIG7_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPRSIG7_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPRSIG7_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPRSIG7_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPRSIG7_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPRSIG7_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPRSIG7_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPRSIG7_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPRSIG7_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPRSIG7_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPRSIG7_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPRSIG7_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPRSIG7_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPRSIG7_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPRSIG8_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPRSIG8_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPRSIG8_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPRSIG8_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPRSIG8_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPRSIG8_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPRSIG8_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPRSIG8_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPRSIG8_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPRSIG8_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPRSIG8_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPRSIG8_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPRSIG8_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPRSIG8_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPRSIG8_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPRSIG8_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPRXNB1_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPRXNB1_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPRXNB1_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPRXNB1_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPRXNB1_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPRXNB1_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPRXNB1_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPRXNB1_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPRXNB1_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPRXNB1_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPRXNB1_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPRXNB1_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPRXNB1_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPRXNB1_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPRXNB1_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPRXNB1_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPRXNB2_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPRXNB2_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPRXNB2_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPRXNB2_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPRXNB2_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPRXNB2_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPRXNB2_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPRXNB2_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPRXNB2_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPRXNB2_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPRXNB2_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPRXNB2_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPRXNB2_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPRXNB2_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPRXNB2_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPRXNB2_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPRXNB3_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPRXNB3_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPRXNB3_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPRXNB3_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPRXNB3_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPRXNB3_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPRXNB3_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPRXNB3_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPRXNB3_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPRXNB3_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPRXNB3_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPRXNB3_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPRXNB3_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPRXNB3_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPRXNB3_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPRXNB3_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPSEFC_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPSEFC_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPSEFC_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPSEFC_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPSEFC_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPSEFC_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPSEFC_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPSEFC_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPSEFC_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPSEFC_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPSEFC_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPSEFC_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPSEFC_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPSEFC_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPSEFC_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPSEFC_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPSTAT1_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPSTAT1_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPSTAT1_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPSTAT1_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPSTAT1_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPSTAT1_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPSTAT1_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPSTAT1_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPSTAT1_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPSTAT1_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPSTAT1_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPSTAT1_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPSTAT1_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPSTAT1_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPSTAT1_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPSTAT1_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPSTAT2_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPSTAT2_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPSTAT2_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPSTAT2_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPSTAT2_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPSTAT2_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPSTAT2_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPSTAT2_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPSTAT2_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPSTAT2_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPSTAT2_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPSTAT2_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPSTAT2_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPSTAT2_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPSTAT2_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPSTAT2_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPTSBRP_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPTSBRP_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPTSBRP_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPTSBRP_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPTSBRP_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPTSBRP_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPTSBRP_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPTSBRP_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPTSBRP_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPTSBRP_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPTSBRP_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPTSBRP_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPTSBRP_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPTSBRP_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPTSBRP_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPTSBRP_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPTSBWP_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPTSBWP_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPTSBWP_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPTSBWP_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPTSBWP_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPTSBWP_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPTSBWP_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPTSBWP_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPTSBWP_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPTSBWP_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPTSBWP_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPTSBWP_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPTSBWP_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPTSBWP_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPTSBWP_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPTSBWP_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPTSIG1_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPTSIG1_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPTSIG1_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPTSIG1_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPTSIG1_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPTSIG1_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPTSIG1_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPTSIG1_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPTSIG1_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPTSIG1_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPTSIG1_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPTSIG1_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPTSIG1_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPTSIG1_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPTSIG1_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPTSIG1_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPTSIG2_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPTSIG2_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPTSIG2_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPTSIG2_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPTSIG2_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPTSIG2_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPTSIG2_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPTSIG2_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPTSIG2_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPTSIG2_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPTSIG2_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPTSIG2_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPTSIG2_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPTSIG2_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPTSIG2_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPTSIG2_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPTSIG3_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPTSIG3_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPTSIG3_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPTSIG3_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPTSIG3_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPTSIG3_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPTSIG3_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPTSIG3_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPTSIG3_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPTSIG3_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPTSIG3_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPTSIG3_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPTSIG3_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPTSIG3_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPTSIG3_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPTSIG3_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPTSIG4_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPTSIG4_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPTSIG4_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPTSIG4_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPTSIG4_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPTSIG4_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPTSIG4_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPTSIG4_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPTSIG4_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPTSIG4_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPTSIG4_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPTSIG4_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPTSIG4_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPTSIG4_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPTSIG4_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPTSIG4_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPTSIG5_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPTSIG5_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPTSIG5_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPTSIG5_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPTSIG5_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPTSIG5_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPTSIG5_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPTSIG5_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPTSIG5_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPTSIG5_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPTSIG5_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPTSIG5_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPTSIG5_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPTSIG5_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPTSIG5_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPTSIG5_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPTSIG6_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPTSIG6_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPTSIG6_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPTSIG6_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPTSIG6_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPTSIG6_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPTSIG6_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPTSIG6_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPTSIG6_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPTSIG6_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPTSIG6_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPTSIG6_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPTSIG6_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPTSIG6_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPTSIG6_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPTSIG6_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPTSIG7_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPTSIG7_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPTSIG7_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPTSIG7_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPTSIG7_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPTSIG7_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPTSIG7_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPTSIG7_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPTSIG7_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPTSIG7_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPTSIG7_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPTSIG7_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPTSIG7_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPTSIG7_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPTSIG7_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPTSIG7_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPTSIG8_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPTSIG8_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPTSIG8_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPTSIG8_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPTSIG8_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPTSIG8_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPTSIG8_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPTSIG8_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPTSIG8_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPTSIG8_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPTSIG8_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPTSIG8_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPTSIG8_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPTSIG8_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPTSIG8_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPTSIG8_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPTSLB1_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPTSLB1_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPTSLB1_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPTSLB1_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPTSLB1_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPTSLB1_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPTSLB1_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPTSLB1_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPTSLB1_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPTSLB1_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPTSLB1_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPTSLB1_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPTSLB1_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPTSLB1_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPTSLB1_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPTSLB1_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPTSLB2_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPTSLB2_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPTSLB2_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPTSLB2_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPTSLB2_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPTSLB2_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPTSLB2_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPTSLB2_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPTSLB2_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPTSLB2_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPTSLB2_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPTSLB2_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPTSLB2_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPTSLB2_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPTSLB2_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPTSLB2_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPTXNB1_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPTXNB1_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPTXNB1_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPTXNB1_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPTXNB1_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPTXNB1_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPTXNB1_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPTXNB1_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPTXNB1_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPTXNB1_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPTXNB1_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPTXNB1_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPTXNB1_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPTXNB1_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPTXNB1_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPTXNB1_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPTXNB2_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPTXNB2_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPTXNB2_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPTXNB2_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPTXNB2_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPTXNB2_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPTXNB2_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPTXNB2_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPTXNB2_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPTXNB2_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPTXNB2_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPTXNB2_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPTXNB2_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPTXNB2_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPTXNB2_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPTXNB2_CID_15r],
    &soc_reg_list[SOC_REG_INT_FPTXNB3_CID_0r],
    &soc_reg_list[SOC_REG_INT_FPTXNB3_CID_1r],
    &soc_reg_list[SOC_REG_INT_FPTXNB3_CID_2r],
    &soc_reg_list[SOC_REG_INT_FPTXNB3_CID_3r],
    &soc_reg_list[SOC_REG_INT_FPTXNB3_CID_4r],
    &soc_reg_list[SOC_REG_INT_FPTXNB3_CID_5r],
    &soc_reg_list[SOC_REG_INT_FPTXNB3_CID_6r],
    &soc_reg_list[SOC_REG_INT_FPTXNB3_CID_7r],
    &soc_reg_list[SOC_REG_INT_FPTXNB3_CID_8r],
    &soc_reg_list[SOC_REG_INT_FPTXNB3_CID_9r],
    &soc_reg_list[SOC_REG_INT_FPTXNB3_CID_10r],
    &soc_reg_list[SOC_REG_INT_FPTXNB3_CID_11r],
    &soc_reg_list[SOC_REG_INT_FPTXNB3_CID_12r],
    &soc_reg_list[SOC_REG_INT_FPTXNB3_CID_13r],
    &soc_reg_list[SOC_REG_INT_FPTXNB3_CID_14r],
    &soc_reg_list[SOC_REG_INT_FPTXNB3_CID_15r],
    NULL,    /* FP_CAM_BIST_CONFIG */
    NULL,    /* FP_CAM_BIST_CONTROL */
    NULL,    /* FP_CAM_BIST_DBG_DATA */
    NULL,    /* FP_CAM_BIST_DBG_DATA_VALID */
    NULL,    /* FP_CAM_BIST_DEBUG_CONTROL */
    NULL,    /* FP_CAM_BIST_DEBUG_DATA */
    NULL,    /* FP_CAM_BIST_DEBUG_SEND */
    NULL,    /* FP_CAM_BIST_ENABLE */
    &soc_reg_list[SOC_REG_INT_FP_CAM_BIST_ENABLE_LOWER_BCM56440_A0r],
    NULL,    /* FP_CAM_BIST_ENABLE_ONE_TCAM */
    NULL,    /* FP_CAM_BIST_ENABLE_TWO_TCAM */
    &soc_reg_list[SOC_REG_INT_FP_CAM_BIST_ENABLE_UPPER_BCM56440_A0r],
    NULL,    /* FP_CAM_BIST_S10_STATUS */
    NULL,    /* FP_CAM_BIST_S12_STATUS */
    NULL,    /* FP_CAM_BIST_S14_STATUS */
    NULL,    /* FP_CAM_BIST_S15_STATUS */
    NULL,    /* FP_CAM_BIST_S2_STATUS */
    NULL,    /* FP_CAM_BIST_S3_STATUS */
    NULL,    /* FP_CAM_BIST_S5_STATUS */
    NULL,    /* FP_CAM_BIST_S6_STATUS */
    NULL,    /* FP_CAM_BIST_S8_STATUS */
    &soc_reg_list[SOC_REG_INT_FP_CAM_BIST_STATUS_BCM56840_A0r],
    NULL,    /* FP_CAM_CONTROL */
    NULL,    /* FP_CAM_CONTROL_15 */
    NULL,    /* FP_CAM_CONTROL_64 */
    NULL,    /* FP_CAM_CONTROL_14_THRU_10 */
    NULL,    /* FP_CAM_CONTROL_4_THRU_0 */
    NULL,    /* FP_CAM_CONTROL_9_THRU_5 */
    NULL,    /* FP_CAM_CONTROL_LOWER */
    NULL,    /* FP_CAM_CONTROL_SLICE_11_8 */
    NULL,    /* FP_CAM_CONTROL_SLICE_15_8 */
    NULL,    /* FP_CAM_CONTROL_SLICE_3_0 */
    NULL,    /* FP_CAM_CONTROL_SLICE_7_0 */
    NULL,    /* FP_CAM_CONTROL_SLICE_9_4 */
    &soc_reg_list[SOC_REG_INT_FP_CAM_CONTROL_TM_13_THRU_0r],
    NULL,    /* FP_CAM_CONTROL_TM_7_THRU_0 */
    NULL,    /* FP_CAM_CONTROL_UPPER */
    &soc_reg_list[SOC_REG_INT_FP_CAM_DEBUG_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_FP_CAM_DEBUG_DATA_BCM56440_A0r],
    NULL,    /* FP_CAM_DEBUG_DATA_0 */
    NULL,    /* FP_CAM_DEBUG_DATA_1 */
    NULL,    /* FP_CAM_DEBUG_DATA_2 */
    NULL,    /* FP_CAM_DEBUG_DATA_3 */
    NULL,    /* FP_CAM_DEBUG_DATA_4 */
    NULL,    /* FP_CAM_DEBUG_DATA_5 */
    NULL,    /* FP_CAM_DEBUG_GLOBAL_MASK */
    &soc_reg_list[SOC_REG_INT_FP_CAM_DEBUG_SEND_BCM56440_A0r],
    NULL,    /* FP_CAM_ENABLE */
    NULL,    /* FP_CAM_SAM_1 */
    NULL,    /* FP_CAM_SAM_2 */
    NULL,    /* FP_COUNTER_RAM_INIT_DATA0 */
    NULL,    /* FP_COUNTER_RAM_INIT_DATA1 */
    NULL,    /* FP_DEBUG_CONTROL */
    NULL,    /* FP_DEBUG_EVENT */
    NULL,    /* FP_DEBUG_EVENT_MASK */
    NULL,    /* FP_DEBUG_STATUS_0 */
    NULL,    /* FP_DEBUG_STATUS_1 */
    NULL,    /* FP_DEBUG_STATUS_2 */
    NULL,    /* FP_DOS_ATTACK_LOOKUP_STATUS_VECTOR_SEL */
    &soc_reg_list[SOC_REG_INT_FP_DOUBLE_WIDE_F4_SELECT_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_FP_ECMP_HASH_CONTROL_BCM56840_A0r],
    NULL,    /* FP_F4_SELECT */
    &soc_reg_list[SOC_REG_INT_FP_FIELD_SEL_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_FP_FIELD_SEL_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_FP_FIELD_SEL_PARITY_STATUS_NACK_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_FP_FORCE_FORWARDING_FIELD_BCM56440_A0r],
    NULL,    /* FP_GLOBAL_MASK_CAM_CONTROL_SLICE_15_8 */
    NULL,    /* FP_GLOBAL_MASK_CAM_CONTROL_SLICE_3_0 */
    NULL,    /* FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_0 */
    NULL,    /* FP_GLOBAL_MASK_CAM_CONTROL_SLICE_9_4 */
    NULL,    /* FP_GM_TCAM_BLK_SEL */
    &soc_reg_list[SOC_REG_INT_FP_METER_CONTROL_BCM56840_A0r],
    NULL,    /* FP_METER_RAM_INIT_DATA0 */
    NULL,    /* FP_METER_RAM_INIT_DATA1 */
    NULL,    /* FP_METER_SELECT */
    NULL,    /* FP_METER_TABLE_TM */
    NULL,    /* FP_METER_TM_CONTROL */
    NULL,    /* FP_METER_TM_LOWER */
    NULL,    /* FP_NON_ROTATED_CAM_CONTROL */
    NULL,    /* FP_POLICY_CONTROL */
    NULL,    /* FP_POLICY_PARITY_CONTROL */
    NULL,    /* FP_POLICY_PARITY_STATUS */
    NULL,    /* FP_POLICY_PM */
    NULL,    /* FP_POLICY_RAM_INIT_DATA0 */
    NULL,    /* FP_POLICY_RAM_INIT_DATA1 */
    NULL,    /* FP_POLICY_RAM_INIT_DATA2 */
    NULL,    /* FP_POLICY_TABLE_TM_CONTROL */
    &soc_reg_list[SOC_REG_INT_FP_POLICY_TM_LOWER_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_FP_POLICY_TM_UPPER_BCM56440_A0r],
    NULL,    /* FP_RAM_CONTROL_1 */
    NULL,    /* FP_RAM_CONTROL_64 */
    NULL,    /* FP_RAM_DBGCTRL */
    NULL,    /* FP_ROTATED_CAM_CONTROL */
    NULL,    /* FP_SLICE_CONFIG */
    &soc_reg_list[SOC_REG_INT_FP_SLICE_ENABLE_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_FP_SLICE_INDEX_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_FP_SLICE_METER_MAP_ENABLE_BCM56440_A0r],
    NULL,    /* FP_STORM_RAM_INIT_DATA */
    NULL,    /* FP_TCAM_BLK_SEL */
    NULL,    /* FP_TCAM_ECC_RAM_INIT_DATA */
    &soc_reg_list[SOC_REG_INT_FP_UDF_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_FP_UDF_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_FP_UDF_PARITY_STATUS_NACK_BCM56840_A0r],
    NULL,    /* FRAME_PAD_ENABLE */
    NULL,    /* FRAME_PAD_SIZE */
    &soc_reg_list[SOC_REG_INT_FRBINTE1r],
    &soc_reg_list[SOC_REG_INT_FRBINTE2r],
    &soc_reg_list[SOC_REG_INT_FRBINTS1r],
    &soc_reg_list[SOC_REG_INT_FRBINTS2r],
    &soc_reg_list[SOC_REG_INT_FRCFG1r],
    &soc_reg_list[SOC_REG_INT_FRCFG2r],
    NULL,    /* FREE_CELLPTRS_CG0_CH0 */
    NULL,    /* FREE_CELLPTRS_CG0_CH1 */
    NULL,    /* FREE_CELLPTRS_CG1_CH0 */
    NULL,    /* FREE_CELLPTRS_CG1_CH1 */
    NULL,    /* FREE_CELLPTRS_CH0 */
    NULL,    /* FREE_CELLPTRS_CH1 */
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR0r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR1r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR2r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR3r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR4r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR5r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR6r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR7r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR8r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR9r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR10r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR11r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR12r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR13r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR14r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR15r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR16r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR17r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR18r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR19r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR20r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR21r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR22r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR23r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR24r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR25r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR26r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR27r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR28r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR29r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR30r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ADDR31r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG0r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG1r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG2r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG3r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG4r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG5r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG6r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG7r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG8r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG9r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG10r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG11r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG12r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG13r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG14r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG15r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG16r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG17r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG18r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG19r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG20r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG21r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG22r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG23r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG24r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG25r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG26r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG27r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG28r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG29r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG30r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_CONFIG31r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ERROR0r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ERROR1r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ERROR2r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ERROR3r],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ERROR0_MASKr],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ERROR1_MASKr],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ERROR2_MASKr],
    &soc_reg_list[SOC_REG_INT_FRM_ECC_ERROR3_MASKr],
    &soc_reg_list[SOC_REG_INT_FRM_LENGTH_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_FRPRBPAT1r],
    &soc_reg_list[SOC_REG_INT_FRPRBPAT2r],
    &soc_reg_list[SOC_REG_INT_FRPRBSTAT1r],
    &soc_reg_list[SOC_REG_INT_FRPRBSTAT2r],
    &soc_reg_list[SOC_REG_INT_FRPRTSEL1_1r],
    &soc_reg_list[SOC_REG_INT_FRPRTSEL1_2r],
    &soc_reg_list[SOC_REG_INT_FRPRTSEL2_1r],
    &soc_reg_list[SOC_REG_INT_FRPRTSEL2_2r],
    NULL,    /* FR_CONFIG0 */
    NULL,    /* FR_CONFIG1 */
    NULL,    /* FR_CONFIG2 */
    NULL,    /* FR_CONFIG3 */
    NULL,    /* FR_CONFIG4 */
    NULL,    /* FR_CONFIG5 */
    NULL,    /* FR_CONFIG6 */
    NULL,    /* FR_CONFIG7 */
    NULL,    /* FR_CONFIG8 */
    NULL,    /* FR_CONFIG9 */
    NULL,    /* FR_CONFIG10 */
    NULL,    /* FR_CONFIG11 */
    NULL,    /* FR_CONFIG12 */
    NULL,    /* FR_CONFIG13 */
    NULL,    /* FR_CONFIG14 */
    NULL,    /* FR_CONFIG15 */
    NULL,    /* FR_CONFIG16 */
    NULL,    /* FR_CONFIG17 */
    NULL,    /* FR_DEBUG */
    NULL,    /* FR_ECC_DEBUG */
    NULL,    /* FR_ECC_ERROR0 */
    NULL,    /* FR_ECC_ERROR0_MASK */
    NULL,    /* FR_ECC_STATUS0 */
    NULL,    /* FR_ECC_STATUS1 */
    NULL,    /* FR_ERROR0 */
    NULL,    /* FR_ERROR1 */
    NULL,    /* FR_ERROR2 */
    NULL,    /* FR_ERROR3 */
    NULL,    /* FR_ERROR4 */
    NULL,    /* FR_ERROR5 */
    NULL,    /* FR_ERROR6 */
    NULL,    /* FR_ERROR7 */
    NULL,    /* FR_ERROR8 */
    NULL,    /* FR_ERROR0_MASK */
    NULL,    /* FR_ERROR1_MASK */
    NULL,    /* FR_ERROR2_MASK */
    NULL,    /* FR_ERROR3_MASK */
    NULL,    /* FR_ERROR4_MASK */
    NULL,    /* FR_ERROR5_MASK */
    NULL,    /* FR_ERROR6_MASK */
    NULL,    /* FR_ERROR7_MASK */
    NULL,    /* FR_ERROR8_MASK */
    NULL,    /* FR_FLOW_CTL_GLOBAL */
    NULL,    /* FR_FLOW_CTL_GLOBAL_CNT */
    NULL,    /* FR_FLOW_CTL_UNICAST */
    NULL,    /* FR_FLOW_CTL_UNICAST_CNT */
    NULL,    /* FR_FULL_STATUS_DEBUG0 */
    NULL,    /* FR_FULL_STATUS_DEBUG1 */
    NULL,    /* FR_FULL_STATUS_DEBUG2 */
    NULL,    /* FR_FULL_STATUS_DEBUG3 */
    NULL,    /* FR_FULL_STATUS_DEBUG4 */
    NULL,    /* FR_FULL_STATUS_DEBUG5 */
    NULL,    /* FR_FULL_STATUS_DEBUG6 */
    NULL,    /* FR_FULL_STATUS_DEBUG7 */
    NULL,    /* FR_FULL_STATUS_DEBUG8 */
    NULL,    /* FR_MATRIX_OVERFLOW_STATUS0 */
    NULL,    /* FR_MATRIX_OVERFLOW_STATUS1 */
    NULL,    /* FR_PARTIAL_PKT_CNT_A */
    NULL,    /* FR_PARTIAL_PKT_CNT_B */
    NULL,    /* FR_PKT_CNT_A */
    NULL,    /* FR_PKT_CNT_B */
    NULL,    /* FR_RAM_TM0 */
    NULL,    /* FR_SC0_LINK_EN_REMAP0 */
    NULL,    /* FR_SC0_LINK_EN_REMAP1 */
    NULL,    /* FR_SC0_LINK_EN_REMAP2 */
    NULL,    /* FR_SC0_LINK_EN_REMAP3 */
    NULL,    /* FR_SC1_LINK_EN_REMAP0 */
    NULL,    /* FR_SC1_LINK_EN_REMAP1 */
    NULL,    /* FR_SC1_LINK_EN_REMAP2 */
    NULL,    /* FR_SC1_LINK_EN_REMAP3 */
    NULL,    /* FR_SF_BUFFER_WATER_MARK */
    NULL,    /* FR_SKEW_STATUS0 */
    NULL,    /* FR_SKEW_STATUS1 */
    NULL,    /* FR_STATUS0 */
    NULL,    /* FR_STATUS1 */
    NULL,    /* FR_STATUS2 */
    NULL,    /* FR_STATUS3 */
    NULL,    /* FR_TRACE_IF_CAPT_0 */
    NULL,    /* FR_TRACE_IF_CAPT_1 */
    NULL,    /* FR_TRACE_IF_CAPT_2 */
    NULL,    /* FR_TRACE_IF_CAPT_3 */
    NULL,    /* FR_TRACE_IF_CONTROL */
    NULL,    /* FR_TRACE_IF_COUNTER */
    NULL,    /* FR_TRACE_IF_FIELD_MASK0 */
    NULL,    /* FR_TRACE_IF_FIELD_VALUE0 */
    NULL,    /* FR_TRACE_IF_STATUS */
    NULL,    /* FR_TRACE_IF_STATUS_MASK */
    NULL,    /* FR_TS_TEST_CNT_A */
    NULL,    /* FR_TS_TEST_CNT_B */
    NULL,    /* FUSE_REGS_FP_TCAM0 */
    NULL,    /* FUSE_REGS_ING_L3_NEXT_HOP_0 */
    NULL,    /* FUSE_REGS_L2_ENTRY_0 */
    NULL,    /* FUSE_REGS_L2_ENTRY_1 */
    NULL,    /* FUSE_REGS_VLAN_MAC_0 */
    &soc_reg_list[SOC_REG_INT_GCPOLr],
    &soc_reg_list[SOC_REG_INT_GCTRLr],
    &soc_reg_list[SOC_REG_INT_GE0_EEE_CONFIG_BCM56142_A0r],
    &soc_reg_list[SOC_REG_INT_GE0_GBODE_CELL_CNT_BCM56304_B0r],
    &soc_reg_list[SOC_REG_INT_GE0_GBODE_CELL_REQ_CNT_BCM56304_B0r],
    &soc_reg_list[SOC_REG_INT_GE0_GBOD_OVRFLWr],
    &soc_reg_list[SOC_REG_INT_GE0_S3MII_SPEED_DEBUGr],
    NULL,    /* GE10_GBODE_CELL_CNT */
    NULL,    /* GE10_GBODE_CELL_REQ_CNT */
    NULL,    /* GE10_GBOD_OVRFLW */
    NULL,    /* GE11_GBODE_CELL_CNT */
    NULL,    /* GE11_GBODE_CELL_REQ_CNT */
    NULL,    /* GE11_GBOD_OVRFLW */
    &soc_reg_list[SOC_REG_INT_GE1_EEE_CONFIG_BCM56142_A0r],
    &soc_reg_list[SOC_REG_INT_GE1_GBODE_CELL_CNT_BCM56304_B0r],
    &soc_reg_list[SOC_REG_INT_GE1_GBODE_CELL_REQ_CNT_BCM56304_B0r],
    &soc_reg_list[SOC_REG_INT_GE1_GBOD_OVRFLWr],
    &soc_reg_list[SOC_REG_INT_GE1_S3MII_SPEED_DEBUGr],
    &soc_reg_list[SOC_REG_INT_GE2_EEE_CONFIG_BCM56142_A0r],
    &soc_reg_list[SOC_REG_INT_GE2_GBODE_CELL_CNT_BCM56304_B0r],
    &soc_reg_list[SOC_REG_INT_GE2_GBODE_CELL_REQ_CNT_BCM56304_B0r],
    &soc_reg_list[SOC_REG_INT_GE2_GBOD_OVRFLWr],
    &soc_reg_list[SOC_REG_INT_GE2_S3MII_SPEED_DEBUGr],
    &soc_reg_list[SOC_REG_INT_GE3_EEE_CONFIG_BCM56142_A0r],
    &soc_reg_list[SOC_REG_INT_GE3_GBODE_CELL_CNT_BCM56304_B0r],
    &soc_reg_list[SOC_REG_INT_GE3_GBODE_CELL_REQ_CNT_BCM56304_B0r],
    &soc_reg_list[SOC_REG_INT_GE3_GBOD_OVRFLWr],
    &soc_reg_list[SOC_REG_INT_GE3_S3MII_SPEED_DEBUGr],
    &soc_reg_list[SOC_REG_INT_GE4_EEE_CONFIG_BCM56142_A0r],
    &soc_reg_list[SOC_REG_INT_GE4_GBODE_CELL_CNT_BCM56304_B0r],
    &soc_reg_list[SOC_REG_INT_GE4_GBODE_CELL_REQ_CNT_BCM56304_B0r],
    &soc_reg_list[SOC_REG_INT_GE4_GBOD_OVRFLWr],
    &soc_reg_list[SOC_REG_INT_GE4_S3MII_SPEED_DEBUGr],
    &soc_reg_list[SOC_REG_INT_GE5_EEE_CONFIG_BCM56142_A0r],
    &soc_reg_list[SOC_REG_INT_GE5_GBODE_CELL_CNT_BCM56304_B0r],
    &soc_reg_list[SOC_REG_INT_GE5_GBODE_CELL_REQ_CNT_BCM56304_B0r],
    &soc_reg_list[SOC_REG_INT_GE5_GBOD_OVRFLWr],
    &soc_reg_list[SOC_REG_INT_GE5_S3MII_SPEED_DEBUGr],
    &soc_reg_list[SOC_REG_INT_GE6_EEE_CONFIG_BCM56142_A0r],
    &soc_reg_list[SOC_REG_INT_GE6_GBODE_CELL_CNT_BCM56304_B0r],
    &soc_reg_list[SOC_REG_INT_GE6_GBODE_CELL_REQ_CNT_BCM56304_B0r],
    &soc_reg_list[SOC_REG_INT_GE6_GBOD_OVRFLWr],
    &soc_reg_list[SOC_REG_INT_GE6_S3MII_SPEED_DEBUGr],
    &soc_reg_list[SOC_REG_INT_GE7_EEE_CONFIG_BCM56142_A0r],
    &soc_reg_list[SOC_REG_INT_GE7_GBODE_CELL_CNT_BCM56304_B0r],
    &soc_reg_list[SOC_REG_INT_GE7_GBODE_CELL_REQ_CNT_BCM56304_B0r],
    &soc_reg_list[SOC_REG_INT_GE7_GBOD_OVRFLWr],
    &soc_reg_list[SOC_REG_INT_GE7_S3MII_SPEED_DEBUGr],
    NULL,    /* GE8_GBODE_CELL_CNT */
    NULL,    /* GE8_GBODE_CELL_REQ_CNT */
    NULL,    /* GE8_GBOD_OVRFLW */
    NULL,    /* GE9_GBODE_CELL_CNT */
    NULL,    /* GE9_GBODE_CELL_REQ_CNT */
    NULL,    /* GE9_GBOD_OVRFLW */
    NULL,    /* GEGR_ENABLE */
    NULL,    /* GE_EGR_PKT_DROP_CTL */
    NULL,    /* GE_GBODE_CELL_CNT */
    NULL,    /* GE_GBODE_CELL_REQ_CNT */
    NULL,    /* GE_GBOD_OVRFLW */
    NULL,    /* GE_PORT_CONFIG */
    NULL,    /* GGI_CONFIG0 */
    NULL,    /* GGI_CONFIG1 */
    NULL,    /* GGI_CONFIG2 */
    NULL,    /* GGI_CONFIG3 */
    NULL,    /* GGI_CONFIG4 */
    NULL,    /* GGI_CONFIG5 */
    NULL,    /* GGI_CONFIG6 */
    NULL,    /* GGP_NPRI_HI_DEBUG */
    NULL,    /* GGP_NPRI_LO_DEBUG */
    NULL,    /* GGP_PRI_HI_DEBUG */
    NULL,    /* GGP_PRI_LO_DEBUG */
    NULL,    /* GGP_RANK_HI_DEBUG */
    NULL,    /* GGP_RANK_LO_DEBUG */
    NULL,    /* GG_CI_BP_BSA */
    NULL,    /* GG_CI_BP_BSB */
    NULL,    /* GG_CONFIG0 */
    NULL,    /* GG_EF_TYPE_DECODE */
    NULL,    /* GG_LOCAL_BS */
    NULL,    /* GG_QM_BP_BSA */
    NULL,    /* GG_QM_BP_BSB */
    NULL,    /* GHOLD0 */
    NULL,    /* GHOLD1 */
    NULL,    /* GHOLD2 */
    NULL,    /* GHOLD3 */
    NULL,    /* GHOLD4 */
    NULL,    /* GHOLD5 */
    NULL,    /* GHOLD6 */
    NULL,    /* GHOLD7 */
    NULL,    /* GHOLD8 */
    NULL,    /* GHOLD9 */
    NULL,    /* GHOLD10 */
    NULL,    /* GHOLD11 */
    NULL,    /* GHOLD12 */
    NULL,    /* GHOLD13 */
    NULL,    /* GIMBP */
    NULL,    /* GIMRP */
    &soc_reg_list[SOC_REG_INT_GINTEr],
    &soc_reg_list[SOC_REG_INT_GINTSr],
    &soc_reg_list[SOC_REG_INT_GLOBAL_HDRM_COUNT_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GLOBAL_HDRM_LIMIT_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GLOBAL_MPLS_RANGE_1_LOWER_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_GLOBAL_MPLS_RANGE_1_UPPER_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_GLOBAL_MPLS_RANGE_2_LOWER_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_GLOBAL_MPLS_RANGE_2_UPPER_BCM56840_A0r],
    NULL,    /* GLOBAL_SHARED_FILL_STATE_CONFIG */
    NULL,    /* GLOBAL_SP_WRED_AVG_QSIZE */
    NULL,    /* GLOBAL_SP_WRED_CONFIG */
    NULL,    /* GLOBAL_WREDAVGQSIZE_CELL */
    NULL,    /* GLOBAL_WREDAVGQSIZE_PACKET */
    NULL,    /* GLOBAL_WREDCONFIG_CELL */
    NULL,    /* GLOBAL_WREDCONFIG_ECCP */
    NULL,    /* GLOBAL_WREDCONFIG_PACKET */
    NULL,    /* GLOBAL_WREDPARAM_CELL */
    NULL,    /* GLOBAL_WREDPARAM_END_CELL */
    NULL,    /* GLOBAL_WREDPARAM_NONTCP_CELL */
    NULL,    /* GLOBAL_WREDPARAM_NONTCP_PACKET */
    NULL,    /* GLOBAL_WREDPARAM_PACKET */
    NULL,    /* GLOBAL_WREDPARAM_PRI0_END_CELL */
    NULL,    /* GLOBAL_WREDPARAM_PRI0_START_CELL */
    NULL,    /* GLOBAL_WREDPARAM_RED_CELL */
    NULL,    /* GLOBAL_WREDPARAM_RED_END_CELL */
    NULL,    /* GLOBAL_WREDPARAM_RED_PACKET */
    NULL,    /* GLOBAL_WREDPARAM_RED_START_CELL */
    NULL,    /* GLOBAL_WREDPARAM_START_CELL */
    NULL,    /* GLOBAL_WREDPARAM_YELLOW_CELL */
    NULL,    /* GLOBAL_WREDPARAM_YELLOW_END_CELL */
    NULL,    /* GLOBAL_WREDPARAM_YELLOW_PACKET */
    NULL,    /* GLOBAL_WREDPARAM_YELLOW_START_CELL */
    &soc_reg_list[SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_BUFFEREr],
    &soc_reg_list[SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_BUFFERIr],
    &soc_reg_list[SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFEREr],
    &soc_reg_list[SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERIr],
    &soc_reg_list[SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_FRACTION_QENTRYr],
    &soc_reg_list[SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_QENTRYr],
    &soc_reg_list[SOC_REG_INT_GLOBAL_WRED_CONFIG_BUFFEREr],
    &soc_reg_list[SOC_REG_INT_GLOBAL_WRED_CONFIG_BUFFERIr],
    &soc_reg_list[SOC_REG_INT_GLOBAL_WRED_CONFIG_QENTRYr],
    &soc_reg_list[SOC_REG_INT_GLOBAL_WRED_DROP_THD_NONTCP_BUFFEREr],
    &soc_reg_list[SOC_REG_INT_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERIr],
    &soc_reg_list[SOC_REG_INT_GLOBAL_WRED_DROP_THD_TCP_BUFFEREr],
    &soc_reg_list[SOC_REG_INT_GLOBAL_WRED_DROP_THD_TCP_BUFFERIr],
    NULL,    /* GLOBAL_WRED_THD_0_ECCP */
    NULL,    /* GLOBAL_WRED_THD_1_ECCP */
    NULL,    /* GMACC0 */
    NULL,    /* GMACC1 */
    NULL,    /* GMACC2 */
    NULL,    /* GMHIGHBANK */
    NULL,    /* GMLOWBANK */
    NULL,    /* GMMEMWARMUP */
    NULL,    /* GPCSC */
    NULL,    /* GPC_BPDU0_HI */
    NULL,    /* GPC_BPDU0_LO */
    NULL,    /* GPC_BPDU1_HI */
    NULL,    /* GPC_BPDU1_LO */
    NULL,    /* GPC_BPDU2_HI */
    NULL,    /* GPC_BPDU2_LO */
    NULL,    /* GPC_BPDU3_HI */
    NULL,    /* GPC_BPDU3_LO */
    NULL,    /* GPC_BPDU4_HI */
    NULL,    /* GPC_BPDU4_LO */
    NULL,    /* GPC_BPDU5_HI */
    NULL,    /* GPC_BPDU5_LO */
    NULL,    /* GPC_EGR_DBG */
    NULL,    /* GPC_EGR_PKT_DROP_CTL */
    NULL,    /* GPC_EGR_SNGL_OUT */
    NULL,    /* GPC_EGR_SNGL_PKT */
    NULL,    /* GPC_FFP_CONFIG */
    NULL,    /* GPC_INGRESS_DEBUG */
    NULL,    /* GPC_IO_CONFIG */
    NULL,    /* GPC_VLAN_FWD_STATE */
    NULL,    /* GPDISC */
    &soc_reg_list[SOC_REG_INT_GPORT_CNTMAXSIZEr],
    &soc_reg_list[SOC_REG_INT_GPORT_CONFIGr],
    NULL,    /* GPORT_DROP_ON_WRONG_SOP_S0_CNT */
    NULL,    /* GPORT_DROP_ON_WRONG_SOP_S1_CNT */
    NULL,    /* GPORT_DROP_ON_WRONG_SOP_S3_CNT */
    NULL,    /* GPORT_DROP_ON_WRONG_SOP_S4_CNT */
    NULL,    /* GPORT_EHG_RX_DATA_PARITY_STATUS_INTR */
    NULL,    /* GPORT_EHG_RX_DATA_PARITY_STATUS_NACK */
    NULL,    /* GPORT_EHG_RX_MASK_PARITY_STATUS_INTR */
    NULL,    /* GPORT_EHG_RX_MASK_PARITY_STATUS_NACK */
    NULL,    /* GPORT_EHG_TX_DATA_PARITY_STATUS_INTR */
    NULL,    /* GPORT_EHG_TX_DATA_PARITY_STATUS_NACK */
    NULL,    /* GPORT_EXTRA_SERDES_CTL */
    NULL,    /* GPORT_FORCE_DOUBLE_BIT_ERROR */
    NULL,    /* GPORT_FORCE_SINGLE_BIT_ERROR */
    NULL,    /* GPORT_GBODE_TXFIFO_PARITY_STATUS_INTR */
    NULL,    /* GPORT_GBOD_RXFIFO_PARITY_STATUS_INTR */
    NULL,    /* GPORT_INTR_ENABLE */
    NULL,    /* GPORT_INTR_STATUS */
    &soc_reg_list[SOC_REG_INT_GPORT_MAC_CRS_SEL_BCM53314_A0r],
    NULL,    /* GPORT_MODE_REG */
    NULL,    /* GPORT_PARITY_CONTROL */
    &soc_reg_list[SOC_REG_INT_GPORT_RSV_MASK_BCM56334_A0r],
    &soc_reg_list[SOC_REG_INT_GPORT_RX_EEE_LPI_DURATION_COUNTERr],
    &soc_reg_list[SOC_REG_INT_GPORT_RX_EEE_LPI_EVENT_COUNTERr],
    NULL,    /* GPORT_SERDES_CTL */
    NULL,    /* GPORT_SGNDET_EARLYCRS */
    &soc_reg_list[SOC_REG_INT_GPORT_SGN_DET_SEL_BCM53314_A0r],
    NULL,    /* GPORT_SOP_S0 */
    NULL,    /* GPORT_SOP_S1 */
    NULL,    /* GPORT_SOP_S3 */
    NULL,    /* GPORT_SOP_S4 */
    &soc_reg_list[SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM56334_A0r],
    &soc_reg_list[SOC_REG_INT_GPORT_TPIDr],
    &soc_reg_list[SOC_REG_INT_GPORT_TX_EEE_LPI_DURATION_COUNTERr],
    &soc_reg_list[SOC_REG_INT_GPORT_TX_EEE_LPI_EVENT_COUNTERr],
    &soc_reg_list[SOC_REG_INT_GPORT_UMAC_CONTROLr],
    &soc_reg_list[SOC_REG_INT_GR64_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GR127_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GR255_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GR511_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GR1023_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GR1518_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GR2047_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GR4095_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GR9216_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GR16383r],
    &soc_reg_list[SOC_REG_INT_GRALN_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GRBCA_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GRBYT_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GRCDE_BCM56440_A0r],
    NULL,    /* GRDISC */
    NULL,    /* GRDROP */
    &soc_reg_list[SOC_REG_INT_GRFCR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GRFCS_BCM56440_A0r],
    NULL,    /* GRFILDR */
    &soc_reg_list[SOC_REG_INT_GRFLR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GRFRG_BCM56440_A0r],
    NULL,    /* GRIMDR */
    NULL,    /* GRIPC */
    NULL,    /* GRIPD */
    NULL,    /* GRIPHE */
    &soc_reg_list[SOC_REG_INT_GRJBR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GRMCA_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GRMGV_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GRMTUE_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GROVR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GRPKT_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GRPOK_BCM56440_A0r],
    NULL,    /* GRPORTD */
    &soc_reg_list[SOC_REG_INT_GRRBYTr],
    &soc_reg_list[SOC_REG_INT_GRRPKTr],
    &soc_reg_list[SOC_REG_INT_GRUC_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GRUND_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GRXCF_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GRXPF_BCM56440_A0r],
    NULL,    /* GRXPP */
    &soc_reg_list[SOC_REG_INT_GRXUO_BCM56440_A0r],
    NULL,    /* GSA0 */
    NULL,    /* GSA1 */
    NULL,    /* GSBU_OVERSUB_FC_CONFIG1 */
    &soc_reg_list[SOC_REG_INT_GT64_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GT127_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GT255_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GT511_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GT1023_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GT1518_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GT2047_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GT4095_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GT9216_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GT16383r],
    NULL,    /* GTABRT */
    NULL,    /* GTAGE */
    &soc_reg_list[SOC_REG_INT_GTBCA_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GTBYT_BCM56440_A0r],
    NULL,    /* GTCE */
    NULL,    /* GTCFIDR */
    &soc_reg_list[SOC_REG_INT_GTDFR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GTEDF_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GTFCS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GTFRG_BCM56440_A0r],
    NULL,    /* GTH_ESA0 */
    NULL,    /* GTH_ESA1 */
    NULL,    /* GTH_ESA2 */
    NULL,    /* GTH_FE_CLRT */
    NULL,    /* GTH_FE_IPGR */
    NULL,    /* GTH_FE_IPGT */
    NULL,    /* GTH_FE_MAC1 */
    NULL,    /* GTH_FE_MAC2 */
    NULL,    /* GTH_FE_MAXF */
    NULL,    /* GTH_FE_SUPP */
    NULL,    /* GTH_FE_TEST */
    NULL,    /* GTIMDR */
    NULL,    /* GTIMTLD */
    NULL,    /* GTIP */
    NULL,    /* GTIPAGE */
    NULL,    /* GTIPD */
    &soc_reg_list[SOC_REG_INT_GTJBR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GTLCL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GTMCA_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GTMCL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GTMGV_BCM56440_A0r],
    NULL,    /* GTMRP */
    &soc_reg_list[SOC_REG_INT_GTNCL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GTOVR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GTPKT_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GTPOK_BCM56440_A0r],
    NULL,    /* GTPRG */
    NULL,    /* GTR64 */
    NULL,    /* GTR127 */
    NULL,    /* GTR255 */
    NULL,    /* GTR511 */
    NULL,    /* GTR1023 */
    NULL,    /* GTR1518 */
    NULL,    /* GTR2047 */
    NULL,    /* GTR4095 */
    NULL,    /* GTR9216 */
    NULL,    /* GTRMGV */
    &soc_reg_list[SOC_REG_INT_GTSCL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GTUC_BCM56440_A0r],
    NULL,    /* GTVLAN */
    &soc_reg_list[SOC_REG_INT_GTXCF_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GTXCL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_GTXPF_BCM56440_A0r],
    NULL,    /* GTXPP */
    NULL,    /* GXPORT_LAG_FAILOVER_CONFIG */
    NULL,    /* GXPORT_LAG_FAILOVER_STATUS */
    &soc_reg_list[SOC_REG_INT_HASH_CONTROL_BCM56840_A0r],
    NULL,    /* HASH_OUTPUT */
    NULL,    /* HDR_CAPTURE_CONTROL */
    NULL,    /* HDR_CAPTURE_DATA */
    NULL,    /* HDR_CAPTURE_MDATA0 */
    NULL,    /* HDR_CAPTURE_MDATA1 */
    NULL,    /* HEAD_PKT_LEN_ERR_QUEUE_CAPT */
    NULL,    /* HEAD_PKT_LEN_ERR_STATUS */
    NULL,    /* HEAD_PKT_LEN_ERR_STATUS_MASK */
    NULL,    /* HG0_INGPKTCELLUSE */
    NULL,    /* HG12_INGPKTCELLUSE */
    NULL,    /* HGOPT0 */
    NULL,    /* HGOPT1 */
    NULL,    /* HG_BP_CFG */
    NULL,    /* HG_BP_STATUS */
    &soc_reg_list[SOC_REG_INT_RDBGC_MEM_INST2_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56840_A0r],
    NULL,    /* HG_TRUNK_BITMAP */
    NULL,    /* HG_TRUNK_BITMAP_64 */
    NULL,    /* HG_TRUNK_FAILOVER_ENABLE */
    NULL,    /* HG_TRUNK_FAILOVER_ENABLE_64 */
    NULL,    /* HG_TRUNK_GROUP */
    NULL,    /* HG_TRUNK_GROUP_HI */
    NULL,    /* HIGIG_BITMAP */
    NULL,    /* HIGIG_BITMAP_64 */
    NULL,    /* HIGIG_SIMPLEX_CONFIG */
    NULL,    /* HIGIG_TRUNK_CONTROL */
    NULL,    /* HIGIG_TRUNK_CONTROL_64 */
    NULL,    /* HIGIG_TRUNK_GROUP */
    NULL,    /* HIG_MH_CHK */
    NULL,    /* HOLCELLRESETLIMIT */
    NULL,    /* HOLCOS0MINXQCNT */
    NULL,    /* HOLCOS1MINXQCNT */
    NULL,    /* HOLCOS2MINXQCNT */
    NULL,    /* HOLCOS3MINXQCNT */
    NULL,    /* HOLCOSCELLMAXLIMIT */
    NULL,    /* HOLCOSCELLSETLIMIT */
    NULL,    /* HOLCOSMINXQCNT */
    NULL,    /* HOLCOSPKTRESETLIMIT */
    NULL,    /* HOLCOSPKTSETLIMIT */
    NULL,    /* HOLCOSSTATUS */
    NULL,    /* HOLCOSSTATUS_HI */
    NULL,    /* HOLD */
    NULL,    /* HOLD12DROPCOUNT */
    NULL,    /* HOLDROP_PKT_CNT */
    NULL,    /* HOLD_COS0 */
    NULL,    /* HOLD_COS1 */
    NULL,    /* HOLD_COS2 */
    NULL,    /* HOLD_COS3 */
    NULL,    /* HOLD_COS4 */
    NULL,    /* HOLD_COS5 */
    NULL,    /* HOLD_COS6 */
    NULL,    /* HOLD_COS7 */
    NULL,    /* HOLD_COS0_X */
    NULL,    /* HOLD_COS0_Y */
    NULL,    /* HOLD_COS1_X */
    NULL,    /* HOLD_COS1_Y */
    NULL,    /* HOLD_COS2_X */
    NULL,    /* HOLD_COS2_Y */
    NULL,    /* HOLD_COS3_X */
    NULL,    /* HOLD_COS3_Y */
    NULL,    /* HOLD_COS4_X */
    NULL,    /* HOLD_COS4_Y */
    NULL,    /* HOLD_COS5_X */
    NULL,    /* HOLD_COS5_Y */
    NULL,    /* HOLD_COS6_X */
    NULL,    /* HOLD_COS6_Y */
    NULL,    /* HOLD_COS7_X */
    NULL,    /* HOLD_COS7_Y */
    NULL,    /* HOLD_COS_PORT_SELECT */
    NULL,    /* HOLD_COS_QM */
    NULL,    /* HOLD_COS_QM_X */
    NULL,    /* HOLD_COS_QM_Y */
    NULL,    /* HOLD_COS_SC */
    NULL,    /* HOLD_COS_SC_X */
    NULL,    /* HOLD_COS_SC_Y */
    NULL,    /* HOLD_X */
    NULL,    /* HOLD_Y */
    NULL,    /* HOLPKTRESETLIMIT */
    NULL,    /* HOLSTATUS */
    NULL,    /* HOLSTATUS_E2E */
    NULL,    /* HOL_MIN_TIME */
    NULL,    /* HOL_STATUS_UPDATE_TIME */
    NULL,    /* HOL_STAT_BMAP */
    NULL,    /* HOL_STAT_BMAP_HI */
    NULL,    /* HOL_STAT_CPU */
    NULL,    /* HOL_STAT_PORT */
    NULL,    /* HSE_DTU_ATE_STS0 */
    NULL,    /* HSE_DTU_ATE_STS1 */
    NULL,    /* HSE_DTU_ATE_STS2 */
    NULL,    /* HSE_DTU_ATE_TMODE */
    NULL,    /* HSE_DTU_LTE_ADR0 */
    NULL,    /* HSE_DTU_LTE_ADR1 */
    NULL,    /* HSE_DTU_LTE_D0F_0 */
    NULL,    /* HSE_DTU_LTE_D0F_1 */
    NULL,    /* HSE_DTU_LTE_D0F_2 */
    NULL,    /* HSE_DTU_LTE_D0F_3 */
    NULL,    /* HSE_DTU_LTE_D0R_0 */
    NULL,    /* HSE_DTU_LTE_D0R_1 */
    NULL,    /* HSE_DTU_LTE_D0R_2 */
    NULL,    /* HSE_DTU_LTE_D0R_3 */
    NULL,    /* HSE_DTU_LTE_D1F_0 */
    NULL,    /* HSE_DTU_LTE_D1F_1 */
    NULL,    /* HSE_DTU_LTE_D1F_2 */
    NULL,    /* HSE_DTU_LTE_D1F_3 */
    NULL,    /* HSE_DTU_LTE_D1R_0 */
    NULL,    /* HSE_DTU_LTE_D1R_1 */
    NULL,    /* HSE_DTU_LTE_D1R_2 */
    NULL,    /* HSE_DTU_LTE_D1R_3 */
    NULL,    /* HSE_DTU_LTE_STS_DONE */
    NULL,    /* HSE_DTU_LTE_STS_ERR_ADR */
    NULL,    /* HSE_DTU_LTE_STS_ERR_DF_0 */
    NULL,    /* HSE_DTU_LTE_STS_ERR_DF_1 */
    NULL,    /* HSE_DTU_LTE_STS_ERR_DF_2 */
    NULL,    /* HSE_DTU_LTE_STS_ERR_DF_3 */
    NULL,    /* HSE_DTU_LTE_STS_ERR_DR_0 */
    NULL,    /* HSE_DTU_LTE_STS_ERR_DR_1 */
    NULL,    /* HSE_DTU_LTE_STS_ERR_DR_2 */
    NULL,    /* HSE_DTU_LTE_STS_ERR_DR_3 */
    NULL,    /* HSE_DTU_LTE_TMODE0 */
    NULL,    /* HSE_DTU_LTE_TMODE1 */
    NULL,    /* HSE_DTU_MODE */
    NULL,    /* HTLS_UPLINK_CONTROL */
    NULL,    /* HTLS_UPLINK_DA */
    NULL,    /* HTLS_UPLINK_SA */
    NULL,    /* HTLS_UPLINK_TUNNEL */
    NULL,    /* HTLS_VC_LABEL */
    NULL,    /* IARB_DBGCTRL */
    &soc_reg_list[SOC_REG_INT_IARB_DEBUGr],
    NULL,    /* IARB_ECC_ERROR */
    NULL,    /* IARB_ECC_ERROR_MASK */
    NULL,    /* IARB_ERROR */
    NULL,    /* IARB_ERROR_MASK */
    &soc_reg_list[SOC_REG_INT_IARB_HDR_ECC_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_IARB_PIPE_X_LERAN_FIFO_ECC_STATUS_INTRr],
    NULL,    /* IARB_HW_CONTROL */
    NULL,    /* IARB_IL_ECC_STATUS */
    &soc_reg_list[SOC_REG_INT_IARB_LEARN_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_IARB_LEARN_FIFO_ECC_CONTROL_BCM56440_A0r],
    NULL,    /* IARB_PDU_ECC_STATUS */
    &soc_reg_list[SOC_REG_INT_IARB_PIPE_X_LERAN_FIFO_ECC_STATUS_INTR_BCM56440_A0r],
    NULL,    /* IARB_PIPE_Y_LERAN_FIFO_ECC_STATUS_INTR */
    &soc_reg_list[SOC_REG_INT_IARB_PKT_ECC_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_IARB_PKT_ECC_STATUS_INTR_BCM56440_A0r],
    NULL,    /* IARB_REGS_DEBUG */
    &soc_reg_list[SOC_REG_INT_IARB_SBUS_TIMER_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_IARB_TDM_CONTROL_BCM56440_A0r],
    NULL,    /* IARB_TDM_MAP */
    &soc_reg_list[SOC_REG_INT_IBCAST_BCM56440_A0r],
    NULL,    /* IBCAST_BLOCK_MASK */
    NULL,    /* IBCAST_BLOCK_MASK_64 */
    NULL,    /* IBCAST_BLOCK_MASK_HI */
    NULL,    /* IBKP_DISC */
    NULL,    /* IBKP_WARN */
    NULL,    /* IBPBKPSTATUS */
    NULL,    /* IBPBKPSTATUS_HI */
    NULL,    /* IBPCELLCOUNT */
    NULL,    /* IBPCELLRESETLIMIT */
    NULL,    /* IBPCELLSETLIMIT */
    NULL,    /* IBPCOSPKTCOUNT */
    NULL,    /* IBPCOSPKTSETLIMIT */
    NULL,    /* IBPDISCARDSETLIMIT */
    NULL,    /* IBPDISCSTATUS */
    NULL,    /* IBPDISCSTATUS_HI */
    NULL,    /* IBPPKTCOUNT */
    NULL,    /* IBPPKTRESETLIMIT */
    NULL,    /* IBPPKTSETLIMIT */
    NULL,    /* IBP_DROP_PKT_CNT */
    NULL,    /* IBP_MIN_TIME */
    NULL,    /* IBP_STATUS_UPDATE_TIME */
    NULL,    /* ICBP_FULL */
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_0r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_1r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_2r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_3r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_4r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_5r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_6r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_7r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_8r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_9r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_10r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_11r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_12r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_13r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_14r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_15r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_16r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_17r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_18r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_19r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_20r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_21r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_22r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_23r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_24r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_25r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_26r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_27r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_28r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_29r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_30r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_31r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_32r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_33r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_34r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_35r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_36r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_37r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_38r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_39r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_40r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_41r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_42r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_43r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_44r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_45r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_46r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_47r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_48r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_49r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_50r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_51r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_52r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_53r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_54r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_55r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_56r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_57r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_58r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_59r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_60r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_61r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_62r],
    &soc_reg_list[SOC_REG_INT_ICHCTL_CHID_63r],
    &soc_reg_list[SOC_REG_INT_ICMAP0_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP0_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP0_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP0_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP0_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP0_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP0_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP0_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP0_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP0_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP0_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP0_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP0_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP0_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP0_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP0_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP10_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP10_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP10_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP10_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP10_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP10_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP10_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP10_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP10_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP10_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP10_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP10_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP10_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP10_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP10_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP10_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP11_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP11_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP11_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP11_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP11_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP11_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP11_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP11_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP11_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP11_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP11_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP11_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP11_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP11_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP11_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP11_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP12_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP12_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP12_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP12_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP12_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP12_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP12_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP12_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP12_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP12_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP12_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP12_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP12_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP12_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP12_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP12_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP13_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP13_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP13_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP13_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP13_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP13_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP13_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP13_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP13_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP13_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP13_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP13_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP13_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP13_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP13_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP13_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP14_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP14_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP14_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP14_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP14_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP14_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP14_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP14_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP14_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP14_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP14_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP14_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP14_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP14_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP14_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP14_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP15_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP15_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP15_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP15_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP15_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP15_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP15_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP15_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP15_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP15_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP15_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP15_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP15_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP15_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP15_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP15_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP16_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP16_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP16_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP16_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP16_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP16_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP16_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP16_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP16_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP16_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP16_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP16_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP16_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP16_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP16_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP16_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP17_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP17_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP17_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP17_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP17_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP17_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP17_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP17_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP17_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP17_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP17_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP17_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP17_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP17_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP17_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP17_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP18_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP18_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP18_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP18_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP18_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP18_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP18_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP18_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP18_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP18_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP18_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP18_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP18_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP18_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP18_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP18_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP19_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP19_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP19_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP19_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP19_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP19_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP19_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP19_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP19_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP19_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP19_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP19_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP19_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP19_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP19_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP19_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP1_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP1_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP1_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP1_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP1_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP1_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP1_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP1_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP1_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP1_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP1_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP1_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP1_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP1_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP1_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP1_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP20_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP20_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP20_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP20_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP20_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP20_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP20_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP20_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP20_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP20_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP20_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP20_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP20_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP20_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP20_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP20_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP21_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP21_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP21_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP21_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP21_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP21_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP21_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP21_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP21_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP21_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP21_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP21_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP21_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP21_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP21_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP21_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP22_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP22_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP22_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP22_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP22_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP22_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP22_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP22_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP22_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP22_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP22_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP22_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP22_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP22_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP22_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP22_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP23_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP23_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP23_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP23_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP23_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP23_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP23_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP23_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP23_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP23_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP23_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP23_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP23_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP23_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP23_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP23_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP24_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP24_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP24_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP24_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP24_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP24_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP24_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP24_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP24_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP24_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP24_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP24_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP24_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP24_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP24_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP24_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP25_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP25_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP25_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP25_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP25_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP25_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP25_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP25_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP25_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP25_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP25_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP25_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP25_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP25_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP25_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP25_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP26_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP26_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP26_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP26_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP26_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP26_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP26_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP26_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP26_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP26_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP26_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP26_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP26_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP26_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP26_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP26_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP27_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP27_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP27_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP27_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP27_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP27_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP27_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP27_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP27_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP27_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP27_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP27_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP27_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP27_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP27_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP27_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP28_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP28_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP28_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP28_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP28_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP28_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP28_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP28_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP28_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP28_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP28_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP28_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP28_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP28_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP28_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP28_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP29_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP29_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP29_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP29_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP29_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP29_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP29_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP29_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP29_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP29_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP29_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP29_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP29_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP29_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP29_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP29_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP2_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP2_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP2_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP2_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP2_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP2_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP2_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP2_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP2_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP2_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP2_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP2_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP2_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP2_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP2_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP2_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP30_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP30_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP30_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP30_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP30_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP30_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP30_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP30_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP30_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP30_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP30_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP30_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP30_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP30_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP30_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP30_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP31_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP31_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP31_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP31_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP31_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP31_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP31_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP31_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP31_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP31_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP31_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP31_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP31_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP31_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP31_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP31_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP3_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP3_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP3_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP3_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP3_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP3_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP3_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP3_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP3_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP3_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP3_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP3_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP3_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP3_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP3_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP3_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP4_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP4_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP4_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP4_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP4_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP4_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP4_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP4_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP4_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP4_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP4_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP4_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP4_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP4_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP4_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP4_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP5_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP5_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP5_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP5_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP5_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP5_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP5_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP5_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP5_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP5_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP5_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP5_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP5_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP5_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP5_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP5_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP6_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP6_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP6_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP6_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP6_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP6_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP6_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP6_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP6_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP6_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP6_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP6_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP6_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP6_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP6_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP6_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP7_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP7_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP7_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP7_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP7_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP7_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP7_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP7_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP7_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP7_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP7_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP7_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP7_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP7_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP7_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP7_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP8_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP8_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP8_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP8_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP8_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP8_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP8_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP8_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP8_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP8_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP8_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP8_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP8_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP8_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP8_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP8_CID_15r],
    &soc_reg_list[SOC_REG_INT_ICMAP9_CID_0r],
    &soc_reg_list[SOC_REG_INT_ICMAP9_CID_1r],
    &soc_reg_list[SOC_REG_INT_ICMAP9_CID_2r],
    &soc_reg_list[SOC_REG_INT_ICMAP9_CID_3r],
    &soc_reg_list[SOC_REG_INT_ICMAP9_CID_4r],
    &soc_reg_list[SOC_REG_INT_ICMAP9_CID_5r],
    &soc_reg_list[SOC_REG_INT_ICMAP9_CID_6r],
    &soc_reg_list[SOC_REG_INT_ICMAP9_CID_7r],
    &soc_reg_list[SOC_REG_INT_ICMAP9_CID_8r],
    &soc_reg_list[SOC_REG_INT_ICMAP9_CID_9r],
    &soc_reg_list[SOC_REG_INT_ICMAP9_CID_10r],
    &soc_reg_list[SOC_REG_INT_ICMAP9_CID_11r],
    &soc_reg_list[SOC_REG_INT_ICMAP9_CID_12r],
    &soc_reg_list[SOC_REG_INT_ICMAP9_CID_13r],
    &soc_reg_list[SOC_REG_INT_ICMAP9_CID_14r],
    &soc_reg_list[SOC_REG_INT_ICMAP9_CID_15r],
    NULL,    /* ICONFIG */
    NULL,    /* ICONTROL_OPCODE */
    NULL,    /* ICONTROL_OPCODE_BITMAP */
    NULL,    /* ICONTROL_OPCODE_BITMAP_64 */
    NULL,    /* ICONTROL_OPCODE_BITMAP_PARITY_CONTROL */
    NULL,    /* ICONTROL_OPCODE_BITMAP_PARITY_STATUS_INTR */
    NULL,    /* ICONTROL_OPCODE_BITMAP_PARITY_STATUS_NACK */
    NULL,    /* ICOS_MAP_SEL */
    NULL,    /* ICOS_SEL */
    NULL,    /* ICOS_SEL_2 */
    NULL,    /* ICPU_CONTROL */
    &soc_reg_list[SOC_REG_INT_ICTRL_BCM56440_A0r],
    NULL,    /* IDLF_TRUNK_BLOCK_MASK */
    &soc_reg_list[SOC_REG_INT_IE2E_CONTROL_BCM56440_A0r],
    NULL,    /* IE2E_MAX_RATE */
    NULL,    /* IEGRBLK */
    NULL,    /* IEGR_DBG */
    NULL,    /* IEGR_ENABLE */
    NULL,    /* IEGR_PORT */
    NULL,    /* IEGR_PORT_64 */
    NULL,    /* IEGR_PORT_L3UC_MODS */
    NULL,    /* IEGR_SNGL_OUT */
    NULL,    /* IEGR_SNGL_PKT */
    NULL,    /* IEMIRROR_CONTROL */
    NULL,    /* IEMIRROR_CONTROL1 */
    NULL,    /* IEMIRROR_CONTROL1_64 */
    NULL,    /* IEMIRROR_CONTROL2_64 */
    NULL,    /* IEMIRROR_CONTROL3_64 */
    NULL,    /* IEMIRROR_CONTROL_64 */
    NULL,    /* IEMIRROR_CONTROL_HI */
    NULL,    /* IESMIF_CONTROL */
    NULL,    /* IESMIF_CONTROL2 */
    NULL,    /* IESMIF_ECB_ECC_STATUS_DBE */
    NULL,    /* IESMIF_ECB_ECC_STATUS_SBE */
    NULL,    /* IESMIF_ECB_SBE_SYNDROME12 */
    NULL,    /* IESMIF_INTR_CLEAR */
    NULL,    /* IESMIF_INTR_ENABLE */
    NULL,    /* IESMIF_INTR_STATUS */
    NULL,    /* IESMIF_STATUS2 */
    NULL,    /* IESMIF_STATUS3 */
    NULL,    /* IESMIF_STATUS4 */
    NULL,    /* IESMIF_STATUS5 */
    NULL,    /* IESMIF_STATUS6 */
    NULL,    /* IESMIF_STATUS7 */
    NULL,    /* IFP_BUS_PARITY_DEBUG */
    NULL,    /* IFP_COUNTER_MUX_DATA_STAGING_PARITY_CONTROL */
    NULL,    /* IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTR */
    &soc_reg_list[SOC_REG_INT_IFP_METER_PARITY_CONTROL_BCM56840_A0r],
    NULL,    /* IFP_COUNTER_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_IFP_COUNTER_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_IFP_COUNTER_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* IFP_GM_LOGICAL_TO_PHYSICAL_MAPPING */
    NULL,    /* IFP_HW_CONTROL */
    NULL,    /* IFP_ING_DVP_2_CONTROL */
    NULL,    /* IFP_ING_DVP_2_PARITY_CONTROL */
    NULL,    /* IFP_ING_DVP_2_PARITY_STATUS_INTR */
    NULL,    /* IFP_ING_DVP_2_PARITY_STATUS_NACK */
    NULL,    /* IFP_METER_MUX_DATA_STAGING_PARITY_CONTROL */
    NULL,    /* IFP_METER_MUX_DATA_STAGING_PARITY_STATUS_INTR */
    &soc_reg_list[SOC_REG_INT_IFP_POLICY_PARITY_CONTROL_BCM56840_A0r],
    NULL,    /* IFP_METER_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_IFP_METER_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_IFP_METER_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_IFP_METER_TABLE_TM_SLICE_0_2r],
    &soc_reg_list[SOC_REG_INT_IFP_METER_TABLE_TM_SLICE_3_5r],
    &soc_reg_list[SOC_REG_INT_IFP_METER_TABLE_TM_SLICE_6_8r],
    &soc_reg_list[SOC_REG_INT_IFP_METER_TABLE_TM_SLICE_9_11r],
    NULL,    /* IFP_PARITY_ERROR */
    NULL,    /* IFP_PARITY_ERROR_MASK */
    &soc_reg_list[SOC_REG_INT_IFP_POLICY_PARITY_CONTROL_BCM56440_A0r],
    NULL,    /* IFP_POLICY_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_IFP_POLICY_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_IFP_POLICY_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* IFP_POLICY_TABLE_PARITY_CONTROL */
    NULL,    /* IFP_POLICY_TABLE_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_IFP_PWR_WATCH_DOG_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_IFP_PWR_WATCH_DOG_STATUS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_IFP_REDIRECTION_PROFILE_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_IFP_REDIRECTION_PROFILE_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_IFP_REDIRECTION_PROFILE_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_IFP_COUNTER_PARITY_CONTROL_BCM56840_A0r],
    NULL,    /* IFP_STORM_CONTROL_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_IFP_STORM_CONTROL_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_IFP_STORM_CONTROL_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_IGMP_MLD_PKT_CONTROL_BCM56840_A0r],
    NULL,    /* IGR_CONFIG */
    NULL,    /* IGR_DEBUG */
    NULL,    /* IGR_IPORT */
    NULL,    /* IGR_PORT */
    NULL,    /* IGR_VLAN_CONTROL */
    &soc_reg_list[SOC_REG_INT_IHG_LOOKUP_BCM56840_A0r],
    NULL,    /* IHIGIG_CONTROL */
    NULL,    /* IHOLD */
    NULL,    /* IHOLD0 */
    NULL,    /* IHOLD1 */
    NULL,    /* IHOLD2 */
    NULL,    /* IHOLD3 */
    NULL,    /* IHOLD4 */
    NULL,    /* IHOLD5 */
    NULL,    /* IHOLD6 */
    NULL,    /* IHOLD7 */
    NULL,    /* IHOLD8 */
    NULL,    /* IHOLD9 */
    NULL,    /* IHOLD10 */
    NULL,    /* IHOLD11 */
    NULL,    /* IHOLD12 */
    NULL,    /* IHOLD13 */
    NULL,    /* IHOLSTATUS */
    NULL,    /* IHOL_D0 */
    NULL,    /* IHOL_D1 */
    NULL,    /* IHOL_D2 */
    NULL,    /* IHOL_D3 */
    NULL,    /* IHOL_MH0 */
    NULL,    /* IHOL_MH1 */
    NULL,    /* IHOL_MH2 */
    NULL,    /* IHOL_RX_DA_LS */
    NULL,    /* IHOL_RX_DA_MS */
    NULL,    /* IHOL_RX_LENGTH_TYPE */
    NULL,    /* IHOL_RX_OPCODE */
    NULL,    /* IIBP_D0 */
    NULL,    /* IIBP_D1 */
    NULL,    /* IIBP_D2 */
    NULL,    /* IIBP_D3 */
    NULL,    /* IIBP_MH0 */
    NULL,    /* IIBP_MH1 */
    NULL,    /* IIBP_MH2 */
    NULL,    /* IIBP_RX_DA_LS */
    NULL,    /* IIBP_RX_DA_MS */
    NULL,    /* IIBP_RX_LENGTH_TYPE */
    NULL,    /* IIBP_RX_OPCODE */
    NULL,    /* IIF_ENTRY_SRCH_AVAIL */
    NULL,    /* IIMBP */
    NULL,    /* IIMRP */
    NULL,    /* IING_DBG */
    NULL,    /* IING_EGRMSKBMAP */
    NULL,    /* IING_EGRMSKBMAP_64 */
    &soc_reg_list[SOC_REG_INT_IIPMC_BCM56440_A0r],
    NULL,    /* IIPMC_TRUNK_BLOCK_MASK */
    NULL,    /* IIPPKTS */
    NULL,    /* IIRSEL_TM_REG_1 */
    NULL,    /* IKNOWN_MCAST_BLOCK_MASK */
    NULL,    /* IKNOWN_MCAST_BLOCK_MASK_64 */
    NULL,    /* IL2LU_PWR_WATCH_DOG_CONTROL */
    NULL,    /* IL2LU_PWR_WATCH_DOG_STATUS */
    NULL,    /* IL2LU_TM_REG_1 */
    NULL,    /* IL2LU_WW_REG_1 */
    NULL,    /* IL2MC_TM_REG_1 */
    NULL,    /* IL3LU_TM_REG_1 */
    NULL,    /* IL3MC_ERBFIFO_STATUS */
    NULL,    /* IL3MC_ERB_CTL */
    NULL,    /* IL3MC_ERB_INTR_CLEAR */
    NULL,    /* IL3MC_ERB_INTR_ENABLE */
    NULL,    /* IL3MC_ERB_INTR_STATUS */
    NULL,    /* IL3MC_EXTFP_POLICY_DED_INFO */
    NULL,    /* IL3MC_EXTFP_POLICY_SEC_INFO */
    NULL,    /* IL3MC_FP0RSPFIFO_RS_CTL */
    NULL,    /* IL3MC_FP0RSPFIFO_RS_STATUS */
    NULL,    /* IL3MC_FP1RSPFIFO_RS_CTL */
    NULL,    /* IL3MC_FP1RSPFIFO_RS_STATUS */
    NULL,    /* IL3MC_FPCREQFIFO_WS_STATUS */
    NULL,    /* IL3MC_IPCF_PTR_MISMATCH_INFO */
    NULL,    /* IL3MC_L2L3RSPFIFO_RS_CTL */
    NULL,    /* IL3MC_L2L3RSPFIFO_RS_STATUS */
    NULL,    /* IL3MC_TM_REG_1 */
    NULL,    /* ILINK */
    NULL,    /* ILLEGAL_TYPE_CNT */
    NULL,    /* ILLEGAL_TYPE_CNT_CG0 */
    NULL,    /* ILLEGAL_TYPE_CNT_CG1 */
    NULL,    /* ILNKBLK */
    NULL,    /* ILOCAL_SW_DISABLE_DEFAULT_PBM */
    NULL,    /* ILOCAL_SW_DISABLE_DEFAULT_PBM_64 */
    NULL,    /* ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR */
    NULL,    /* ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64 */
    NULL,    /* ILPM_TM_REG_1 */
    NULL,    /* ILPM_TM_REG_2 */
    &soc_reg_list[SOC_REG_INT_ILTOMC_BCM56440_A0r],
    NULL,    /* IL_DEBUG_CAT4K_OOBFC */
    NULL,    /* IL_DEBUG_CONFIG */
    NULL,    /* IL_DEBUG_CREDIT */
    NULL,    /* IL_ECC_DEBUG0 */
    NULL,    /* IL_ECC_ERROR_ADDR_0 */
    NULL,    /* IL_ECC_ERROR_ADDR_1 */
    NULL,    /* IL_ECC_ERROR_L2_INTERRUPT_MASK */
    NULL,    /* IL_ECC_ERROR_L2_INTR */
    NULL,    /* IL_ERRINJ_CMDSTS_DONE */
    NULL,    /* IL_ERRINJ_CMDSTS_GO */
    NULL,    /* IL_ERRINJ_CONFIG_CONTINUOUS */
    NULL,    /* IL_ERRINJ_CONFIG_COUNT */
    NULL,    /* IL_ERRINJ_CONFIG_LANE_0 */
    NULL,    /* IL_FLOWCONTROL_CONFIG */
    NULL,    /* IL_FLOWCONTROL_L2_INTERRUPT_MASK */
    NULL,    /* IL_FLOWCONTROL_L2_INTR */
    NULL,    /* IL_FLOWCONTROL_OOB_RX_STS */
    NULL,    /* IL_FLOWCONTROL_RXFC_OVERRIDE_VAL0 */
    NULL,    /* IL_FLOWCONTROL_RXFC_OVERRIDE_VAL1 */
    NULL,    /* IL_FLOWCONTROL_RXFC_STS0 */
    NULL,    /* IL_FLOWCONTROL_RXFC_STS1 */
    NULL,    /* IL_FLOWCONTROL_TXFC_OVERRIDE_VAL0 */
    NULL,    /* IL_FLOWCONTROL_TXFC_OVERRIDE_VAL1 */
    NULL,    /* IL_FLOWCONTROL_TXFC_STS0 */
    NULL,    /* IL_FLOWCONTROL_TXFC_STS1 */
    NULL,    /* IL_GLOBAL_CONFIG */
    NULL,    /* IL_GLOBAL_CONTROL */
    NULL,    /* IL_GLOBAL_ERROR_STATUS */
    NULL,    /* IL_IEEE_CRC32_CONFIG */
    NULL,    /* IL_LOOPBACK_CONFIG */
    NULL,    /* IL_MEMORY_INIT */
    NULL,    /* IL_MEMORY_INIT_DONE */
    NULL,    /* IL_MEM_DEBUG0 */
    NULL,    /* IL_MEM_DEBUG1 */
    NULL,    /* IL_MEM_DEBUG2 */
    NULL,    /* IL_MU_LLFC_CONTROL */
    NULL,    /* IL_MU_LLFC_STATUS */
    NULL,    /* IL_PKTCAP_CHANNEL_SEL_0 */
    NULL,    /* IL_PKTCAP_CHANNEL_SEL_1 */
    NULL,    /* IL_PKTCAP_CONFIG */
    NULL,    /* IL_PKTCAP_CONTROL */
    NULL,    /* IL_PKTCAP_PKTHDR_0 */
    NULL,    /* IL_PKTCAP_PKTHDR_1 */
    NULL,    /* IL_PKTCAP_PKTHDR_2 */
    NULL,    /* IL_PKTCAP_PKTHDR_3 */
    NULL,    /* IL_PKTCAP_PKTHDR_4 */
    NULL,    /* IL_PKTCAP_PKTHDR_5 */
    NULL,    /* IL_PKTCAP_PKTHDR_6 */
    NULL,    /* IL_PKTCAP_PKTHDR_7 */
    NULL,    /* IL_PKTCAP_PKTHDR_8 */
    NULL,    /* IL_PKTCAP_PKTHDR_9 */
    NULL,    /* IL_PKTCAP_PKTHDR_10 */
    NULL,    /* IL_PKTCAP_PKTHDR_11 */
    NULL,    /* IL_PKTCAP_PKTHDR_12 */
    NULL,    /* IL_PKTCAP_PKTHDR_13 */
    NULL,    /* IL_PKTCAP_PKTHDR_14 */
    NULL,    /* IL_PKTCAP_PKTHDR_15 */
    NULL,    /* IL_PKTCAP_PKTHDR_16 */
    NULL,    /* IL_PKTCAP_PKTHDR_17 */
    NULL,    /* IL_PKTCAP_PKTHDR_18 */
    NULL,    /* IL_PKTCAP_PKTHDR_19 */
    NULL,    /* IL_PKTCAP_PKTHDR_20 */
    NULL,    /* IL_PKTCAP_PKTHDR_21 */
    NULL,    /* IL_PKTCAP_PKTHDR_22 */
    NULL,    /* IL_PKTCAP_PKTHDR_23 */
    NULL,    /* IL_PKTCAP_PKTHDR_24 */
    NULL,    /* IL_PKTCAP_PKTHDR_25 */
    NULL,    /* IL_PKTCAP_PKTHDR_26 */
    NULL,    /* IL_PKTCAP_PKTHDR_27 */
    NULL,    /* IL_PKTCAP_PKTHDR_28 */
    NULL,    /* IL_PKTCAP_PKTHDR_29 */
    NULL,    /* IL_PKTCAP_PKTHDR_30 */
    NULL,    /* IL_PKTCAP_PKTHDR_31 */
    NULL,    /* IL_PKTCAP_PKTHDR_32 */
    NULL,    /* IL_PKTCAP_PKTHDR_33 */
    NULL,    /* IL_PKTCAP_PKTHDR_34 */
    NULL,    /* IL_PKTCAP_PKTHDR_35 */
    NULL,    /* IL_PKTCAP_PKTHDR_36 */
    NULL,    /* IL_PKTCAP_PKTHDR_37 */
    NULL,    /* IL_PKTCAP_PKTHDR_38 */
    NULL,    /* IL_PKTCAP_PKTHDR_39 */
    NULL,    /* IL_PKTCAP_PKTHDR_40 */
    NULL,    /* IL_PKTCAP_PKTHDR_41 */
    NULL,    /* IL_PKTCAP_PKTHDR_42 */
    NULL,    /* IL_PKTCAP_PKTHDR_43 */
    NULL,    /* IL_PKTCAP_PKTHDR_44 */
    NULL,    /* IL_PKTCAP_PKTHDR_45 */
    NULL,    /* IL_PKTCAP_PKTHDR_46 */
    NULL,    /* IL_PKTCAP_PKTHDR_47 */
    NULL,    /* IL_PKTCAP_PKTHDR_48 */
    NULL,    /* IL_PKTCAP_PKTHDR_49 */
    NULL,    /* IL_PKTCAP_PKTHDR_50 */
    NULL,    /* IL_PKTCAP_PKTHDR_51 */
    NULL,    /* IL_PKTCAP_PKTHDR_52 */
    NULL,    /* IL_PKTCAP_PKTHDR_53 */
    NULL,    /* IL_PKTCAP_PKTHDR_54 */
    NULL,    /* IL_PKTCAP_PKTHDR_55 */
    NULL,    /* IL_PKTCAP_PKTHDR_56 */
    NULL,    /* IL_PKTCAP_PKTHDR_57 */
    NULL,    /* IL_PKTCAP_PKTHDR_58 */
    NULL,    /* IL_PKTCAP_PKTHDR_59 */
    NULL,    /* IL_PKTCAP_PKTHDR_60 */
    NULL,    /* IL_PKTCAP_PKTHDR_61 */
    NULL,    /* IL_PKTCAP_PKTHDR_62 */
    NULL,    /* IL_PKTCAP_PKTHDR_63 */
    NULL,    /* IL_PKTCAP_PKTSB_0 */
    NULL,    /* IL_PKTCAP_PKTSB_1 */
    NULL,    /* IL_PKTCAP_PKTSB_2 */
    NULL,    /* IL_PKTCAP_PKTSB_3 */
    NULL,    /* IL_PKTCAP_PKTSB_4 */
    NULL,    /* IL_PKTCAP_PKTSB_5 */
    NULL,    /* IL_PKTCAP_PKTSB_6 */
    NULL,    /* IL_PKTCAP_PKTSB_7 */
    NULL,    /* IL_PKTCAP_STATUS */
    NULL,    /* IL_PKTINJ_CONFIG0 */
    NULL,    /* IL_PKTINJ_CONFIG1 */
    NULL,    /* IL_PKTINJ_CONFIG2 */
    NULL,    /* IL_PKTINJ_CONFIG3 */
    NULL,    /* IL_PKTINJ_CONFIG4 */
    NULL,    /* IL_PKTINJ_CONFIG5 */
    NULL,    /* IL_PKTINJ_CONTROL */
    NULL,    /* IL_PKTINJ_PKTHDR_0 */
    NULL,    /* IL_PKTINJ_PKTHDR_1 */
    NULL,    /* IL_PKTINJ_PKTHDR_2 */
    NULL,    /* IL_PKTINJ_PKTHDR_3 */
    NULL,    /* IL_PKTINJ_PKTHDR_4 */
    NULL,    /* IL_PKTINJ_PKTHDR_5 */
    NULL,    /* IL_PKTINJ_PKTHDR_6 */
    NULL,    /* IL_PKTINJ_PKTHDR_7 */
    NULL,    /* IL_PKTINJ_PKTHDR_8 */
    NULL,    /* IL_PKTINJ_PKTHDR_9 */
    NULL,    /* IL_PKTINJ_PKTHDR_10 */
    NULL,    /* IL_PKTINJ_PKTHDR_11 */
    NULL,    /* IL_PKTINJ_PKTHDR_12 */
    NULL,    /* IL_PKTINJ_PKTHDR_13 */
    NULL,    /* IL_PKTINJ_PKTHDR_14 */
    NULL,    /* IL_PKTINJ_PKTHDR_15 */
    NULL,    /* IL_PKTINJ_PKTHDR_16 */
    NULL,    /* IL_PKTINJ_PKTHDR_17 */
    NULL,    /* IL_PKTINJ_PKTHDR_18 */
    NULL,    /* IL_PKTINJ_PKTHDR_19 */
    NULL,    /* IL_PKTINJ_PKTHDR_20 */
    NULL,    /* IL_PKTINJ_PKTHDR_21 */
    NULL,    /* IL_PKTINJ_PKTHDR_22 */
    NULL,    /* IL_PKTINJ_PKTHDR_23 */
    NULL,    /* IL_PKTINJ_PKTHDR_24 */
    NULL,    /* IL_PKTINJ_PKTHDR_25 */
    NULL,    /* IL_PKTINJ_PKTHDR_26 */
    NULL,    /* IL_PKTINJ_PKTHDR_27 */
    NULL,    /* IL_PKTINJ_PKTHDR_28 */
    NULL,    /* IL_PKTINJ_PKTHDR_29 */
    NULL,    /* IL_PKTINJ_PKTHDR_30 */
    NULL,    /* IL_PKTINJ_PKTHDR_31 */
    NULL,    /* IL_PKTINJ_PKTHDR_32 */
    NULL,    /* IL_PKTINJ_PKTHDR_33 */
    NULL,    /* IL_PKTINJ_PKTHDR_34 */
    NULL,    /* IL_PKTINJ_PKTHDR_35 */
    NULL,    /* IL_PKTINJ_PKTHDR_36 */
    NULL,    /* IL_PKTINJ_PKTHDR_37 */
    NULL,    /* IL_PKTINJ_PKTHDR_38 */
    NULL,    /* IL_PKTINJ_PKTHDR_39 */
    NULL,    /* IL_PKTINJ_PKTHDR_40 */
    NULL,    /* IL_PKTINJ_PKTHDR_41 */
    NULL,    /* IL_PKTINJ_PKTHDR_42 */
    NULL,    /* IL_PKTINJ_PKTHDR_43 */
    NULL,    /* IL_PKTINJ_PKTHDR_44 */
    NULL,    /* IL_PKTINJ_PKTHDR_45 */
    NULL,    /* IL_PKTINJ_PKTHDR_46 */
    NULL,    /* IL_PKTINJ_PKTHDR_47 */
    NULL,    /* IL_PKTINJ_PKTHDR_48 */
    NULL,    /* IL_PKTINJ_PKTHDR_49 */
    NULL,    /* IL_PKTINJ_PKTHDR_50 */
    NULL,    /* IL_PKTINJ_PKTHDR_51 */
    NULL,    /* IL_PKTINJ_PKTHDR_52 */
    NULL,    /* IL_PKTINJ_PKTHDR_53 */
    NULL,    /* IL_PKTINJ_PKTHDR_54 */
    NULL,    /* IL_PKTINJ_PKTHDR_55 */
    NULL,    /* IL_PKTINJ_PKTHDR_56 */
    NULL,    /* IL_PKTINJ_PKTHDR_57 */
    NULL,    /* IL_PKTINJ_PKTHDR_58 */
    NULL,    /* IL_PKTINJ_PKTHDR_59 */
    NULL,    /* IL_PKTINJ_PKTHDR_60 */
    NULL,    /* IL_PKTINJ_PKTHDR_61 */
    NULL,    /* IL_PKTINJ_PKTHDR_62 */
    NULL,    /* IL_PKTINJ_PKTHDR_63 */
    NULL,    /* IL_PKTINJ_STATUS */
    NULL,    /* IL_RX_CDR_LOCK_CONTROL */
    NULL,    /* IL_RX_CHAN_ENABLE0 */
    NULL,    /* IL_RX_CHAN_ENABLE1 */
    NULL,    /* IL_RX_CONFIG */
    NULL,    /* IL_RX_CORE_CONFIG0 */
    NULL,    /* IL_RX_CORE_CONFIG1 */
    NULL,    /* IL_RX_CORE_CONTROL0 */
    NULL,    /* IL_RX_CORE_STATUS0 */
    NULL,    /* IL_RX_CORE_STATUS1 */
    NULL,    /* IL_RX_CORE_STATUS2 */
    NULL,    /* IL_RX_CORE_STAT_MU_0 */
    NULL,    /* IL_RX_ERRDET0_L2_INTERRUPT_MASK */
    NULL,    /* IL_RX_ERRDET0_L2_INTR */
    NULL,    /* IL_RX_ERRDET1_L2_INTERRUPT_MASK */
    NULL,    /* IL_RX_ERRDET1_L2_INTR */
    NULL,    /* IL_RX_ERRDET2_L2_INTERRUPT_MASK */
    NULL,    /* IL_RX_ERRDET2_L2_INTR */
    NULL,    /* IL_RX_ERRDET3_L2_INTERRUPT_MASK */
    NULL,    /* IL_RX_ERRDET3_L2_INTR */
    NULL,    /* IL_RX_ERRDET4_L2_INTERRUPT_MASK */
    NULL,    /* IL_RX_ERRDET4_L2_INTR */
    NULL,    /* IL_RX_ERRDET5_L2_INTERRUPT_MASK */
    NULL,    /* IL_RX_ERRDET5_L2_INTR */
    NULL,    /* IL_RX_LANE_SWAP_CONTROL_0 */
    NULL,    /* IL_RX_LANE_SWAP_CONTROL_1 */
    NULL,    /* IL_RX_LANE_SWAP_CONTROL_2 */
    NULL,    /* IL_RX_LANE_SWAP_CONTROL_3 */
    NULL,    /* IL_RX_LANE_SWAP_CONTROL_4 */
    NULL,    /* IL_RX_LANE_SWAP_CONTROL_5 */
    NULL,    /* IL_RX_LANE_SWAP_CONTROL_6 */
    NULL,    /* IL_RX_LANE_SWAP_CONTROL_7 */
    NULL,    /* IL_RX_LANE_SWAP_CONTROL_8 */
    NULL,    /* IL_RX_LANE_SWAP_CONTROL_9 */
    NULL,    /* IL_RX_LANE_SWAP_CONTROL_10 */
    NULL,    /* IL_RX_LANE_SWAP_CONTROL_11 */
    NULL,    /* IL_RX_LANE_SWAP_CONTROL_12 */
    NULL,    /* IL_RX_LANE_SWAP_CONTROL_13 */
    NULL,    /* IL_RX_LANE_SWAP_CONTROL_14 */
    NULL,    /* IL_RX_LANE_SWAP_CONTROL_15 */
    NULL,    /* IL_STATS_RXSAT0_INTERRUPT_MASK */
    NULL,    /* IL_STATS_RXSAT0_INTR */
    NULL,    /* IL_STATS_RXSAT1_INTERRUPT_MASK */
    NULL,    /* IL_STATS_RXSAT1_INTR */
    NULL,    /* IL_STATS_TXSAT0_INTERRUPT_MASK */
    NULL,    /* IL_STATS_TXSAT0_INTR */
    NULL,    /* IL_STATS_TXSAT1_INTERRUPT_MASK */
    NULL,    /* IL_STATS_TXSAT1_INTR */
    NULL,    /* IL_TX_CHAN_ENABLE0 */
    NULL,    /* IL_TX_CHAN_ENABLE1 */
    NULL,    /* IL_TX_CONFIG */
    NULL,    /* IL_TX_CORE_CONFIG0 */
    NULL,    /* IL_TX_CORE_CONFIG1 */
    NULL,    /* IL_TX_CORE_CONFIG2 */
    NULL,    /* IL_TX_CORE_CONTROL0 */
    NULL,    /* IL_TX_CORE_CONTROL_MU_0 */
    NULL,    /* IL_TX_ERRDET0_L2_INTERRUPT_MASK */
    NULL,    /* IL_TX_ERRDET0_L2_INTR */
    NULL,    /* IL_TX_LANE_SWAP_CONTROL_0 */
    NULL,    /* IL_TX_LANE_SWAP_CONTROL_1 */
    NULL,    /* IL_TX_LANE_SWAP_CONTROL_2 */
    NULL,    /* IL_TX_LANE_SWAP_CONTROL_3 */
    NULL,    /* IL_TX_LANE_SWAP_CONTROL_4 */
    NULL,    /* IL_TX_LANE_SWAP_CONTROL_5 */
    NULL,    /* IL_TX_LANE_SWAP_CONTROL_6 */
    NULL,    /* IL_TX_LANE_SWAP_CONTROL_7 */
    NULL,    /* IL_TX_LANE_SWAP_CONTROL_8 */
    NULL,    /* IL_TX_LANE_SWAP_CONTROL_9 */
    NULL,    /* IL_TX_LANE_SWAP_CONTROL_10 */
    NULL,    /* IL_TX_LANE_SWAP_CONTROL_11 */
    NULL,    /* IL_TX_LANE_SWAP_CONTROL_12 */
    NULL,    /* IL_TX_LANE_SWAP_CONTROL_13 */
    NULL,    /* IL_TX_LANE_SWAP_CONTROL_14 */
    NULL,    /* IL_TX_LANE_SWAP_CONTROL_15 */
    NULL,    /* IL_TX_REF_CLOCK_SELECT */
    NULL,    /* IMBP */
    NULL,    /* IMC_TRUNK_BLOCK_MASK */
    NULL,    /* IMIRROR */
    NULL,    /* IMIRROR_BITMAP */
    NULL,    /* IMIRROR_BITMAP_64 */
    &soc_reg_list[SOC_REG_INT_IMIRROR_BITMAP_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_IMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_IMIRROR_BITMAP_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* IMIRROR_CONTROL */
    NULL,    /* IMIRROR_DEST_BITMAP */
    NULL,    /* IMMU_FUSE_DEBUG0 */
    NULL,    /* IMMU_FUSE_DEBUG1 */
    NULL,    /* IMMU_FUSE_DEBUG2 */
    NULL,    /* IMODPORT_15_8 */
    NULL,    /* IMODPORT_23_16 */
    NULL,    /* IMODPORT_31_24 */
    NULL,    /* IMODPORT_39_32 */
    NULL,    /* IMODPORT_47_40 */
    NULL,    /* IMODPORT_55_48 */
    NULL,    /* IMODPORT_63_56 */
    NULL,    /* IMODPORT_7_0 */
    NULL,    /* IMRP */
    &soc_reg_list[SOC_REG_INT_IMRP4_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_IMRP6_BCM56840_A0r],
    NULL,    /* IM_MTP_INDEX */
    NULL,    /* INGBUFFERTHRES */
    NULL,    /* INGCELLLIMITDISCARDCG0 */
    NULL,    /* INGCELLLIMITDISCARDCG1 */
    NULL,    /* INGCELLLIMITIBPCG0 */
    NULL,    /* INGCELLLIMITIBPCG1 */
    NULL,    /* INGLIMIT */
    NULL,    /* INGLIMITDISCARD */
    NULL,    /* INGLIMITRESET */
    NULL,    /* INGPKTLIMITSCOS */
    NULL,    /* INGRESS_DEBUG */
    NULL,    /* INGR_METER_CTRL */
    NULL,    /* INGR_METER_STATUS */
    &soc_reg_list[SOC_REG_INT_ING_1588_PARSING_CONTROLr],
    &soc_reg_list[SOC_REG_INT_ING_BYPASS_CTRL_BCM56440_A0r],
    NULL,    /* ING_CNTL */
    NULL,    /* ING_CONFIG */
    NULL,    /* ING_CONFIG_2 */
    &soc_reg_list[SOC_REG_INT_ING_CONFIG_64_BCM56840_A0r],
    NULL,    /* ING_COS_MAP */
    &soc_reg_list[SOC_REG_INT_ING_COS_MODE_BCM56440_A0r],
    NULL,    /* ING_CPUTOBMAP */
    NULL,    /* ING_CTRL */
    NULL,    /* ING_CTRL2 */
    NULL,    /* ING_DVP_PARITY_CONTROL */
    NULL,    /* ING_DVP_PARITY_STATUS_INTR */
    NULL,    /* ING_DVP_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_ING_DVP_TABLE_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_ING_DVP_TABLE_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_ING_DVP_TABLE_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* ING_EAV_CLASS */
    NULL,    /* ING_EGRMSKBMAP */
    NULL,    /* ING_EGRMSKBMAP_64 */
    &soc_reg_list[SOC_REG_INT_ING_EGRMSKBMAP_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_ING_EGRMSKBMAP_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_ING_EGRMSKBMAP_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* ING_EN_EFILTER_BITMAP */
    NULL,    /* ING_EN_EFILTER_BITMAP_64 */
    NULL,    /* ING_EPC_LNKBMAP */
    &soc_reg_list[SOC_REG_INT_ING_EVENT_DEBUG_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_ING_EVENT_DEBUG_2_BCM56440_A0r],
    NULL,    /* ING_EVENT_DEBUG_2_X */
    NULL,    /* ING_EVENT_DEBUG_2_Y */
    NULL,    /* ING_EVENT_DEBUG_MASK */
    NULL,    /* ING_EVENT_DEBUG_X */
    NULL,    /* ING_EVENT_DEBUG_Y */
    NULL,    /* ING_FCOE_ETHERTYPE */
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_3r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_4r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_5r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_6r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_7r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r],
    &soc_reg_list[SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r],
    NULL,    /* ING_HBFC_CNM_ETHERTYPE */
    NULL,    /* ING_HBFC_CNTAG_ETHERTYPE */
    NULL,    /* ING_HGTRUNK */
    NULL,    /* ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_CONTROL */
    NULL,    /* ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_STATUS_INTR */
    NULL,    /* ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_ING_HW_RESET_CONTROL_1_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_ING_HW_RESET_CONTROL_2_BCM56440_A0r],
    NULL,    /* ING_HW_RESET_CONTROL_2_X */
    NULL,    /* ING_HW_RESET_CONTROL_2_Y */
    NULL,    /* ING_IPFIX_CONFIG */
    NULL,    /* ING_IPFIX_CURRENT_TIME */
    NULL,    /* ING_IPFIX_EOP_BUF_PARITY_CONTROL */
    NULL,    /* ING_IPFIX_EOP_BUF_PARITY_STATUS_INTR */
    NULL,    /* ING_IPFIX_EOP_BUF_PARITY_STATUS_NACK */
    NULL,    /* ING_IPFIX_EXPORT_FIFO_COUNTER */
    NULL,    /* ING_IPFIX_EXPORT_FIFO_PARITY_CONTROL */
    NULL,    /* ING_IPFIX_EXPORT_FIFO_PARITY_STATUS */
    NULL,    /* ING_IPFIX_EXPORT_FIFO_PARITY_STATUS_NACK */
    NULL,    /* ING_IPFIX_EXPORT_FIFO_READ_PTR */
    NULL,    /* ING_IPFIX_EXPORT_FIFO_WRITE_PTR */
    NULL,    /* ING_IPFIX_FLOW_PARITY_CONTROL */
    NULL,    /* ING_IPFIX_FLOW_PARITY_STATUS_INTR */
    NULL,    /* ING_IPFIX_FLOW_PARITY_STATUS_NACK */
    NULL,    /* ING_IPFIX_FLOW_RATE_CONTROL */
    NULL,    /* ING_IPFIX_HASH_CONTROL */
    NULL,    /* ING_IPFIX_MAXIMUM_IDLE_AGE_SET */
    NULL,    /* ING_IPFIX_MAXIMUM_LIVE_TIME_SET */
    NULL,    /* ING_IPFIX_MINIMUM_LIVE_TIME_SET */
    NULL,    /* ING_IPFIX_MIRROR_CONTROL_64 */
    NULL,    /* ING_IPFIX_MISSED_BUCKET_FULL_COUNT */
    NULL,    /* ING_IPFIX_MISSED_EXPORT_FULL_COUNT */
    NULL,    /* ING_IPFIX_MISSED_PORT_LIMIT_COUNT */
    NULL,    /* ING_IPFIX_PORT_CONFIG */
    NULL,    /* ING_IPFIX_PORT_LIMIT_STATUS */
    NULL,    /* ING_IPFIX_PORT_RECORD_COUNT */
    NULL,    /* ING_IPFIX_PORT_RECORD_LIMIT_SET */
    NULL,    /* ING_IPFIX_PORT_SAMPLING_COUNTER */
    NULL,    /* ING_IPFIX_RAM_CONTROL */
    NULL,    /* ING_IPFIX_SAMPLING_LIMIT_SET */
    NULL,    /* ING_IPFIX_SESSION_PARITY_CONTROL */
    NULL,    /* ING_IPFIX_SESSION_PARITY_STATUS */
    NULL,    /* ING_IPFIX_SESSION_PARITY_STATUS_INTR_0 */
    NULL,    /* ING_IPFIX_SESSION_PARITY_STATUS_INTR_1 */
    NULL,    /* ING_IPFIX_SESSION_PARITY_STATUS_NACK_0 */
    NULL,    /* ING_IPFIX_SESSION_PARITY_STATUS_NACK_1 */
    NULL,    /* ING_IPMC_PTR_CTRL */
    &soc_reg_list[SOC_REG_INT_ING_L2_TUNNEL_PARSE_CONTROLr],
    NULL,    /* ING_L3_NEXT_HOP_DBGCTRL */
    NULL,    /* ING_L3_NEXT_HOP_DEBUG */
    &soc_reg_list[SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_CONTROL_BCM56840_A0r],
    NULL,    /* ING_L3_NEXT_HOP_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_STATUS_NACK_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_ING_MIRROR_COS_CONTROLr],
    NULL,    /* ING_MIRTOBMAP */
    &soc_reg_list[SOC_REG_INT_ING_MISC_CONFIG_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_ING_MISC_CONFIG2_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_ING_MISC_PORT_CONFIG_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_ING_MODMAP_CTRL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_ING_MPLS_INNER_TPID_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_ING_MPLS_TPID_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_ING_MPLS_TPID_0_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_ING_MPLS_TPID_1_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_ING_MPLS_TPID_2_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_ING_MPLS_TPID_3_BCM56840_A0r],
    NULL,    /* ING_NIV_CONFIG */
    NULL,    /* ING_NIV_RX_FRAMES_ERROR_DROP */
    NULL,    /* ING_NIV_RX_FRAMES_FORWARDING_DROP */
    NULL,    /* ING_NIV_RX_FRAMES_VLAN_TAGGED */
    &soc_reg_list[SOC_REG_INT_ING_OUTER_TPID_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_ING_OUTER_TPID_0_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_ING_OUTER_TPID_1_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_ING_OUTER_TPID_2_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_ING_OUTER_TPID_3_BCM56840_A0r],
    NULL,    /* ING_PORT_THROTTLE_CFG */
    NULL,    /* ING_PORT_THROTTLE_ENABLE_64 */
    &soc_reg_list[SOC_REG_INT_ING_PRI_CNG_MAP_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_ING_PRI_CNG_MAP_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_ING_PRI_CNG_MAP_PARITY_STATUS_NACK_BCM56840_A0r],
    NULL,    /* ING_PRTTODEVID */
    &soc_reg_list[SOC_REG_INT_ING_PW_TERM_SEQ_NUM_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_ING_PW_TERM_SEQ_NUM_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_ING_PW_TERM_SEQ_NUM_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* ING_QCN_CNM_ETHERTYPE */
    NULL,    /* ING_QCN_CNTAG_ETHERTYPE */
    &soc_reg_list[SOC_REG_INT_ING_QUEUE_MAP_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_ING_QUEUE_MAP_PARITY_STATUS_INTRr],
    &soc_reg_list[SOC_REG_INT_ING_QUEUE_MAP_PARITY_STATUS_NACKr],
    &soc_reg_list[SOC_REG_INT_ING_Q_BEGIN_BCM56840_A0r],
    NULL,    /* ING_SERVICE_COUNTER_TABLE_PARITY_CONTROL */
    NULL,    /* ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTR */
    NULL,    /* ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACK */
    NULL,    /* ING_SRCMODFILTER */
    &soc_reg_list[SOC_REG_INT_ING_SVM_CONTROLr],
    &soc_reg_list[SOC_REG_INT_ING_SVM_MACROFLOW_INDEX_TABLE_CONTROLr],
    &soc_reg_list[SOC_REG_INT_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTRr],
    &soc_reg_list[SOC_REG_INT_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_NACKr],
    &soc_reg_list[SOC_REG_INT_ING_SVM_METER_TABLE_CONTROLr],
    &soc_reg_list[SOC_REG_INT_ING_SVM_METER_TABLE_PARITY_STATUS_INTRr],
    &soc_reg_list[SOC_REG_INT_ING_SVM_METER_TABLE_PARITY_STATUS_NACKr],
    &soc_reg_list[SOC_REG_INT_ING_SVM_OFFSET_TABLE_CONTROLr],
    &soc_reg_list[SOC_REG_INT_ING_SVM_OFFSET_TABLE_PARITY_STATUS_INTRr],
    &soc_reg_list[SOC_REG_INT_ING_SVM_OFFSET_TABLE_PARITY_STATUS_NACKr],
    &soc_reg_list[SOC_REG_INT_ING_SVM_PKT_ATTR_SELECTOR_KEY_0r],
    &soc_reg_list[SOC_REG_INT_ING_SVM_PKT_ATTR_SELECTOR_KEY_1r],
    &soc_reg_list[SOC_REG_INT_ING_SVM_PKT_ATTR_SELECTOR_KEY_2r],
    &soc_reg_list[SOC_REG_INT_ING_SVM_PKT_ATTR_SELECTOR_KEY_3r],
    &soc_reg_list[SOC_REG_INT_ING_SVM_POLICY_TABLE_CONTROLr],
    &soc_reg_list[SOC_REG_INT_ING_SVM_POLICY_TABLE_PARITY_STATUS_INTRr],
    &soc_reg_list[SOC_REG_INT_ING_SVM_POLICY_TABLE_PARITY_STATUS_NACKr],
    &soc_reg_list[SOC_REG_INT_ING_SYS_RSVD_VID_BCM56840_A0r],
    NULL,    /* ING_TRILL_ADJACENCY */
    NULL,    /* ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED */
    NULL,    /* ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED */
    NULL,    /* ING_TRILL_RX_PKTS */
    &soc_reg_list[SOC_REG_INT_ING_UNTAGGED_PHB_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_ING_UNTAGGED_PHB_PARITY_STATUS_INTRr],
    &soc_reg_list[SOC_REG_INT_ING_UNTAGGED_PHB_PARITY_STATUS_NACKr],
    NULL,    /* ING_VINTF_COUNTER_TABLE_PARITY_CONTROL */
    NULL,    /* ING_VINTF_COUNTER_TABLE_PARITY_STATUS_INTR */
    NULL,    /* ING_VINTF_COUNTER_TABLE_PARITY_STATUS_NACK */
    NULL,    /* ING_VOQFC_ID */
    NULL,    /* ING_VOQFC_MACDA_LS */
    NULL,    /* ING_VOQFC_MACDA_MS */
    &soc_reg_list[SOC_REG_INT_ING_WESP_PROTO_CONTROLr],
    &soc_reg_list[SOC_REG_INT_INITIAL_ING_L3_NEXT_HOP_PARITY_CONTROL_BCM56440_A0r],
    NULL,    /* INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_ING_DVP_TABLE_PARITY_STATUS_INTR_BCM56840_B0r],
    &soc_reg_list[SOC_REG_INT_INITIAL_L3_ECMP_GROUP_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_INITIAL_L3_ECMP_GROUP_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_INITIAL_L3_ECMP_GROUP_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_INITIAL_L3_ECMP_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_INITIAL_L3_ECMP_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_INITIAL_L3_ECMP_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* INITIAL_NHOP_PARITY_CONTROL */
    NULL,    /* INITIAL_NHOP_PARITY_STATUS */
    NULL,    /* INITIAL_NHOP_PARITY_STATUS_INTR */
    NULL,    /* INITIAL_NHOP_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_INITIAL_PROT_NHI_TABLE_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_INITIAL_PROT_NHI_TABLE_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_INITIAL_PROT_NHI_TABLE_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* INIT_DONE_STATUS */
    NULL,    /* INI_ECMP_GRP_PARITY_CONTROL */
    NULL,    /* INI_ECMP_GRP_PARITY_STATUS_INTR */
    NULL,    /* INI_ECMP_GRP_PARITY_STATUS_NACK */
    NULL,    /* INI_L3_ECMP_PARITY_CONTROL */
    NULL,    /* INI_L3_ECMP_PARITY_STATUS_INTR */
    NULL,    /* INI_L3_ECMP_PARITY_STATUS_NACK */
    NULL,    /* INI_PROT_NHI_PARITY_CONTROL */
    NULL,    /* INI_PROT_NHI_PARITY_STATUS_INTR */
    NULL,    /* INI_PROT_NHI_PARITY_STATUS_NACK */
    NULL,    /* INNER_TPID */
    NULL,    /* INONIP */
    NULL,    /* INPUT_PORT_RX_ENABLE */
    &soc_reg_list[SOC_REG_INT_INPUT_PORT_RX_ENABLE0_64_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_INPUT_PORT_RX_ENABLE1_64r],
    NULL,    /* INPUT_PORT_RX_ENABLE_64 */
    &soc_reg_list[SOC_REG_INT_INTFI_ECC_1B_COUNTERr],
    &soc_reg_list[SOC_REG_INT_INTFI_ECC_2B_COUNTERr],
    &soc_reg_list[SOC_REG_INT_INTFI_ECC_DEBUGr],
    &soc_reg_list[SOC_REG_INT_INTFI_ECC_ERRORr],
    &soc_reg_list[SOC_REG_INT_INTFI_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_INTFI_ERROR_MASKr],
    &soc_reg_list[SOC_REG_INT_INTFI_ERROR_STATUSr],
    &soc_reg_list[SOC_REG_INT_INTFI_HCFC_DEBUGr],
    &soc_reg_list[SOC_REG_INT_INTFI_MAP_TBL_ADDRr],
    &soc_reg_list[SOC_REG_INT_INTFI_MEMDEBUGr],
    &soc_reg_list[SOC_REG_INT_INTFI_OOB_HCFC_BAD_RXD_COUNTr],
    &soc_reg_list[SOC_REG_INT_INTFI_OOB_HCFC_CAPTURE0r],
    &soc_reg_list[SOC_REG_INT_INTFI_OOB_HCFC_CAPTURE1r],
    &soc_reg_list[SOC_REG_INT_INTFI_OOB_HCFC_CAPTURE2r],
    &soc_reg_list[SOC_REG_INT_INTFI_OOB_HCFC_CAPTURE3r],
    &soc_reg_list[SOC_REG_INT_INTFI_OOB_HCFC_GOOD_RXD_COUNTr],
    &soc_reg_list[SOC_REG_INT_INTFI_PORT_CFGr],
    NULL,    /* IP0_BISR */
    NULL,    /* IP0_BISR_REG */
    NULL,    /* IP0_EP_BISR_RD_DATA */
    &soc_reg_list[SOC_REG_INT_IP0_INTR_ENABLE_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_IP0_INTR_STATUS_BCM56440_A0r],
    NULL,    /* IP1_BISR */
    NULL,    /* IP1_BISR_RD_DATA */
    NULL,    /* IP1_BISR_REG */
    &soc_reg_list[SOC_REG_INT_IP1_INTR_ENABLE_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_IP1_INTR_ENABLE_1r],
    &soc_reg_list[SOC_REG_INT_IP1_INTR_STATUS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_IP1_INTR_STATUS_1r],
    NULL,    /* IP1_PARITY_INTR_STATUS */
    NULL,    /* IP2_BISR */
    NULL,    /* IP2_BISR_RD_DATA */
    NULL,    /* IP2_BISR_REG */
    &soc_reg_list[SOC_REG_INT_IP2_INTR_ENABLE_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_IP2_INTR_ENABLE_1r],
    &soc_reg_list[SOC_REG_INT_IP2_INTR_ENABLE_2_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_IP2_INTR_STATUS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_IP2_INTR_STATUS_1r],
    &soc_reg_list[SOC_REG_INT_IP2_INTR_STATUS_2_BCM56440_A0r],
    NULL,    /* IP2_PARITY_INTR_STATUS */
    NULL,    /* IP3_BISR */
    NULL,    /* IP3_BISR_REG */
    NULL,    /* IP3_INTR_ENABLE */
    NULL,    /* IP3_INTR_ENABLE_1 */
    NULL,    /* IP3_INTR_ENABLE_2 */
    NULL,    /* IP3_INTR_STATUS */
    NULL,    /* IP3_INTR_STATUS_1 */
    NULL,    /* IP3_INTR_STATUS_2 */
    NULL,    /* IP3_PARITY_INTR_STATUS */
    NULL,    /* IP4FD */
    NULL,    /* IP4_BISR_REG */
    NULL,    /* IP4_INTR_ENABLE */
    NULL,    /* IP4_INTR_STATUS */
    NULL,    /* IP4_PARITY_STATUS */
    NULL,    /* IP5_INTR_ENABLE */
    NULL,    /* IP5_INTR_ENABLE_1 */
    NULL,    /* IP5_INTR_ENABLE_2 */
    NULL,    /* IP5_INTR_STATUS */
    NULL,    /* IP5_INTR_STATUS_1 */
    NULL,    /* IP5_INTR_STATUS_2 */
    NULL,    /* IP6FD */
    NULL,    /* IPARS_BUS_PARITY_DEBUG */
    NULL,    /* IPARS_DBGCTRL */
    NULL,    /* IPARS_DEBUG */
    NULL,    /* IPARS_ECC_ERROR */
    NULL,    /* IPARS_ECC_ERROR_MASK */
    NULL,    /* IPARS_ECC_STATUS */
    NULL,    /* IPARS_HW_CONTROL */
    NULL,    /* IPARS_MEM_INIT */
    NULL,    /* IPARS_PARITY_ERROR */
    NULL,    /* IPARS_PARITY_ERROR_MASK */
    NULL,    /* IPARS_REGS_DEBUG */
    NULL,    /* IPARS_STM_ECC */
    NULL,    /* IPARS_TM_REG_1 */
    NULL,    /* IPAUSE_D0 */
    NULL,    /* IPAUSE_D1 */
    NULL,    /* IPAUSE_D2 */
    NULL,    /* IPAUSE_D3 */
    NULL,    /* IPAUSE_MH0 */
    NULL,    /* IPAUSE_MH1 */
    NULL,    /* IPAUSE_MH2 */
    NULL,    /* IPAUSE_RX_DA_LS */
    NULL,    /* IPAUSE_RX_DA_MS */
    NULL,    /* IPAUSE_RX_LENGTH_TYPE */
    NULL,    /* IPAUSE_RX_OPCODE */
    NULL,    /* IPAUSE_TX_PKT_XOFF_VAL */
    NULL,    /* IPAUSE_WATCHDOG_INIT_VAL */
    NULL,    /* IPAUSE_WATCHDOG_THRESH */
    NULL,    /* IPDISC */
    NULL,    /* IPFIX_AGE_CONTROL */
    NULL,    /* IPFIX_RAM_CONTROL */
    &soc_reg_list[SOC_REG_INT_IPG_HD_BKP_CNTL_BCM56440_A0r],
    NULL,    /* IPIC_SPARE_REG0 */
    NULL,    /* IPIC_SPARE_REG1 */
    NULL,    /* IPIC_SPARE_REG2 */
    NULL,    /* IPIC_SPARE_REG3 */
    NULL,    /* IPIPE_PERR_CONTROL */
    NULL,    /* IPMCGROUPMEMDEBUG */
    NULL,    /* IPMCGROUPTBLMEMDEBUG */
    NULL,    /* IPMCGRPMEMDEBUG */
    NULL,    /* IPMCIDXINCACONFIG */
    NULL,    /* IPMCIDXINCAEN */
    NULL,    /* IPMCIDXINCAEN_64 */
    NULL,    /* IPMCIDXINCBCONFIG */
    NULL,    /* IPMCIDXINCBEN */
    NULL,    /* IPMCIDXINCBEN_64 */
    NULL,    /* IPMCIDXINCCCONFIG */
    NULL,    /* IPMCIDXINCCEN */
    NULL,    /* IPMCIDXINCCEN_64 */
    NULL,    /* IPMCIDXINCCONFIG */
    NULL,    /* IPMCINTFTBLMEMDEBUG */
    NULL,    /* IPMCREPLICATIONCFG */
    NULL,    /* IPMCREPLICATIONCFG0 */
    NULL,    /* IPMCREPLICATIONCFG1 */
    NULL,    /* IPMCREPLICATIONCOUNT */
    NULL,    /* IPMCREPLICATIONCOUNT0 */
    NULL,    /* IPMCREPLICATIONCOUNT1 */
    NULL,    /* IPMCREPOVERLMTPBM */
    NULL,    /* IPMCREP_SRCHFAIL */
    NULL,    /* IPMCREP_SRCHFAIL_64 */
    NULL,    /* IPMCVLANMEMDEBUG */
    NULL,    /* IPMC_ENTRY_V6 */
    NULL,    /* IPMC_ENTRY_V4_AVAIL */
    NULL,    /* IPMC_ENTRY_V4_BLKCNT */
    NULL,    /* IPMC_ENTRY_V6_AVAIL */
    NULL,    /* IPMC_ENTRY_V6_BLKCNT */
    NULL,    /* IPMC_ENTRY_VLD */
    NULL,    /* IPMC_L2_MTU */
    NULL,    /* IPMC_L2_MTU_0 */
    NULL,    /* IPMC_L2_MTU_1 */
    NULL,    /* IPMC_L2_MTU_2 */
    NULL,    /* IPMC_L2_MTU_3 */
    NULL,    /* IPMC_L2_MTU_4 */
    NULL,    /* IPMC_L2_MTU_5 */
    NULL,    /* IPMC_L2_MTU_6 */
    NULL,    /* IPMC_L2_MTU_7 */
    NULL,    /* IPMC_L3_MTU */
    NULL,    /* IPMC_L3_MTU_0 */
    NULL,    /* IPMC_L3_MTU_1 */
    NULL,    /* IPMC_L3_MTU_2 */
    NULL,    /* IPMC_L3_MTU_3 */
    NULL,    /* IPMC_L3_MTU_4 */
    NULL,    /* IPMC_L3_MTU_5 */
    NULL,    /* IPMC_L3_MTU_6 */
    NULL,    /* IPMC_L3_MTU_7 */
    NULL,    /* IPMC_MTU_CONFIG */
    NULL,    /* IPMC_TRUNK_BLOCK_MASK */
    NULL,    /* IPMC_V4_MAPPING_0 */
    NULL,    /* IPMC_V6_MAPPING_0 */
    NULL,    /* IPV4IPMCIDXINCCONFIG */
    NULL,    /* IPV4_FRAME_CHECKS */
    NULL,    /* IPV6IPMCIDXINCCONFIG */
    NULL,    /* IPV6_EXT_HEADER0 */
    NULL,    /* IPV6_EXT_HEADER1 */
    NULL,    /* IPV6_EXT_HEADER2 */
    NULL,    /* IPV6_EXT_HEADER3 */
    NULL,    /* IPV6_FRAME_CHECKS */
    &soc_reg_list[SOC_REG_INT_IPV6_MIN_FRAG_SIZE_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_IP_COUNTERS_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_IP_COUNTERS_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_IP_COUNTERS_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* IP_PROTOCOL_FILTER */
    NULL,    /* IR64 */
    NULL,    /* IR127 */
    NULL,    /* IR255 */
    NULL,    /* IR511 */
    NULL,    /* IR1023 */
    NULL,    /* IR1518 */
    NULL,    /* IR2047 */
    NULL,    /* IR4095 */
    NULL,    /* IR8191 */
    NULL,    /* IR9216 */
    NULL,    /* IR16383 */
    NULL,    /* IRAGE */
    NULL,    /* IRBCA */
    NULL,    /* IRBYT */
    NULL,    /* IRDISC */
    NULL,    /* IRDROP */
    NULL,    /* IRERBYT */
    NULL,    /* IRERPKT */
    NULL,    /* IRFCS */
    NULL,    /* IRFLR */
    NULL,    /* IRFRG */
    NULL,    /* IRHOL */
    NULL,    /* IRIBP */
    NULL,    /* IRJBR */
    NULL,    /* IRJUNK */
    NULL,    /* IRMAX */
    NULL,    /* IRMCA */
    NULL,    /* IRMEB */
    NULL,    /* IRMEG */
    NULL,    /* IROVR */
    NULL,    /* IRPKT */
    NULL,    /* IRPOK */
    NULL,    /* IRPSE */
    NULL,    /* IRSEL_TM_REG_1 */
    NULL,    /* IRUC */
    NULL,    /* IRUCA */
    NULL,    /* IRUND */
    NULL,    /* IRXCF */
    NULL,    /* IRXPF */
    NULL,    /* IRXPP */
    NULL,    /* IRXUO */
    NULL,    /* ISDISC */
    NULL,    /* ISEC_DEBUG_1 */
    NULL,    /* ISEC_DEBUG_PKT_CAPTURE */
    NULL,    /* ISEC_ECC_ERROR */
    NULL,    /* ISEC_ECC_ERROR_MASK */
    NULL,    /* ISEC_ERR_PKT_CNT */
    NULL,    /* ISEC_FIPS_INDIRECT_ACCESS */
    NULL,    /* ISEC_FIPS_INDIRECT_ADDR */
    NULL,    /* ISEC_FIPS_INDIRECT_RD_DATA */
    NULL,    /* ISEC_FIPS_INDIRECT_WR_DATA */
    NULL,    /* ISEC_GLOBAL_CTRL */
    NULL,    /* ISEC_GLOBAL_PRE_SCALE */
    NULL,    /* ISEC_GLOBAL_TICK_TIME */
    NULL,    /* ISEC_GLOBAL_TIMER */
    NULL,    /* ISEC_MASTER_CTRL */
    NULL,    /* ISEC_PN_THD */
    NULL,    /* ISEC_RUNT_PKT_CNT */
    NULL,    /* ISEC_RUNT_THRESHOLD */
    NULL,    /* ISEC_SA_EXPIRY_INT */
    NULL,    /* ISEC_SA_EXPIRY_INT_MASK */
    NULL,    /* ISEC_SOFT_SA_EXPIRY_INT */
    NULL,    /* ISEC_SOFT_SA_EXPIRY_INT_MASK */
    NULL,    /* ISEC_TOT_PKT_CNT */
    NULL,    /* ISMODBLK */
    NULL,    /* ISTAT_CAUSE */
    NULL,    /* ISW1_BUS_PARITY_DEBUG */
    NULL,    /* ISW1_DSCP_TABLE_ECC_STATUS */
    NULL,    /* ISW1_ECC_DEBUG */
    NULL,    /* ISW1_ECC_ERROR */
    NULL,    /* ISW1_ECC_ERROR_MASK */
    NULL,    /* ISW1_ERROR */
    NULL,    /* ISW1_ERROR_MASK */
    NULL,    /* ISW1_HW_CONTROL */
    NULL,    /* ISW1_INIT_DATA */
    NULL,    /* ISW1_MEM_DEBUG */
    NULL,    /* ISW1_MEM_INIT */
    NULL,    /* ISW1_PARITY_ERROR */
    NULL,    /* ISW1_PARITY_ERROR_MASK */
    NULL,    /* ISW1_REGS_DEBUG */
    NULL,    /* ISW1_TM_REG_1 */
    NULL,    /* ISW1_UFLOW_A_0_ECC_STATUS */
    NULL,    /* ISW1_UFLOW_A_1_ECC_STATUS */
    NULL,    /* ISW1_UFLOW_B_0_ECC_STATUS */
    NULL,    /* ISW1_UFLOW_B_1_ECC_STATUS */
    NULL,    /* ISW2_BUS_PARITY_DEBUG */
    NULL,    /* ISW2_DEBUG0 */
    NULL,    /* ISW2_DEBUG1 */
    NULL,    /* ISW2_DEBUG2 */
    NULL,    /* ISW2_DEBUG3 */
    NULL,    /* ISW2_DEBUG_CAPTURE_CAPTURE_FILTER */
    NULL,    /* ISW2_DEBUG_CAPTURE_CSR */
    NULL,    /* ISW2_DEBUG_CAPTURE_ING_EVENT_SEL */
    NULL,    /* ISW2_DEBUG_CAPTURE_TRIGGER_FILTER */
    NULL,    /* ISW2_ECC_ERROR0 */
    NULL,    /* ISW2_ECC_ERROR1 */
    NULL,    /* ISW2_ECC_ERROR2 */
    NULL,    /* ISW2_ECC_ERROR0_MASK */
    NULL,    /* ISW2_ECC_ERROR1_MASK */
    NULL,    /* ISW2_ECC_ERROR2_MASK */
    NULL,    /* ISW2_HW_CONTROL */
    NULL,    /* ISW2_INIT_DATA0 */
    NULL,    /* ISW2_INIT_DATA1 */
    NULL,    /* ISW2_INIT_DATA2 */
    NULL,    /* ISW2_INIT_DATA3 */
    NULL,    /* ISW2_INIT_DATA4 */
    NULL,    /* ISW2_MEM_INIT0 */
    NULL,    /* ISW2_MEM_INIT1 */
    NULL,    /* ISW2_MEM_INIT2 */
    NULL,    /* ISW2_PARITY_ERROR */
    NULL,    /* ISW2_PARITY_ERROR_MASK */
    NULL,    /* ISW2_REGS_DEBUG */
    NULL,    /* ISW2_TM_REG_1 */
    NULL,    /* IT64 */
    NULL,    /* IT127 */
    NULL,    /* IT255 */
    NULL,    /* IT511 */
    NULL,    /* IT1023 */
    NULL,    /* IT1518 */
    NULL,    /* IT2047 */
    NULL,    /* IT4095 */
    NULL,    /* IT8191 */
    NULL,    /* IT9216 */
    NULL,    /* IT16383 */
    NULL,    /* ITABRT */
    NULL,    /* ITAGE */
    NULL,    /* ITAG_ETHERTYPE */
    NULL,    /* ITBCA */
    NULL,    /* ITBYT */
    NULL,    /* ITERR */
    &soc_reg_list[SOC_REG_INT_ITE_CONFIGr],
    &soc_reg_list[SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS0r],
    &soc_reg_list[SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS1r],
    &soc_reg_list[SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS2r],
    &soc_reg_list[SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS3r],
    &soc_reg_list[SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS4r],
    &soc_reg_list[SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS5r],
    &soc_reg_list[SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS6r],
    &soc_reg_list[SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS7r],
    NULL,    /* ITFCS */
    NULL,    /* ITFRG */
    NULL,    /* ITHOL */
    NULL,    /* ITIBP */
    NULL,    /* ITIP */
    NULL,    /* ITIPD */
    NULL,    /* ITMAX */
    NULL,    /* ITMCA */
    NULL,    /* ITOVR */
    NULL,    /* ITPKT */
    NULL,    /* ITPOK */
    NULL,    /* ITPRG */
    NULL,    /* ITPSE */
    NULL,    /* ITR64 */
    NULL,    /* ITR127 */
    NULL,    /* ITR255 */
    NULL,    /* ITR511 */
    NULL,    /* ITR1023 */
    NULL,    /* ITR1522 */
    NULL,    /* ITRMAX */
    NULL,    /* ITUC */
    NULL,    /* ITUCA */
    NULL,    /* ITUFL */
    NULL,    /* ITXPF */
    NULL,    /* ITXPP */
    NULL,    /* IUCAST */
    NULL,    /* IUMC_TRUNK_BLOCK_MASK */
    &soc_reg_list[SOC_REG_INT_IUNHGI_BCM56440_A0r],
    NULL,    /* IUNKHDR */
    NULL,    /* IUNKNOWN_MCAST_BLOCK_MASK */
    NULL,    /* IUNKNOWN_MCAST_BLOCK_MASK_64 */
    NULL,    /* IUNKNOWN_MCAST_BLOCK_MASK_HI */
    NULL,    /* IUNKNOWN_OPCODE */
    NULL,    /* IUNKNOWN_OPCODE_HI */
    NULL,    /* IUNKNOWN_UCAST_BLOCK_MASK */
    NULL,    /* IUNKNOWN_UCAST_BLOCK_MASK_64 */
    NULL,    /* IUNKNOWN_UCAST_BLOCK_MASK_HI */
    &soc_reg_list[SOC_REG_INT_IUNKOPC_BCM56440_A0r],
    NULL,    /* IUSER_TRUNK_HASH_SELECT */
    NULL,    /* IVLAN_BUS_PARITY_DEBUG */
    NULL,    /* IVLAN_CONTROL */
    NULL,    /* IVLAN_DBGCTRL */
    NULL,    /* IVLAN_ECC_ERROR */
    NULL,    /* IVLAN_ECC_ERROR_MASK */
    NULL,    /* IVLAN_INIT */
    NULL,    /* IVLAN_INIT_DATA0 */
    NULL,    /* IVLAN_INIT_DATA1 */
    NULL,    /* IVLAN_PARITY_ERROR */
    NULL,    /* IVLAN_PARITY_ERROR_MASK */
    NULL,    /* IVLAN_REGS_DEBUG */
    NULL,    /* IVLAN_TM_REG_1 */
    NULL,    /* IVTX_ENTRY_SRCH_AVAIL */
    NULL,    /* IVXLT_BUS_PARITY_DEBUG */
    NULL,    /* IVXLT_PARITY_ERROR */
    NULL,    /* IVXLT_PARITY_ERROR_MASK */
    NULL,    /* IVXLT_TM_REG_1 */
    NULL,    /* IVXLT_TM_REG_2 */
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_0r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_1r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_2r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_3r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_4r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_5r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_6r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_7r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_8r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_9r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_10r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_11r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_12r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_13r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_14r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_15r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_16r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_17r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_18r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_19r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_20r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_21r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_22r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_23r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_24r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_25r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_26r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_27r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_28r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_29r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_30r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_31r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_32r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_33r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_34r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_35r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_36r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_37r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_38r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_39r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_40r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_41r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_42r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_43r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_44r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_45r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_46r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_47r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_48r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_49r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_50r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_51r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_52r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_53r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_54r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_55r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_56r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_57r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_58r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_59r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_60r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_61r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_62r],
    &soc_reg_list[SOC_REG_INT_JBCASCFG_CHID_63r],
    &soc_reg_list[SOC_REG_INT_JBCASWINr],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_0r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_1r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_2r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_3r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_4r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_5r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_6r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_7r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_8r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_9r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_10r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_11r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_12r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_13r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_14r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_15r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_16r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_17r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_18r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_19r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_20r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_21r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_22r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_23r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_24r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_25r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_26r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_27r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_28r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_29r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_30r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_31r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_32r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_33r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_34r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_35r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_36r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_37r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_38r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_39r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_40r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_41r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_42r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_43r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_44r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_45r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_46r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_47r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_48r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_49r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_50r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_51r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_52r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_53r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_54r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_55r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_56r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_57r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_58r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_59r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_60r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_61r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_62r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG1_CHID_63r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_0r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_1r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_2r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_3r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_4r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_5r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_6r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_7r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_8r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_9r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_10r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_11r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_12r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_13r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_14r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_15r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_16r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_17r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_18r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_19r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_20r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_21r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_22r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_23r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_24r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_25r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_26r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_27r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_28r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_29r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_30r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_31r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_32r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_33r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_34r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_35r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_36r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_37r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_38r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_39r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_40r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_41r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_42r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_43r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_44r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_45r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_46r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_47r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_48r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_49r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_50r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_51r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_52r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_53r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_54r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_55r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_56r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_57r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_58r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_59r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_60r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_61r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_62r],
    &soc_reg_list[SOC_REG_INT_JBCHCFG2_CHID_63r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_0r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_1r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_2r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_3r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_4r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_5r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_6r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_7r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_8r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_9r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_10r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_11r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_12r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_13r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_14r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_15r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_16r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_17r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_18r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_19r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_20r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_21r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_22r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_23r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_24r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_25r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_26r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_27r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_28r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_29r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_30r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_31r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_32r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_33r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_34r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_35r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_36r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_37r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_38r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_39r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_40r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_41r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_42r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_43r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_44r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_45r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_46r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_47r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_48r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_49r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_50r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_51r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_52r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_53r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_54r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_55r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_56r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_57r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_58r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_59r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_60r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_61r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_62r],
    &soc_reg_list[SOC_REG_INT_JBCSTAT_CHID_63r],
    &soc_reg_list[SOC_REG_INT_JBDEPC_TCID_0r],
    &soc_reg_list[SOC_REG_INT_JBDEPC_TCID_1r],
    &soc_reg_list[SOC_REG_INT_JBDEPC_TCID_2r],
    &soc_reg_list[SOC_REG_INT_JBDEPC_TCID_3r],
    &soc_reg_list[SOC_REG_INT_JBDEPC_TCID_4r],
    &soc_reg_list[SOC_REG_INT_JBDEPC_TCID_5r],
    &soc_reg_list[SOC_REG_INT_JBDEPC_TCID_6r],
    &soc_reg_list[SOC_REG_INT_JBDEPC_TCID_7r],
    &soc_reg_list[SOC_REG_INT_JBDEPC_TCID_8r],
    &soc_reg_list[SOC_REG_INT_JBDEPC_TCID_9r],
    &soc_reg_list[SOC_REG_INT_JBDEPC_TCID_10r],
    &soc_reg_list[SOC_REG_INT_JBDEPC_TCID_11r],
    &soc_reg_list[SOC_REG_INT_JBDEPC_TCID_12r],
    &soc_reg_list[SOC_REG_INT_JBDEPC_TCID_13r],
    &soc_reg_list[SOC_REG_INT_JBDEPC_TCID_14r],
    &soc_reg_list[SOC_REG_INT_JBDEPC_TCID_15r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_0r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_1r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_2r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_3r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_4r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_5r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_6r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_7r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_8r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_9r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_10r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_11r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_12r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_13r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_14r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_15r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_16r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_17r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_18r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_19r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_20r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_21r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_22r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_23r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_24r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_25r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_26r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_27r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_28r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_29r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_30r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_31r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_32r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_33r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_34r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_35r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_36r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_37r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_38r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_39r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_40r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_41r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_42r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_43r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_44r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_45r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_46r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_47r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_48r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_49r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_50r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_51r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_52r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_53r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_54r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_55r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_56r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_57r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_58r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_59r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_60r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_61r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_62r],
    &soc_reg_list[SOC_REG_INT_JBDMAX1_CHID_63r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_0r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_1r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_2r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_3r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_4r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_5r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_6r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_7r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_8r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_9r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_10r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_11r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_12r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_13r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_14r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_15r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_16r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_17r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_18r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_19r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_20r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_21r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_22r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_23r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_24r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_25r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_26r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_27r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_28r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_29r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_30r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_31r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_32r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_33r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_34r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_35r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_36r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_37r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_38r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_39r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_40r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_41r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_42r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_43r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_44r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_45r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_46r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_47r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_48r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_49r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_50r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_51r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_52r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_53r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_54r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_55r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_56r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_57r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_58r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_59r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_60r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_61r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_62r],
    &soc_reg_list[SOC_REG_INT_JBDMAX2_CHID_63r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_0r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_1r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_2r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_3r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_4r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_5r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_6r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_7r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_8r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_9r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_10r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_11r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_12r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_13r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_14r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_15r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_16r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_17r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_18r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_19r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_20r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_21r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_22r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_23r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_24r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_25r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_26r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_27r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_28r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_29r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_30r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_31r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_32r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_33r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_34r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_35r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_36r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_37r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_38r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_39r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_40r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_41r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_42r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_43r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_44r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_45r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_46r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_47r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_48r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_49r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_50r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_51r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_52r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_53r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_54r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_55r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_56r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_57r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_58r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_59r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_60r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_61r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_62r],
    &soc_reg_list[SOC_REG_INT_JBDMIN1_CHID_63r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_0r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_1r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_2r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_3r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_4r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_5r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_6r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_7r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_8r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_9r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_10r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_11r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_12r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_13r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_14r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_15r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_16r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_17r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_18r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_19r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_20r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_21r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_22r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_23r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_24r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_25r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_26r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_27r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_28r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_29r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_30r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_31r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_32r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_33r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_34r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_35r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_36r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_37r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_38r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_39r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_40r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_41r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_42r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_43r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_44r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_45r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_46r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_47r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_48r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_49r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_50r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_51r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_52r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_53r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_54r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_55r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_56r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_57r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_58r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_59r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_60r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_61r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_62r],
    &soc_reg_list[SOC_REG_INT_JBDMIN2_CHID_63r],
    &soc_reg_list[SOC_REG_INT_JBDSUM1_TCID_0r],
    &soc_reg_list[SOC_REG_INT_JBDSUM1_TCID_1r],
    &soc_reg_list[SOC_REG_INT_JBDSUM1_TCID_2r],
    &soc_reg_list[SOC_REG_INT_JBDSUM1_TCID_3r],
    &soc_reg_list[SOC_REG_INT_JBDSUM1_TCID_4r],
    &soc_reg_list[SOC_REG_INT_JBDSUM1_TCID_5r],
    &soc_reg_list[SOC_REG_INT_JBDSUM1_TCID_6r],
    &soc_reg_list[SOC_REG_INT_JBDSUM1_TCID_7r],
    &soc_reg_list[SOC_REG_INT_JBDSUM1_TCID_8r],
    &soc_reg_list[SOC_REG_INT_JBDSUM1_TCID_9r],
    &soc_reg_list[SOC_REG_INT_JBDSUM1_TCID_10r],
    &soc_reg_list[SOC_REG_INT_JBDSUM1_TCID_11r],
    &soc_reg_list[SOC_REG_INT_JBDSUM1_TCID_12r],
    &soc_reg_list[SOC_REG_INT_JBDSUM1_TCID_13r],
    &soc_reg_list[SOC_REG_INT_JBDSUM1_TCID_14r],
    &soc_reg_list[SOC_REG_INT_JBDSUM1_TCID_15r],
    &soc_reg_list[SOC_REG_INT_JBDSUM2_TCID_0r],
    &soc_reg_list[SOC_REG_INT_JBDSUM2_TCID_1r],
    &soc_reg_list[SOC_REG_INT_JBDSUM2_TCID_2r],
    &soc_reg_list[SOC_REG_INT_JBDSUM2_TCID_3r],
    &soc_reg_list[SOC_REG_INT_JBDSUM2_TCID_4r],
    &soc_reg_list[SOC_REG_INT_JBDSUM2_TCID_5r],
    &soc_reg_list[SOC_REG_INT_JBDSUM2_TCID_6r],
    &soc_reg_list[SOC_REG_INT_JBDSUM2_TCID_7r],
    &soc_reg_list[SOC_REG_INT_JBDSUM2_TCID_8r],
    &soc_reg_list[SOC_REG_INT_JBDSUM2_TCID_9r],
    &soc_reg_list[SOC_REG_INT_JBDSUM2_TCID_10r],
    &soc_reg_list[SOC_REG_INT_JBDSUM2_TCID_11r],
    &soc_reg_list[SOC_REG_INT_JBDSUM2_TCID_12r],
    &soc_reg_list[SOC_REG_INT_JBDSUM2_TCID_13r],
    &soc_reg_list[SOC_REG_INT_JBDSUM2_TCID_14r],
    &soc_reg_list[SOC_REG_INT_JBDSUM2_TCID_15r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_0r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_1r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_2r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_3r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_4r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_5r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_6r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_7r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_8r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_9r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_10r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_11r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_12r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_13r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_14r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_15r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_16r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_17r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_18r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_19r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_20r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_21r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_22r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_23r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_24r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_25r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_26r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_27r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_28r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_29r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_30r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_31r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_32r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_33r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_34r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_35r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_36r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_37r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_38r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_39r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_40r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_41r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_42r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_43r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_44r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_45r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_46r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_47r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_48r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_49r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_50r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_51r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_52r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_53r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_54r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_55r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_56r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_57r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_58r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_59r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_60r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_61r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_62r],
    &soc_reg_list[SOC_REG_INT_JBMISSPC_CHID_63r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_0r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_1r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_2r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_3r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_4r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_5r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_6r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_7r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_8r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_9r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_10r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_11r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_12r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_13r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_14r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_15r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_16r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_17r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_18r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_19r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_20r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_21r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_22r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_23r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_24r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_25r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_26r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_27r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_28r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_29r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_30r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_31r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_32r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_33r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_34r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_35r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_36r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_37r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_38r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_39r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_40r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_41r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_42r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_43r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_44r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_45r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_46r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_47r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_48r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_49r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_50r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_51r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_52r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_53r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_54r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_55r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_56r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_57r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_58r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_59r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_60r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_61r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_62r],
    &soc_reg_list[SOC_REG_INT_JBRSTRT_CHID_63r],
    &soc_reg_list[SOC_REG_INT_JBSLPCFGr],
    &soc_reg_list[SOC_REG_INT_JBSLPCMDr],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_0r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_1r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_2r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_3r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_4r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_5r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_6r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_7r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_8r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_9r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_10r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_11r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_12r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_13r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_14r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_15r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_16r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_17r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_18r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_19r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_20r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_21r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_22r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_23r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_24r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_25r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_26r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_27r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_28r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_29r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_30r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_31r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_32r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_33r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_34r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_35r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_36r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_37r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_38r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_39r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_40r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_41r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_42r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_43r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_44r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_45r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_46r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_47r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_48r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_49r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_50r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_51r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_52r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_53r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_54r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_55r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_56r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_57r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_58r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_59r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_60r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_61r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_62r],
    &soc_reg_list[SOC_REG_INT_JBUNDRPC_CHID_63r],
    NULL,    /* KNOWN_MCAST_BLOCK_MASK */
    NULL,    /* KNOWN_MCAST_BLOCK_MASK_64 */
    &soc_reg_list[SOC_REG_INT_KNOWN_MCAST_BLOCK_MASK_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* L2MC_DBGCTRL */
    &soc_reg_list[SOC_REG_INT_L2MC_PARITY_CONTROL_BCM56840_A0r],
    NULL,    /* L2MC_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_L2MC_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L2MC_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L2_AGE_DEBUG_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L2_AGE_DEBUG_2_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_L2_AGE_TIMER_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_L2_AUX_HASH_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L2_BULK_CONTROLr],
    NULL,    /* L2_ENTRY_ADDR_MASK */
    NULL,    /* L2_ENTRY_CONTROL */
    NULL,    /* L2_ENTRY_DA_DBGCTRL_0 */
    NULL,    /* L2_ENTRY_DA_DBGCTRL_1 */
    NULL,    /* L2_ENTRY_DA_DBGCTRL_2 */
    NULL,    /* L2_ENTRY_DA_DBGCTRL_3 */
    NULL,    /* L2_ENTRY_DA_DBGCTRL_4 */
    NULL,    /* L2_ENTRY_DA_DBGCTRL_5 */
    NULL,    /* L2_ENTRY_DA_DBGCTRL_6 */
    NULL,    /* L2_ENTRY_DA_DBGCTRL_7 */
    NULL,    /* L2_ENTRY_DA_DBGCTRL_8 */
    NULL,    /* L2_ENTRY_DBGCTRL0 */
    NULL,    /* L2_ENTRY_DBGCTRL1 */
    &soc_reg_list[SOC_REG_INT_L2_ENTRY_DBGCTRL_0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L2_ENTRY_DBGCTRL_1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L2_ENTRY_DBGCTRL_2_BCM56440_A0r],
    NULL,    /* L2_ENTRY_DBGCTRL_3 */
    &soc_reg_list[SOC_REG_INT_L2_ENTRY_PARITY_CONTROL_BCM56440_A0r],
    NULL,    /* L2_ENTRY_PARITY_STATUS */
    NULL,    /* L2_ENTRY_PARITY_STATUS_0 */
    NULL,    /* L2_ENTRY_PARITY_STATUS_1 */
    &soc_reg_list[SOC_REG_INT_L2_ENTRY_PARITY_STATUS_INTR_0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L2_ENTRY_PARITY_STATUS_INTR_1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L2_ENTRY_PARITY_STATUS_NACK_0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L2_ENTRY_PARITY_STATUS_NACK_1_BCM56440_A0r],
    NULL,    /* L2_ENTRY_SA_DBGCTRL_0 */
    NULL,    /* L2_ENTRY_SA_DBGCTRL_1 */
    NULL,    /* L2_ENTRY_SA_DBGCTRL_2 */
    NULL,    /* L2_ENTRY_SA_DBGCTRL_3 */
    NULL,    /* L2_ENTRY_SA_DBGCTRL_4 */
    NULL,    /* L2_ENTRY_SA_DBGCTRL_5 */
    NULL,    /* L2_ENTRY_SA_DBGCTRL_6 */
    NULL,    /* L2_ENTRY_SA_DBGCTRL_7 */
    NULL,    /* L2_ENTRY_SA_DBGCTRL_8 */
    NULL,    /* L2_HITDA_DBGCTRL */
    NULL,    /* L2_HITSA_DBGCTRL */
    NULL,    /* L2_HIT_CONTROL */
    NULL,    /* L2_HIT_DBGCTRL */
    &soc_reg_list[SOC_REG_INT_L2_HIT_DBGCTRL_0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L2_HIT_DBGCTRL_1_BCM56440_A0r],
    NULL,    /* L2_HIT_DBGCTRL_2 */
    NULL,    /* L2_HIT_DBGCTRL_3 */
    NULL,    /* L2_HIT_DBGCTRL_4 */
    NULL,    /* L2_IS */
    &soc_reg_list[SOC_REG_INT_L2_LEARN_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L2_MOD_FIFO_CNT_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L2_MOD_FIFO_DBGCTRL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L2_MOD_FIFO_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L2_MOD_FIFO_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L2_MOD_FIFO_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L2_MOD_FIFO_RD_PTR_BCM56440_A0r],
    NULL,    /* L2_MOD_FIFO_STATUS */
    &soc_reg_list[SOC_REG_INT_L2_MOD_FIFO_WR_PTR_BCM56440_A0r],
    NULL,    /* L2_PP_CT */
    NULL,    /* L2_PP_SAM */
    &soc_reg_list[SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_CONFIG_BCM56440_A0r],
    NULL,    /* L2_USER_ENTRY_CAM_BIST_CONTROL */
    &soc_reg_list[SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBGCTRL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBG_DATA_BCM56440_A0r],
    NULL,    /* L2_USER_ENTRY_CAM_BIST_ENABLE */
    NULL,    /* L2_USER_ENTRY_CAM_BIST_S10_STATUS */
    NULL,    /* L2_USER_ENTRY_CAM_BIST_S2_STATUS */
    NULL,    /* L2_USER_ENTRY_CAM_BIST_S3_STATUS */
    NULL,    /* L2_USER_ENTRY_CAM_BIST_S5_STATUS */
    NULL,    /* L2_USER_ENTRY_CAM_BIST_S6_STATUS */
    NULL,    /* L2_USER_ENTRY_CAM_BIST_S8_STATUS */
    &soc_reg_list[SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUS_BCM56440_A0r],
    NULL,    /* L2_USER_ENTRY_CAM_CONTROL */
    &soc_reg_list[SOC_REG_INT_L2_USER_ENTRY_CAM_DBGCTRL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L2_USER_ENTRY_DATA_DBGCTRL_BCM56440_A0r],
    NULL,    /* L2_USER_ENTRY_DATA_PARITY_CONTROL */
    NULL,    /* L2_USER_ENTRY_DATA_PARITY_STATUS_INTR */
    NULL,    /* L2_USER_ENTRY_DATA_PARITY_STATUS_NACK */
    NULL,    /* L2_USER_ENTRY_DBGCTRL */
    NULL,    /* L2_USER_SAM */
    NULL,    /* L3MC_DBGCTRL */
    NULL,    /* L3MC_PARITY_CONTROL */
    NULL,    /* L3MC_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_L3_AUX_HASH_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_128_CAM_BIST_CONFIG_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_128_CAM_BIST_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_128_CAM_BIST_DBG_DATA_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_128_CAM_BIST_STATUS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_128_CAM_DBGCTRL_BCM56440_A0r],
    NULL,    /* L3_DEFIP_128_CAM_DBGCTRL0 */
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_128_CAM_ENABLE_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_128_DATA_DBGCTRL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_128_DATA_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_128_DATA_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_128_DATA_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_CAM_BIST_CONFIG_BCM56440_A0r],
    NULL,    /* L3_DEFIP_CAM_BIST_CONTROL */
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_CAM_BIST_DBGCTRL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_CAM_BIST_DBG_DATA_BCM56440_A0r],
    NULL,    /* L3_DEFIP_CAM_BIST_S10_STATUS */
    NULL,    /* L3_DEFIP_CAM_BIST_S12_STATUS */
    NULL,    /* L3_DEFIP_CAM_BIST_S2_STATUS */
    NULL,    /* L3_DEFIP_CAM_BIST_S3_STATUS */
    NULL,    /* L3_DEFIP_CAM_BIST_S5_STATUS */
    NULL,    /* L3_DEFIP_CAM_BIST_S6_STATUS */
    NULL,    /* L3_DEFIP_CAM_BIST_S8_STATUS */
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_CAM_BIST_STATUS_BCM56440_A0r],
    NULL,    /* L3_DEFIP_CAM_CONTROL0 */
    NULL,    /* L3_DEFIP_CAM_CONTROL1 */
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL0_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL1_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL2_BCM56840_A0r],
    NULL,    /* L3_DEFIP_CAM_DBGCTRL3 */
    NULL,    /* L3_DEFIP_CAM_DEBUG_DATA_0 */
    NULL,    /* L3_DEFIP_CAM_DEBUG_DATA_1 */
    NULL,    /* L3_DEFIP_CAM_DEBUG_DATA_2 */
    NULL,    /* L3_DEFIP_CAM_DEBUG_SEND */
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56440_A0r],
    NULL,    /* L3_DEFIP_DATA_DBGCTRL */
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_DATA_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_DATA_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_DATA_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_KEY_SELr],
    NULL,    /* L3_DEFIP_PARITY_CONTROL */
    NULL,    /* L3_DEFIP_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_RPF_CONTROL_BCM56840_A0r],
    NULL,    /* L3_ECMP_DBGCTRL */
    &soc_reg_list[SOC_REG_INT_L3_ECMP_GROUP_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_L3_ECMP_GROUP_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_L3_ECMP_GROUP_PARITY_STATUS_NACK_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_L3_ECMP_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_L3_ECMP_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L3_ECMP_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* L3_ENTRY_ADDR_MASK */
    NULL,    /* L3_ENTRY_CONTROL */
    &soc_reg_list[SOC_REG_INT_L3_ENTRY_DBGCTRL0_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_L3_ENTRY_DBGCTRL1_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_L3_ENTRY_DBGCTRL2r],
    &soc_reg_list[SOC_REG_INT_L3_ENTRY_DBGCTRL3r],
    &soc_reg_list[SOC_REG_INT_L3_ENTRY_DBGCTRL4r],
    &soc_reg_list[SOC_REG_INT_L3_ENTRY_DBGCTRL5r],
    &soc_reg_list[SOC_REG_INT_L3_ENTRY_DBGCTRL6r],
    &soc_reg_list[SOC_REG_INT_L3_ENTRY_PARITY_CONTROL_BCM56840_A0r],
    NULL,    /* L3_ENTRY_PARITY_STATUS */
    NULL,    /* L3_ENTRY_PARITY_STATUS_0 */
    NULL,    /* L3_ENTRY_PARITY_STATUS_1 */
    &soc_reg_list[SOC_REG_INT_L3_ENTRY_PARITY_STATUS_INTR_0_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_L3_ENTRY_PARITY_STATUS_INTR_1_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_L3_ENTRY_PARITY_STATUS_NACK_0_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_L3_ENTRY_PARITY_STATUS_NACK_1_BCM56840_A0r],
    NULL,    /* L3_HIT_DEBUG */
    &soc_reg_list[SOC_REG_INT_L3_IIF_PARITY_CONTROL_BCM56840_A0r],
    NULL,    /* L3_IIF_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_L3_IIF_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_L3_IIF_PARITY_STATUS_NACK_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_L3_IPMC_1_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L3_IPMC_1_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L3_IPMC_1_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_L3_IPMC_PARITY_CONTROL_BCM56840_A0r],
    NULL,    /* L3_IPMC_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_L3_IPMC_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_L3_IPMC_PARITY_STATUS_NACK_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_L3_IPMC_REMAP_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_L3_IPMC_REMAP_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_L3_IPMC_REMAP_PARITY_STATUS_NACK_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_L3_MTU_VALUES_PARITY_CONTROL_BCM56840_A0r],
    NULL,    /* L3_MTU_VALUES_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_L3_MTU_VALUES_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_L3_MTU_VALUES_PARITY_STATUS_NACK_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_L3_TUNNEL_CAM_BIST_CONFIG_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_L3_TUNNEL_CAM_BIST_DBG_DATA_BCM56840_A0r],
    NULL,    /* L3_TUNNEL_CAM_BIST_S10_STATUS */
    NULL,    /* L3_TUNNEL_CAM_BIST_S2_STATUS */
    NULL,    /* L3_TUNNEL_CAM_BIST_S3_STATUS */
    NULL,    /* L3_TUNNEL_CAM_BIST_S5_STATUS */
    NULL,    /* L3_TUNNEL_CAM_BIST_S6_STATUS */
    NULL,    /* L3_TUNNEL_CAM_BIST_S8_STATUS */
    &soc_reg_list[SOC_REG_INT_L3_TUNNEL_CAM_BIST_STATUS_BCM56840_A0r],
    NULL,    /* L3_TUNNEL_CAM_CONTROL */
    &soc_reg_list[SOC_REG_INT_L3_TUNNEL_CAM_DBGCTRL_BCM56840_A0r],
    NULL,    /* L3_TUNNEL_DATA_ONLY_PARITY_CONTROL */
    NULL,    /* L3_TUNNEL_DATA_ONLY_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_L3_TUNNEL_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_L3_TUNNEL_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_L3_TUNNEL_PARITY_STATUS_NACK_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_LAG_FAILOVER_CONFIG_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_LAG_FAILOVER_STATUS_BCM56440_A0r],
    NULL,    /* LINK_STATUS */
    NULL,    /* LINK_STATUS_64 */
    NULL,    /* LINK_STATUS_DEBOUNCE_TIMEOUT_0 */
    NULL,    /* LINK_STATUS_DEBOUNCE_TIMEOUT_1 */
    NULL,    /* LINK_STATUS_DEBOUNCE_TIMEOUT_2 */
    NULL,    /* LINK_STATUS_DEBOUNCE_TIMEOUT_3 */
    NULL,    /* LINK_STATUS_DEBOUNCE_TIMEOUT_4 */
    NULL,    /* LINK_STATUS_DEBOUNCE_TIMEOUT_5 */
    NULL,    /* LINK_STATUS_DEBOUNCE_TIMEOUT_6 */
    NULL,    /* LINK_STATUS_DEBOUNCE_TIMEOUT_7 */
    NULL,    /* LINK_STATUS_DEBOUNCE_TIMEOUT_8 */
    NULL,    /* LINK_STATUS_DEBOUNCE_TIMEOUT_9 */
    NULL,    /* LINK_STATUS_DEBOUNCE_TIMEOUT_10 */
    NULL,    /* LINK_STATUS_DEBOUNCE_TIMEOUT_11 */
    NULL,    /* LINK_STATUS_DEBOUNCE_TIMEOUT_12 */
    NULL,    /* LINK_STATUS_DEBOUNCE_TIMEOUT_13 */
    NULL,    /* LINK_STATUS_DEBOUNCE_TIMEOUT_14 */
    NULL,    /* LINK_STATUS_DEBOUNCE_TIMEOUT_15 */
    NULL,    /* LINK_STATUS_DEBOUNCE_TIMEOUT_16 */
    NULL,    /* LINK_STATUS_DEBOUNCE_TIMEOUT_17 */
    NULL,    /* LINK_STATUS_DEBOUNCE_TIMEOUT_18 */
    NULL,    /* LINK_STATUS_DEBOUNCE_TIMEOUT_19 */
    NULL,    /* LINK_STATUS_DEBOUNCE_TIMEOUT_20 */
    NULL,    /* LINK_STATUS_DEBOUNCE_TIMEOUT_21 */
    NULL,    /* LINK_STATUS_DEBOUNCE_TIMEOUT_22 */
    NULL,    /* LINK_STATUS_DEBOUNCE_TIMEOUT_23 */
    NULL,    /* LINK_STATUS_GLITCH_DETECT */
    NULL,    /* LINK_STATUS_TIMER */
    NULL,    /* LLC_MATCH */
    &soc_reg_list[SOC_REG_INT_LLS_ACTIVATION_EVENT_SEENr],
    &soc_reg_list[SOC_REG_INT_LLS_CAPT_ENQUEUE_VIOL_IDr],
    &soc_reg_list[SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_IDr],
    &soc_reg_list[SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L0_UNDERFLOW_IDr],
    &soc_reg_list[SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_IDr],
    &soc_reg_list[SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L1_UNDERFLOW_IDr],
    &soc_reg_list[SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr],
    &soc_reg_list[SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_IDr],
    &soc_reg_list[SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_OVERFLOW_IDr],
    &soc_reg_list[SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_IDr],
    &soc_reg_list[SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_IDr],
    &soc_reg_list[SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_UNDERFLOW_IDr],
    &soc_reg_list[SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L0_OVERFLOW_IDr],
    &soc_reg_list[SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L0_UNDERFLOW_IDr],
    &soc_reg_list[SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L1_OVERFLOW_IDr],
    &soc_reg_list[SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L1_UNDERFLOW_IDr],
    &soc_reg_list[SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr],
    &soc_reg_list[SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_IDr],
    &soc_reg_list[SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_OVERFLOW_IDr],
    &soc_reg_list[SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_IDr],
    &soc_reg_list[SOC_REG_INT_LLS_CAPT_PORT_1_IN_4_VIOL_IDr],
    &soc_reg_list[SOC_REG_INT_LLS_CAPT_UPD2_L0_ERROR_OVERFLOW_IDr],
    &soc_reg_list[SOC_REG_INT_LLS_CAPT_UPD2_L0_ERROR_UNDERRUN_IDr],
    &soc_reg_list[SOC_REG_INT_LLS_CAPT_UPD2_L1_ERROR_OVERFLOW_IDr],
    &soc_reg_list[SOC_REG_INT_LLS_CAPT_UPD2_L1_ERROR_UNDERRUN_IDr],
    &soc_reg_list[SOC_REG_INT_LLS_CAPT_UPD2_L2_ERROR_OVERFLOW_IDr],
    &soc_reg_list[SOC_REG_INT_LLS_CAPT_UPD2_L2_ERROR_UNDERRUN_IDr],
    &soc_reg_list[SOC_REG_INT_LLS_CAPT_UPD2_PORT_ERROR_OVERFLOW_IDr],
    &soc_reg_list[SOC_REG_INT_LLS_CAPT_UPD2_PORT_ERROR_UNDERRUN_IDr],
    &soc_reg_list[SOC_REG_INT_LLS_CONFIG0r],
    &soc_reg_list[SOC_REG_INT_LLS_CONFIG_SP_MIN_PRIORITYr],
    &soc_reg_list[SOC_REG_INT_LLS_DEBUG_DEQ_BLOCKr],
    &soc_reg_list[SOC_REG_INT_LLS_DEBUG_ENQ_BLOCK_ON_L0r],
    &soc_reg_list[SOC_REG_INT_LLS_DEBUG_ENQ_BLOCK_ON_L1r],
    &soc_reg_list[SOC_REG_INT_LLS_DEBUG_ENQ_BLOCK_ON_L2r],
    &soc_reg_list[SOC_REG_INT_LLS_DEBUG_ENQ_BLOCK_ON_PORTr],
    &soc_reg_list[SOC_REG_INT_LLS_DEBUG_INJECT_ACTIVATIONr],
    &soc_reg_list[SOC_REG_INT_LLS_DEQUEUE_EVENT_SEENr],
    &soc_reg_list[SOC_REG_INT_LLS_ERRORr],
    &soc_reg_list[SOC_REG_INT_LLS_ERROR_ECC_DEBUGr],
    &soc_reg_list[SOC_REG_INT_LLS_ERROR_MASKr],
    &soc_reg_list[SOC_REG_INT_LLS_ERROR_UPD2r],
    &soc_reg_list[SOC_REG_INT_LLS_ERROR_UPD2_MASKr],
    &soc_reg_list[SOC_REG_INT_LLS_FC_CONFIGr],
    &soc_reg_list[SOC_REG_INT_LLS_INITr],
    &soc_reg_list[SOC_REG_INT_LLS_L0_CHILD_STATE1_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L0_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L0_CONFIG_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L0_ECC_1B_COUNTERr],
    &soc_reg_list[SOC_REG_INT_LLS_L0_ECC_2B_COUNTERr],
    &soc_reg_list[SOC_REG_INT_LLS_L0_ECC_DEBUGr],
    &soc_reg_list[SOC_REG_INT_LLS_L0_ECC_DEBUG1r],
    &soc_reg_list[SOC_REG_INT_LLS_L0_ECC_ERROR1r],
    &soc_reg_list[SOC_REG_INT_LLS_L0_ECC_ERROR1_MASKr],
    &soc_reg_list[SOC_REG_INT_LLS_L0_EF_NEXT_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L0_ERROR_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L0_HEADS_TAILS_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L0_MIN_BUCKET_C_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L0_MIN_CONFIG_C_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L0_MIN_NEXT_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L0_PARENT_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L0_PARENT_STATE_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L0_SHAPER_BUCKET_C_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L0_SHAPER_CONFIG_C_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L0_WERR_MAX_SC_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L0_WERR_NEXT_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L1_CHILD_STATE1_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L1_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L1_CONFIG_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L1_ECC_1B_COUNTERr],
    &soc_reg_list[SOC_REG_INT_LLS_L1_ECC_2B_COUNTERr],
    &soc_reg_list[SOC_REG_INT_LLS_L1_ECC_DEBUG1r],
    &soc_reg_list[SOC_REG_INT_LLS_L1_ECC_ERROR1r],
    &soc_reg_list[SOC_REG_INT_LLS_L1_ECC_ERROR1_MASKr],
    &soc_reg_list[SOC_REG_INT_LLS_L1_EF_NEXT_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L1_ERROR_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L1_HEADS_TAILS_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L1_MIN_BUCKET_C_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L1_MIN_CONFIG_C_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L1_MIN_NEXT_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L1_PARENT_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L1_PARENT_STATE_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L1_SHAPER_BUCKET_C_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L1_SHAPER_CONFIG_C_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L1_WERR_MAX_SC_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L1_WERR_NEXT_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L2_ACT_MIN_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L2_ACT_SHAPER_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L2_ACT_XON_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L2_CHILD_STATE1_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L2_CHILD_WEIGHT_CFG_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L2_ECC_1B_COUNTERr],
    &soc_reg_list[SOC_REG_INT_LLS_L2_ECC_2B_COUNTERr],
    &soc_reg_list[SOC_REG_INT_LLS_L2_ECC_DEBUG1r],
    &soc_reg_list[SOC_REG_INT_LLS_L2_ECC_DEBUG2r],
    &soc_reg_list[SOC_REG_INT_LLS_L2_ECC_DEBUG3r],
    &soc_reg_list[SOC_REG_INT_LLS_L2_ECC_ERROR1r],
    &soc_reg_list[SOC_REG_INT_LLS_L2_ECC_ERROR1_MASKr],
    &soc_reg_list[SOC_REG_INT_LLS_L2_ERROR_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L2_MIN_BUCKET_LOWER_C_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L2_MIN_BUCKET_UPPER_C_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L2_MIN_CONFIG_LOWER_C_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L2_MIN_CONFIG_UPPER_C_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L2_MIN_NEXT_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L2_PARENT_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L2_SHAPER_BUCKET_LOWER_C_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L2_SHAPER_BUCKET_UPPER_C_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L2_SHAPER_CONFIG_LOWER_C_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L2_SHAPER_CONFIG_UPPER_C_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_L2_WERR_NEXT_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_MAX_REFRESH_ENABLEr],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DCM_ERRORr],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DCM_L0r],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DCM_L1r],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DCM_L2r],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DCM_L2_ACTr],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DCM_PORTr],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L0_0r],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L0_1r],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L0_2r],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L0_3r],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L0_4r],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L0_5r],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L0_6r],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L0_7r],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L0_8r],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L0_ERRORr],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L1_2r],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L1_3r],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L1_4r],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L1_5r],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L1_6r],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L1_7r],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L1_8r],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L1_1Ar],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L1_1Br],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L1_1Dr],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L1_ERRORr],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L2_1r],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L2_2r],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L2_3r],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L2_4r],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L2_5r],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L2_6r],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L2_7r],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L2_ACT_MINr],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L2_ACT_SHAPERr],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L2_ACT_XONr],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_L2_ERRORr],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_PORT1r],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_PORT4r],
    &soc_reg_list[SOC_REG_INT_LLS_MEM_DEBUG_PORT_TDMr],
    &soc_reg_list[SOC_REG_INT_LLS_MIN_CAP_CONFIGr],
    &soc_reg_list[SOC_REG_INT_LLS_MIN_CONFIGr],
    &soc_reg_list[SOC_REG_INT_LLS_MIN_REFRESH_ENABLEr],
    &soc_reg_list[SOC_REG_INT_LLS_MISC_ECC_ERROR1r],
    &soc_reg_list[SOC_REG_INT_LLS_MISC_ECC_ERROR1_MASKr],
    &soc_reg_list[SOC_REG_INT_LLS_PKT_ACC_CONFIG1r],
    &soc_reg_list[SOC_REG_INT_LLS_PKT_ACC_CONFIG2r],
    &soc_reg_list[SOC_REG_INT_LLS_PORT_ECC_1B_COUNTERr],
    &soc_reg_list[SOC_REG_INT_LLS_PORT_ECC_2B_COUNTERr],
    &soc_reg_list[SOC_REG_INT_LLS_PORT_ECC_DEBUGr],
    &soc_reg_list[SOC_REG_INT_LLS_PORT_ECC_ERRORr],
    &soc_reg_list[SOC_REG_INT_LLS_PORT_ECC_ERROR_MASKr],
    &soc_reg_list[SOC_REG_INT_LLS_PORT_SHAPER_CONFIG_C_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_PORT_TDM_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_PORT_WERR_MAX_SC_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_LLS_SHAPER_LAST_ADDR_CONFIG0r],
    &soc_reg_list[SOC_REG_INT_LLS_SHAPER_LAST_ADDR_CONFIG1r],
    &soc_reg_list[SOC_REG_INT_LLS_SHAPER_LAST_ADDR_CONFIG2r],
    &soc_reg_list[SOC_REG_INT_LLS_SHAPER_REFRESH_CONFIGr],
    &soc_reg_list[SOC_REG_INT_LLS_SOFT_RESETr],
    &soc_reg_list[SOC_REG_INT_LLS_TDM_CAL_CFGr],
    &soc_reg_list[SOC_REG_INT_LLS_TDM_CAL_CFG_SWITCHr],
    &soc_reg_list[SOC_REG_INT_LLS_TREX2_DEBUG_ENABLEr],
    &soc_reg_list[SOC_REG_INT_LMEP_1_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_LMEP_1_PARITY_STATUS_INTRr],
    &soc_reg_list[SOC_REG_INT_LMEP_1_PARITY_STATUS_NACKr],
    NULL,    /* LMEP_COMMON_1 */
    &soc_reg_list[SOC_REG_INT_LMEP_COMMON_2_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_LMEP_PARITY_CONTROL_BCM56840_A0r],
    NULL,    /* LMEP_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_LMEP_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_LMEP_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* LOADING_BAND_THRESHOLD */
    &soc_reg_list[SOC_REG_INT_LOCAL_SW_DISABLE_CTRL_BCM56840_A0r],
    NULL,    /* LOCAL_SW_DISABLE_DEFAULT_PBM */
    NULL,    /* LOCAL_SW_DISABLE_DEFAULT_PBM_64 */
    NULL,    /* LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR */
    NULL,    /* LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64 */
    &soc_reg_list[SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_LOPSTHr],
    NULL,    /* LPM_DUP_MAPPING_0 */
    NULL,    /* LPM_DUP_MAPPING_1 */
    NULL,    /* LPM_END_OVRD */
    NULL,    /* LPM_ENTRY_DUP */
    NULL,    /* LPM_ENTRY_DUP_AVAIL */
    NULL,    /* LPM_ENTRY_DUP_BLKCNT */
    NULL,    /* LPM_ENTRY_SRCH_AVAIL */
    NULL,    /* LPM_ENTRY_SRCH_BLKCNT */
    NULL,    /* LPM_ENTRY_VLD */
    NULL,    /* LPM_SRCH_MAPPING_0 */
    NULL,    /* LPM_SRCH_MAPPING_1 */
    NULL,    /* LPM_START_OVRD */
    NULL,    /* LPM_TOTAL_OVRD */
    &soc_reg_list[SOC_REG_INT_LPORT_ECC_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_LPORT_ECC_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_LPORT_ECC_STATUS_NACK_BCM56840_A0r],
    NULL,    /* LWMCOSCELLSETLIMIT */
    NULL,    /* MACSEC_CNTRL */
    NULL,    /* MACSEC_PROG_TX_CRC */
    &soc_reg_list[SOC_REG_INT_MAC_0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_MAC_1_BCM56440_A0r],
    NULL,    /* MAC_BLOCK_TABLE */
    &soc_reg_list[SOC_REG_INT_MAC_BLOCK_TABLE_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_MAC_BLOCK_TABLE_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_MAC_BLOCK_TABLE_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* MAC_CNTMAXSZ */
    NULL,    /* MAC_CORESPARE0 */
    NULL,    /* MAC_CTRL */
    NULL,    /* MAC_HCFC_CTRL */
    NULL,    /* MAC_HCFC_STATUS */
    NULL,    /* MAC_LIMIT_CONFIG */
    NULL,    /* MAC_LIMIT_ENABLE */
    NULL,    /* MAC_LIMIT_RAM_DBGCTRL */
    &soc_reg_list[SOC_REG_INT_MAC_LIMIT_RAM_DBGCTRL_0r],
    &soc_reg_list[SOC_REG_INT_MAC_LIMIT_RAM_DBGCTRL_1r],
    &soc_reg_list[SOC_REG_INT_MAC_MODE_BCM56440_A0r],
    NULL,    /* MAC_PFC_COS0_XOFF_CNT */
    NULL,    /* MAC_PFC_COS10_XOFF_CNT */
    NULL,    /* MAC_PFC_COS11_XOFF_CNT */
    NULL,    /* MAC_PFC_COS12_XOFF_CNT */
    NULL,    /* MAC_PFC_COS13_XOFF_CNT */
    NULL,    /* MAC_PFC_COS14_XOFF_CNT */
    NULL,    /* MAC_PFC_COS15_XOFF_CNT */
    NULL,    /* MAC_PFC_COS1_XOFF_CNT */
    NULL,    /* MAC_PFC_COS2_XOFF_CNT */
    NULL,    /* MAC_PFC_COS3_XOFF_CNT */
    NULL,    /* MAC_PFC_COS4_XOFF_CNT */
    NULL,    /* MAC_PFC_COS5_XOFF_CNT */
    NULL,    /* MAC_PFC_COS6_XOFF_CNT */
    NULL,    /* MAC_PFC_COS7_XOFF_CNT */
    NULL,    /* MAC_PFC_COS8_XOFF_CNT */
    NULL,    /* MAC_PFC_COS9_XOFF_CNT */
    &soc_reg_list[SOC_REG_INT_MAC_PFC_CTRL_BCM56440_A0r],
    NULL,    /* MAC_PFC_DA */
    &soc_reg_list[SOC_REG_INT_MAC_PFC_DA_0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_MAC_PFC_DA_1_BCM56440_A0r],
    NULL,    /* MAC_PFC_FIELD */
    &soc_reg_list[SOC_REG_INT_MAC_PFC_OPCODE_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_MAC_PFC_REFRESH_CTRL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_MAC_PFC_TYPE_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_MAC_RSV_MASK_BCM56440_A0r],
    NULL,    /* MAC_RXCTRL */
    NULL,    /* MAC_RXLLFCMSGCNT */
    NULL,    /* MAC_RXLLFCMSGFLDS */
    NULL,    /* MAC_RXLSSCTRL */
    NULL,    /* MAC_RXLSSSTAT */
    NULL,    /* MAC_RXMACSA */
    NULL,    /* MAC_RXMAXSZ */
    NULL,    /* MAC_RXMUXCTRL */
    NULL,    /* MAC_RXSPARE0 */
    &soc_reg_list[SOC_REG_INT_MAC_STAT_UPDATE_MASK_BCM56440_A0r],
    NULL,    /* MAC_TXCTRL */
    NULL,    /* MAC_TXLLFCCTRL */
    NULL,    /* MAC_TXLLFCMSGFLDS */
    NULL,    /* MAC_TXMACSA */
    NULL,    /* MAC_TXMAXSZ */
    NULL,    /* MAC_TXMUXCTRL */
    NULL,    /* MAC_TXPPPCTRL */
    NULL,    /* MAC_TXPSETHR */
    NULL,    /* MAC_TXSPARE0 */
    NULL,    /* MAC_TXTIMESTAMPFIFOREAD */
    NULL,    /* MAC_TXTIMESTAMPFIFOSTATUS */
    NULL,    /* MAC_TX_STATUS */
    NULL,    /* MAC_XGXS_CTRL */
    NULL,    /* MAC_XGXS_STAT */
    NULL,    /* MAID_PARITY_CONTROL */
    NULL,    /* MAID_PARITY_STATUS_INTR */
    NULL,    /* MAID_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_MAID_REDUCTION_PARITY_CONTROL_BCM56440_A0r],
    NULL,    /* MAID_REDUCTION_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_MAID_REDUCTION_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RMEP_PARITY_STATUS_INTR_BCM56840_A0r],
    NULL,    /* MAXBUCKET */
    NULL,    /* MAXBUCKETCONFIG */
    NULL,    /* MAXBUCKETCONFIG1 */
    NULL,    /* MAXBUCKETCONFIG_64 */
    NULL,    /* MAXBUCKETMEMDEBUG */
    NULL,    /* MAXBWCOMMITMENT */
    NULL,    /* MAXFR */
    &soc_reg_list[SOC_REG_INT_MA_INDEX_PARITY_CONTROL_BCM56440_A0r],
    NULL,    /* MA_INDEX_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_MA_INDEX_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_MA_INDEX_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_MA_STATE_PARITY_CONTROL_BCM56440_A0r],
    NULL,    /* MA_STATE_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_MA_STATE_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_MA_STATE_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* MCAST_RATE_CONTROL */
    NULL,    /* MCAST_RATE_CONTROL_M0 */
    NULL,    /* MCAST_RATE_CONTROL_M1 */
    NULL,    /* MCAST_STORM_CONTROL */
    NULL,    /* MCFIFOMEMDEBUG */
    NULL,    /* MCQ_CONFIG */
    NULL,    /* MCQ_DIS_IPMC_REPLICATION0 */
    NULL,    /* MCQ_DIS_IPMC_REPLICATION1 */
    NULL,    /* MCQ_ERRINTR */
    NULL,    /* MCQ_FIFO_BASE_REG */
    NULL,    /* MCQ_FIFO_EMPTY_REG */
    NULL,    /* MCQ_GRPTBLERRPTR */
    NULL,    /* MCQ_IPMCREP_SRCHFAIL0 */
    NULL,    /* MCQ_IPMCREP_SRCHFAIL1 */
    NULL,    /* MCQ_IPMC_FAST_FLUSH0 */
    NULL,    /* MCQ_IPMC_FAST_FLUSH1 */
    NULL,    /* MCQ_IPMC_REPLICATION_STAT0 */
    NULL,    /* MCQ_IPMC_REPLICATION_STAT1 */
    NULL,    /* MCQ_MCFIFOERRPTR */
    NULL,    /* MCQ_VLANTBLERRPTR */
    &soc_reg_list[SOC_REG_INT_MCS_MEM_POWER_DOWN_CONTROLr],
    &soc_reg_list[SOC_REG_INT_MCS_MEM_POWER_DOWN_INPUTSr],
    &soc_reg_list[SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_1r],
    &soc_reg_list[SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_2r],
    &soc_reg_list[SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_3r],
    &soc_reg_list[SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_4r],
    &soc_reg_list[SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_5r],
    &soc_reg_list[SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_6r],
    &soc_reg_list[SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_7r],
    &soc_reg_list[SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_8r],
    &soc_reg_list[SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_9r],
    &soc_reg_list[SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_10r],
    &soc_reg_list[SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_11r],
    &soc_reg_list[SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_12r],
    NULL,    /* MCU_CHN0_ARB_STATE_1 */
    NULL,    /* MCU_CHN0_ARB_STATE_2 */
    NULL,    /* MCU_CHN0_AREF */
    NULL,    /* MCU_CHN0_AREF_STATE */
    NULL,    /* MCU_CHN0_ATE_CTRL */
    NULL,    /* MCU_CHN0_ATE_STS1 */
    NULL,    /* MCU_CHN0_ATE_STS2 */
    NULL,    /* MCU_CHN0_BIST_CTRL */
    NULL,    /* MCU_CHN0_CMDQ_STATE */
    NULL,    /* MCU_CHN0_CONFIG */
    NULL,    /* MCU_CHN0_CONFIG_32 */
    NULL,    /* MCU_CHN0_CPUREQ_STATE */
    NULL,    /* MCU_CHN0_CTL */
    NULL,    /* MCU_CHN0_CTL_STATE */
    NULL,    /* MCU_CHN0_CTS_STATE */
    NULL,    /* MCU_CHN0_DDR_REG1 */
    NULL,    /* MCU_CHN0_DDR_REG2 */
    NULL,    /* MCU_CHN0_DDR_REG3 */
    NULL,    /* MCU_CHN0_DDR_STS1 */
    NULL,    /* MCU_CHN0_DDR_STS2 */
    NULL,    /* MCU_CHN0_DEBUG_CMDQ */
    NULL,    /* MCU_CHN0_DEBUG_CTRL */
    NULL,    /* MCU_CHN0_DEBUG_RTQ */
    NULL,    /* MCU_CHN0_DEBUG_WDQ */
    NULL,    /* MCU_CHN0_DELAY_CTL */
    NULL,    /* MCU_CHN0_EXT_MODEREG_FC */
    NULL,    /* MCU_CHN0_INIT_STATE */
    NULL,    /* MCU_CHN0_MEM_CMD */
    NULL,    /* MCU_CHN0_MODE */
    NULL,    /* MCU_CHN0_MODEREG_FC */
    NULL,    /* MCU_CHN0_MODEREG_RL */
    NULL,    /* MCU_CHN0_MRS_CTRL */
    NULL,    /* MCU_CHN0_PAD_CTL */
    NULL,    /* MCU_CHN0_RDRTNQ_STATE_1 */
    NULL,    /* MCU_CHN0_RDRTNQ_STATE_2 */
    NULL,    /* MCU_CHN0_RDRTNQ_STATE_3 */
    NULL,    /* MCU_CHN0_RDRTNQ_STATE_4 */
    NULL,    /* MCU_CHN0_REQ_CMD */
    NULL,    /* MCU_CHN0_REQ_DESCP */
    NULL,    /* MCU_CHN0_TIMING */
    NULL,    /* MCU_CHN0_TIMING_32 */
    NULL,    /* MCU_CHN0_WRDATAQ_STATE_1 */
    NULL,    /* MCU_CHN0_WRDATAQ_STATE_2 */
    NULL,    /* MCU_CHN1_ARB_STATE_1 */
    NULL,    /* MCU_CHN1_ARB_STATE_2 */
    NULL,    /* MCU_CHN1_AREF */
    NULL,    /* MCU_CHN1_AREF_STATE */
    NULL,    /* MCU_CHN1_ATE_CTRL */
    NULL,    /* MCU_CHN1_ATE_STS1 */
    NULL,    /* MCU_CHN1_ATE_STS2 */
    NULL,    /* MCU_CHN1_BIST_CTRL */
    NULL,    /* MCU_CHN1_CMDQ_STATE */
    NULL,    /* MCU_CHN1_CONFIG */
    NULL,    /* MCU_CHN1_CONFIG_32 */
    NULL,    /* MCU_CHN1_CPUREQ_STATE */
    NULL,    /* MCU_CHN1_CTL */
    NULL,    /* MCU_CHN1_CTL_STATE */
    NULL,    /* MCU_CHN1_CTS_STATE */
    NULL,    /* MCU_CHN1_DDR_REG1 */
    NULL,    /* MCU_CHN1_DDR_REG2 */
    NULL,    /* MCU_CHN1_DDR_REG3 */
    NULL,    /* MCU_CHN1_DDR_STS1 */
    NULL,    /* MCU_CHN1_DDR_STS2 */
    NULL,    /* MCU_CHN1_DEBUG_CMDQ */
    NULL,    /* MCU_CHN1_DEBUG_CTRL */
    NULL,    /* MCU_CHN1_DEBUG_RTQ */
    NULL,    /* MCU_CHN1_DEBUG_WDQ */
    NULL,    /* MCU_CHN1_DELAY_CTL */
    NULL,    /* MCU_CHN1_EXT_MODEREG_FC */
    NULL,    /* MCU_CHN1_INIT_STATE */
    NULL,    /* MCU_CHN1_MEM_CMD */
    NULL,    /* MCU_CHN1_MODE */
    NULL,    /* MCU_CHN1_MODEREG_FC */
    NULL,    /* MCU_CHN1_MODEREG_RL */
    NULL,    /* MCU_CHN1_MRS_CTRL */
    NULL,    /* MCU_CHN1_PAD_CTL */
    NULL,    /* MCU_CHN1_RDRTNQ_STATE_1 */
    NULL,    /* MCU_CHN1_RDRTNQ_STATE_2 */
    NULL,    /* MCU_CHN1_RDRTNQ_STATE_3 */
    NULL,    /* MCU_CHN1_RDRTNQ_STATE_4 */
    NULL,    /* MCU_CHN1_REQ_CMD */
    NULL,    /* MCU_CHN1_REQ_DESCP */
    NULL,    /* MCU_CHN1_TIMING */
    NULL,    /* MCU_CHN1_TIMING_32 */
    NULL,    /* MCU_CHN1_WRDATAQ_STATE_1 */
    NULL,    /* MCU_CHN1_WRDATAQ_STATE_2 */
    NULL,    /* MCU_CHN2_ARB_STATE_1 */
    NULL,    /* MCU_CHN2_ARB_STATE_2 */
    NULL,    /* MCU_CHN2_AREF_STATE */
    NULL,    /* MCU_CHN2_CMDQ_STATE */
    NULL,    /* MCU_CHN2_CONFIG */
    NULL,    /* MCU_CHN2_CPUREQ_STATE */
    NULL,    /* MCU_CHN2_CTL */
    NULL,    /* MCU_CHN2_CTL_STATE */
    NULL,    /* MCU_CHN2_CTS_STATE */
    NULL,    /* MCU_CHN2_DELAY_CTL */
    NULL,    /* MCU_CHN2_INIT_STATE */
    NULL,    /* MCU_CHN2_MEM_CMD */
    NULL,    /* MCU_CHN2_MODE */
    NULL,    /* MCU_CHN2_PAD_CTL */
    NULL,    /* MCU_CHN2_RDRTNQ_STATE_1 */
    NULL,    /* MCU_CHN2_RDRTNQ_STATE_2 */
    NULL,    /* MCU_CHN2_RDRTNQ_STATE_3 */
    NULL,    /* MCU_CHN2_RDRTNQ_STATE_4 */
    NULL,    /* MCU_CHN2_TIMING */
    NULL,    /* MCU_CHN2_WRDATAQ_STATE_1 */
    NULL,    /* MCU_CHN2_WRDATAQ_STATE_2 */
    NULL,    /* MCU_CHN3_ARB_STATE_1 */
    NULL,    /* MCU_CHN3_ARB_STATE_2 */
    NULL,    /* MCU_CHN3_AREF_STATE */
    NULL,    /* MCU_CHN3_CMDQ_STATE */
    NULL,    /* MCU_CHN3_CONFIG */
    NULL,    /* MCU_CHN3_CPUREQ_STATE */
    NULL,    /* MCU_CHN3_CTL */
    NULL,    /* MCU_CHN3_CTL_STATE */
    NULL,    /* MCU_CHN3_CTS_STATE */
    NULL,    /* MCU_CHN3_DELAY_CTL */
    NULL,    /* MCU_CHN3_INIT_STATE */
    NULL,    /* MCU_CHN3_MEM_CMD */
    NULL,    /* MCU_CHN3_MODE */
    NULL,    /* MCU_CHN3_PAD_CTL */
    NULL,    /* MCU_CHN3_RDRTNQ_STATE_1 */
    NULL,    /* MCU_CHN3_RDRTNQ_STATE_2 */
    NULL,    /* MCU_CHN3_RDRTNQ_STATE_3 */
    NULL,    /* MCU_CHN3_RDRTNQ_STATE_4 */
    NULL,    /* MCU_CHN3_TIMING */
    NULL,    /* MCU_CHN3_WRDATAQ_STATE_1 */
    NULL,    /* MCU_CHN3_WRDATAQ_STATE_2 */
    NULL,    /* MCU_DLL_CONTROL */
    NULL,    /* MCU_DLL_STATUS */
    NULL,    /* MCU_IS */
    NULL,    /* MCU_MAIN_CONFIG */
    NULL,    /* MCU_MAIN_CONTROL */
    NULL,    /* MCU_MAIN_STATUS */
    NULL,    /* MCU_PLL_CONTROL */
    NULL,    /* MCU_PLL_STATUS */
    &soc_reg_list[SOC_REG_INT_MC_CONTROL_1_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_MC_CONTROL_2_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_MC_CONTROL_3_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_MC_CONTROL_4_BCM56440_A0r],
    NULL,    /* MC_CONTROL_5 */
    NULL,    /* MC_TRUNK_BLOCK_MASK */
    NULL,    /* MEM0DLY */
    NULL,    /* MEM1DLY */
    NULL,    /* MEM1_IPMCGRP_TBL_PARITYERRORPTR */
    NULL,    /* MEM1_IPMCGRP_TBL_PARITYERROR_STATUS */
    NULL,    /* MEM1_IPMCVLAN_TBL_PARITYERRORPTR */
    NULL,    /* MEM1_IPMCVLAN_TBL_PARITYERROR_STATUS */
    NULL,    /* MEMCONFIG */
    NULL,    /* MEMFAILINTMASK */
    NULL,    /* MEMFAILINTSTATUS */
    NULL,    /* MEMFAILMSGBITMAP */
    NULL,    /* MEMFAILMSGCOUNT */
    NULL,    /* MEMORYERRORCNT */
    NULL,    /* MEMORYERRORCNTCH */
    NULL,    /* MEMORYPTRERRORCNTCH */
    &soc_reg_list[SOC_REG_INT_MEMORY_TM_0r],
    &soc_reg_list[SOC_REG_INT_MEMORY_TM_1r],
    NULL,    /* MEM_FAIL_INT_CTR */
    NULL,    /* MEM_FAIL_INT_EN */
    NULL,    /* MEM_FAIL_INT_STAT */
    NULL,    /* METER_ATTRIBUTES */
    NULL,    /* METER_CTL */
    NULL,    /* METER_DEF0_0 */
    NULL,    /* METER_DEF0_1 */
    NULL,    /* METER_DEF1_0 */
    NULL,    /* METER_DEF1_1 */
    NULL,    /* METER_DEF2_0 */
    NULL,    /* METER_DEF2_1 */
    NULL,    /* METER_DEF3_0 */
    NULL,    /* METER_DEF3_1 */
    NULL,    /* METER_DEF4_0 */
    NULL,    /* METER_DEF4_1 */
    NULL,    /* METER_DEF5_0 */
    NULL,    /* METER_DEF5_1 */
    NULL,    /* METER_DEF6_0 */
    NULL,    /* METER_DEF6_1 */
    NULL,    /* METER_DEF7_0 */
    NULL,    /* METER_DEF7_1 */
    NULL,    /* MGMT_FRAME_ENABLE */
    NULL,    /* MIBPSTAT */
    &soc_reg_list[SOC_REG_INT_MIM_DEFAULT_NETWORK_SVPr],
    NULL,    /* MIM_ENABLE */
    &soc_reg_list[SOC_REG_INT_MIM_ETHERTYPE_BCM56840_A0r],
    NULL,    /* MIM_LIP_2_LEP_FC_EN */
    NULL,    /* MINBUCKET */
    NULL,    /* MINBUCKETCONFIG */
    NULL,    /* MINBUCKETCONFIG1 */
    NULL,    /* MINBUCKETCONFIG_64 */
    NULL,    /* MINBUCKETCOS0CONFIG */
    NULL,    /* MINBUCKETCOS1CONFIG */
    NULL,    /* MINBUCKETCOS2CONFIG */
    NULL,    /* MINBUCKETCOS3CONFIG */
    NULL,    /* MINBUCKETMEMDEBUG */
    NULL,    /* MINBWGUARANTEE */
    NULL,    /* MINSPCONFIG */
    NULL,    /* MINSPCONFIG_CPU */
    NULL,    /* MIRROR_CONTROL */
    NULL,    /* MIRROR_DEST_BITMAP */
    &soc_reg_list[SOC_REG_INT_MIRROR_SELECT_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_MISCCONFIG_BCM56440_A0r],
    NULL,    /* MISCCONFIG_2 */
    NULL,    /* MISSING_START_ERR_STAT */
    NULL,    /* MMRP_CONTROL_1 */
    NULL,    /* MMRP_CONTROL_2 */
    NULL,    /* MMU0_FUSE_DEBUG */
    &soc_reg_list[SOC_REG_INT_MMU0_PLL_DEBUGr],
    NULL,    /* MMU1_FUSE_DEBUG */
    &soc_reg_list[SOC_REG_INT_MMU1_PLL_DEBUGr],
    &soc_reg_list[SOC_REG_INT_MMU2_PLL_DEBUGr],
    NULL,    /* MMUBISRDBGRDDATA */
    NULL,    /* MMUEAVENABLE */
    NULL,    /* MMUECCOVERRIDE */
    NULL,    /* MMUFLUSHCONTROL */
    NULL,    /* MMUMBISTEN */
    NULL,    /* MMUMBISTSTATUS */
    NULL,    /* MMUPORTENABLE */
    NULL,    /* MMUPORTENABLEMOD0 */
    NULL,    /* MMUPORTENABLEMOD1 */
    NULL,    /* MMUPORTENABLE_HI */
    NULL,    /* MMUPORTSTOREENABLE */
    NULL,    /* MMUPORTSTOREENABLEMOD0 */
    NULL,    /* MMUPORTSTOREENABLEMOD1 */
    NULL,    /* MMUPORTTXENABLE */
    NULL,    /* MMUPORTTXENABLE_HI */
    NULL,    /* MMU_AGING_CTR_ECC_STATUS */
    NULL,    /* MMU_AGING_EXP_ECC_STATUS */
    &soc_reg_list[SOC_REG_INT_MMU_CCPE_MEM_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_MMU_CCPI_MEM_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_MMU_CCP_ECC_1B_COUNTERr],
    &soc_reg_list[SOC_REG_INT_MMU_CCP_ECC_2B_COUNTERr],
    NULL,    /* MMU_CELLCNTCOS */
    NULL,    /* MMU_CELLCNTING */
    NULL,    /* MMU_CELLCNTTOTAL */
    NULL,    /* MMU_CELLDATA_ECC_STATUS */
    NULL,    /* MMU_CELLLINK_ECC_STATUS */
    NULL,    /* MMU_CELLLMTCOS */
    NULL,    /* MMU_CELLLMTCOS_LOWER */
    NULL,    /* MMU_CELLLMTCOS_UPPER */
    NULL,    /* MMU_CELLLMTING */
    NULL,    /* MMU_CELLLMTTOTAL */
    NULL,    /* MMU_CELLLMTTOTAL_LOWER */
    NULL,    /* MMU_CELLLMTTOTAL_UPPER */
    NULL,    /* MMU_CFAP_ECC_STATUS */
    NULL,    /* MMU_CFG */
    &soc_reg_list[SOC_REG_INT_MMU_CTR_ECC_1B_COUNTERr],
    &soc_reg_list[SOC_REG_INT_MMU_CTR_ECC_2B_COUNTERr],
    NULL,    /* MMU_CTR_MEM_ECC_STATUS */
    NULL,    /* MMU_CTR_PARITY_ERR */
    &soc_reg_list[SOC_REG_INT_MMU_E2EFC_CNT_DEBUG_STATUS_0r],
    &soc_reg_list[SOC_REG_INT_MMU_E2EFC_CNT_DEBUG_STATUS_1r],
    &soc_reg_list[SOC_REG_INT_MMU_E2EFC_DEBUG_RX_RMT_IBP0r],
    &soc_reg_list[SOC_REG_INT_MMU_E2EFC_DEBUG_RX_RMT_IBP1r],
    &soc_reg_list[SOC_REG_INT_MMU_E2EFC_DEBUG_TX_RMT_IBP0r],
    &soc_reg_list[SOC_REG_INT_MMU_E2EFC_DEBUG_TX_RMT_IBP1r],
    &soc_reg_list[SOC_REG_INT_MMU_E2EFC_ERROR_0r],
    &soc_reg_list[SOC_REG_INT_MMU_E2EFC_ERROR_0_MASKr],
    NULL,    /* MMU_ECC_DEBUG0 */
    NULL,    /* MMU_ECC_DEBUG1 */
    NULL,    /* MMU_ECC_ERROR0 */
    NULL,    /* MMU_ECC_ERROR1 */
    NULL,    /* MMU_ECC_ERROR0_MASK */
    NULL,    /* MMU_ECC_ERROR1_MASK */
    NULL,    /* MMU_EGR_CTRL */
    NULL,    /* MMU_EGR_PARAD */
    NULL,    /* MMU_EGS_PRIMOD */
    NULL,    /* MMU_EGS_WGTCOS */
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_CFG_ECC_DEBUG_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_CFG_ECC_ERROR_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_CFG_ECC_ERROR_0_MASKr],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_CFG_ECC_STATUS_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_CONFIG_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_ECC_COUNTERSr],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_EMA_QUEUE_SELECT_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_EMA_QUEUE_SELECT_1r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_ERROR_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_ERROR_0_MASKr],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_FAPCONFIG_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_FAPFULLRESETPOINT_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_FAPFULLSETPOINT_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_FAPINIT_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_FAPREADPOINTER_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_FAPSTACKSTATUS_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_FAP_ECC_DEBUG_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_FAP_ECC_ERROR_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_FAP_ECC_ERROR_0_MASKr],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_FAP_ECC_STATUS_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_FAP_MEMDEBUG_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_FAP_WATERMARKr],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_HIGIG_25_PRI_GRP0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_HIGIG_25_PRI_GRP1r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_HIGIG_26_PRI_GRP0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_HIGIG_26_PRI_GRP1r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_HIGIG_27_PRI_GRP0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_HIGIG_27_PRI_GRP1r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_HIGIG_28_PRI_GRP0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_HIGIG_28_PRI_GRP1r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_ILLEGAL_CELL_TYPE_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_MC_EXT_DROP_COUNTER_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_MC_INT_DROP_COUNTER_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_MISSING_START_ERR_STAT_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_MISSING_START_ERR_STAT_1r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_RQE_QUEUE_SELECT_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_RQE_QUEUE_SELECT_1r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_RQE_WR_COMPLETE_DEBUG_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_START_BY_START_ERR_STAT_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_START_BY_START_ERR_STAT_1r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_1r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_2r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_3r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_4r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_5r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_6r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_7r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_TRACE_IF_CONTROLr],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_TRACE_IF_COUNTERr],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_1r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_2r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_3r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_4r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_5r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_1r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_2r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_3r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_4r],
    &soc_reg_list[SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_5r],
    NULL,    /* MMU_ERRSTAT */
    NULL,    /* MMU_ERR_VECTOR */
    NULL,    /* MMU_ES_ARB_TDM_TABLE_ECC_STATUS */
    NULL,    /* MMU_ING_PARAD */
    NULL,    /* MMU_INTCLR */
    NULL,    /* MMU_INTCNTL */
    NULL,    /* MMU_INTCTRL */
    NULL,    /* MMU_INTERRUPT_MASK */
    &soc_reg_list[SOC_REG_INT_MMU_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_MMU_INTR_MASKr],
    NULL,    /* MMU_INTSTAT */
    &soc_reg_list[SOC_REG_INT_MMU_IPCTR_CONFIG_0r],
    &soc_reg_list[SOC_REG_INT_MMU_IPCTR_COUNTER1r],
    &soc_reg_list[SOC_REG_INT_MMU_IPCTR_COUNTER0_DRESOURCEr],
    &soc_reg_list[SOC_REG_INT_MMU_IPCTR_COUNTER1_SNAPr],
    &soc_reg_list[SOC_REG_INT_MMU_IPCTR_DROP_TYPEr],
    &soc_reg_list[SOC_REG_INT_MMU_IPCTR_MIRROR_ACCEPT_UC_DROP_COUNTERr],
    &soc_reg_list[SOC_REG_INT_MMU_IPMC_VLAN_TBL_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_MMU_ITE_CFG_ECC_DEBUG_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ITE_CFG_ECC_ERROR_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ITE_CFG_ECC_ERROR_0_MASKr],
    &soc_reg_list[SOC_REG_INT_MMU_ITE_CFG_ECC_STATUS_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ITE_CFG_ECC_STATUS_1r],
    &soc_reg_list[SOC_REG_INT_MMU_ITE_CTRL_DEBUG_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ITE_DEBUG_STATUS_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ITE_ECC_COUNTERSr],
    &soc_reg_list[SOC_REG_INT_MMU_ITE_EMA_ACCEPT_COUNTr],
    &soc_reg_list[SOC_REG_INT_MMU_ITE_EMA_DROP_COUNTr],
    &soc_reg_list[SOC_REG_INT_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_1r],
    &soc_reg_list[SOC_REG_INT_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_2r],
    &soc_reg_list[SOC_REG_INT_MMU_ITE_EMA_POOL_STATUSr],
    &soc_reg_list[SOC_REG_INT_MMU_ITE_EMA_STATUSr],
    &soc_reg_list[SOC_REG_INT_MMU_ITE_EMC_BACKPRESSURE_DEBUG_CONFIGr],
    &soc_reg_list[SOC_REG_INT_MMU_ITE_EMC_BACKPRESSURE_DEBUG_STATUSr],
    &soc_reg_list[SOC_REG_INT_MMU_ITE_ERROR_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ITE_ERROR_0_MASKr],
    &soc_reg_list[SOC_REG_INT_MMU_ITE_QMGR_FLL_DEBUG_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ITE_QMGR_QLL_DEBUG_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ITE_Q_FLUSH_STATUS_0r],
    &soc_reg_list[SOC_REG_INT_MMU_ITE_WORK_QUEUE_DEBUG_0r],
    NULL,    /* MMU_LLA_PARAD */
    NULL,    /* MMU_LLFC_RX_CONFIG */
    &soc_reg_list[SOC_REG_INT_MMU_LLFC_TX_CONFIG_1_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_MMU_LLFC_TX_CONFIG_2_BCM56440_A0r],
    NULL,    /* MMU_LLFC_TX_CONFIG_3 */
    NULL,    /* MMU_LLFC_TX_CONFIG_4 */
    &soc_reg_list[SOC_REG_INT_MMU_MEM1_CLINKE_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_MMU_MEM1_CLINKI_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_MMU_MEM1_CLINK_ECC_COUNTERSr],
    NULL,    /* MMU_MEMFAILSTATUS */
    NULL,    /* MMU_MTRO_CPU_PKT_ECC_STATUS */
    NULL,    /* MMU_MTRO_SHAPE_G0_BUCKET_ECC_STATUS */
    NULL,    /* MMU_MTRO_SHAPE_G0_CONFIG_ECC_STATUS */
    NULL,    /* MMU_MTRO_SHAPE_G1_BUCKET_ECC_STATUS */
    NULL,    /* MMU_MTRO_SHAPE_G1_CONFIG_ECC_STATUS */
    NULL,    /* MMU_MTRO_SHAPE_G2_BUCKET_ECC_STATUS */
    NULL,    /* MMU_MTRO_SHAPE_G2_CONFIG_ECC_STATUS */
    NULL,    /* MMU_MTRO_SHAPE_G3_BUCKET_ECC_STATUS */
    NULL,    /* MMU_MTRO_SHAPE_G3_CONFIG_ECC_STATUS */
    NULL,    /* MMU_PARITYERROR */
    NULL,    /* MMU_PARITYERROR_CCP */
    NULL,    /* MMU_PARITYERROR_CFAP */
    NULL,    /* MMU_PARITYERROR_XQ0 */
    NULL,    /* MMU_PARITYERROR_XQ1 */
    NULL,    /* MMU_PARITYERROR_XQ2 */
    NULL,    /* MMU_PKTCNTCOS */
    NULL,    /* MMU_PKTCNTING */
    NULL,    /* MMU_PKTHDR0_ECC_STATUS */
    NULL,    /* MMU_PKTLENGTH_ECC_STATUS */
    NULL,    /* MMU_PKTLINK_ECC_STATUS */
    NULL,    /* MMU_PKTLMTCOS */
    NULL,    /* MMU_PKTLMTCOS_LOWER */
    NULL,    /* MMU_PKTLMTCOS_UPPER */
    NULL,    /* MMU_PKTLMTING */
    NULL,    /* MMU_PP_DBE_CNT */
    NULL,    /* MMU_PP_DBE_LOG */
    NULL,    /* MMU_PP_ECC_CNTL */
    NULL,    /* MMU_PP_ECC_CTRL */
    NULL,    /* MMU_PP_SBE_CNT */
    NULL,    /* MMU_PP_SBE_LOG */
    NULL,    /* MMU_QCN_CNM_CTRL_64 */
    NULL,    /* MMU_QCN_CPQ_SEQ */
    NULL,    /* MMU_QCN_MEM_DEBUG */
    NULL,    /* MMU_QCN_PARITY_ERR */
    &soc_reg_list[SOC_REG_INT_MMU_QSTRUCT_ECC_1B_COUNTERr],
    &soc_reg_list[SOC_REG_INT_MMU_QSTRUCT_ECC_2B_COUNTERr],
    &soc_reg_list[SOC_REG_INT_MMU_RQE_FIFO_ECC_STATUSr],
    NULL,    /* MMU_SPARE_REG0 */
    NULL,    /* MMU_SPARE_REG1 */
    NULL,    /* MMU_SPARE_REG2 */
    NULL,    /* MMU_SPARE_REG3 */
    NULL,    /* MMU_SPARE_REG4 */
    NULL,    /* MMU_STATUS */
    &soc_reg_list[SOC_REG_INT_MMU_THDI_INTRr],
    &soc_reg_list[SOC_REG_INT_MMU_THDI_INTR_MASKr],
    &soc_reg_list[SOC_REG_INT_MMU_TOQ_BP_DEBUG0r],
    &soc_reg_list[SOC_REG_INT_MMU_TOQ_BP_DEBUG1r],
    &soc_reg_list[SOC_REG_INT_MMU_TOQ_ECC_1B_COUNTERr],
    &soc_reg_list[SOC_REG_INT_MMU_TOQ_ECC_2B_COUNTERr],
    &soc_reg_list[SOC_REG_INT_MMU_TOQ_STATE_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG0r],
    &soc_reg_list[SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG1r],
    &soc_reg_list[SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG2r],
    &soc_reg_list[SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG3r],
    &soc_reg_list[SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG4r],
    &soc_reg_list[SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG5r],
    &soc_reg_list[SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG6r],
    &soc_reg_list[SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG7r],
    &soc_reg_list[SOC_REG_INT_MMU_TOQ_TRACE_DEQ_CAPT_0r],
    &soc_reg_list[SOC_REG_INT_MMU_TOQ_TRACE_DEQ_CAPT_1r],
    &soc_reg_list[SOC_REG_INT_MMU_TOQ_TRACE_DEQ_CONTROLr],
    &soc_reg_list[SOC_REG_INT_MMU_TOQ_TRACE_DEQ_COUNTERr],
    &soc_reg_list[SOC_REG_INT_MMU_TOQ_TRACE_DEQ_MASK_FIELDr],
    &soc_reg_list[SOC_REG_INT_MMU_TOQ_TRACE_DEQ_VALUE_FIELDr],
    &soc_reg_list[SOC_REG_INT_MMU_TOQ_TRACE_ENQ_CAPT_0r],
    &soc_reg_list[SOC_REG_INT_MMU_TOQ_TRACE_ENQ_CAPT_1r],
    &soc_reg_list[SOC_REG_INT_MMU_TOQ_TRACE_ENQ_CONTROLr],
    &soc_reg_list[SOC_REG_INT_MMU_TOQ_TRACE_ENQ_COUNTERr],
    &soc_reg_list[SOC_REG_INT_MMU_TOQ_TRACE_ENQ_MASK_FIELDr],
    &soc_reg_list[SOC_REG_INT_MMU_TOQ_TRACE_ENQ_VALUE_FIELDr],
    NULL,    /* MMU_TO_LOGIC_PORT_MAPPING */
    NULL,    /* MMU_TO_PHY_PORT_MAPPING */
    NULL,    /* MMU_TO_XLP0_E2ECC_STATUS */
    NULL,    /* MMU_TO_XLP1_E2ECC_STATUS */
    NULL,    /* MMU_TO_XLP_BKP_STATUS */
    &soc_reg_list[SOC_REG_INT_MMU_TO_XPORT_BKP_BCM56624_A0r],
    NULL,    /* MMU_UPK_ERRLOG */
    NULL,    /* MMU_WRED_CFG_ECC_STATUS */
    NULL,    /* MMU_WRED_PORT_CFG_ECC_STATUS */
    NULL,    /* MMU_WRED_PORT_THD_0_ECC_STATUS */
    NULL,    /* MMU_WRED_PORT_THD_1_ECC_STATUS */
    NULL,    /* MMU_WRED_THD_0_ECC_STATUS */
    NULL,    /* MMU_WRED_THD_1_ECC_STATUS */
    NULL,    /* MMU_XQ_EGRMAXTIME */
    NULL,    /* MMU_XQ_PARAD */
    NULL,    /* MODMAP_CTRL */
    NULL,    /* MODPORT_15_8 */
    NULL,    /* MODPORT_23_16 */
    NULL,    /* MODPORT_31_24 */
    NULL,    /* MODPORT_7_0 */
    NULL,    /* MODPORT_MAP */
    NULL,    /* MODPORT_MAP_EM_PARITY_CONTROL */
    NULL,    /* MODPORT_MAP_EM_PARITY_STATUS */
    NULL,    /* MODPORT_MAP_IM_PARITY_CONTROL */
    NULL,    /* MODPORT_MAP_IM_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_MODPORT_MAP_M1_PARITY_STATUS_INTRr],
    &soc_reg_list[SOC_REG_INT_MODPORT_MAP_M1_PARITY_STATUS_NACKr],
    &soc_reg_list[SOC_REG_INT_MODPORT_MAP_M2_PARITY_STATUS_INTRr],
    &soc_reg_list[SOC_REG_INT_MODPORT_MAP_M2_PARITY_STATUS_NACKr],
    &soc_reg_list[SOC_REG_INT_MODPORT_MAP_M3_PARITY_STATUS_INTRr],
    &soc_reg_list[SOC_REG_INT_MODPORT_MAP_M3_PARITY_STATUS_NACKr],
    &soc_reg_list[SOC_REG_INT_MODPORT_MAP_M3_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_MODPORT_MAP_M3_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* MODPORT_MAP_MIRROR_1_PARITY_CONTROL */
    NULL,    /* MODPORT_MAP_MIRROR_1_PARITY_STATUS_INTR */
    NULL,    /* MODPORT_MAP_MIRROR_1_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_MODPORT_MAP_MIRROR_PARITY_CONTROL_BCM56440_A0r],
    NULL,    /* MODPORT_MAP_MIRROR_PARITY_STATUS_INTR */
    NULL,    /* MODPORT_MAP_MIRROR_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_MODPORT_MAP_SEL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_MODPORT_MAP_SW_PARITY_CONTROL_BCM56440_A0r],
    NULL,    /* MODPORT_MAP_SW_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_MODPORT_MAP_SW_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_MODPORT_MAP_SW_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_MOD_FIFO_CNT_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_MOD_MAP_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_MOD_MAP_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_MOD_MAP_PARITY_STATUS_NACK_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_0r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_1r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_2r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_3r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_4r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_5r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_6r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_7r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_8r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_9r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_10r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_11r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_12r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_13r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_14r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_15r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_16r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_17r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_18r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_19r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_20r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_21r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_22r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_23r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_24r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_25r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_26r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_27r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_28r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_29r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_30r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_31r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_32r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_33r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_34r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_35r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_36r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_37r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_38r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_39r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_40r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_41r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_42r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_43r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_44r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_45r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_46r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_47r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_48r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_49r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_50r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_51r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_52r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_53r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_54r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_55r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_56r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_57r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_58r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_59r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_60r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_61r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_62r],
    &soc_reg_list[SOC_REG_INT_MORDRPC_CHID_63r],
    NULL,    /* MPLS_ENABLE */
    NULL,    /* MPLS_ENTRY_DBGCTRL */
    &soc_reg_list[SOC_REG_INT_MPLS_ENTRY_DBGCTRL_0r],
    &soc_reg_list[SOC_REG_INT_MPLS_ENTRY_DBGCTRL_1r],
    &soc_reg_list[SOC_REG_INT_MPLS_ENTRY_DBGCTRL_2r],
    &soc_reg_list[SOC_REG_INT_MPLS_ENTRY_DBGCTRL_3r],
    &soc_reg_list[SOC_REG_INT_MPLS_ENTRY_HASH_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_MPLS_ENTRY_PARITY_CONTROL_BCM56840_A0r],
    NULL,    /* MPLS_ENTRY_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_INTR_0_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_INTR_1_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_NACK_0_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_NACK_1_BCM56840_A0r],
    NULL,    /* MPLS_ETHERTYPE */
    NULL,    /* MPLS_IP_NIBBLE_PEEKING_CTRL */
    NULL,    /* MPLS_MEMORY_DBGCTRL */
    &soc_reg_list[SOC_REG_INT_MPLS_MEMORY_DBGCTRL_0r],
    &soc_reg_list[SOC_REG_INT_MPLS_MEMORY_DBGCTRL_1r],
    NULL,    /* MPLS_STATION_CAM_BIST_CONFIG */
    NULL,    /* MPLS_STATION_CAM_BIST_CONTROL */
    NULL,    /* MPLS_STATION_CAM_BIST_DBG_DATA */
    NULL,    /* MPLS_STATION_CAM_BIST_STATUS */
    NULL,    /* MPLS_STATION_CAM_DBGCTRL */
    NULL,    /* MRCUSE0 */
    NULL,    /* MRCUSE1 */
    NULL,    /* MRPCOS */
    &soc_reg_list[SOC_REG_INT_MSPI_CDRAM_00r],
    &soc_reg_list[SOC_REG_INT_MSPI_CDRAM_01r],
    &soc_reg_list[SOC_REG_INT_MSPI_CDRAM_02r],
    &soc_reg_list[SOC_REG_INT_MSPI_CDRAM_03r],
    &soc_reg_list[SOC_REG_INT_MSPI_CDRAM_04r],
    &soc_reg_list[SOC_REG_INT_MSPI_CDRAM_05r],
    &soc_reg_list[SOC_REG_INT_MSPI_CDRAM_06r],
    &soc_reg_list[SOC_REG_INT_MSPI_CDRAM_07r],
    &soc_reg_list[SOC_REG_INT_MSPI_CDRAM_08r],
    &soc_reg_list[SOC_REG_INT_MSPI_CDRAM_09r],
    &soc_reg_list[SOC_REG_INT_MSPI_CDRAM_10r],
    &soc_reg_list[SOC_REG_INT_MSPI_CDRAM_11r],
    &soc_reg_list[SOC_REG_INT_MSPI_CDRAM_12r],
    &soc_reg_list[SOC_REG_INT_MSPI_CDRAM_13r],
    &soc_reg_list[SOC_REG_INT_MSPI_CDRAM_14r],
    &soc_reg_list[SOC_REG_INT_MSPI_CDRAM_15r],
    &soc_reg_list[SOC_REG_INT_MSPI_CPTQPr],
    &soc_reg_list[SOC_REG_INT_MSPI_ENDQPr],
    &soc_reg_list[SOC_REG_INT_MSPI_NEWQPr],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_00r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_01r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_02r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_03r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_04r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_05r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_06r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_07r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_08r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_09r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_10r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_11r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_12r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_13r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_14r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_15r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_16r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_17r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_18r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_19r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_20r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_21r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_22r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_23r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_24r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_25r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_26r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_27r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_28r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_29r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_30r],
    &soc_reg_list[SOC_REG_INT_MSPI_RXRAM_31r],
    &soc_reg_list[SOC_REG_INT_MSPI_SPCR2r],
    &soc_reg_list[SOC_REG_INT_MSPI_SPCR0_LSBr],
    &soc_reg_list[SOC_REG_INT_MSPI_SPCR0_MSBr],
    &soc_reg_list[SOC_REG_INT_MSPI_SPCR1_LSBr],
    &soc_reg_list[SOC_REG_INT_MSPI_SPCR1_MSBr],
    &soc_reg_list[SOC_REG_INT_MSPI_STATUSr],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_00r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_01r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_02r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_03r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_04r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_05r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_06r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_07r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_08r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_09r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_10r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_11r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_12r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_13r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_14r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_15r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_16r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_17r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_18r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_19r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_20r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_21r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_22r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_23r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_24r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_25r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_26r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_27r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_28r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_29r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_30r],
    &soc_reg_list[SOC_REG_INT_MSPI_TXRAM_31r],
    NULL,    /* MSYS_FUSE_BITS */
    NULL,    /* MTC0COS */
    NULL,    /* MTC1COS */
    NULL,    /* MTCCOS */
    NULL,    /* MTCREQ */
    NULL,    /* MTPCNGD */
    NULL,    /* MTPCNGDR */
    NULL,    /* MTPCNGDY */
    NULL,    /* MTPCOS */
    NULL,    /* MTPCOSD */
    NULL,    /* MTPHOLD */
    NULL,    /* MTP_COS */
    NULL,    /* MTRI_BUCKET_OVERFLOW_INFO */
    NULL,    /* MTRI_BUCKET_OVERFLOW_INTR */
    NULL,    /* MTRI_BUCKET_OVERFLOW_MASK */
    NULL,    /* MTRI_CONFIG */
    &soc_reg_list[SOC_REG_INT_MTRI_IFGr],
    NULL,    /* MTRI_PORT_DISC */
    NULL,    /* MTRI_PORT_WARN */
    NULL,    /* MTRO_BUCKET_OVERFLOW_INFO */
    NULL,    /* MTRO_BUCKET_OVERFLOW_INTR */
    NULL,    /* MTRO_BUCKET_OVERFLOW_MASK */
    NULL,    /* MTRO_CONFIG */
    NULL,    /* MTRO_PG_METERED */
    NULL,    /* MTRO_PORT_METERED */
    NULL,    /* MTRO_SHAPE_MAXMASK */
    NULL,    /* MTRO_SHAPE_MINMASK */
    NULL,    /* MULTICAST_FREEPTR_STATUS */
    NULL,    /* MULTIPASS_LOOPBACK_BITMAP_64 */
    NULL,    /* MVL_IS */
    NULL,    /* MVR_PTR_MEM_DEBUG */
    NULL,    /* MWRQSIZE */
    &soc_reg_list[SOC_REG_INT_MY_STATION_CAM_BIST_CONFIGr],
    &soc_reg_list[SOC_REG_INT_MY_STATION_CAM_BIST_CONTROLr],
    &soc_reg_list[SOC_REG_INT_MY_STATION_CAM_BIST_DBG_DATAr],
    &soc_reg_list[SOC_REG_INT_MY_STATION_CAM_BIST_STATUSr],
    &soc_reg_list[SOC_REG_INT_MY_STATION_CAM_DBGCTRLr],
    &soc_reg_list[SOC_REG_INT_MY_STATION_DATA_PARITY_CONTROLr],
    NULL,    /* MY_STATION_DATA_PARITY_STATUS_INTR */
    NULL,    /* MY_STATION_DATA_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_INTRr],
    &soc_reg_list[SOC_REG_INT_MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_NACKr],
    NULL,    /* N2NT_00 */
    NULL,    /* N2NT_01 */
    NULL,    /* N2NT_02 */
    NULL,    /* N2NT_03 */
    NULL,    /* N2NT_04 */
    NULL,    /* N2NT_05 */
    NULL,    /* N2NT_06 */
    NULL,    /* N2NT_07 */
    NULL,    /* N2NT_08 */
    NULL,    /* N2NT_09 */
    NULL,    /* N2NT_10 */
    NULL,    /* N2NT_11 */
    NULL,    /* N2NT_12 */
    NULL,    /* N2NT_13 */
    NULL,    /* N2NT_14 */
    NULL,    /* N2NT_15 */
    &soc_reg_list[SOC_REG_INT_ING_SERVICE_COUNTER_TABLE_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_NIV_ERROR_DROP_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_NIV_ERROR_DROP_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* NIV_ETHERTYPE */
    &soc_reg_list[SOC_REG_INT_ING_VINTF_COUNTER_TABLE_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_NIV_FORWARDING_DROP_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_NIV_FORWARDING_DROP_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_NIV_ERROR_DROP_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_NIV_VLAN_TAGGED_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_NIV_VLAN_TAGGED_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* NODETYPE8B10B */
    NULL,    /* NODETYPEFORCERXPLANE */
    NULL,    /* NODETYPETEST */
    NULL,    /* NONUCAST_TRUNK_BLOCK_MASK */
    &soc_reg_list[SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_OAM_CCM_COUNT_64_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_OAM_CURRENT_TIME_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_OAM_DROP_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_HG_COUNTERS_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_OAM_LM_COUNTERS_PARITY_STATUS_INTRr],
    &soc_reg_list[SOC_REG_INT_OAM_LM_COUNTERS_PARITY_STATUS_NACKr],
    &soc_reg_list[SOC_REG_INT_OAM_LM_CPU_DATA_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_OAM_SEC_NS_COUNTER_64_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_OAM_SEC_NS_COUNTER_ENABLE_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_OAM_TIMER_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_OAM_TX_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_OOBFC_CHANNEL_BASE_64_BCM56440_A0r],
    NULL,    /* OOBFC_CHIF_CFG */
    &soc_reg_list[SOC_REG_INT_OOBFC_ENG_PORT_EN_0_64_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_OOBFC_ENG_PORT_EN_1_64r],
    &soc_reg_list[SOC_REG_INT_OOBFC_GCSr],
    &soc_reg_list[SOC_REG_INT_OOBFC_INGRES_PORT_PG_PORT_ENA_64r],
    NULL,    /* OOBFC_ING_PORT_EN_0_64 */
    &soc_reg_list[SOC_REG_INT_OOBFC_ING_PORT_EN_1_64r],
    NULL,    /* OOBFC_MSG_CRC_CNT */
    NULL,    /* OOBFC_MSG_REG0 */
    NULL,    /* OOBFC_MSG_REG1 */
    &soc_reg_list[SOC_REG_INT_OOBFC_STSr],
    NULL,    /* OOBFC_TX_IDLE */
    &soc_reg_list[SOC_REG_INT_OOBFC_TX_MESSAGE_GAPr],
    NULL,    /* OOBIF_DEBUG */
    NULL,    /* OP_BUFFER_LIMIT_PRI0 */
    NULL,    /* OP_BUFFER_LIMIT_RED */
    NULL,    /* OP_BUFFER_LIMIT_RED_CELL */
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELLEr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELLIr],
    NULL,    /* OP_BUFFER_LIMIT_RED_PACKET */
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_LIMIT_RED_QENTRYr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_LIMIT_RED_THDOEMAr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_LIMIT_RED_THDORQEQr],
    NULL,    /* OP_BUFFER_LIMIT_RESUME_RED */
    NULL,    /* OP_BUFFER_LIMIT_RESUME_RED_CELL */
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELLEr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELLIr],
    NULL,    /* OP_BUFFER_LIMIT_RESUME_RED_PACKET */
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_QENTRYr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_THDOEMAr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_THDORQEQr],
    NULL,    /* OP_BUFFER_LIMIT_RESUME_YELLOW */
    NULL,    /* OP_BUFFER_LIMIT_RESUME_YELLOW_CELL */
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLEr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLIr],
    NULL,    /* OP_BUFFER_LIMIT_RESUME_YELLOW_PACKET */
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRYr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_THDOEMAr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_THDORQEQr],
    NULL,    /* OP_BUFFER_LIMIT_YELLOW */
    NULL,    /* OP_BUFFER_LIMIT_YELLOW_CELL */
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELLEr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELLIr],
    NULL,    /* OP_BUFFER_LIMIT_YELLOW_PACKET */
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_QENTRYr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_THDOEMAr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_THDORQEQr],
    NULL,    /* OP_BUFFER_MAX_TOTAL_COUNT_CELL */
    NULL,    /* OP_BUFFER_SHARED_COUNT */
    NULL,    /* OP_BUFFER_SHARED_COUNT_CELL */
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELLEr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELLIr],
    NULL,    /* OP_BUFFER_SHARED_COUNT_PACKET */
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_SHARED_COUNT_QENTRYr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_SHARED_COUNT_THDOEMAr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_SHARED_COUNT_THDORQEQr],
    NULL,    /* OP_BUFFER_SHARED_LIMIT */
    NULL,    /* OP_BUFFER_SHARED_LIMIT_CELL */
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELLEr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELLIr],
    NULL,    /* OP_BUFFER_SHARED_LIMIT_PACKET */
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_QENTRYr],
    NULL,    /* OP_BUFFER_SHARED_LIMIT_RESUME */
    NULL,    /* OP_BUFFER_SHARED_LIMIT_RESUME_CELL */
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELLEr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELLIr],
    NULL,    /* OP_BUFFER_SHARED_LIMIT_RESUME_PACKET */
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_QENTRYr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_THDOEMAr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_THDORQEQr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_THDOEMAr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_THDORQEQr],
    NULL,    /* OP_BUFFER_TOTAL_COUNT */
    NULL,    /* OP_BUFFER_TOTAL_COUNT_CELL */
    NULL,    /* OP_BUFFER_TOTAL_COUNT_PACKET */
    &soc_reg_list[SOC_REG_INT_OP_E2ECC_PORT_CONFIGr],
    NULL,    /* OP_EP_PORT_MAPPING_TABLE_0 */
    NULL,    /* OP_EP_PORT_MAPPING_TABLE_1 */
    NULL,    /* OP_EP_PORT_MAPPING_TABLE_2 */
    NULL,    /* OP_EX_PORT_CONFIG_COS_MIN_0 */
    NULL,    /* OP_EX_PORT_CONFIG_COS_MIN_1 */
    NULL,    /* OP_EX_PORT_CONFIG_COS_MIN_2 */
    NULL,    /* OP_EX_PORT_CONFIG_SPID_0 */
    NULL,    /* OP_EX_PORT_CONFIG_SPID_1 */
    NULL,    /* OP_EX_PORT_CONFIG_SPID_2 */
    NULL,    /* OP_EX_PORT_CONFIG_SPID_3 */
    NULL,    /* OP_EX_PORT_CONFIG_SPID_4 */
    NULL,    /* OP_EX_QUEUE_MIN_COUNT_CELL */
    NULL,    /* OP_EX_QUEUE_RESET_VALUE_CELL */
    NULL,    /* OP_EX_QUEUE_SHARED_COUNT_CELL */
    NULL,    /* OP_EX_QUEUE_TOTAL_COUNT_CELL */
    NULL,    /* OP_PORT_CONFIG */
    NULL,    /* OP_PORT_CONFIG1_CELL */
    NULL,    /* OP_PORT_CONFIGL */
    NULL,    /* OP_PORT_CONFIGU */
    NULL,    /* OP_PORT_CONFIG_CELL */
    NULL,    /* OP_PORT_CONFIG_PACKET */
    NULL,    /* OP_PORT_DROP_STATE_BMP */
    NULL,    /* OP_PORT_DROP_STATE_CELL_BMP0 */
    NULL,    /* OP_PORT_DROP_STATE_CELL_BMP1 */
    NULL,    /* OP_PORT_DROP_STATE_CELL_BMP0_64 */
    NULL,    /* OP_PORT_DROP_STATE_CELL_BMP1_64 */
    NULL,    /* OP_PORT_DROP_STATE_PACKET_BMP0 */
    NULL,    /* OP_PORT_DROP_STATE_PACKET_BMP1 */
    NULL,    /* OP_PORT_FIRST_FRAGMENT_COUNT_CELL */
    NULL,    /* OP_PORT_FIRST_FRAGMENT_COUNT_PACKET */
    NULL,    /* OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_CELL */
    NULL,    /* OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_PACKET */
    NULL,    /* OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_CELL */
    NULL,    /* OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_PACKET */
    NULL,    /* OP_PORT_LIMIT_COLOR_CELL */
    NULL,    /* OP_PORT_LIMIT_PRI0 */
    NULL,    /* OP_PORT_LIMIT_RED */
    NULL,    /* OP_PORT_LIMIT_RED_CELL */
    NULL,    /* OP_PORT_LIMIT_RED_PACKET */
    NULL,    /* OP_PORT_LIMIT_RESUME_COLOR_CELL */
    NULL,    /* OP_PORT_LIMIT_RESUME_RED_CELL */
    NULL,    /* OP_PORT_LIMIT_RESUME_RED_PACKET */
    NULL,    /* OP_PORT_LIMIT_RESUME_YELLOW_CELL */
    NULL,    /* OP_PORT_LIMIT_RESUME_YELLOW_PACKET */
    NULL,    /* OP_PORT_LIMIT_YELLOW */
    NULL,    /* OP_PORT_LIMIT_YELLOW_CELL */
    NULL,    /* OP_PORT_LIMIT_YELLOW_PACKET */
    NULL,    /* OP_PORT_REDIRECT_COUNT_CELL */
    NULL,    /* OP_PORT_REDIRECT_COUNT_PACKET */
    NULL,    /* OP_PORT_REDIRECT_DISC_RESUME_THD_CELL */
    NULL,    /* OP_PORT_REDIRECT_DISC_RESUME_THD_PACKET */
    NULL,    /* OP_PORT_REDIRECT_DISC_SET_THD_CELL */
    NULL,    /* OP_PORT_REDIRECT_DISC_SET_THD_PACKET */
    NULL,    /* OP_PORT_REDIRECT_XQ_COUNT_PACKET */
    NULL,    /* OP_PORT_REDIRECT_XQ_DISC_RESUME_THD_PACKET */
    NULL,    /* OP_PORT_REDIRECT_XQ_DISC_SET_THD_PACKET */
    NULL,    /* OP_PORT_SHARED_COUNT */
    NULL,    /* OP_PORT_SHARED_COUNT_CELL */
    NULL,    /* OP_PORT_SHARED_COUNT_PACKET */
    NULL,    /* OP_PORT_TOTAL_COUNT */
    NULL,    /* OP_PORT_TOTAL_COUNT_CELL */
    NULL,    /* OP_PORT_TOTAL_COUNT_PACKET */
    NULL,    /* OP_QUEUE_CONFIG */
    NULL,    /* OP_QUEUE_CONFIG1_CELL */
    NULL,    /* OP_QUEUE_CONFIG1_PACKET */
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_CONFIG1_THDOEMAr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_CONFIG1_THDORQEEr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_CONFIG1_THDORQEIr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_CONFIG1_THDORQEQr],
    NULL,    /* OP_QUEUE_CONFIGL */
    NULL,    /* OP_QUEUE_CONFIGU */
    NULL,    /* OP_QUEUE_CONFIG_CELL */
    NULL,    /* OP_QUEUE_CONFIG_PACKET */
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_CONFIG_THDOEMAr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_CONFIG_THDORQEEr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_CONFIG_THDORQEIr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_CONFIG_THDORQEQr],
    NULL,    /* OP_QUEUE_FIRST_FRAGMENT_CONFIG_CELL */
    NULL,    /* OP_QUEUE_FIRST_FRAGMENT_CONFIG_PACKET */
    NULL,    /* OP_QUEUE_FIRST_FRAGMENT_COUNT_CELL */
    NULL,    /* OP_QUEUE_FIRST_FRAGMENT_COUNT_PACKET */
    NULL,    /* OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_CELL */
    NULL,    /* OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_PACKET */
    NULL,    /* OP_QUEUE_LIMIT_COLOR_CELL */
    NULL,    /* OP_QUEUE_LIMIT_PRI0 */
    NULL,    /* OP_QUEUE_LIMIT_RED */
    NULL,    /* OP_QUEUE_LIMIT_RED_CELL */
    NULL,    /* OP_QUEUE_LIMIT_RED_PACKET */
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDOEMAr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORQEEr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORQEIr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORQEQr],
    NULL,    /* OP_QUEUE_LIMIT_RESUME_COLOR_CELL */
    NULL,    /* OP_QUEUE_LIMIT_RESUME_COLOR_PACKET */
    NULL,    /* OP_QUEUE_LIMIT_YELLOW */
    NULL,    /* OP_QUEUE_LIMIT_YELLOW_CELL */
    NULL,    /* OP_QUEUE_LIMIT_YELLOW_PACKET */
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDOEMAr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORQEEr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORQEIr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORQEQr],
    NULL,    /* OP_QUEUE_MIN_COUNT */
    NULL,    /* OP_QUEUE_MIN_COUNT_CELL */
    NULL,    /* OP_QUEUE_MIN_COUNT_PACKET */
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDOEMAr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORQEEr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORQEIr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORQEQr],
    NULL,    /* OP_QUEUE_REDIRECT_CONFIG_CELL */
    NULL,    /* OP_QUEUE_REDIRECT_CONFIG_PACKET */
    NULL,    /* OP_QUEUE_REDIRECT_COUNT_CELL */
    NULL,    /* OP_QUEUE_REDIRECT_COUNT_PACKET */
    NULL,    /* OP_QUEUE_REDIRECT_RESET_OFFSET_CELL */
    NULL,    /* OP_QUEUE_REDIRECT_RESET_OFFSET_PACKET */
    NULL,    /* OP_QUEUE_REDIRECT_XQ_CONFIG_PACKET */
    NULL,    /* OP_QUEUE_REDIRECT_XQ_COUNT_PACKET */
    NULL,    /* OP_QUEUE_REDIRECT_XQ_RESET_OFFSET_PACKET */
    NULL,    /* OP_QUEUE_RESET_OFFSET */
    NULL,    /* OP_QUEUE_RESET_OFFSET_CELL */
    NULL,    /* OP_QUEUE_RESET_OFFSET_PACKET */
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDOEMAr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORQEEr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORQEIr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORQEQr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDOEMAr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORQEEr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORQEIr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORQEQr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMAr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEEr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEIr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEQr],
    NULL,    /* OP_QUEUE_RESET_VALUE */
    NULL,    /* OP_QUEUE_RESET_VALUE_CELL */
    NULL,    /* OP_QUEUE_RESET_VALUE_PACKET */
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDOEMAr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORQEEr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORQEIr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORQEQr],
    NULL,    /* OP_QUEUE_SHARED_COUNT */
    NULL,    /* OP_QUEUE_SHARED_COUNT_CELL */
    NULL,    /* OP_QUEUE_SHARED_COUNT_PACKET */
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDOEMAr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORQEEr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORQEIr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORQEQr],
    NULL,    /* OP_QUEUE_TOTAL_COUNT */
    NULL,    /* OP_QUEUE_TOTAL_COUNT_CELL */
    NULL,    /* OP_QUEUE_TOTAL_COUNT_PACKET */
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDOEMAr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORQEEr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORQEIr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORQEQr],
    NULL,    /* OP_RESUME_OFFSET_COLOR_CELL_PROFILE */
    NULL,    /* OP_RESUME_OFFSET_COLOR_PACKET_PROFILE */
    &soc_reg_list[SOC_REG_INT_OP_THR_CONFIG_BCM56440_A0r],
    NULL,    /* OP_THR_CONFIG_PLUS */
    NULL,    /* OP_UC_PORT_CONFIG1_CELL */
    NULL,    /* OP_UC_PORT_CONFIG_CELL */
    NULL,    /* OP_UC_PORT_DROP_STATE_CELL_BMP0_64 */
    NULL,    /* OP_UC_PORT_DROP_STATE_CELL_BMP1_64 */
    NULL,    /* OP_UC_PORT_LIMIT_COLOR_CELL */
    NULL,    /* OP_UC_PORT_LIMIT_RESUME_COLOR_CELL */
    NULL,    /* OP_UC_PORT_SHARED_COUNT_CELL */
    NULL,    /* OP_UC_QUEUE_MIN_COUNT_CELL */
    NULL,    /* OP_UC_QUEUE_RESET_VALUE_CELL */
    NULL,    /* OP_UC_QUEUE_SHARED_COUNT_CELL */
    NULL,    /* OP_UC_QUEUE_TOTAL_COUNT_CELL */
    NULL,    /* OP_VOQ_MOP1B_CONFIG */
    NULL,    /* OP_VOQ_PORT_CONFIG */
    NULL,    /* OUTPUT_PORT_RX_ENABLE */
    NULL,    /* OUTPUT_PORT_RX_ENABLE0_64 */
    NULL,    /* OUTPUT_PORT_RX_ENABLE1_64 */
    NULL,    /* OUTPUT_PORT_RX_ENABLE_64 */
    NULL,    /* OVERLAY_MODE */
    NULL,    /* OVQ_ADDRESS_RANGE_0 */
    NULL,    /* OVQ_ADDRESS_RANGE_1 */
    NULL,    /* OVQ_ADDRESS_RANGE_2 */
    NULL,    /* OVQ_ADDRESS_RANGE_3 */
    NULL,    /* OVQ_BLOCK_COUNTER */
    NULL,    /* OVQ_BUBBLE_SIZE_REG */
    NULL,    /* OVQ_BUBBLE_THRESHOLD */
    NULL,    /* OVQ_DFT */
    NULL,    /* OVQ_DISTRIBUTOR_DFT */
    NULL,    /* OVQ_DROP_THRESHOLD0 */
    NULL,    /* OVQ_DROP_THRESHOLD_REG */
    NULL,    /* OVQ_DROP_THRESHOLD_RESET_LIMIT */
    NULL,    /* OVQ_ECC_BITMAP */
    NULL,    /* OVQ_FLOWCONTROL_COUNTER */
    NULL,    /* OVQ_FLOWCONTROL_THRESHOLD */
    NULL,    /* OVQ_LINKED_LIST_REG */
    NULL,    /* OVQ_LINKED_LIST_SELECT */
    NULL,    /* OVQ_LINKED_NEXTPTR */
    NULL,    /* OVQ_LINKED_REG */
    NULL,    /* OVQ_MCQ_CREDITS */
    NULL,    /* OVQ_MCQ_STATE */
    NULL,    /* OVQ_SCANNER_MAX_POINTER */
    NULL,    /* OVQ_SCANNER_POINTER */
    NULL,    /* PACKET_RESET_LIMIT_OFFSET_SP */
    NULL,    /* PACKET_SPAP_RED_OFFSET_SP */
    NULL,    /* PACKET_SPAP_YELLOW_OFFSET_SP */
    &soc_reg_list[SOC_REG_INT_PARITY_ERROR_COUNTERr],
    &soc_reg_list[SOC_REG_INT_PARITY_ERROR_STATUS_0r],
    &soc_reg_list[SOC_REG_INT_PARITY_ERROR_STATUS_1r],
    NULL,    /* PARITY_ERR_ADDR */
    &soc_reg_list[SOC_REG_INT_PARS_RAM_DBGCTRL_BCM56440_A0r],
    NULL,    /* PAR_ADR_EGR_VLAN_XLATE */
    NULL,    /* PAR_ADR_IGR_VLAN_XLATE */
    NULL,    /* PAR_ADR_IPMC_GROUP_V4 */
    NULL,    /* PAR_ADR_IPMC_GROUP_V6 */
    NULL,    /* PAR_ADR_L2_ENTRY */
    NULL,    /* PAR_ADR_L2_ENTRY_EXT */
    NULL,    /* PAR_ADR_L3_DEFIP_ALG */
    NULL,    /* PAR_ADR_L3_DEFIP_ALG_EXT */
    NULL,    /* PAR_ADR_L3_ENTRY_V4 */
    NULL,    /* PAR_ADR_L3_ENTRY_V6 */
    NULL,    /* PAR_ADR_L3_INTF_TABLE */
    NULL,    /* PAR_ADR_L3_LPM_HITBIT */
    NULL,    /* PAR_ADR_NEXT_HOP_EXT */
    NULL,    /* PAR_ADR_NEXT_HOP_INT */
    NULL,    /* PAR_ADR_VRF_VFI_INTF */
    NULL,    /* PAR_ERR_MASK_BSE */
    NULL,    /* PAR_ERR_MASK_CSE */
    NULL,    /* PAR_ERR_MASK_HSE */
    NULL,    /* PAR_ERR_STATUS_BSE */
    NULL,    /* PAR_ERR_STATUS_CSE */
    NULL,    /* PAR_ERR_STATUS_HSE */
    NULL,    /* PASS_CONTROL_FRAME */
    &soc_reg_list[SOC_REG_INT_PAUSE_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_PAUSE_QUANT_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_0r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_1r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_2r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_3r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_4r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_5r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_6r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_7r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_8r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_9r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_10r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_11r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_12r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_13r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_14r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_15r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_16r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_17r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_18r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_19r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_20r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_21r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_22r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_23r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_24r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_25r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_26r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_27r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_28r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_29r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_30r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_31r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_32r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_33r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_34r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_35r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_36r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_37r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_38r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_39r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_40r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_41r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_42r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_43r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_44r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_45r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_46r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_47r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_48r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_49r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_50r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_51r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_52r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_53r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_54r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_55r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_56r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_57r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_58r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_59r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_60r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_61r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_62r],
    &soc_reg_list[SOC_REG_INT_PBCASCFG_CHID_63r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_0r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_1r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_2r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_3r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_4r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_5r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_6r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_7r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_8r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_9r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_10r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_11r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_12r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_13r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_14r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_15r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_16r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_17r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_18r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_19r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_20r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_21r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_22r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_23r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_24r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_25r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_26r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_27r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_28r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_29r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_30r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_31r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_32r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_33r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_34r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_35r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_36r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_37r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_38r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_39r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_40r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_41r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_42r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_43r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_44r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_45r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_46r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_47r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_48r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_49r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_50r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_51r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_52r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_53r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_54r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_55r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_56r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_57r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_58r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_59r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_60r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_61r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_62r],
    &soc_reg_list[SOC_REG_INT_PBCHCFG_CHID_63r],
    NULL,    /* PBI_SRC_INPUT_FC_MAPPING_TABLE_0 */
    NULL,    /* PBI_SRC_INPUT_FC_MAPPING_TABLE_1 */
    NULL,    /* PBI_SRC_INPUT_FC_MAPPING_TABLE_2 */
    NULL,    /* PBI_SRC_INPUT_MAPPING_TABLE_0 */
    NULL,    /* PBI_SRC_INPUT_MAPPING_TABLE_1 */
    NULL,    /* PBI_SRC_INPUT_MAPPING_TABLE_2 */
    NULL,    /* PBM_ZERO */
    &soc_reg_list[SOC_REG_INT_PCBRG1_CID_0r],
    &soc_reg_list[SOC_REG_INT_PCBRG1_CID_1r],
    &soc_reg_list[SOC_REG_INT_PCBRG1_CID_2r],
    &soc_reg_list[SOC_REG_INT_PCBRG1_CID_3r],
    &soc_reg_list[SOC_REG_INT_PCBRG1_CID_4r],
    &soc_reg_list[SOC_REG_INT_PCBRG1_CID_5r],
    &soc_reg_list[SOC_REG_INT_PCBRG1_CID_6r],
    &soc_reg_list[SOC_REG_INT_PCBRG1_CID_7r],
    &soc_reg_list[SOC_REG_INT_PCBRG1_CID_8r],
    &soc_reg_list[SOC_REG_INT_PCBRG1_CID_9r],
    &soc_reg_list[SOC_REG_INT_PCBRG1_CID_10r],
    &soc_reg_list[SOC_REG_INT_PCBRG1_CID_11r],
    &soc_reg_list[SOC_REG_INT_PCBRG1_CID_12r],
    &soc_reg_list[SOC_REG_INT_PCBRG1_CID_13r],
    &soc_reg_list[SOC_REG_INT_PCBRG1_CID_14r],
    &soc_reg_list[SOC_REG_INT_PCBRG1_CID_15r],
    &soc_reg_list[SOC_REG_INT_PCBRG2_CID_0r],
    &soc_reg_list[SOC_REG_INT_PCBRG2_CID_1r],
    &soc_reg_list[SOC_REG_INT_PCBRG2_CID_2r],
    &soc_reg_list[SOC_REG_INT_PCBRG2_CID_3r],
    &soc_reg_list[SOC_REG_INT_PCBRG2_CID_4r],
    &soc_reg_list[SOC_REG_INT_PCBRG2_CID_5r],
    &soc_reg_list[SOC_REG_INT_PCBRG2_CID_6r],
    &soc_reg_list[SOC_REG_INT_PCBRG2_CID_7r],
    &soc_reg_list[SOC_REG_INT_PCBRG2_CID_8r],
    &soc_reg_list[SOC_REG_INT_PCBRG2_CID_9r],
    &soc_reg_list[SOC_REG_INT_PCBRG2_CID_10r],
    &soc_reg_list[SOC_REG_INT_PCBRG2_CID_11r],
    &soc_reg_list[SOC_REG_INT_PCBRG2_CID_12r],
    &soc_reg_list[SOC_REG_INT_PCBRG2_CID_13r],
    &soc_reg_list[SOC_REG_INT_PCBRG2_CID_14r],
    &soc_reg_list[SOC_REG_INT_PCBRG2_CID_15r],
    &soc_reg_list[SOC_REG_INT_PCIE_RST_CONTROLr],
    &soc_reg_list[SOC_REG_INT_PDTPMC_TCID_0r],
    &soc_reg_list[SOC_REG_INT_PDTPMC_TCID_1r],
    &soc_reg_list[SOC_REG_INT_PDTPMC_TCID_2r],
    &soc_reg_list[SOC_REG_INT_PDTPMC_TCID_3r],
    &soc_reg_list[SOC_REG_INT_PDTPMC_TCID_4r],
    &soc_reg_list[SOC_REG_INT_PDTPMC_TCID_5r],
    &soc_reg_list[SOC_REG_INT_PDTPMC_TCID_6r],
    &soc_reg_list[SOC_REG_INT_PDTPMC_TCID_7r],
    &soc_reg_list[SOC_REG_INT_PDTPMC_TCID_8r],
    &soc_reg_list[SOC_REG_INT_PDTPMC_TCID_9r],
    &soc_reg_list[SOC_REG_INT_PDTPMC_TCID_10r],
    &soc_reg_list[SOC_REG_INT_PDTPMC_TCID_11r],
    &soc_reg_list[SOC_REG_INT_PDTPMC_TCID_12r],
    &soc_reg_list[SOC_REG_INT_PDTPMC_TCID_13r],
    &soc_reg_list[SOC_REG_INT_PDTPMC_TCID_14r],
    &soc_reg_list[SOC_REG_INT_PDTPMC_TCID_15r],
    NULL,    /* PERR_PTR_CTR */
    NULL,    /* PERR_PTR_EXP */
    NULL,    /* PERR_STAT */
    NULL,    /* PER_PORT_AGE_CONTROL */
    NULL,    /* PER_PORT_REPL_CONTROL */
    NULL,    /* PE_PARITY_ERRORS */
    NULL,    /* PE_SOP_EOP_ERRORS */
    NULL,    /* PE_UNCORRECTABLE_ECC_ERRORS */
    NULL,    /* PFAPCONFIG */
    NULL,    /* PFAPDEBUGSCR0 */
    NULL,    /* PFAPDEBUGSCR1 */
    NULL,    /* PFAPDEBUGSCR2 */
    NULL,    /* PFAPFULLTHRESHOLD */
    NULL,    /* PFAPMEMDEBUG */
    NULL,    /* PFAPPARITYERRORPTR */
    NULL,    /* PFAPREADPOINTER */
    NULL,    /* PFC_COS0_XOFF_CNT */
    NULL,    /* PFC_COS10_XOFF_CNT */
    NULL,    /* PFC_COS11_XOFF_CNT */
    NULL,    /* PFC_COS12_XOFF_CNT */
    NULL,    /* PFC_COS13_XOFF_CNT */
    NULL,    /* PFC_COS14_XOFF_CNT */
    NULL,    /* PFC_COS15_XOFF_CNT */
    NULL,    /* PFC_COS1_XOFF_CNT */
    NULL,    /* PFC_COS2_XOFF_CNT */
    NULL,    /* PFC_COS3_XOFF_CNT */
    NULL,    /* PFC_COS4_XOFF_CNT */
    NULL,    /* PFC_COS5_XOFF_CNT */
    NULL,    /* PFC_COS6_XOFF_CNT */
    NULL,    /* PFC_COS7_XOFF_CNT */
    NULL,    /* PFC_COS8_XOFF_CNT */
    NULL,    /* PFC_COS9_XOFF_CNT */
    &soc_reg_list[SOC_REG_INT_PFC_XOFF_TIMER_BCM56440_A0r],
    NULL,    /* PG0_HDRM_LIMIT_OFFSET */
    NULL,    /* PG1_HDRM_LIMIT_OFFSET */
    NULL,    /* PG2_HDRM_LIMIT_OFFSET */
    NULL,    /* PG3_HDRM_LIMIT_OFFSET */
    NULL,    /* PG4_HDRM_LIMIT_OFFSET */
    NULL,    /* PG4_INTR_ENABLE */
    NULL,    /* PG4_INTR_STATUS */
    NULL,    /* PG5_HDRM_LIMIT_OFFSET */
    NULL,    /* PG5_INTR_ENABLE */
    NULL,    /* PG5_INTR_STATUS */
    NULL,    /* PG6_HDRM_LIMIT_OFFSET */
    NULL,    /* PG7_HDRM_LIMIT_OFFSET */
    NULL,    /* PG_COUNT */
    NULL,    /* PG_COUNT_CELL */
    NULL,    /* PG_COUNT_PACKET */
    &soc_reg_list[SOC_REG_INT_PG_GBL_HDRM_COUNT_BCM56440_A0r],
    NULL,    /* PG_HDRM_COUNT */
    &soc_reg_list[SOC_REG_INT_PG_HDRM_COUNT_CELL_BCM56440_A0r],
    NULL,    /* PG_HDRM_COUNT_PACKET */
    NULL,    /* PG_HDRM_LIMIT */
    &soc_reg_list[SOC_REG_INT_PG_HDRM_LIMIT_CELL_BCM56440_A0r],
    NULL,    /* PG_HDRM_LIMIT_PACKET */
    NULL,    /* PG_MIN */
    &soc_reg_list[SOC_REG_INT_PG_MIN_CELL_BCM56440_A0r],
    NULL,    /* PG_MIN_COUNT */
    &soc_reg_list[SOC_REG_INT_PG_MIN_COUNT_CELL_BCM56440_A0r],
    NULL,    /* PG_MIN_COUNT_PACKET */
    NULL,    /* PG_MIN_PACKET */
    NULL,    /* PG_PORT_MIN_COUNT */
    &soc_reg_list[SOC_REG_INT_PG_PORT_MIN_COUNT_CELL_BCM56440_A0r],
    NULL,    /* PG_PORT_MIN_COUNT_PACKET */
    NULL,    /* PG_RDE_COUNT_PACKET */
    NULL,    /* PG_RDE_MIN_COUNT_PACKET */
    NULL,    /* PG_RDE_MIN_PACKET */
    NULL,    /* PG_RDE_RESET_OFFSET_PACKET */
    NULL,    /* PG_RDE_RESET_VALUE_PACKET */
    NULL,    /* PG_RDE_SHARED_COUNT_PACKET */
    NULL,    /* PG_RDE_THRESH_SEL2 */
    NULL,    /* PG_RESET_FLOOR */
    &soc_reg_list[SOC_REG_INT_PG_RESET_FLOOR_CELL_BCM56440_A0r],
    NULL,    /* PG_RESET_OFFSET */
    &soc_reg_list[SOC_REG_INT_PG_RESET_OFFSET_CELL_BCM56440_A0r],
    NULL,    /* PG_RESET_OFFSET_PACKET */
    NULL,    /* PG_RESET_SEL */
    NULL,    /* PG_RESET_VALUE */
    &soc_reg_list[SOC_REG_INT_PG_RESET_VALUE_CELL_BCM56440_A0r],
    NULL,    /* PG_RESET_VALUE_PACKET */
    NULL,    /* PG_SHARED_COUNT */
    &soc_reg_list[SOC_REG_INT_PG_SHARED_COUNT_CELL_BCM56440_A0r],
    NULL,    /* PG_SHARED_COUNT_PACKET */
    &soc_reg_list[SOC_REG_INT_PG_SHARED_LIMIT_CELL_BCM56440_A0r],
    NULL,    /* PG_THRESH_SEL */
    NULL,    /* PG_THRESH_SEL2 */
    NULL,    /* PG_WL_COUNT_CELL */
    NULL,    /* PG_WL_COUNT_PACKET */
    NULL,    /* PG_WL_MIN_CELL */
    NULL,    /* PG_WL_MIN_COUNT_CELL */
    NULL,    /* PG_WL_MIN_COUNT_PACKET */
    NULL,    /* PG_WL_MIN_PACKET */
    NULL,    /* PG_WL_RESET_FLOOR_CELL */
    NULL,    /* PG_WL_RESET_OFFSET_CELL */
    NULL,    /* PG_WL_RESET_OFFSET_PACKET */
    NULL,    /* PG_WL_RESET_VALUE_CELL */
    NULL,    /* PG_WL_RESET_VALUE_PACKET */
    NULL,    /* PG_WL_SHARED_COUNT_CELL */
    NULL,    /* PG_WL_SHARED_COUNT_PACKET */
    NULL,    /* PG_WL_THRESH_SEL2 */
    &soc_reg_list[SOC_REG_INT_PHB2_COS_MAP_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_PHB2_COS_MAP_PARITY_STATUS_INTRr],
    &soc_reg_list[SOC_REG_INT_PHB2_COS_MAP_PARITY_STATUS_NACKr],
    &soc_reg_list[SOC_REG_INT_PIFCSRr],
    NULL,    /* PKTAGETIMER */
    NULL,    /* PKTAGINGLIMIT */
    NULL,    /* PKTAGINGLIMIT0 */
    NULL,    /* PKTAGINGLIMIT1 */
    NULL,    /* PKTAGINGTIMER */
    NULL,    /* PKTBUF_ESM_DROPCNT */
    NULL,    /* PKTBUF_ESM_OFFSET */
    &soc_reg_list[SOC_REG_INT_PKTEXTAGINGLIMIT0r],
    &soc_reg_list[SOC_REG_INT_PKTEXTAGINGLIMIT1r],
    &soc_reg_list[SOC_REG_INT_PKTEXTAGINGTIMERr],
    NULL,    /* PKTHDR0_0L_POWERDOWN_S0 */
    NULL,    /* PKTHDR0_0L_POWERDOWN_S1 */
    NULL,    /* PKTHDR0_0U_POWERDOWN_S2 */
    NULL,    /* PKTHDR0_1_POWERDOWN_S0 */
    NULL,    /* PKTHDR0_1_POWERDOWN_S1 */
    NULL,    /* PKTHDR0_1_POWERDOWN_S2 */
    NULL,    /* PKTHDRMEMDEBUG */
    &soc_reg_list[SOC_REG_INT_PKTAGINGLIMIT0r],
    &soc_reg_list[SOC_REG_INT_PKTAGINGLIMIT1r],
    &soc_reg_list[SOC_REG_INT_PKTAGINGTIMER_BCM56800_A0r],
    NULL,    /* PKTLENGTHMEMDEBUG */
    NULL,    /* PKTLENGTH_POWERDOWN_S0 */
    NULL,    /* PKTLENGTH_POWERDOWN_S1 */
    NULL,    /* PKTLENGTH_POWERDOWN_S2 */
    NULL,    /* PKTLINKMEMDEBUG */
    NULL,    /* PKTMAXBUCKET */
    NULL,    /* PKTMAXBUCKETCONFIG */
    NULL,    /* PKTPORTMAXBUCKET */
    NULL,    /* PKTPORTMAXBUCKETCONFIG */
    NULL,    /* PKTSIZEADJUST */
    NULL,    /* PKTSIZECORRECTION */
    NULL,    /* PKTS_RECEIVED_LSB */
    NULL,    /* PKTS_RECEIVED_MSB */
    NULL,    /* PKTS_TRANSMITTED_LSB */
    NULL,    /* PKTS_TRANSMITTED_MSB */
    NULL,    /* PKT_DROP_ENABLE */
    NULL,    /* PLANE_CROSSOVER */
    NULL,    /* POL_START_OVRD */
    &soc_reg_list[SOC_REG_INT_POOL_DROP_STATE_BCM56440_A0r],
    NULL,    /* PORTARBITER_THRESHOLD */
    NULL,    /* PORTCONFIG */
    NULL,    /* PORTGRPMETERINGBUCKET */
    NULL,    /* PORTGRPMETERINGCONFIG */
    NULL,    /* PORTGRPMETERINGCONFIG1 */
    NULL,    /* PORTGRP_WDRRCOUNT */
    NULL,    /* PORTGRP_WDRR_CONFIG */
    NULL,    /* PORTSPEEDMOD0_P0_23 */
    NULL,    /* PORTSPEEDMOD0_P24_28 */
    NULL,    /* PORTSPEEDMOD1_P0_23 */
    NULL,    /* PORT_BRIDGE_BMAP */
    NULL,    /* PORT_BRIDGE_BMAP_64 */
    NULL,    /* PORT_BRIDGE_BMAP_HI */
    NULL,    /* PORT_BRIDGE_MIRROR_BMAP */
    NULL,    /* PORT_BRIDGE_MIRROR_BMAP_64 */
    NULL,    /* PORT_CBL_PARITY_CONTROL */
    NULL,    /* PORT_CBL_PARITY_STATUS_INTR */
    NULL,    /* PORT_CBL_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_PORT_CBL_TABLE_MODBASE_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_PORT_CBL_TABLE_MODBASE_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_PORT_CBL_TABLE_MODBASE_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_PORT_CBL_TABLE_PARITY_CONTROL_BCM56440_A0r],
    NULL,    /* PORT_CBL_TABLE_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_PORT_CBL_TABLE_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_INITIAL_PROT_NHI_TABLE_PARITY_STATUS_INTRr],
    NULL,    /* PORT_CONFIG0 */
    NULL,    /* PORT_CONFIG1 */
    NULL,    /* PORT_CONFIG2 */
    NULL,    /* PORT_CONFIG3 */
    NULL,    /* PORT_COUNT */
    &soc_reg_list[SOC_REG_INT_PORT_COUNT_CELL_BCM56440_A0r],
    NULL,    /* PORT_COUNT_PACKET */
    &soc_reg_list[SOC_REG_INT_PORT_FC_STATUS_BCM56634_A0r],
    NULL,    /* PORT_GROUP4_BOD_FIFO_ECC_ENABLE */
    NULL,    /* PORT_GROUP4_BOD_FIFO_FULL_ERR_STATUS */
    NULL,    /* PORT_GROUP4_CTRL_FIFO_FULL_ERR_STATUS */
    NULL,    /* PORT_GROUP4_ISO_ENABLE */
    NULL,    /* PORT_GROUP4_TDM_CONTROL */
    NULL,    /* PORT_GROUP4_TDM_REG_0 */
    NULL,    /* PORT_GROUP4_TDM_REG_1 */
    NULL,    /* PORT_GROUP4_TDM_REG_2 */
    NULL,    /* PORT_GROUP4_TDM_REG_3 */
    NULL,    /* PORT_GROUP4_TDM_REG_4 */
    NULL,    /* PORT_GROUP4_TDM_REG_5 */
    NULL,    /* PORT_GROUP4_TDM_REG_6 */
    NULL,    /* PORT_GROUP4_TDM_REG_7 */
    NULL,    /* PORT_GROUP4_XLP0_BOD_FIFO_ECC_STATUS_INTR */
    NULL,    /* PORT_GROUP4_XLP0_CTRL_FIFO_ECC_STATUS_INTR */
    NULL,    /* PORT_GROUP4_XLP1_BOD_FIFO_ECC_STATUS_INTR */
    NULL,    /* PORT_GROUP4_XLP1_CTRL_FIFO_ECC_STATUS_INTR */
    NULL,    /* PORT_GROUP4_XLP2_BOD_FIFO_ECC_STATUS_INTR */
    NULL,    /* PORT_GROUP4_XLP2_CTRL_FIFO_ECC_STATUS_INTR */
    NULL,    /* PORT_GROUP4_XLP3_BOD_FIFO_ECC_STATUS_INTR */
    NULL,    /* PORT_GROUP4_XLP3_CTRL_FIFO_ECC_STATUS_INTR */
    NULL,    /* PORT_GROUP4_XLPORT_POWER_DOWN_ENABLE */
    NULL,    /* PORT_GROUP5_BOD_FIFO_ECC_ENABLE */
    NULL,    /* PORT_GROUP5_BOD_FIFO_FULL_ERR_STATUS */
    NULL,    /* PORT_GROUP5_CTRL_FIFO_FULL_ERR_STATUS */
    NULL,    /* PORT_GROUP5_ISO_ENABLE */
    NULL,    /* PORT_GROUP5_QGPORT_ENABLE */
    NULL,    /* PORT_GROUP5_TDM_CONTROL */
    NULL,    /* PORT_GROUP5_TDM_REG_0 */
    NULL,    /* PORT_GROUP5_TDM_REG_1 */
    NULL,    /* PORT_GROUP5_TDM_REG_2 */
    NULL,    /* PORT_GROUP5_TDM_REG_3 */
    NULL,    /* PORT_GROUP5_TDM_REG_4 */
    NULL,    /* PORT_GROUP5_TDM_REG_5 */
    NULL,    /* PORT_GROUP5_TDM_REG_6 */
    NULL,    /* PORT_GROUP5_TDM_REG_7 */
    NULL,    /* PORT_GROUP5_XLP0_BOD_FIFO_ECC_STATUS_INTR */
    NULL,    /* PORT_GROUP5_XLP0_CTRL_FIFO_ECC_STATUS_INTR */
    NULL,    /* PORT_GROUP5_XLP1_BOD_FIFO_ECC_STATUS_INTR */
    NULL,    /* PORT_GROUP5_XLP1_CTRL_FIFO_ECC_STATUS_INTR */
    NULL,    /* PORT_GROUP5_XLP2_BOD_FIFO_ECC_STATUS_INTR */
    NULL,    /* PORT_GROUP5_XLP2_CTRL_FIFO_ECC_STATUS_INTR */
    NULL,    /* PORT_GROUP5_XLP3_BOD_FIFO_ECC_STATUS_INTR */
    NULL,    /* PORT_GROUP5_XLP3_CTRL_FIFO_ECC_STATUS_INTR */
    NULL,    /* PORT_GROUP5_XLP4_BOD_FIFO_ECC_STATUS_INTR */
    NULL,    /* PORT_GROUP5_XLP4_CTRL_FIFO_ECC_STATUS_INTR */
    NULL,    /* PORT_GROUP5_XLPORT_POWER_DOWN_ENABLE */
    NULL,    /* PORT_HDRM_COUNT */
    NULL,    /* PORT_HDRM_ENABLE */
    &soc_reg_list[SOC_REG_INT_PORT_LAG_FAILOVER_SET_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_PORT_LAG_FAILOVER_SET_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_PORT_LAG_FAILOVER_SET_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* PORT_LB_WREDAVGQSIZE_CELL */
    &soc_reg_list[SOC_REG_INT_PORT_LIMIT_STATE_0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_PORT_LIMIT_STATE_1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_PORT_LLFC_CFGr],
    &soc_reg_list[SOC_REG_INT_PORT_MAX_PKT_SIZE_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_PORT_MAX_SHARED_CELL_BCM56440_A0r],
    NULL,    /* PORT_MIN */
    &soc_reg_list[SOC_REG_INT_PORT_MIN_CELL_BCM56440_A0r],
    NULL,    /* PORT_MIN_COUNT */
    &soc_reg_list[SOC_REG_INT_PORT_MIN_COUNT_CELL_BCM56440_A0r],
    NULL,    /* PORT_MIN_COUNT_PACKET */
    NULL,    /* PORT_MIN_PACKET */
    &soc_reg_list[SOC_REG_INT_PORT_MIN_PG_ENABLEr],
    NULL,    /* PORT_OR_TRUNK_MAC_COUNT_PARITY_CONTROL */
    NULL,    /* PORT_OR_TRUNK_MAC_COUNT_PARITY_STATUS_INTR */
    NULL,    /* PORT_OR_TRUNK_MAC_COUNT_PARITY_STATUS_NACK */
    NULL,    /* PORT_OR_TRUNK_MAC_LIMIT_PARITY_CONTROL */
    NULL,    /* PORT_OR_TRUNK_MAC_LIMIT_PARITY_STATUS_INTR */
    NULL,    /* PORT_OR_TRUNK_MAC_LIMIT_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_PORT_OVQ_PAUSE_ENABLE0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_PORT_OVQ_PAUSE_ENABLE1r],
    NULL,    /* PORT_PAUSE_ENABLE */
    &soc_reg_list[SOC_REG_INT_PORT_PAUSE_ENABLE0_64_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_PORT_PAUSE_ENABLE1_64r],
    NULL,    /* PORT_PAUSE_ENABLE_64 */
    &soc_reg_list[SOC_REG_INT_PORT_PG_SPID_BCM56440_A0r],
    NULL,    /* PORT_PRI_GRP */
    &soc_reg_list[SOC_REG_INT_PORT_PRI_GRP0_BCM56634_A0r],
    &soc_reg_list[SOC_REG_INT_PORT_PRI_GRP1_BCM56634_A0r],
    NULL,    /* PORT_PRI_GRP2 */
    &soc_reg_list[SOC_REG_INT_PORT_PRI_XON_ENABLE_BCM56634_A0r],
    NULL,    /* PORT_QM_MIN */
    NULL,    /* PORT_QM_MIN_CELL */
    NULL,    /* PORT_QM_MIN_COUNT */
    NULL,    /* PORT_QM_MIN_COUNT_CELL */
    NULL,    /* PORT_QM_MIN_COUNT_PACKET */
    NULL,    /* PORT_QM_MIN_PACKET */
    NULL,    /* PORT_QM_SHARED_COUNT */
    NULL,    /* PORT_QM_SHARED_COUNT_CELL */
    NULL,    /* PORT_QM_SHARED_COUNT_PACKET */
    NULL,    /* PORT_RESET_FLOOR */
    NULL,    /* PORT_RESET_OFFSET */
    NULL,    /* PORT_RESET_VALUE */
    &soc_reg_list[SOC_REG_INT_PORT_RESUME_LIMIT_CELL_BCM56440_A0r],
    NULL,    /* PORT_SCHEDULING_SPEED */
    NULL,    /* PORT_SC_MIN */
    NULL,    /* PORT_SC_MIN_CELL */
    NULL,    /* PORT_SC_MIN_COUNT */
    NULL,    /* PORT_SC_MIN_COUNT_CELL */
    NULL,    /* PORT_SC_MIN_COUNT_PACKET */
    NULL,    /* PORT_SC_MIN_PACKET */
    NULL,    /* PORT_SC_SHARED_COUNT */
    NULL,    /* PORT_SC_SHARED_COUNT_CELL */
    NULL,    /* PORT_SC_SHARED_COUNT_PACKET */
    NULL,    /* PORT_SHARED_COUNT */
    &soc_reg_list[SOC_REG_INT_PORT_SHARED_COUNT_CELL_BCM56440_A0r],
    NULL,    /* PORT_SHARED_COUNT_PACKET */
    NULL,    /* PORT_SHARED_LIMIT */
    NULL,    /* PORT_SHARED_LIMIT_CELL */
    NULL,    /* PORT_SHARED_LIMIT_PACKET */
    &soc_reg_list[SOC_REG_INT_PORT_SHARED_MAX_PG_ENABLEr],
    NULL,    /* PORT_SP_WRED_AVG_QSIZE */
    NULL,    /* PORT_SP_WRED_CONFIG */
    &soc_reg_list[SOC_REG_INT_PORT_TABLE_ECC_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_PORT_TABLE_ECC_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_PORT_TABLE_ECC_STATUS_NACK_BCM56440_A0r],
    NULL,    /* PORT_WREDAVGQSIZE_CELL */
    NULL,    /* PORT_WREDAVGQSIZE_PACKET */
    NULL,    /* PORT_WREDCONFIG_CELL */
    NULL,    /* PORT_WREDCONFIG_ECCP */
    NULL,    /* PORT_WREDCONFIG_PACKET */
    NULL,    /* PORT_WREDPARAM_CELL */
    NULL,    /* PORT_WREDPARAM_END_CELL */
    NULL,    /* PORT_WREDPARAM_NONTCP_CELL */
    NULL,    /* PORT_WREDPARAM_NONTCP_PACKET */
    NULL,    /* PORT_WREDPARAM_PACKET */
    NULL,    /* PORT_WREDPARAM_PRI0_END_CELL */
    NULL,    /* PORT_WREDPARAM_PRI0_START_CELL */
    NULL,    /* PORT_WREDPARAM_RED_CELL */
    NULL,    /* PORT_WREDPARAM_RED_END_CELL */
    NULL,    /* PORT_WREDPARAM_RED_PACKET */
    NULL,    /* PORT_WREDPARAM_RED_START_CELL */
    NULL,    /* PORT_WREDPARAM_START_CELL */
    NULL,    /* PORT_WREDPARAM_YELLOW_CELL */
    NULL,    /* PORT_WREDPARAM_YELLOW_END_CELL */
    NULL,    /* PORT_WREDPARAM_YELLOW_PACKET */
    NULL,    /* PORT_WREDPARAM_YELLOW_START_CELL */
    NULL,    /* PORT_WRED_THD_0_ECCP */
    NULL,    /* PORT_WRED_THD_1_ECCP */
    NULL,    /* PPFC_EN */
    NULL,    /* PPFC_TX_PKT_XOFF_TIMER_0_1_VAL */
    NULL,    /* PPFC_TX_PKT_XOFF_TIMER_2_3_VAL */
    NULL,    /* PPFC_TX_PKT_XOFF_TIMER_4_5_VAL */
    NULL,    /* PPFC_TX_PKT_XOFF_TIMER_6_7_VAL */
    NULL,    /* PPPEMPTY */
    NULL,    /* PPPEMPTYSTATUS */
    NULL,    /* PPPEMPTYSTATUS_HI */
    NULL,    /* PPP_CTRL */
    NULL,    /* PPP_REFRESH_CTRL */
    NULL,    /* PP_C0_PORT_A_ADDR */
    NULL,    /* PP_C0_PORT_A_CMD */
    NULL,    /* PP_C0_PORT_A_DATA_0 */
    NULL,    /* PP_C0_PORT_A_DATA_1 */
    NULL,    /* PP_C0_PORT_A_DATA_2 */
    NULL,    /* PP_C0_PORT_A_DATA_3 */
    NULL,    /* PP_C0_PORT_B_ADDR */
    NULL,    /* PP_C0_PORT_B_CMD */
    NULL,    /* PP_C0_PORT_B_DATA_0 */
    NULL,    /* PP_C0_PORT_B_DATA_1 */
    NULL,    /* PP_C0_PORT_B_DATA_2 */
    NULL,    /* PP_C0_PORT_B_DATA_3 */
    NULL,    /* PP_C1_PORT_A_ADDR */
    NULL,    /* PP_C1_PORT_A_CMD */
    NULL,    /* PP_C1_PORT_A_DATA_0 */
    NULL,    /* PP_C1_PORT_A_DATA_1 */
    NULL,    /* PP_C1_PORT_A_DATA_2 */
    NULL,    /* PP_C1_PORT_A_DATA_3 */
    NULL,    /* PP_C1_PORT_B_ADDR */
    NULL,    /* PP_C1_PORT_B_CMD */
    NULL,    /* PP_C1_PORT_B_DATA_0 */
    NULL,    /* PP_C1_PORT_B_DATA_1 */
    NULL,    /* PP_C1_PORT_B_DATA_2 */
    NULL,    /* PP_C1_PORT_B_DATA_3 */
    NULL,    /* PP_C2_PORT_A_ADDR */
    NULL,    /* PP_C2_PORT_A_CMD */
    NULL,    /* PP_C2_PORT_A_DATA_0 */
    NULL,    /* PP_C2_PORT_A_DATA_1 */
    NULL,    /* PP_C2_PORT_A_DATA_2 */
    NULL,    /* PP_C2_PORT_A_DATA_3 */
    NULL,    /* PP_C2_PORT_B_ADDR */
    NULL,    /* PP_C2_PORT_B_CMD */
    NULL,    /* PP_C2_PORT_B_DATA_0 */
    NULL,    /* PP_C2_PORT_B_DATA_1 */
    NULL,    /* PP_C2_PORT_B_DATA_2 */
    NULL,    /* PP_C2_PORT_B_DATA_3 */
    NULL,    /* PP_C3_PORT_A_ADDR */
    NULL,    /* PP_C3_PORT_A_CMD */
    NULL,    /* PP_C3_PORT_A_DATA_0 */
    NULL,    /* PP_C3_PORT_A_DATA_1 */
    NULL,    /* PP_C3_PORT_A_DATA_2 */
    NULL,    /* PP_C3_PORT_A_DATA_3 */
    NULL,    /* PP_C3_PORT_B_ADDR */
    NULL,    /* PP_C3_PORT_B_CMD */
    NULL,    /* PP_C3_PORT_B_DATA_0 */
    NULL,    /* PP_C3_PORT_B_DATA_1 */
    NULL,    /* PP_C3_PORT_B_DATA_2 */
    NULL,    /* PP_C3_PORT_B_DATA_3 */
    NULL,    /* PP_MODULE_CONTROL */
    NULL,    /* PP_PROGRAM_GO */
    NULL,    /* PQEFIFOEMPTY0_64 */
    NULL,    /* PQEFIFOEMPTY1_64 */
    NULL,    /* PQEFIFOEMPTY_64 */
    NULL,    /* PQEFIFOOVERFLOW0_64 */
    NULL,    /* PQEFIFOOVERFLOW1_64 */
    NULL,    /* PQEFIFOOVERFLOW_64 */
    NULL,    /* PQEFIFOPTREQUAL0_64 */
    NULL,    /* PQEFIFOPTREQUAL1_64 */
    NULL,    /* PQEFIFOPTREQUAL_64 */
    NULL,    /* PQEMEMCFG */
    NULL,    /* PQEMEMDEBUG */
    NULL,    /* PQEPARITYERRORADR */
    NULL,    /* PQ_C0_PORT_A_CMD */
    NULL,    /* PQ_C0_PORT_A_DATA_0 */
    NULL,    /* PQ_C0_PORT_A_DATA_1 */
    NULL,    /* PQ_C0_PORT_A_DATA_2 */
    NULL,    /* PQ_C0_PORT_A_DATA_3 */
    NULL,    /* PQ_C0_PORT_A_RADDR */
    NULL,    /* PQ_C0_PORT_A_WADDR */
    NULL,    /* PQ_C0_PORT_B_CMD */
    NULL,    /* PQ_C0_PORT_B_DATA_0 */
    NULL,    /* PQ_C0_PORT_B_DATA_1 */
    NULL,    /* PQ_C0_PORT_B_DATA_2 */
    NULL,    /* PQ_C0_PORT_B_DATA_3 */
    NULL,    /* PQ_C0_PORT_B_RADDR */
    NULL,    /* PQ_C0_PORT_B_WADDR */
    NULL,    /* PQ_C1_PORT_A_CMD */
    NULL,    /* PQ_C1_PORT_A_DATA_0 */
    NULL,    /* PQ_C1_PORT_A_DATA_1 */
    NULL,    /* PQ_C1_PORT_A_DATA_2 */
    NULL,    /* PQ_C1_PORT_A_DATA_3 */
    NULL,    /* PQ_C1_PORT_A_RADDR */
    NULL,    /* PQ_C1_PORT_A_WADDR */
    NULL,    /* PQ_C1_PORT_B_CMD */
    NULL,    /* PQ_C1_PORT_B_DATA_0 */
    NULL,    /* PQ_C1_PORT_B_DATA_1 */
    NULL,    /* PQ_C1_PORT_B_DATA_2 */
    NULL,    /* PQ_C1_PORT_B_DATA_3 */
    NULL,    /* PQ_C1_PORT_B_RADDR */
    NULL,    /* PQ_C1_PORT_B_WADDR */
    NULL,    /* PQ_C2_PORT_A_CMD */
    NULL,    /* PQ_C2_PORT_A_DATA_0 */
    NULL,    /* PQ_C2_PORT_A_DATA_1 */
    NULL,    /* PQ_C2_PORT_A_DATA_2 */
    NULL,    /* PQ_C2_PORT_A_DATA_3 */
    NULL,    /* PQ_C2_PORT_A_RADDR */
    NULL,    /* PQ_C2_PORT_A_WADDR */
    NULL,    /* PQ_C2_PORT_B_CMD */
    NULL,    /* PQ_C2_PORT_B_DATA_0 */
    NULL,    /* PQ_C2_PORT_B_DATA_1 */
    NULL,    /* PQ_C2_PORT_B_DATA_2 */
    NULL,    /* PQ_C2_PORT_B_DATA_3 */
    NULL,    /* PQ_C2_PORT_B_RADDR */
    NULL,    /* PQ_C2_PORT_B_WADDR */
    NULL,    /* PQ_C3_PORT_A_CMD */
    NULL,    /* PQ_C3_PORT_A_DATA_0 */
    NULL,    /* PQ_C3_PORT_A_DATA_1 */
    NULL,    /* PQ_C3_PORT_A_DATA_2 */
    NULL,    /* PQ_C3_PORT_A_DATA_3 */
    NULL,    /* PQ_C3_PORT_A_RADDR */
    NULL,    /* PQ_C3_PORT_A_WADDR */
    NULL,    /* PQ_C3_PORT_B_CMD */
    NULL,    /* PQ_C3_PORT_B_DATA_0 */
    NULL,    /* PQ_C3_PORT_B_DATA_1 */
    NULL,    /* PQ_C3_PORT_B_DATA_2 */
    NULL,    /* PQ_C3_PORT_B_DATA_3 */
    NULL,    /* PQ_C3_PORT_B_RADDR */
    NULL,    /* PQ_C3_PORT_B_WADDR */
    NULL,    /* PQ_MODULE_CONTROL */
    NULL,    /* PQ_PROGRAM_GO */
    &soc_reg_list[SOC_REG_INT_PRBPATr],
    &soc_reg_list[SOC_REG_INT_PRCNTSELr],
    NULL,    /* PRI2COS */
    NULL,    /* PRI2COS_2 */
    NULL,    /* PRILUT_ADDR_DEBUG */
    NULL,    /* PRIO2COS */
    NULL,    /* PRIO2COS_0_PRI0 */
    NULL,    /* PRIO2COS_0_PRI1 */
    NULL,    /* PRIO2COS_0_PRI2 */
    NULL,    /* PRIO2COS_0_PRI3 */
    NULL,    /* PRIO2COS_0_PRI4 */
    NULL,    /* PRIO2COS_0_PRI5 */
    NULL,    /* PRIO2COS_0_PRI6 */
    NULL,    /* PRIO2COS_0_PRI7 */
    NULL,    /* PRIO2COS_0_PRI8 */
    NULL,    /* PRIO2COS_0_PRI9 */
    NULL,    /* PRIO2COS_0_PRI10 */
    NULL,    /* PRIO2COS_0_PRI11 */
    NULL,    /* PRIO2COS_0_PRI12 */
    NULL,    /* PRIO2COS_0_PRI13 */
    NULL,    /* PRIO2COS_0_PRI14 */
    NULL,    /* PRIO2COS_0_PRI15 */
    NULL,    /* PRIO2COS_1_PRI0 */
    NULL,    /* PRIO2COS_1_PRI1 */
    NULL,    /* PRIO2COS_1_PRI2 */
    NULL,    /* PRIO2COS_1_PRI3 */
    NULL,    /* PRIO2COS_1_PRI4 */
    NULL,    /* PRIO2COS_1_PRI5 */
    NULL,    /* PRIO2COS_1_PRI6 */
    NULL,    /* PRIO2COS_1_PRI7 */
    NULL,    /* PRIO2COS_1_PRI8 */
    NULL,    /* PRIO2COS_1_PRI9 */
    NULL,    /* PRIO2COS_1_PRI10 */
    NULL,    /* PRIO2COS_1_PRI11 */
    NULL,    /* PRIO2COS_1_PRI12 */
    NULL,    /* PRIO2COS_1_PRI13 */
    NULL,    /* PRIO2COS_1_PRI14 */
    NULL,    /* PRIO2COS_1_PRI15 */
    NULL,    /* PRIO2COS_CBFC */
    NULL,    /* PRIO2COS_LLFC */
    &soc_reg_list[SOC_REG_INT_PRIO2COS_LLFC0r],
    &soc_reg_list[SOC_REG_INT_PRIO2COS_LLFC1r],
    &soc_reg_list[SOC_REG_INT_PRIO2COS_LLFC2r],
    &soc_reg_list[SOC_REG_INT_PRIO2COS_LLFC3r],
    NULL,    /* PRIO2EXTQ_LLFC */
    &soc_reg_list[SOC_REG_INT_PRIO2EXTQ_LLFC0r],
    &soc_reg_list[SOC_REG_INT_PRIO2EXTQ_LLFC1r],
    &soc_reg_list[SOC_REG_INT_PRIORITY_CONTROL_BCM56840_A0r],
    NULL,    /* PRIORITY_MAPPING_SELECT */
    NULL,    /* PROTOCOLERRORS */
    &soc_reg_list[SOC_REG_INT_PROTOCOL_PKT_CONTROL_BCM56840_A0r],
    NULL,    /* PROT_DEBUG */
    &soc_reg_list[SOC_REG_INT_PRPLCr],
    NULL,    /* PRTABLE_DEFAULT */
    NULL,    /* PRTABLE_ENTRY */
    &soc_reg_list[SOC_REG_INT_PSINTEQr],
    &soc_reg_list[SOC_REG_INT_PSINTQSTr],
    &soc_reg_list[SOC_REG_INT_PSLPMC_TCID_0r],
    &soc_reg_list[SOC_REG_INT_PSLPMC_TCID_1r],
    &soc_reg_list[SOC_REG_INT_PSLPMC_TCID_2r],
    &soc_reg_list[SOC_REG_INT_PSLPMC_TCID_3r],
    &soc_reg_list[SOC_REG_INT_PSLPMC_TCID_4r],
    &soc_reg_list[SOC_REG_INT_PSLPMC_TCID_5r],
    &soc_reg_list[SOC_REG_INT_PSLPMC_TCID_6r],
    &soc_reg_list[SOC_REG_INT_PSLPMC_TCID_7r],
    &soc_reg_list[SOC_REG_INT_PSLPMC_TCID_8r],
    &soc_reg_list[SOC_REG_INT_PSLPMC_TCID_9r],
    &soc_reg_list[SOC_REG_INT_PSLPMC_TCID_10r],
    &soc_reg_list[SOC_REG_INT_PSLPMC_TCID_11r],
    &soc_reg_list[SOC_REG_INT_PSLPMC_TCID_12r],
    &soc_reg_list[SOC_REG_INT_PSLPMC_TCID_13r],
    &soc_reg_list[SOC_REG_INT_PSLPMC_TCID_14r],
    &soc_reg_list[SOC_REG_INT_PSLPMC_TCID_15r],
    &soc_reg_list[SOC_REG_INT_PSLTH_TCID_0r],
    &soc_reg_list[SOC_REG_INT_PSLTH_TCID_1r],
    &soc_reg_list[SOC_REG_INT_PSLTH_TCID_2r],
    &soc_reg_list[SOC_REG_INT_PSLTH_TCID_3r],
    &soc_reg_list[SOC_REG_INT_PSLTH_TCID_4r],
    &soc_reg_list[SOC_REG_INT_PSLTH_TCID_5r],
    &soc_reg_list[SOC_REG_INT_PSLTH_TCID_6r],
    &soc_reg_list[SOC_REG_INT_PSLTH_TCID_7r],
    &soc_reg_list[SOC_REG_INT_PSLTH_TCID_8r],
    &soc_reg_list[SOC_REG_INT_PSLTH_TCID_9r],
    &soc_reg_list[SOC_REG_INT_PSLTH_TCID_10r],
    &soc_reg_list[SOC_REG_INT_PSLTH_TCID_11r],
    &soc_reg_list[SOC_REG_INT_PSLTH_TCID_12r],
    &soc_reg_list[SOC_REG_INT_PSLTH_TCID_13r],
    &soc_reg_list[SOC_REG_INT_PSLTH_TCID_14r],
    &soc_reg_list[SOC_REG_INT_PSLTH_TCID_15r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_0r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_1r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_2r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_3r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_4r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_5r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_6r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_7r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_8r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_9r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_10r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_11r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_12r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_13r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_14r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_15r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_16r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_17r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_18r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_19r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_20r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_21r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_22r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_23r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_24r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_25r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_26r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_27r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_28r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_29r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_30r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_31r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_32r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_33r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_34r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_35r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_36r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_37r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_38r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_39r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_40r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_41r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_42r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_43r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_44r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_45r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_46r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_47r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_48r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_49r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_50r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_51r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_52r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_53r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_54r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_55r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_56r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_57r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_58r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_59r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_60r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_61r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_62r],
    &soc_reg_list[SOC_REG_INT_PSYSTAT_CHID_63r],
    NULL,    /* PTRCTRLCONFIG */
    NULL,    /* PTR_FIFO_PARITY_CG0_CH0 */
    NULL,    /* PTR_FIFO_PARITY_CG0_CH1 */
    NULL,    /* PTR_FIFO_PARITY_CG1_CH0 */
    NULL,    /* PTR_FIFO_PARITY_CG1_CH1 */
    NULL,    /* PTR_FIFO_PARITY_CH0 */
    NULL,    /* PTR_FIFO_PARITY_CH1 */
    NULL,    /* PT_DEBUG */
    NULL,    /* PUP_CTXT_HIT_ALLOW */
    NULL,    /* PUP_DELAY_CALENDAR */
    NULL,    /* PUP_HI_PRI_EVENT_MSK */
    NULL,    /* PUP_HI_PRI_QTYPE_MSK */
    NULL,    /* PUP_MP_PRIORITY */
    NULL,    /* PUP_NMP_PRIORITY */
    NULL,    /* PUP_PRI_UPDATES_PER_TS */
    NULL,    /* PURGE_PKT_CNT */
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_0r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_1r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_2r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_3r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_4r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_5r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_6r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_7r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_8r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_9r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_10r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_11r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_12r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_13r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_14r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_15r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_16r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_17r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_18r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_19r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_20r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_21r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_22r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_23r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_24r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_25r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_26r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_27r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_28r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_29r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_30r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_31r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_32r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_33r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_34r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_35r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_36r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_37r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_38r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_39r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_40r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_41r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_42r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_43r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_44r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_45r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_46r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_47r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_48r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_49r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_50r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_51r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_52r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_53r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_54r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_55r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_56r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_57r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_58r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_59r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_60r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_61r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_62r],
    &soc_reg_list[SOC_REG_INT_PWIBLPC_CHID_63r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_0r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_1r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_2r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_3r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_4r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_5r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_6r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_7r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_8r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_9r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_10r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_11r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_12r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_13r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_14r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_15r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_16r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_17r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_18r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_19r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_20r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_21r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_22r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_23r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_24r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_25r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_26r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_27r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_28r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_29r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_30r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_31r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_32r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_33r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_34r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_35r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_36r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_37r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_38r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_39r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_40r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_41r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_42r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_43r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_44r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_45r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_46r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_47r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_48r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_49r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_50r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_51r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_52r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_53r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_54r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_55r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_56r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_57r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_58r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_59r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_60r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_61r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_62r],
    &soc_reg_list[SOC_REG_INT_PWIRPC_CHID_63r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_0r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_1r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_2r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_3r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_4r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_5r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_6r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_7r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_8r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_9r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_10r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_11r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_12r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_13r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_14r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_15r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_16r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_17r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_18r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_19r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_20r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_21r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_22r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_23r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_24r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_25r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_26r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_27r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_28r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_29r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_30r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_31r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_32r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_33r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_34r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_35r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_36r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_37r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_38r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_39r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_40r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_41r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_42r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_43r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_44r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_45r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_46r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_47r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_48r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_49r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_50r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_51r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_52r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_53r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_54r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_55r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_56r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_57r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_58r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_59r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_60r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_61r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_62r],
    &soc_reg_list[SOC_REG_INT_PWOTPC_CHID_63r],
    NULL,    /* PWR_WATCH_DOG_CONTROL_MBX */
    NULL,    /* PWR_WATCH_DOG_CONTROL_MBY */
    NULL,    /* PWR_WATCH_DOG_STATUS_MBX */
    NULL,    /* PWR_WATCH_DOG_STATUS_MBY */
    &soc_reg_list[SOC_REG_INT_QBLOCK_NEXT_MEMDEBUGr],
    &soc_reg_list[SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_0r],
    &soc_reg_list[SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_1r],
    &soc_reg_list[SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_2r],
    &soc_reg_list[SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_3r],
    &soc_reg_list[SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_4r],
    &soc_reg_list[SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_5r],
    &soc_reg_list[SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_6r],
    &soc_reg_list[SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_7r],
    NULL,    /* QDR36_CONFIG_REG1_IS */
    NULL,    /* QDR36_CONFIG_REG2_IS */
    NULL,    /* QDR36_CONFIG_REG3_IS */
    NULL,    /* QDR36_STATUS_REG1_IS */
    NULL,    /* QDR36_STATUS_REG2_IS */
    &soc_reg_list[SOC_REG_INT_QENTRY_LOWER_MEMDEBUG_0r],
    &soc_reg_list[SOC_REG_INT_QENTRY_LOWER_MEMDEBUG_1r],
    &soc_reg_list[SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_0r],
    &soc_reg_list[SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_1r],
    &soc_reg_list[SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_2r],
    &soc_reg_list[SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_3r],
    &soc_reg_list[SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_4r],
    &soc_reg_list[SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_5r],
    &soc_reg_list[SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_6r],
    &soc_reg_list[SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_7r],
    &soc_reg_list[SOC_REG_INT_QENTRY_UPPER_MEMDEBUG_0r],
    &soc_reg_list[SOC_REG_INT_QENTRY_UPPER_MEMDEBUG_1r],
    &soc_reg_list[SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_0r],
    &soc_reg_list[SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_1r],
    &soc_reg_list[SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_2r],
    &soc_reg_list[SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_3r],
    &soc_reg_list[SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_4r],
    &soc_reg_list[SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_5r],
    &soc_reg_list[SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_6r],
    &soc_reg_list[SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_7r],
    NULL,    /* QE_INTEROP_CONFIG */
    NULL,    /* QE_TYPE_CHANNEL_MASK_A0_HI */
    NULL,    /* QE_TYPE_CHANNEL_MASK_A0_LO */
    NULL,    /* QE_TYPE_CHANNEL_MASK_A1_HI */
    NULL,    /* QE_TYPE_CHANNEL_MASK_A1_LO */
    NULL,    /* QE_TYPE_CHANNEL_MASK_A2_HI */
    NULL,    /* QE_TYPE_CHANNEL_MASK_A2_LO */
    NULL,    /* QE_TYPE_CHANNEL_MASK_A3_HI */
    NULL,    /* QE_TYPE_CHANNEL_MASK_A3_LO */
    NULL,    /* QE_TYPE_CHANNEL_MASK_B0_HI */
    NULL,    /* QE_TYPE_CHANNEL_MASK_B0_LO */
    NULL,    /* QE_TYPE_CHANNEL_MASK_B1_HI */
    NULL,    /* QE_TYPE_CHANNEL_MASK_B1_LO */
    NULL,    /* QE_TYPE_CHANNEL_MASK_B2_HI */
    NULL,    /* QE_TYPE_CHANNEL_MASK_B2_LO */
    NULL,    /* QE_TYPE_CHANNEL_MASK_B3_HI */
    NULL,    /* QE_TYPE_CHANNEL_MASK_B3_LO */
    NULL,    /* QGPORT_CONFIG */
    NULL,    /* QGPORT_MAC_XGXS_CTRL */
    NULL,    /* QGPORT_MAC_XGXS_STAT_GS0 */
    NULL,    /* QGPORT_MAC_XGXS_STAT_GS1 */
    NULL,    /* QGPORT_MAC_XGXS_STAT_GS2 */
    NULL,    /* QGPORT_MAC_XGXS_STAT_GS3 */
    NULL,    /* QMA_BP_SYNC */
    NULL,    /* QMA_CONFIG0 */
    NULL,    /* QMA_CONFIG1 */
    NULL,    /* QMA_DEBUG1 */
    NULL,    /* QMA_DEBUG2 */
    NULL,    /* QMA_ECC_DEBUG0 */
    NULL,    /* QMA_ECC_ERROR0 */
    NULL,    /* QMA_ECC_ERROR0_MASK */
    NULL,    /* QMA_ERROR0 */
    NULL,    /* QMA_ERROR1 */
    NULL,    /* QMA_ERROR2 */
    NULL,    /* QMA_ERROR0_MASK */
    NULL,    /* QMA_ERROR1_MASK */
    NULL,    /* QMA_ERROR2_MASK */
    NULL,    /* QMA_HALT_CFG */
    NULL,    /* QMA_IFENQR_DEBUG */
    NULL,    /* QMA_LQ_WRED_PDROP0 */
    NULL,    /* QMA_LQ_WRED_PDROP1 */
    NULL,    /* QMA_QBUFFSPROFILE_ECC_STATUS */
    NULL,    /* QMA_QS_SB_DEBUG */
    NULL,    /* QMA_Q_MAX_BUFFS_ECC_STATUS */
    NULL,    /* QMA_Q_MIN_BUFFS_ECC_STATUS */
    NULL,    /* QMA_RAM_TM0 */
    NULL,    /* QMA_RAM_TM1 */
    NULL,    /* QMA_RANDGEN_ECC_STATUS */
    NULL,    /* QMA_RAND_DEBUG */
    NULL,    /* QMA_RBENQR_DEBUG */
    NULL,    /* QMA_RBENQR_FIFO_ECC_STATUS */
    NULL,    /* QMA_RB_SB_DEBUG */
    NULL,    /* QMA_SW_RESET */
    NULL,    /* QMA_TAG_DEBUG */
    NULL,    /* QMA_VOQ_WRED_PDROP0 */
    NULL,    /* QMA_VOQ_WRED_PDROP1 */
    NULL,    /* QMA_VOQ_WRED_STATE_ECC_STATUS */
    NULL,    /* QMA_WREDCURVE_ECC_STATUS */
    NULL,    /* QMA_WRED_AVG_QUEUE_LENGTH_ECC_STATUS */
    NULL,    /* QMA_WRED_CONFIG */
    NULL,    /* QMB_ALLOCBUFFSCNT_ECC_STATUS */
    NULL,    /* QMB_ARB_DEBUG */
    NULL,    /* QMB_BUFFER_LIST_A_ECC_STATUS */
    NULL,    /* QMB_BUFFER_LIST_B_ECC_STATUS */
    NULL,    /* QMB_BUFFER_LIST_C_ECC_STATUS */
    NULL,    /* QMB_BUFFER_LIST_D_ECC_STATUS */
    NULL,    /* QMB_CONFIG0 */
    NULL,    /* QMB_CONFIG1 */
    NULL,    /* QMB_CONFIG2 */
    NULL,    /* QMB_CONFIG3 */
    NULL,    /* QMB_DEBUG0 */
    NULL,    /* QMB_DEBUG1 */
    NULL,    /* QMB_DEBUG2 */
    NULL,    /* QMB_DEBUG_CNT0 */
    NULL,    /* QMB_DEBUG_CNT1 */
    NULL,    /* QMB_DEBUG_CNT2 */
    NULL,    /* QMB_DEBUG_CNT3 */
    NULL,    /* QMB_DEBUG_CNT4 */
    NULL,    /* QMB_DEBUG_CNT5 */
    NULL,    /* QMB_DEBUG_CNT6 */
    NULL,    /* QMB_DEBUG_CNT7 */
    NULL,    /* QMB_DEQD_SB_DEBUG */
    NULL,    /* QMB_ECC_DEBUG0 */
    NULL,    /* QMB_ECC_ERROR0 */
    NULL,    /* QMB_ECC_ERROR1 */
    NULL,    /* QMB_ECC_ERROR0_MASK */
    NULL,    /* QMB_ECC_ERROR1_MASK */
    NULL,    /* QMB_ECONTEXT_ALLOCBUFFSCNT_ECC_STATUS */
    NULL,    /* QMB_ECONTEXT_INFLIGHTBUFFCNT_ECC_STATUS */
    NULL,    /* QMB_ECONTEXT_TAIL_LLA_ECC_STATUS */
    NULL,    /* QMB_EMPTY_QUEUE_GRANT */
    NULL,    /* QMB_ENQD_DEBUG */
    NULL,    /* QMB_ENQD_FIFO_ECC_STATUS */
    NULL,    /* QMB_ENQD_SB_DEBUG */
    NULL,    /* QMB_ENQR_DEBUG */
    NULL,    /* QMB_ENQR_FIFO_ECC_STATUS */
    NULL,    /* QMB_ENQ_REQ_DEBUG4 */
    NULL,    /* QMB_ERROR0 */
    NULL,    /* QMB_ERROR1 */
    NULL,    /* QMB_ERROR2 */
    NULL,    /* QMB_ERROR3 */
    NULL,    /* QMB_ERROR0_MASK */
    NULL,    /* QMB_ERROR1_MASK */
    NULL,    /* QMB_ERROR2_MASK */
    NULL,    /* QMB_ERROR3_MASK */
    NULL,    /* QMB_ETAGS_DEBUG0 */
    NULL,    /* QMB_ETAGS_DEBUG1 */
    NULL,    /* QMB_FLUSH_PENDING_ECC_STATUS */
    NULL,    /* QMB_FL_DEBUG0 */
    NULL,    /* QMB_FL_DEBUG1 */
    NULL,    /* QMB_FL_DEBUG2 */
    NULL,    /* QMB_FL_DEBUG3 */
    NULL,    /* QMB_FL_DEBUG4 */
    NULL,    /* QMB_HALT_CFG */
    NULL,    /* QMB_HEAD_LLA_ECC_STATUS */
    NULL,    /* QMB_LLA_TRANS_ECC_STATUS */
    NULL,    /* QMB_PFC_COS0_STATUS0 */
    NULL,    /* QMB_PFC_COS0_WATERMARK */
    NULL,    /* QMB_PFC_COS1_STATUS0 */
    NULL,    /* QMB_PFC_COS1_WATERMARK */
    NULL,    /* QMB_PFC_COS2_STATUS0 */
    NULL,    /* QMB_PFC_COS2_WATERMARK */
    NULL,    /* QMB_PFC_COS3_STATUS0 */
    NULL,    /* QMB_PFC_COS3_WATERMARK */
    NULL,    /* QMB_PFC_COS4_STATUS0 */
    NULL,    /* QMB_PFC_COS4_WATERMARK */
    NULL,    /* QMB_PFC_COS5_STATUS0 */
    NULL,    /* QMB_PFC_COS5_WATERMARK */
    NULL,    /* QMB_PFC_COS6_STATUS0 */
    NULL,    /* QMB_PFC_COS6_WATERMARK */
    NULL,    /* QMB_PFC_COS7_STATUS0 */
    NULL,    /* QMB_PFC_COS7_WATERMARK */
    NULL,    /* QMB_PFC_ERROR */
    NULL,    /* QMB_PFC_ERROR_MASK */
    NULL,    /* QMB_PFC_LINE_CNT_ECC_STATUS */
    NULL,    /* QMB_PFC_LOSSLESS_STATUS */
    NULL,    /* QMB_PFC_PG_RESERVE_DROP_0 */
    NULL,    /* QMB_PFC_PG_RESERVE_DROP_1 */
    NULL,    /* QMB_PFC_PG_TAIL_DROP_0 */
    NULL,    /* QMB_PFC_PG_TAIL_DROP_1 */
    NULL,    /* QMB_PFC_SP_PG_TAIL_DROP */
    NULL,    /* QMB_PFC_SP_PG_TAIL_DROP_ERROR0 */
    NULL,    /* QMB_PFC_SP_PG_TAIL_DROP_ERROR1 */
    NULL,    /* QMB_PFC_SP_PG_TAIL_DROP_ERROR2 */
    NULL,    /* QMB_PFC_SP_PG_TAIL_DROP_ERROR3 */
    NULL,    /* QMB_PFC_SP_PG_TAIL_DROP_ERROR0_MASK */
    NULL,    /* QMB_PFC_SP_PG_TAIL_DROP_ERROR1_MASK */
    NULL,    /* QMB_PFC_SP_PG_TAIL_DROP_ERROR2_MASK */
    NULL,    /* QMB_PFC_SP_PG_TAIL_DROP_ERROR3_MASK */
    NULL,    /* QMB_PFC_SP_PG_XSTATE0 */
    NULL,    /* QMB_PFC_SP_PG_XSTATE1 */
    NULL,    /* QMB_PFC_SP_PG_XSTATE2 */
    NULL,    /* QMB_PFC_SP_PG_XSTATE3 */
    NULL,    /* QMB_PKT_HDR_ADJUST0 */
    NULL,    /* QMB_PKT_HDR_ADJUST1 */
    NULL,    /* QMB_PKT_HDR_ADJUST2 */
    NULL,    /* QMB_PKT_HDR_ADJUST3 */
    NULL,    /* QMB_PKT_HDR_ADJUST4 */
    NULL,    /* QMB_QUEUE_CONFIG_CTRL */
    NULL,    /* QMB_QUEUE_CONFIG_DATA */
    NULL,    /* QMB_RAM_TM0 */
    NULL,    /* QMB_RAM_TM1 */
    NULL,    /* QMB_SELECTED_Q */
    NULL,    /* QMB_SLQ_BYTE_CNT */
    NULL,    /* QMB_SLQ_COUNTER_ECC_STATUS */
    NULL,    /* QMB_SLQ_PKT_CNT */
    NULL,    /* QMB_SLQ_PTR */
    NULL,    /* QMB_STATSCFG_ECC_STATUS */
    NULL,    /* QMB_STATUS0 */
    NULL,    /* QMB_STATUS1 */
    NULL,    /* QMB_SW_RESET */
    NULL,    /* QMB_TAIL_LLA_ECC_STATUS */
    NULL,    /* QMB_TC_FP_ECC_STATUS */
    NULL,    /* QMB_TRACE_IF_STATUS */
    NULL,    /* QMB_TRACE_IF_STATUS_MASK */
    NULL,    /* QMC_AGER_CONFIG0 */
    NULL,    /* QMC_AGER_CONFIG1 */
    NULL,    /* QMC_BUFFER_AGE_ECC_STATUS */
    NULL,    /* QMC_CONFIG0 */
    NULL,    /* QMC_DC_CONFIG0 */
    NULL,    /* QMC_DC_CONFIG1 */
    NULL,    /* QMC_ECC_DEBUG */
    NULL,    /* QMC_ECC_ERROR */
    NULL,    /* QMC_ECC_ERROR_MASK */
    NULL,    /* QMC_ERROR0 */
    NULL,    /* QMC_ERROR0_MASK */
    NULL,    /* QMC_QAVG_CONFIG0 */
    NULL,    /* QMC_RAM_TM0 */
    NULL,    /* QMC_RATE_DELTA_MAX_ECC_STATUS */
    NULL,    /* QMC_STATUS0 */
    NULL,    /* QMC_STATUS1 */
    NULL,    /* QMC_SW_RESET */
    NULL,    /* QMC_VOQ_ARRIVALS_ECC_STATUS */
    NULL,    /* QMC_VOQ_CONFIG_ECC_STATUS */
    NULL,    /* QM_CS_CONFIG0 */
    NULL,    /* QM_CS_CONFIG1 */
    NULL,    /* QM_CS_QSTATSLKUP0 */
    NULL,    /* QM_CS_QSTATSLKUP1 */
    NULL,    /* QM_HCFC_CONFIG0 */
    NULL,    /* QM_HCFC_CONFIG1 */
    NULL,    /* QM_LLFC_CONFIG */
    NULL,    /* QM_LLFC_COS_TO_PG_MAP0 */
    NULL,    /* QM_LLFC_COS_TO_PG_MAP1 */
    NULL,    /* QM_LLFC_COS_TO_PG_MAP2 */
    NULL,    /* QM_LLFC_COS_TO_PG_MAP3 */
    NULL,    /* QM_PFC_CONFIG0 */
    NULL,    /* QM_PFC_CONFIG1 */
    NULL,    /* QM_PFC_CONFIG2 */
    NULL,    /* QM_PFC_DEBUG */
    NULL,    /* QM_PFC_ENQ_SRC_PORT_LKUP_CFG */
    NULL,    /* QM_PFC_ENQ_SRC_PORT_LKUP_DEBUG */
    NULL,    /* QM_PFC_MAX_THRESHOLD_COS0 */
    NULL,    /* QM_PFC_MAX_THRESHOLD_COS1 */
    NULL,    /* QM_PFC_MAX_THRESHOLD_COS2 */
    NULL,    /* QM_PFC_MAX_THRESHOLD_COS3 */
    NULL,    /* QM_PFC_MAX_THRESHOLD_COS4 */
    NULL,    /* QM_PFC_MAX_THRESHOLD_COS5 */
    NULL,    /* QM_PFC_MAX_THRESHOLD_COS6 */
    NULL,    /* QM_PFC_MAX_THRESHOLD_COS7 */
    NULL,    /* QM_PFC_PG_BUF_XON_THRESHOLD_0 */
    NULL,    /* QM_PFC_PG_BUF_XON_THRESHOLD_1 */
    NULL,    /* QM_PFC_PG_BUF_XON_THRESHOLD_2 */
    NULL,    /* QM_PFC_PG_BUF_XON_THRESHOLD_3 */
    NULL,    /* QM_PFC_PG_BUF_XON_THRESHOLD_4 */
    NULL,    /* QM_PFC_PG_BUF_XON_THRESHOLD_5 */
    NULL,    /* QM_PFC_PG_BUF_XON_THRESHOLD_6 */
    NULL,    /* QM_PFC_PG_BUF_XON_THRESHOLD_7 */
    NULL,    /* QM_PFC_RSVD_THRESHOLD_0 */
    NULL,    /* QM_PFC_RSVD_THRESHOLD_1 */
    NULL,    /* QM_PFC_RSVD_THRESHOLD_2 */
    NULL,    /* QM_PFC_RSVD_THRESHOLD_3 */
    NULL,    /* QM_PFC_RSVD_THRESHOLD_4 */
    NULL,    /* QM_PFC_RSVD_THRESHOLD_5 */
    NULL,    /* QM_PFC_RSVD_THRESHOLD_6 */
    NULL,    /* QM_PFC_RSVD_THRESHOLD_7 */
    NULL,    /* QM_PFC_SP_PG_LINE_MAX_THRESHOLD_0 */
    NULL,    /* QM_PFC_SP_PG_LINE_MAX_THRESHOLD_1 */
    NULL,    /* QM_PFC_SP_PG_LINE_MAX_THRESHOLD_2 */
    NULL,    /* QM_PFC_SP_PG_LINE_MAX_THRESHOLD_3 */
    NULL,    /* QM_PFC_SP_PG_LINE_MAX_THRESHOLD_4 */
    NULL,    /* QM_PFC_SP_PG_LINE_MAX_THRESHOLD_5 */
    NULL,    /* QM_PFC_SP_PG_LINE_MAX_THRESHOLD_6 */
    NULL,    /* QM_PFC_SP_PG_LINE_MAX_THRESHOLD_7 */
    NULL,    /* QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_0 */
    NULL,    /* QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_1 */
    NULL,    /* QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_2 */
    NULL,    /* QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_3 */
    NULL,    /* QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_4 */
    NULL,    /* QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_5 */
    NULL,    /* QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_6 */
    NULL,    /* QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_7 */
    NULL,    /* QM_PFC_SP_PG_LINE_XON_THRESHOLD_0 */
    NULL,    /* QM_PFC_SP_PG_LINE_XON_THRESHOLD_1 */
    NULL,    /* QM_PFC_SP_PG_LINE_XON_THRESHOLD_2 */
    NULL,    /* QM_PFC_SP_PG_LINE_XON_THRESHOLD_3 */
    NULL,    /* QM_PFC_SP_PG_LINE_XON_THRESHOLD_4 */
    NULL,    /* QM_PFC_SP_PG_LINE_XON_THRESHOLD_5 */
    NULL,    /* QM_PFC_SP_PG_LINE_XON_THRESHOLD_6 */
    NULL,    /* QM_PFC_SP_PG_LINE_XON_THRESHOLD_7 */
    NULL,    /* QM_PFC_THRESHOLD_COS0 */
    NULL,    /* QM_PFC_THRESHOLD_COS1 */
    NULL,    /* QM_PFC_THRESHOLD_COS2 */
    NULL,    /* QM_PFC_THRESHOLD_COS3 */
    NULL,    /* QM_PFC_THRESHOLD_COS4 */
    NULL,    /* QM_PFC_THRESHOLD_COS5 */
    NULL,    /* QM_PFC_THRESHOLD_COS6 */
    NULL,    /* QM_PFC_THRESHOLD_COS7 */
    NULL,    /* QM_QSB_RAND_SB_DEBUG */
    NULL,    /* QM_QSB_RATE_SB_DEBUG */
    NULL,    /* QM_TAIL_DROP_CONFIG */
    NULL,    /* QM_TX_DEQREQ_SB_DEBUG */
    NULL,    /* QPORT_CNTMAXSIZE */
    NULL,    /* QPORT_CONFIG */
    NULL,    /* QPORT_RSV_MASK */
    NULL,    /* QPORT_SGNDET_EARLYCRS */
    NULL,    /* QPORT_STAT_UPDATE_MASK */
    NULL,    /* QPORT_TPID */
    NULL,    /* QPP_BP_MONITOR_DEBUG */
    NULL,    /* QSA_AGEEVENT_ECC_STATUS */
    NULL,    /* QSA_AGEFLAGS_ECC_STATUS */
    NULL,    /* QSA_AGEH_ECC_STATUS */
    NULL,    /* QSA_AGEL_ECC_STATUS */
    NULL,    /* QSA_AGETHRESH_ECC_STATUS */
    NULL,    /* QSA_BSE_ECC_STATUS */
    NULL,    /* QSA_BSN_ECC_STATUS */
    NULL,    /* QSA_CALENDAR_AGER_ECC_DEBUG */
    NULL,    /* QSA_CALENDAR_AGER_ECC_ERROR */
    NULL,    /* QSA_CALENDAR_AGER_ECC_ERROR_MASK */
    NULL,    /* QSA_CALENDAR_ECC_STATUS */
    NULL,    /* QSA_E2NT_ECC_STATUS */
    NULL,    /* QSA_ENQDEQD_SB_DEBUG */
    NULL,    /* QSA_ERROR */
    NULL,    /* QSA_ERROR_MASK */
    NULL,    /* QSA_HALT_CFG */
    NULL,    /* QSA_INIT */
    NULL,    /* QSA_MEM_DEBUG_AGEFLAGS */
    NULL,    /* QSA_MEM_DEBUG_AGEH */
    NULL,    /* QSA_MEM_DEBUG_AGEL */
    NULL,    /* QSA_MEM_DEBUG_ASSORTED0 */
    NULL,    /* QSA_MEM_DEBUG_ASSORTED1 */
    NULL,    /* QSA_MEM_DEBUG_ASSORTED2 */
    NULL,    /* QSA_Q2SC0_ECC_STATUS */
    NULL,    /* QSA_Q2SC1_ECC_STATUS */
    NULL,    /* QSA_QPARAMS_ECC_STATUS */
    NULL,    /* QSA_QPP_ECC_DEBUG */
    NULL,    /* QSA_QPP_ECC_ERROR */
    NULL,    /* QSA_QPP_ECC_ERROR_MASK */
    NULL,    /* QSA_QSTATE_ECC_STATUS */
    NULL,    /* QSA_QTHRESH_ECC_STATUS */
    NULL,    /* QSA_S2N_ECC_STATUS */
    NULL,    /* QSA_SOFT_RESET */
    NULL,    /* QSA_TRACE_IF_STATUS */
    NULL,    /* QSA_TRACE_IF_STATUS_MASK */
    NULL,    /* QSA_TREX2_DEBUG_ENABLE */
    NULL,    /* QSA_TSTB_ECC_STATUS */
    NULL,    /* QSB_BAA0_ECC_STATUS */
    NULL,    /* QSB_BAA1_ECC_STATUS */
    NULL,    /* QSB_BAA2_ECC_STATUS */
    NULL,    /* QSB_BAA3_ECC_STATUS */
    NULL,    /* QSB_BAA4_ECC_STATUS */
    NULL,    /* QSB_BAA5_ECC_STATUS */
    NULL,    /* QSB_BAA6_ECC_STATUS */
    NULL,    /* QSB_BAA_ECC_DEBUG */
    NULL,    /* QSB_BAA_ECC_ERROR */
    NULL,    /* QSB_BAA_ECC_ERROR_MASK */
    NULL,    /* QSB_ENABLE */
    NULL,    /* QSB_GEN_ERROR_FLAGS */
    NULL,    /* QSB_GEN_ERROR_FLAGS_MASK */
    NULL,    /* QSB_GGP_ECC_STATUS */
    NULL,    /* QSB_HALT_CFG */
    NULL,    /* QSB_INIT */
    NULL,    /* QSB_MEM_DEBUG_ASSORTED0 */
    NULL,    /* QSB_MEM_DEBUG_ASSORTED1 */
    NULL,    /* QSB_MEM_DEBUG_BAA0 */
    NULL,    /* QSB_MEM_DEBUG_BAA1 */
    NULL,    /* QSB_MEM_DEBUG_BAA2 */
    NULL,    /* QSB_MEM_DEBUG_SHAPER0 */
    NULL,    /* QSB_MEM_DEBUG_SHAPER1 */
    NULL,    /* QSB_PLUT_ECC_STATUS */
    NULL,    /* QSB_PUP0_ECC_STATUS */
    NULL,    /* QSB_PUP1_ECC_STATUS */
    NULL,    /* QSB_PUP_ERROR_FLAGS */
    NULL,    /* QSB_PUP_ERROR_FLAGS_MASK */
    NULL,    /* QSB_SHAPER0_ECC_STATUS */
    NULL,    /* QSB_SHAPER1_ECC_STATUS */
    NULL,    /* QSB_SHAPER2_ECC_STATUS */
    NULL,    /* QSB_SHAPER3_ECC_STATUS */
    NULL,    /* QSB_SHAPER4_ECC_STATUS */
    NULL,    /* QSB_SHAPER_ECC_DEBUG */
    NULL,    /* QSB_SHAPER_ECC_ERROR */
    NULL,    /* QSB_SHAPER_ECC_ERROR_MASK */
    NULL,    /* QSB_SOFT_RESET */
    NULL,    /* QSB_SPP_ECC_STATUS */
    NULL,    /* QSB_SPP_GGP_PUP_ECC_ERROR */
    NULL,    /* QSB_SPP_GGP_PUP_ECC_ERROR_MASK */
    NULL,    /* QSB_SPP_PUP_GGP_ECC_DEBUG */
    NULL,    /* QSB_TRACE_IF_STATUS */
    NULL,    /* QSB_TRACE_IF_STATUS_MASK */
    NULL,    /* QSB_TREX2_DEBUG_ENABLE */
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAP0_WATERMARKr],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAP1_WATERMARKr],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAP2_WATERMARKr],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAP3_WATERMARKr],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAPCONFIG_0r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAPCONFIG_1r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAPCONFIG_2r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAPCONFIG_3r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAPFULLRESETPOINT_0r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAPFULLRESETPOINT_1r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAPFULLRESETPOINT_2r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAPFULLRESETPOINT_3r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAPFULLSETPOINT_0r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAPFULLSETPOINT_1r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAPFULLSETPOINT_2r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAPFULLSETPOINT_3r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAPINIT_0r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAPINIT_1r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAPINIT_2r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAPINIT_3r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAPOTPCONFIG_0r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAPOTPCONFIG_1r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAPOTPCONFIG_2r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAPOTPCONFIG_3r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAPREADPOINTER_0r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAPREADPOINTER_1r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAPREADPOINTER_2r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAPREADPOINTER_3r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAPSTACKSTATUS_0r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAPSTACKSTATUS_1r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAPSTACKSTATUS_2r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAPSTACKSTATUS_3r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAP_BITMAP_ECC_DEBUGr],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAP_MEMDEBUGr],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAP_MEM_ECC_STATUS_0r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAP_MEM_ECC_STATUS_1r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAP_MEM_ECC_STATUS_2r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAP_MEM_ECC_STATUS_3r],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAP_MEM_ERRORr],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAP_MEM_ERROR_MASKr],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_FAP_STACK_ECC_DEBUGr],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_INTERRUPTr],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_INTERRUPT_MASKr],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_QBLOCK_NEXT_ECC_DEBUGr],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_QBLOCK_NEXT_ERRORr],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_QBLOCK_NEXT_ERROR_MASKr],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_QENTRY_LOWER_ECC_DEBUGr],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_QENTRY_LOWER_ERRORr],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_QENTRY_LOWER_ERROR_MASKr],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_QENTRY_UPPER_ECC_DEBUGr],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_QENTRY_UPPER_ERRORr],
    &soc_reg_list[SOC_REG_INT_QSTRUCT_QENTRY_UPPER_ERROR_MASKr],
    NULL,    /* QS_CALENDAR_TYPE_DECODE */
    NULL,    /* QS_CONFIG0 */
    NULL,    /* QS_CONFIG1 */
    NULL,    /* QS_RATE_SB_DEBUG */
    NULL,    /* QS_TS_HI_PRI_MSK */
    NULL,    /* QS_TX_GRANT_SB_DEBUG */
    &soc_reg_list[SOC_REG_INT_QUAD0_SERDES_CTRLr],
    &soc_reg_list[SOC_REG_INT_QUAD0_SERDES_STATUS0r],
    &soc_reg_list[SOC_REG_INT_QUAD0_SERDES_STATUS1r],
    &soc_reg_list[SOC_REG_INT_QUAD1_SERDES_CTRLr],
    &soc_reg_list[SOC_REG_INT_QUAD1_SERDES_STATUS0r],
    &soc_reg_list[SOC_REG_INT_QUAD1_SERDES_STATUS1r],
    NULL,    /* QUEUE_SRC_DEBUG */
    NULL,    /* Q_DEPTH_THRESH0 */
    NULL,    /* Q_DEPTH_THRESH1 */
    NULL,    /* Q_DEPTH_THRESH2 */
    NULL,    /* Q_DEPTH_THRESH3 */
    NULL,    /* Q_DEPTH_THRESH4 */
    NULL,    /* Q_DEPTH_THRESH5 */
    NULL,    /* Q_DEPTH_THRESH6 */
    NULL,    /* Q_DEPTH_THRESH7 */
    NULL,    /* Q_DEPTH_THRESH8 */
    NULL,    /* Q_DEPTH_THRESH9 */
    NULL,    /* Q_DEPTH_THRESH10 */
    NULL,    /* Q_DEPTH_THRESH11 */
    NULL,    /* Q_DEPTH_THRESH12 */
    NULL,    /* Q_DEPTH_THRESH13 */
    NULL,    /* Q_DEPTH_THRESH14 */
    NULL,    /* Q_DEPTH_THRESH15 */
    &soc_reg_list[SOC_REG_INT_R64_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_R127_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_R255_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_R511_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_R1023_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_R1518_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_R2047_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_R4095_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_R9216_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_R16383_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RAICFGr],
    &soc_reg_list[SOC_REG_INT_RALN_BCM56440_A0r],
    NULL,    /* RAW_LINK_STATUS */
    NULL,    /* RAW_LINK_STATUS_CHANGE */
    NULL,    /* RAW_LINK_STATUS_CHANGE_MASK */
    NULL,    /* RAW_LINK_STATUS_STICKY */
    NULL,    /* RBC */
    &soc_reg_list[SOC_REG_INT_RBCA_BCM56440_A0r],
    NULL,    /* RBC_BYTE */
    &soc_reg_list[SOC_REG_INT_RBYT_BCM56440_A0r],
    NULL,    /* RB_CI_CONFIG */
    NULL,    /* RB_CONFIG */
    NULL,    /* RB_COS_MAP_TABLE_0 */
    NULL,    /* RB_COS_MAP_TABLE_1 */
    NULL,    /* RB_COS_MAP_TABLE_2 */
    NULL,    /* RB_COS_MAP_TABLE_3 */
    NULL,    /* RB_COS_MAP_TABLE_4 */
    NULL,    /* RB_COS_MAP_TABLE_5 */
    NULL,    /* RB_COS_MAP_TABLE_6 */
    NULL,    /* RB_COS_MAP_TABLE_7 */
    NULL,    /* RB_DEBUG_BAD_Q_IFH_0 */
    NULL,    /* RB_DEBUG_BAD_Q_IFH_1 */
    NULL,    /* RB_DEBUG_BAD_Q_IFH_2 */
    NULL,    /* RB_DEBUG_BAD_Q_IRH_0 */
    NULL,    /* RB_DEBUG_BAD_Q_IRH_1 */
    NULL,    /* RB_DEBUG_EDC_LINE_COUNT */
    NULL,    /* RB_DEBUG_ERESP_BYTE_CNT */
    NULL,    /* RB_DEBUG_ERESP_PCKT_CNT */
    NULL,    /* RB_DEBUG_ERESP_TEST_BYTE_CNT */
    NULL,    /* RB_DEBUG_ERESP_TEST_MESSAGE_0 */
    NULL,    /* RB_DEBUG_ERESP_TEST_MESSAGE_1 */
    NULL,    /* RB_DEBUG_ERESP_TEST_MESSAGE_2 */
    NULL,    /* RB_DEBUG_ERESP_TEST_MESSAGE_3 */
    NULL,    /* RB_DEBUG_ERESP_TEST_PCKT_CNT */
    NULL,    /* RB_DEBUG_ERESP_TEST_PCKT_THRESHOLD */
    NULL,    /* RB_DEBUG_ERROR_INJECT0 */
    NULL,    /* RB_DEBUG_ERROR_INJECT1 */
    NULL,    /* RB_DEBUG_ERROR_INJECT2 */
    NULL,    /* RB_DEBUG_ERROR_INJECT3 */
    NULL,    /* RB_DEBUG_ERROR_INJECT4 */
    NULL,    /* RB_DEBUG_ERROR_INJECT5 */
    NULL,    /* RB_DEBUG_ERROR_INJECT6 */
    NULL,    /* RB_DEBUG_ERROR_INJECT7 */
    NULL,    /* RB_DEBUG_ERROR_INJECT8 */
    NULL,    /* RB_DEBUG_IF0_BYTE_CNT */
    NULL,    /* RB_DEBUG_IF0_DROP_COUNT */
    NULL,    /* RB_DEBUG_IF0_PCKT_CNT */
    NULL,    /* RB_DEBUG_IF0_TEST_BYTE_CNT */
    NULL,    /* RB_DEBUG_IF0_TEST_IRH_0 */
    NULL,    /* RB_DEBUG_IF0_TEST_IRH_1 */
    NULL,    /* RB_DEBUG_IF0_TEST_PCKT_CNT */
    NULL,    /* RB_DEBUG_IF0_TEST_PCKT_THRESHOLD */
    NULL,    /* RB_DEBUG_IF1_BYTE_CNT */
    NULL,    /* RB_DEBUG_IF1_DROP_COUNT */
    NULL,    /* RB_DEBUG_IF1_PCKT_CNT */
    NULL,    /* RB_DEBUG_IF1_TEST_BYTE_CNT */
    NULL,    /* RB_DEBUG_IF1_TEST_IRH_0 */
    NULL,    /* RB_DEBUG_IF1_TEST_IRH_1 */
    NULL,    /* RB_DEBUG_IF1_TEST_PCKT_CNT */
    NULL,    /* RB_DEBUG_IF1_TEST_PCKT_THRESHOLD */
    NULL,    /* RB_DEBUG_IF2_BYTE_CNT */
    NULL,    /* RB_DEBUG_IF2_DROP_COUNT */
    NULL,    /* RB_DEBUG_IF2_PCKT_CNT */
    NULL,    /* RB_DEBUG_IF2_TEST_BYTE_CNT */
    NULL,    /* RB_DEBUG_IF2_TEST_IRH_0 */
    NULL,    /* RB_DEBUG_IF2_TEST_IRH_1 */
    NULL,    /* RB_DEBUG_IF2_TEST_PCKT_CNT */
    NULL,    /* RB_DEBUG_IF2_TEST_PCKT_THRESHOLD */
    NULL,    /* RB_DEBUG_IF3_BYTE_CNT */
    NULL,    /* RB_DEBUG_IF3_DROP_COUNT */
    NULL,    /* RB_DEBUG_IF3_PCKT_CNT */
    NULL,    /* RB_DEBUG_IF3_TEST_BYTE_CNT */
    NULL,    /* RB_DEBUG_IF3_TEST_IRH_0 */
    NULL,    /* RB_DEBUG_IF3_TEST_IRH_1 */
    NULL,    /* RB_DEBUG_IF3_TEST_PCKT_CNT */
    NULL,    /* RB_DEBUG_IF3_TEST_PCKT_THRESHOLD */
    NULL,    /* RB_DEBUG_IF4_BYTE_CNT */
    NULL,    /* RB_DEBUG_IF4_DROP_COUNT */
    NULL,    /* RB_DEBUG_IF4_PCKT_CNT */
    NULL,    /* RB_DEBUG_IF4_TEST_BYTE_CNT */
    NULL,    /* RB_DEBUG_IF4_TEST_IRH_0 */
    NULL,    /* RB_DEBUG_IF4_TEST_IRH_1 */
    NULL,    /* RB_DEBUG_IF4_TEST_PCKT_CNT */
    NULL,    /* RB_DEBUG_IF4_TEST_PCKT_THRESHOLD */
    NULL,    /* RB_DEBUG_IF5_BYTE_CNT */
    NULL,    /* RB_DEBUG_IF5_DROP_COUNT */
    NULL,    /* RB_DEBUG_IF5_PCKT_CNT */
    NULL,    /* RB_DEBUG_IF5_TEST_BYTE_CNT */
    NULL,    /* RB_DEBUG_IF5_TEST_IRH_0 */
    NULL,    /* RB_DEBUG_IF5_TEST_IRH_1 */
    NULL,    /* RB_DEBUG_IF5_TEST_PCKT_CNT */
    NULL,    /* RB_DEBUG_IF5_TEST_PCKT_THRESHOLD */
    NULL,    /* RB_DEBUG_IF6_BYTE_CNT */
    NULL,    /* RB_DEBUG_IF6_DROP_COUNT */
    NULL,    /* RB_DEBUG_IF6_PCKT_CNT */
    NULL,    /* RB_DEBUG_IF6_TEST_BYTE_CNT */
    NULL,    /* RB_DEBUG_IF6_TEST_IRH_0 */
    NULL,    /* RB_DEBUG_IF6_TEST_IRH_1 */
    NULL,    /* RB_DEBUG_IF6_TEST_PCKT_CNT */
    NULL,    /* RB_DEBUG_IF6_TEST_PCKT_THRESHOLD */
    NULL,    /* RB_DEBUG_TEST_CONFIG */
    NULL,    /* RB_DEF_Q_IX_0 */
    NULL,    /* RB_DEF_Q_IX_1 */
    NULL,    /* RB_DEF_Q_IX_2 */
    NULL,    /* RB_DEF_Q_IX_3 */
    NULL,    /* RB_DRR_CONFIG0 */
    NULL,    /* RB_DRR_CONFIG1 */
    NULL,    /* RB_DRR_CONFIG2 */
    NULL,    /* RB_ECC_DEBUG */
    NULL,    /* RB_ECC_ERROR_0 */
    NULL,    /* RB_ECC_ERROR_1 */
    NULL,    /* RB_ECC_ERROR_0_MASK */
    NULL,    /* RB_ECC_ERROR_1_MASK */
    NULL,    /* RB_ECC_STATUS0 */
    NULL,    /* RB_ECC_STATUS1 */
    NULL,    /* RB_ECC_STATUS2 */
    NULL,    /* RB_ECC_STATUS3 */
    NULL,    /* RB_ECC_STATUS4 */
    NULL,    /* RB_ECC_STATUS5 */
    NULL,    /* RB_ECC_STATUS6 */
    NULL,    /* RB_ECC_STATUS7 */
    NULL,    /* RB_ENQRESP_SB_DEBUG */
    NULL,    /* RB_ERROR_0 */
    NULL,    /* RB_ERROR_1 */
    NULL,    /* RB_ERROR_2 */
    NULL,    /* RB_ERROR_0_MASK */
    NULL,    /* RB_ERROR_1_MASK */
    NULL,    /* RB_ERROR_2_MASK */
    NULL,    /* RB_ERROR_HALT_MASK_0 */
    NULL,    /* RB_ERROR_HALT_MASK_1 */
    NULL,    /* RB_ERROR_HALT_MASK_2 */
    NULL,    /* RB_FC_E2ECC_CONFIG */
    NULL,    /* RB_FC_E2ECC_HCFC_CONFIG */
    NULL,    /* RB_FC_FORCE_MESSAGE */
    NULL,    /* RB_FIRST_CI_LOOKUP0 */
    NULL,    /* RB_FIRST_CI_LOOKUP1 */
    NULL,    /* RB_FIRST_CI_LOOKUP2 */
    NULL,    /* RB_FIRST_CI_LOOKUP3 */
    NULL,    /* RB_FIRST_CI_LOOKUP4 */
    NULL,    /* RB_FIRST_CI_LOOKUP5 */
    NULL,    /* RB_IF0_BP_CONFIG */
    NULL,    /* RB_IF0_BP_STATUS */
    NULL,    /* RB_IF0_DATA_FIFO_RESOURCE */
    NULL,    /* RB_IF0_DFIFO_CONFIG */
    NULL,    /* RB_IF0_EREQFIFO_CONFIG */
    NULL,    /* RB_IF0_EREQ_FIFO_RESOURCE */
    NULL,    /* RB_IF0_ERESPFIFO_CONFIG */
    NULL,    /* RB_IF0_ERESP_FIFO_RESOURCE */
    NULL,    /* RB_IF0_NOHEAD_FIELDS_0 */
    NULL,    /* RB_IF0_NOHEAD_FIELDS_1 */
    NULL,    /* RB_IF1_BP_CONFIG */
    NULL,    /* RB_IF1_BP_STATUS */
    NULL,    /* RB_IF1_DATA_FIFO_RESOURCE */
    NULL,    /* RB_IF1_DFIFO_CONFIG */
    NULL,    /* RB_IF1_EREQFIFO_CONFIG */
    NULL,    /* RB_IF1_EREQ_FIFO_RESOURCE */
    NULL,    /* RB_IF1_ERESPFIFO_CONFIG */
    NULL,    /* RB_IF1_ERESP_FIFO_RESOURCE */
    NULL,    /* RB_IF1_NOHEAD_FIELDS_0 */
    NULL,    /* RB_IF1_NOHEAD_FIELDS_1 */
    NULL,    /* RB_IF2_BP_CONFIG */
    NULL,    /* RB_IF2_BP_STATUS */
    NULL,    /* RB_IF2_DATA_FIFO_RESOURCE */
    NULL,    /* RB_IF2_DFIFO_CONFIG */
    NULL,    /* RB_IF2_EREQFIFO_CONFIG */
    NULL,    /* RB_IF2_EREQ_FIFO_RESOURCE */
    NULL,    /* RB_IF2_ERESPFIFO_CONFIG */
    NULL,    /* RB_IF2_ERESP_FIFO_RESOURCE */
    NULL,    /* RB_IF2_NOHEAD_FIELDS_0 */
    NULL,    /* RB_IF2_NOHEAD_FIELDS_1 */
    NULL,    /* RB_IF3_BP_CONFIG */
    NULL,    /* RB_IF3_BP_STATUS */
    NULL,    /* RB_IF3_DATA_FIFO_RESOURCE */
    NULL,    /* RB_IF3_DFIFO_CONFIG */
    NULL,    /* RB_IF3_EREQFIFO_CONFIG */
    NULL,    /* RB_IF3_EREQ_FIFO_RESOURCE */
    NULL,    /* RB_IF3_ERESPFIFO_CONFIG */
    NULL,    /* RB_IF3_ERESP_FIFO_RESOURCE */
    NULL,    /* RB_IF3_NOHEAD_FIELDS_0 */
    NULL,    /* RB_IF3_NOHEAD_FIELDS_1 */
    NULL,    /* RB_IF4_BP_CONFIG */
    NULL,    /* RB_IF4_BP_STATUS */
    NULL,    /* RB_IF4_DATA_FIFO_RESOURCE */
    NULL,    /* RB_IF4_DFIFO_CONFIG */
    NULL,    /* RB_IF4_EREQFIFO_CONFIG */
    NULL,    /* RB_IF4_EREQ_FIFO_RESOURCE */
    NULL,    /* RB_IF4_ERESPFIFO_CONFIG */
    NULL,    /* RB_IF4_ERESP_FIFO_RESOURCE */
    NULL,    /* RB_IF4_NOHEAD_FIELDS_0 */
    NULL,    /* RB_IF4_NOHEAD_FIELDS_1 */
    NULL,    /* RB_IF5_BP_CONFIG */
    NULL,    /* RB_IF5_BP_STATUS */
    NULL,    /* RB_IF5_DATA_FIFO_RESOURCE */
    NULL,    /* RB_IF5_DFIFO_CONFIG */
    NULL,    /* RB_IF5_EREQFIFO_CONFIG */
    NULL,    /* RB_IF5_EREQ_FIFO_RESOURCE */
    NULL,    /* RB_IF5_ERESPFIFO_CONFIG */
    NULL,    /* RB_IF5_ERESP_FIFO_RESOURCE */
    NULL,    /* RB_IF5_NOHEAD_FIELDS_0 */
    NULL,    /* RB_IF5_NOHEAD_FIELDS_1 */
    NULL,    /* RB_IF6_BP_CONFIG */
    NULL,    /* RB_IF6_BP_STATUS */
    NULL,    /* RB_IF6_DATA_FIFO_RESOURCE */
    NULL,    /* RB_IF6_DFIFO_CONFIG */
    NULL,    /* RB_IF6_EREQFIFO_CONFIG */
    NULL,    /* RB_IF6_EREQ_FIFO_RESOURCE */
    NULL,    /* RB_IF6_ERESPFIFO_CONFIG */
    NULL,    /* RB_IF6_ERESP_FIFO_RESOURCE */
    NULL,    /* RB_IF6_NOHEAD_FIELDS_0 */
    NULL,    /* RB_IF6_NOHEAD_FIELDS_1 */
    NULL,    /* RB_PRED_CONFIG0 */
    NULL,    /* RB_PRED_CONFIG1 */
    NULL,    /* RB_PRED_CONFIG2 */
    NULL,    /* RB_PRED_CONFIG3 */
    NULL,    /* RB_PRED_CONFIG4 */
    NULL,    /* RB_PRED_CONFIG5 */
    NULL,    /* RB_PRED_CONFIG6 */
    NULL,    /* RB_PRED_CONFIG7 */
    NULL,    /* RB_PRED_CONFIG8 */
    NULL,    /* RB_PRED_CONFIG9 */
    NULL,    /* RB_PRED_CONFIG10 */
    NULL,    /* RB_PRED_CONFIG11 */
    NULL,    /* RB_PRED_CONFIG12 */
    NULL,    /* RB_RAM_TM0 */
    NULL,    /* RB_SEG_BASE_7 */
    NULL,    /* RB_SEG_BASE_1_2 */
    NULL,    /* RB_SEG_BASE_3_4 */
    NULL,    /* RB_SEG_BASE_5_6 */
    NULL,    /* RB_SW_RESET */
    NULL,    /* RB_TWO_BYTE_DROP_CONFIG0 */
    NULL,    /* RB_TWO_BYTE_DROP_CONFIG1 */
    NULL,    /* RB_XP0_FC_HCFC_MESSAGE_0 */
    NULL,    /* RB_XP0_FC_HCFC_MESSAGE_1 */
    NULL,    /* RB_XP0_FC_HCFC_MESSAGE_2 */
    NULL,    /* RB_XP0_FC_HCFC_MESSAGE_3 */
    NULL,    /* RB_XP1_FC_HCFC_MESSAGE_0 */
    NULL,    /* RB_XP1_FC_HCFC_MESSAGE_1 */
    NULL,    /* RB_XP1_FC_HCFC_MESSAGE_2 */
    NULL,    /* RB_XP1_FC_HCFC_MESSAGE_3 */
    NULL,    /* RB_XP2_FC_HCFC_MESSAGE_0 */
    NULL,    /* RB_XP2_FC_HCFC_MESSAGE_1 */
    NULL,    /* RB_XP2_FC_HCFC_MESSAGE_2 */
    NULL,    /* RB_XP2_FC_HCFC_MESSAGE_3 */
    NULL,    /* RB_XP3_FC_HCFC_MESSAGE_0 */
    NULL,    /* RB_XP3_FC_HCFC_MESSAGE_1 */
    NULL,    /* RB_XP3_FC_HCFC_MESSAGE_2 */
    NULL,    /* RB_XP3_FC_HCFC_MESSAGE_3 */
    NULL,    /* RCDE */
    &soc_reg_list[SOC_REG_INT_RCHCFG_TCID_0r],
    &soc_reg_list[SOC_REG_INT_RCHCFG_TCID_1r],
    &soc_reg_list[SOC_REG_INT_RCHCFG_TCID_2r],
    &soc_reg_list[SOC_REG_INT_RCHCFG_TCID_3r],
    &soc_reg_list[SOC_REG_INT_RCHCFG_TCID_4r],
    &soc_reg_list[SOC_REG_INT_RCHCFG_TCID_5r],
    &soc_reg_list[SOC_REG_INT_RCHCFG_TCID_6r],
    &soc_reg_list[SOC_REG_INT_RCHCFG_TCID_7r],
    &soc_reg_list[SOC_REG_INT_RCHCFG_TCID_8r],
    &soc_reg_list[SOC_REG_INT_RCHCFG_TCID_9r],
    &soc_reg_list[SOC_REG_INT_RCHCFG_TCID_10r],
    &soc_reg_list[SOC_REG_INT_RCHCFG_TCID_11r],
    &soc_reg_list[SOC_REG_INT_RCHCFG_TCID_12r],
    &soc_reg_list[SOC_REG_INT_RCHCFG_TCID_13r],
    &soc_reg_list[SOC_REG_INT_RCHCFG_TCID_14r],
    &soc_reg_list[SOC_REG_INT_RCHCFG_TCID_15r],
    NULL,    /* RCOS0 */
    NULL,    /* RCOS1 */
    NULL,    /* RCOS2 */
    NULL,    /* RCOS3 */
    NULL,    /* RCOS4 */
    NULL,    /* RCOS5 */
    NULL,    /* RCOS6 */
    NULL,    /* RCOS7 */
    NULL,    /* RCOS14 */
    NULL,    /* RCOS15 */
    NULL,    /* RCOS0_BYTE */
    NULL,    /* RCOS14_BYTE */
    NULL,    /* RCOS15_BYTE */
    NULL,    /* RCOS1_BYTE */
    NULL,    /* RCOS2_BYTE */
    NULL,    /* RCOS3_BYTE */
    NULL,    /* RCOS4_BYTE */
    NULL,    /* RCOS5_BYTE */
    NULL,    /* RCOS6_BYTE */
    NULL,    /* RCOS7_BYTE */
    &soc_reg_list[SOC_REG_INT_RCVDTSO1_CID_0r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO1_CID_1r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO1_CID_2r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO1_CID_3r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO1_CID_4r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO1_CID_5r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO1_CID_6r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO1_CID_7r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO1_CID_8r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO1_CID_9r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO1_CID_10r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO1_CID_11r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO1_CID_12r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO1_CID_13r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO1_CID_14r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO1_CID_15r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO2_CID_0r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO2_CID_1r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO2_CID_2r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO2_CID_3r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO2_CID_4r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO2_CID_5r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO2_CID_6r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO2_CID_7r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO2_CID_8r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO2_CID_9r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO2_CID_10r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO2_CID_11r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO2_CID_12r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO2_CID_13r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO2_CID_14r],
    &soc_reg_list[SOC_REG_INT_RCVDTSO2_CID_15r],
    NULL,    /* RCV_COS_BYTES_ECC_STATUS */
    NULL,    /* RCV_COS_PKTS_ECC_STATUS */
    NULL,    /* RCV_DROP_AGG_ECC_STATUS */
    NULL,    /* RCV_DROP_BYTES_ECC_STATUS */
    NULL,    /* RCV_DROP_PKTS_ECC_STATUS */
    NULL,    /* RCV_HIGIG_CMD_STATS_ECC_STATUS */
    NULL,    /* RCV_IP_STATS_ECC_STATUS */
    NULL,    /* RCV_L2_BYTES_ECC_STATUS */
    NULL,    /* RCV_L2_PKTS_ECC_STATUS */
    NULL,    /* RCV_VLAN_STATS_ECC_STATUS */
    &soc_reg_list[SOC_REG_INT_RDBGC0_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC1_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC2_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC3_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC4_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC5_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC6_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC7_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC8_BCM56840_A0r],
    NULL,    /* RDBGC0_ECC_STATUS */
    &soc_reg_list[SOC_REG_INT_RDBGC0_SELECT_BCM56840_A0r],
    NULL,    /* RDBGC1_ECC_STATUS */
    &soc_reg_list[SOC_REG_INT_RDBGC1_SELECT_BCM56840_A0r],
    NULL,    /* RDBGC2_ECC_STATUS */
    &soc_reg_list[SOC_REG_INT_RDBGC2_SELECT_BCM56840_A0r],
    NULL,    /* RDBGC3_ECC_STATUS */
    &soc_reg_list[SOC_REG_INT_RDBGC3_SELECT_BCM56840_A0r],
    NULL,    /* RDBGC4_ECC_STATUS */
    &soc_reg_list[SOC_REG_INT_RDBGC4_SELECT_BCM56840_A0r],
    NULL,    /* RDBGC5_ECC_STATUS */
    &soc_reg_list[SOC_REG_INT_RDBGC5_SELECT_BCM56840_A0r],
    NULL,    /* RDBGC6_ECC_STATUS */
    &soc_reg_list[SOC_REG_INT_RDBGC6_SELECT_BCM56840_A0r],
    NULL,    /* RDBGC7_ECC_STATUS */
    &soc_reg_list[SOC_REG_INT_RDBGC7_SELECT_BCM56840_A0r],
    NULL,    /* RDBGC8_ECC_STATUS */
    &soc_reg_list[SOC_REG_INT_RDBGC8_SELECT_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_IP_COUNTERS_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC_MEM_INST0_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC_MEM_INST0_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC_MEM_INST0_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC_MEM_INST1_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC_MEM_INST1_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC_MEM_INST1_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC_MEM_INST2_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC_MEM_INST2_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC_SELECT_2_BCM56840_A0r],
    NULL,    /* RDEECCPDROPCNT */
    NULL,    /* RDEERRORCODE */
    NULL,    /* RDEHDRMEMDEBUG */
    NULL,    /* RDEMEMDEBUG */
    NULL,    /* RDEOVERLIMITDROPCNT */
    NULL,    /* RDEPARITYERRORPTR */
    NULL,    /* RDEPGMAPPING */
    NULL,    /* RDEQEMPTY */
    NULL,    /* RDEQFULLDROPCNT */
    NULL,    /* RDEQPKTCNT */
    NULL,    /* RDEQRST */
    NULL,    /* RDERDLIMIT */
    NULL,    /* RDETHDIDROPCNT */
    NULL,    /* RDETHDODROPCNT */
    NULL,    /* RDE_PORT_COUNT_PACKET */
    NULL,    /* RDE_PORT_SHARED_COUNT_PACKET */
    NULL,    /* RDE_PORT_SHARED_LIMIT_PACKET */
    &soc_reg_list[SOC_REG_INT_RDISC_BCM56840_A0r],
    NULL,    /* RDOS_DROP */
    NULL,    /* RDOT1Q */
    NULL,    /* RDROP */
    &soc_reg_list[SOC_REG_INT_RDVLN_BCM56440_A0r],
    NULL,    /* REDIRECT_DROP_STATE_CELL */
    NULL,    /* REDIRECT_DROP_STATE_PACKET */
    NULL,    /* REDIRECT_XQ_DROP_STATE_PACKET */
    NULL,    /* RED_CNG_DROP_CNT */
    &soc_reg_list[SOC_REG_INT_REMOTE_CPU_DA_LS_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_REMOTE_CPU_DA_MS_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_REMOTE_CPU_LENGTH_TYPE_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_0r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_1r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_2r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_3r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_4r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_5r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_6r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_7r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_8r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_9r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_10r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_11r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_12r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_13r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_14r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_15r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_16r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_17r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_18r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_19r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_20r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_21r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_22r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_23r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_24r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_25r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_26r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_27r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_28r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_29r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_30r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_31r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_32r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_33r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_34r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_35r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_36r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_37r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_38r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_39r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_40r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_41r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_42r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_43r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_44r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_45r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_46r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_47r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_48r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_49r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_50r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_51r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_52r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_53r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_54r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_55r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_56r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_57r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_58r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_59r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_60r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_61r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_62r],
    &soc_reg_list[SOC_REG_INT_REORDPC_CHID_63r],
    &soc_reg_list[SOC_REG_INT_RERPKT_BCM56440_A0r],
    NULL,    /* RESETLIMITS */
    NULL,    /* RESET_ON_EMPTY_MAX_64 */
    NULL,    /* RESURRECT */
    NULL,    /* RESURRECTMOD0 */
    NULL,    /* RESURRECTMOD1 */
    NULL,    /* REVCD */
    &soc_reg_list[SOC_REG_INT_RFCR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RFCS_BCM56440_A0r],
    NULL,    /* RFILDR */
    &soc_reg_list[SOC_REG_INT_RFLR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RFRG_BCM56440_A0r],
    NULL,    /* RHTLSD */
    NULL,    /* RILNR */
    NULL,    /* RILRT */
    NULL,    /* RIMDR */
    NULL,    /* RIPC */
    &soc_reg_list[SOC_REG_INT_RIPC4_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RIPC6_BCM56840_A0r],
    NULL,    /* RIPC4_HDR_ERR */
    NULL,    /* RIPC4_MACSEC_HDR_ERR */
    NULL,    /* RIPC4_MACSEC_PLAIN */
    NULL,    /* RIPC4_PLAIN */
    NULL,    /* RIPD */
    &soc_reg_list[SOC_REG_INT_RIPD4_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RIPD6_BCM56840_A0r],
    NULL,    /* RIPHCKS */
    NULL,    /* RIPHCKS_ECC_STATUS */
    NULL,    /* RIPHE */
    &soc_reg_list[SOC_REG_INT_RIPHE4_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RIPHE6_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RJBR_BCM56440_A0r],
    NULL,    /* RMC */
    &soc_reg_list[SOC_REG_INT_RMCA_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RMCRC_BCM56440_A0r],
    NULL,    /* RMC_BYTE */
    &soc_reg_list[SOC_REG_INT_RMEP_PARITY_CONTROL_BCM56440_A0r],
    NULL,    /* RMEP_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_RMEP_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RMEP_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RMGV_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RMTUE_BCM56440_A0r],
    NULL,    /* RM_START_OVRD */
    &soc_reg_list[SOC_REG_INT_ROVR_BCM56440_A0r],
    NULL,    /* RPDISC */
    &soc_reg_list[SOC_REG_INT_RPFC0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RPFC1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RPFC2_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RPFC3_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RPFC4_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RPFC5_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RPFC6_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RPFC7_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RPFCOFF0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RPFCOFF1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RPFCOFF2_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RPFCOFF3_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RPFCOFF4_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RPFCOFF5_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RPFCOFF6_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RPFCOFF7_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RPKT_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RPOK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RPORTD_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RPRM_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RQE_DEBUG_TM_DCM1r],
    &soc_reg_list[SOC_REG_INT_RQE_DEBUG_TM_DCM2r],
    &soc_reg_list[SOC_REG_INT_RQE_DEBUG_TM_DCM3r],
    &soc_reg_list[SOC_REG_INT_RQE_DEBUG_TM_DCM4r],
    &soc_reg_list[SOC_REG_INT_RQE_DEBUG_TM_DCM5r],
    &soc_reg_list[SOC_REG_INT_RQE_DEBUG_TM_DCM6r],
    &soc_reg_list[SOC_REG_INT_RQE_DEBUG_TM_DCM7r],
    &soc_reg_list[SOC_REG_INT_RQE_EXTQ_REPLICATION_COUNTr],
    &soc_reg_list[SOC_REG_INT_RQE_EXTQ_REPLICATION_LIMITr],
    &soc_reg_list[SOC_REG_INT_RQE_GLOBAL_CONFIGr],
    &soc_reg_list[SOC_REG_INT_RQE_GLOBAL_DEBUG_STATUSr],
    &soc_reg_list[SOC_REG_INT_RQE_MIRROR_CONFIGr],
    &soc_reg_list[SOC_REG_INT_RQE_PARITYERRORPOINTER1r],
    &soc_reg_list[SOC_REG_INT_RQE_PARITYERRORPOINTER2r],
    &soc_reg_list[SOC_REG_INT_RQE_PARITYERRORPOINTER3r],
    &soc_reg_list[SOC_REG_INT_RQE_PARITYERRORPOINTER4r],
    &soc_reg_list[SOC_REG_INT_RQE_PORT_CONFIGr],
    &soc_reg_list[SOC_REG_INT_RQE_QUEUE_OFFSETr],
    &soc_reg_list[SOC_REG_INT_RQE_SCHEDULER_CONFIGr],
    &soc_reg_list[SOC_REG_INT_RQE_SCHEDULER_WEIGHT_L0_QUEUEr],
    &soc_reg_list[SOC_REG_INT_RQE_SCHEDULER_WEIGHT_L1_QUEUEr],
    &soc_reg_list[SOC_REG_INT_RQE_SER_COUNTr],
    &soc_reg_list[SOC_REG_INT_RQE_SER_MASKr],
    &soc_reg_list[SOC_REG_INT_RQE_SER_STATUSr],
    &soc_reg_list[SOC_REG_INT_RQE_WORK_QUEUE_DEBUG_STATUSr],
    NULL,    /* RQINQ */
    &soc_reg_list[SOC_REG_INT_RRBYT_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RRPKT_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RSCHCRC_BCM56440_A0r],
    NULL,    /* RSEL1_RAM_CONTROL */
    &soc_reg_list[SOC_REG_INT_RSEL1_RAM_DBGCTRL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RSEL1_RAM_DBGCTRL_2_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RSEL1_RAM_DBGCTRL_3_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RSEL1_RAM_DBGCTRL_4_BCM56440_A0r],
    NULL,    /* RSEL2_RAM_CONTROL */
    &soc_reg_list[SOC_REG_INT_RSEL2_RAM_CONTROL_2_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RSEL2_RAM_CONTROL_3_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM56440_A0r],
    NULL,    /* RSTOP_DROP */
    NULL,    /* RSTORM_BC */
    NULL,    /* RSTORM_BC_BYTE */
    NULL,    /* RSTORM_MC */
    NULL,    /* RSTORM_MC_BYTE */
    NULL,    /* RSTORM_UC */
    NULL,    /* RSTORM_UC_BYTE */
    NULL,    /* RSV_MASK */
    NULL,    /* RSV_READ */
    NULL,    /* RTAG7_FCOE_HASH_FIELD_BMAP */
    NULL,    /* RTAG7_FLOW_BASED_HASH_PARITY_CONTROL */
    NULL,    /* RTAG7_FLOW_BASED_HASH_PARITY_STATUS_INTR */
    NULL,    /* RTAG7_FLOW_BASED_HASH_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_CONTROL_2_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_CONTROL_3r],
    NULL,    /* RTAG7_HASH_DLB_HGT */
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_ECMP_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_ENTROPY_LABELr],
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3_BCM56840_A0r],
    NULL,    /* RTAG7_HASH_FIELD_BMAP_4 */
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_HG_TRUNK_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_HG_TRUNK_FAILOVER_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_LBID_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_MPLS_ECMPr],
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_PLFS_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_SEED_A_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_SEED_B_BCM56840_A0r],
    NULL,    /* RTAG7_HASH_TRILL_ECMP */
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_TRUNK_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r],
    &soc_reg_list[SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r],
    &soc_reg_list[SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r],
    &soc_reg_list[SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r],
    &soc_reg_list[SOC_REG_INT_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56840_A0r],
    NULL,    /* RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAP */
    NULL,    /* RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAP */
    NULL,    /* RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAP */
    &soc_reg_list[SOC_REG_INT_RTPTSI1_TCID_0r],
    &soc_reg_list[SOC_REG_INT_RTPTSI1_TCID_1r],
    &soc_reg_list[SOC_REG_INT_RTPTSI1_TCID_2r],
    &soc_reg_list[SOC_REG_INT_RTPTSI1_TCID_3r],
    &soc_reg_list[SOC_REG_INT_RTPTSI1_TCID_4r],
    &soc_reg_list[SOC_REG_INT_RTPTSI1_TCID_5r],
    &soc_reg_list[SOC_REG_INT_RTPTSI1_TCID_6r],
    &soc_reg_list[SOC_REG_INT_RTPTSI1_TCID_7r],
    &soc_reg_list[SOC_REG_INT_RTPTSI1_TCID_8r],
    &soc_reg_list[SOC_REG_INT_RTPTSI1_TCID_9r],
    &soc_reg_list[SOC_REG_INT_RTPTSI1_TCID_10r],
    &soc_reg_list[SOC_REG_INT_RTPTSI1_TCID_11r],
    &soc_reg_list[SOC_REG_INT_RTPTSI1_TCID_12r],
    &soc_reg_list[SOC_REG_INT_RTPTSI1_TCID_13r],
    &soc_reg_list[SOC_REG_INT_RTPTSI1_TCID_14r],
    &soc_reg_list[SOC_REG_INT_RTPTSI1_TCID_15r],
    &soc_reg_list[SOC_REG_INT_RTPTSI2_TCID_0r],
    &soc_reg_list[SOC_REG_INT_RTPTSI2_TCID_1r],
    &soc_reg_list[SOC_REG_INT_RTPTSI2_TCID_2r],
    &soc_reg_list[SOC_REG_INT_RTPTSI2_TCID_3r],
    &soc_reg_list[SOC_REG_INT_RTPTSI2_TCID_4r],
    &soc_reg_list[SOC_REG_INT_RTPTSI2_TCID_5r],
    &soc_reg_list[SOC_REG_INT_RTPTSI2_TCID_6r],
    &soc_reg_list[SOC_REG_INT_RTPTSI2_TCID_7r],
    &soc_reg_list[SOC_REG_INT_RTPTSI2_TCID_8r],
    &soc_reg_list[SOC_REG_INT_RTPTSI2_TCID_9r],
    &soc_reg_list[SOC_REG_INT_RTPTSI2_TCID_10r],
    &soc_reg_list[SOC_REG_INT_RTPTSI2_TCID_11r],
    &soc_reg_list[SOC_REG_INT_RTPTSI2_TCID_12r],
    &soc_reg_list[SOC_REG_INT_RTPTSI2_TCID_13r],
    &soc_reg_list[SOC_REG_INT_RTPTSI2_TCID_14r],
    &soc_reg_list[SOC_REG_INT_RTPTSI2_TCID_15r],
    &soc_reg_list[SOC_REG_INT_RTPTSZ1r],
    &soc_reg_list[SOC_REG_INT_RTPTSZ2r],
    &soc_reg_list[SOC_REG_INT_RTRFU_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RTSECPr],
    &soc_reg_list[SOC_REG_INT_RTSFPHCr],
    &soc_reg_list[SOC_REG_INT_RTSGCFGr],
    &soc_reg_list[SOC_REG_INT_RUC_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_RUCA_BCM56440_A0r],
    NULL,    /* RUC_BYTE */
    &soc_reg_list[SOC_REG_INT_RUND_BCM56440_A0r],
    NULL,    /* RU_CONFIG1 */
    NULL,    /* RU_CONFIG2 */
    &soc_reg_list[SOC_REG_INT_RVLN_BCM56440_A0r],
    NULL,    /* RVTAG3 */
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_0r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_1r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_2r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_3r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_4r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_5r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_6r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_7r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_8r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_9r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_10r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_11r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_12r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_13r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_14r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_15r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_16r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_17r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_18r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_19r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_20r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_21r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_22r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_23r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_24r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_25r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_26r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_27r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_28r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_29r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_30r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_31r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_32r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_33r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_34r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_35r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_36r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_37r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_38r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_39r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_40r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_41r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_42r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_43r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_44r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_45r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_46r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_47r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_48r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_49r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_50r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_51r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_52r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_53r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_54r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_55r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_56r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_57r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_58r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_59r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_60r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_61r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_62r],
    &soc_reg_list[SOC_REG_INT_RXCESCW_CHID_63r],
    &soc_reg_list[SOC_REG_INT_RXCF_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_0r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_1r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_2r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_3r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_4r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_5r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_6r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_7r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_8r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_9r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_10r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_11r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_12r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_13r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_14r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_15r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_16r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_17r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_18r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_19r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_20r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_21r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_22r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_23r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_24r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_25r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_26r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_27r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_28r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_29r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_30r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_31r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_32r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_33r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_34r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_35r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_36r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_37r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_38r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_39r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_40r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_41r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_42r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_43r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_44r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_45r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_46r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_47r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_48r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_49r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_50r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_51r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_52r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_53r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_54r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_55r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_56r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_57r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_58r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_59r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_60r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_61r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_62r],
    &soc_reg_list[SOC_REG_INT_RXCHCFG_CHID_63r],
    NULL,    /* RXE2EIBPBKPSTATUS */
    NULL,    /* RXERRDSCRDSPKTS_ECC_STATUS */
    &soc_reg_list[SOC_REG_INT_RXFIFO_STAT_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RXFILLTHr],
    NULL,    /* RXPACKETTYPE_ECC_STATUS */
    &soc_reg_list[SOC_REG_INT_RXPF_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RXPP_BCM56440_A0r],
    NULL,    /* RXSASTATSINVALIDPKTS_ECC_STATUS */
    NULL,    /* RXSASTATSNOTUSINGSAPKTS_ECC_STATUS */
    NULL,    /* RXSASTATSNOTVALIDPKTS_ECC_STATUS */
    NULL,    /* RXSASTATSOKPKTS_ECC_STATUS */
    NULL,    /* RXSASTATSUNUSEDSAPKTS_ECC_STATUS */
    NULL,    /* RXSCIUNKNOWNNONEPKTS_ECC_STATUS */
    NULL,    /* RXSCSTATSDELAYEDPKTS_ECC_STATUS */
    NULL,    /* RXSCSTATSINVALIDPKTS_ECC_STATUS */
    NULL,    /* RXSCSTATSLATEPKTS_ECC_STATUS */
    NULL,    /* RXSCSTATSNOTUSINGSAPKTS_ECC_STATUS */
    NULL,    /* RXSCSTATSNOTVALIDPKTS_ECC_STATUS */
    NULL,    /* RXSCSTATSOCTETSDECRYPTED_ECC_STATUS */
    NULL,    /* RXSCSTATSOCTETSVALIDATED_ECC_STATUS */
    NULL,    /* RXSCSTATSOKPKTS_ECC_STATUS */
    NULL,    /* RXSCSTATSUNCHECKEDPKTS_ECC_STATUS */
    NULL,    /* RXSCSTATSUNUSEDSAPKTS_ECC_STATUS */
    NULL,    /* RXTAGUNTAGNONEBAD_ECC_STATUS */
    &soc_reg_list[SOC_REG_INT_RXUDA_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RXUO_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RXWSA_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM56440_A0r],
    NULL,    /* S1V_CONFIG */
    NULL,    /* S1V_COSMASK */
    NULL,    /* S1V_COSWEIGHTS */
    NULL,    /* S1V_MINSPCONFIG */
    NULL,    /* S1V_WDRRCOUNT */
    NULL,    /* S2_CONFIG */
    NULL,    /* S2_COSMASK */
    NULL,    /* S2_COSWEIGHTS */
    NULL,    /* S2_MAXBUCKET */
    NULL,    /* S2_MAXBUCKETCONFIG_64 */
    NULL,    /* S2_MINBUCKET */
    NULL,    /* S2_MINBUCKETCONFIG_64 */
    NULL,    /* S2_MINSPCONFIG */
    NULL,    /* S2_S3_ROUTING */
    NULL,    /* S2_WERRCOUNT */
    NULL,    /* S3_CONFIG */
    NULL,    /* S3_CONFIG_MC */
    NULL,    /* S3_COSMASK */
    NULL,    /* S3_COSMASK_MC */
    NULL,    /* S3_COSWEIGHTS */
    NULL,    /* S3_MAXBUCKET */
    NULL,    /* S3_MAXBUCKETCONFIG_64 */
    NULL,    /* S3_MINBUCKET */
    NULL,    /* S3_MINBUCKETCONFIG_64 */
    NULL,    /* S3_MINSPCONFIG */
    NULL,    /* S3_MINSPCONFIG_MC */
    NULL,    /* S3_WERRCOUNT */
    NULL,    /* SA1_ECC_STATUS */
    NULL,    /* SA2_ECC_STATUS */
    NULL,    /* SAFC_PRI2COS_MAPPING_1 */
    NULL,    /* SAFC_PRI2COS_MAPPING_2 */
    NULL,    /* SAFC_RX_CONFIG_XPORT0 */
    NULL,    /* SAFC_RX_CONFIG_XPORT1 */
    NULL,    /* SAFC_RX_CONFIG_XPORT2 */
    NULL,    /* SAFC_RX_CONFIG_XPORT3 */
    NULL,    /* SBS_CONTROL */
    NULL,    /* SB_DEBUG_QS_CI */
    NULL,    /* SB_DEBUG_RB_CI */
    NULL,    /* SB_DEBUG_TX_CI */
    NULL,    /* SCHEDULERCONFIGMOD0_P24 */
    NULL,    /* SCHEDULERCONFIGMOD0_P25 */
    NULL,    /* SCHEDULERCONFIGMOD0_P26 */
    NULL,    /* SCHEDULERCONFIGMOD0_P27 */
    NULL,    /* SCHEDULERCONFIGMOD0_P28 */
    NULL,    /* SCHEDULERCONFIGMOD0_P0_7 */
    NULL,    /* SCHEDULERCONFIGMOD0_P16_23 */
    NULL,    /* SCHEDULERCONFIGMOD0_P8_15 */
    NULL,    /* SCHEDULERCONFIGMOD1_P24 */
    NULL,    /* SCHEDULERCONFIGMOD1_P0_7 */
    NULL,    /* SCHEDULERCONFIGMOD1_P16_23 */
    NULL,    /* SCHEDULERCONFIGMOD1_P8_15 */
    NULL,    /* SC_BYTE_METER_CONFIG */
    NULL,    /* SC_CMD_INJECT_CTRL0 */
    NULL,    /* SC_CMD_INJECT_CTRL1 */
    NULL,    /* SC_CMD_INJECT_CTRL2 */
    NULL,    /* SC_CMD_INJECT_DATA0 */
    NULL,    /* SC_CMD_INJECT_DATA1 */
    NULL,    /* SC_CMD_INJECT_DATA2 */
    NULL,    /* SC_CMD_INJECT_DATA3 */
    NULL,    /* SC_CMD_INJECT_DATA4 */
    NULL,    /* SC_CMD_INJECT_DATA5 */
    NULL,    /* SC_CMD_INJECT_DATA6 */
    NULL,    /* SC_CMD_INJECT_DATA7 */
    NULL,    /* SC_CMD_INJECT_DATA8 */
    NULL,    /* SC_CMD_INJECT_DATA9 */
    NULL,    /* SC_CONFIG0 */
    NULL,    /* SC_CONFIG1 */
    NULL,    /* SC_CONFIG2 */
    NULL,    /* SC_CONFIG3 */
    NULL,    /* SC_CONFIG_TDMCALSWAP */
    NULL,    /* SC_DEBUG_CMD_CODE0 */
    NULL,    /* SC_DEBUG_CMD_CODE1 */
    NULL,    /* SC_DEBUG_CMD_CODE2 */
    NULL,    /* SC_ECC_DEBUG */
    NULL,    /* SC_ECC_ERROR0 */
    NULL,    /* SC_ECC_ERROR0_MASK */
    NULL,    /* SC_ECC_STATUS0 */
    NULL,    /* SC_ERROR0 */
    NULL,    /* SC_ERROR1 */
    NULL,    /* SC_ERROR2 */
    NULL,    /* SC_ERROR0_MASK */
    NULL,    /* SC_ERROR1_MASK */
    NULL,    /* SC_ERROR2_MASK */
    NULL,    /* SC_LINK_ENABLE_REMAP0 */
    NULL,    /* SC_LINK_ENABLE_REMAP1 */
    NULL,    /* SC_LINK_ENABLE_REMAP2 */
    NULL,    /* SC_LINK_ENABLE_REMAP3 */
    NULL,    /* SC_LINK_STATUS_REMAP0 */
    NULL,    /* SC_LINK_STATUS_REMAP1 */
    NULL,    /* SC_LINK_STATUS_REMAP2 */
    NULL,    /* SC_LINK_STATUS_REMAP3 */
    NULL,    /* SC_LINK_STATUS_REMAP4 */
    NULL,    /* SC_LINK_STATUS_REMAP5 */
    NULL,    /* SC_SFI_PAUSE_STATUS0 */
    NULL,    /* SC_SFI_PAUSE_STATUS1 */
    NULL,    /* SC_STATUS0 */
    NULL,    /* SC_STATUS1 */
    NULL,    /* SC_STATUS_TDMCALSWAP0 */
    NULL,    /* SC_STATUS_TDMCALSWAP1 */
    NULL,    /* SC_SW_RESET */
    NULL,    /* SC_TOP_SFI_ERROR0 */
    NULL,    /* SC_TOP_SFI_ERROR0_MASK */
    NULL,    /* SC_TOP_SFI_NUM_REMAP0 */
    NULL,    /* SC_TOP_SFI_PORT_CONFIG0 */
    NULL,    /* SC_TOP_SFI_RX_SOT_CNT */
    NULL,    /* SC_TOP_SFI_RX_TEST_CNT */
    NULL,    /* SC_TOP_SFI_TX_TEST_CNT */
    NULL,    /* SC_TOP_SI_CONFIG0 */
    NULL,    /* SC_TOP_SI_CONFIG1 */
    NULL,    /* SC_TOP_SI_CONFIG2 */
    NULL,    /* SC_TOP_SI_CONFIG3 */
    NULL,    /* SC_TOP_SI_DEBUG0 */
    NULL,    /* SC_TOP_SI_DEBUG1 */
    NULL,    /* SC_TOP_SI_ECC_DEBUG */
    NULL,    /* SC_TOP_SI_ECC_ERROR */
    NULL,    /* SC_TOP_SI_ECC_ERROR_MASK */
    NULL,    /* SC_TOP_SI_ECC_STATUS */
    NULL,    /* SC_TOP_SI_ERROR0 */
    NULL,    /* SC_TOP_SI_ERROR1 */
    NULL,    /* SC_TOP_SI_ERROR0_MASK */
    NULL,    /* SC_TOP_SI_ERROR1_MASK */
    NULL,    /* SC_TOP_SI_MEM_DEBUG */
    NULL,    /* SC_TOP_SI_PRBS_STATUS */
    NULL,    /* SC_TOP_SI_SD_CONFIG */
    NULL,    /* SC_TOP_SI_SD_PLL_CONFIG */
    NULL,    /* SC_TOP_SI_SD_RESET */
    NULL,    /* SC_TOP_SI_SD_STATUS */
    NULL,    /* SC_TOP_SI_STATE */
    NULL,    /* SC_TOP_SI_STATUS0 */
    NULL,    /* SC_TOP_SI_STICKY_STATE */
    NULL,    /* SC_TRACE_IF_QS_SC_PU_CAPT_0 */
    NULL,    /* SC_TRACE_IF_QS_SC_PU_CONTROL */
    NULL,    /* SC_TRACE_IF_QS_SC_PU_COUNTER */
    NULL,    /* SC_TRACE_IF_QS_SC_PU_MASK0_FIELD */
    NULL,    /* SC_TRACE_IF_QS_SC_PU_VALUE0_FIELD */
    NULL,    /* SC_TRACE_IF_SI_SC_RX_PORT0_CAPT_0 */
    NULL,    /* SC_TRACE_IF_SI_SC_RX_PORT0_CONTROL */
    NULL,    /* SC_TRACE_IF_SI_SC_RX_PORT0_COUNTER */
    NULL,    /* SC_TRACE_IF_SI_SC_RX_PORT0_MASK0_FIELD */
    NULL,    /* SC_TRACE_IF_SI_SC_RX_PORT0_VALUE0_FIELD */
    NULL,    /* SC_TRACE_IF_SI_SC_RX_PORT1_CAPT_0 */
    NULL,    /* SC_TRACE_IF_SI_SC_RX_PORT1_CONTROL */
    NULL,    /* SC_TRACE_IF_SI_SC_RX_PORT1_COUNTER */
    NULL,    /* SC_TRACE_IF_SI_SC_RX_PORT1_MASK0_FIELD */
    NULL,    /* SC_TRACE_IF_SI_SC_RX_PORT1_VALUE0_FIELD */
    NULL,    /* SC_TRACE_IF_STATUS */
    NULL,    /* SC_TRACE_IF_STATUS_MASK */
    NULL,    /* SEER_CONFIG */
    NULL,    /* SEER_HG_L2_LOOKUP_CONFIG */
    &soc_reg_list[SOC_REG_INT_SEVPMC1C1r],
    &soc_reg_list[SOC_REG_INT_SEVPMC1C2r],
    &soc_reg_list[SOC_REG_INT_SEVPMC2C1r],
    &soc_reg_list[SOC_REG_INT_SEVPMC2C2r],
    &soc_reg_list[SOC_REG_INT_SEVPMC3C1r],
    &soc_reg_list[SOC_REG_INT_SEVPMC3C2r],
    &soc_reg_list[SOC_REG_INT_SEVPMC4C1r],
    &soc_reg_list[SOC_REG_INT_SEVPMC4C2r],
    &soc_reg_list[SOC_REG_INT_SEVPMDH1r],
    &soc_reg_list[SOC_REG_INT_SEVPMDH2r],
    &soc_reg_list[SOC_REG_INT_SEVPMG1C1r],
    &soc_reg_list[SOC_REG_INT_SEVPMG1C2r],
    &soc_reg_list[SOC_REG_INT_SEVPMG2C1r],
    &soc_reg_list[SOC_REG_INT_SEVPMG2C2r],
    &soc_reg_list[SOC_REG_INT_SEVPMG3C1r],
    &soc_reg_list[SOC_REG_INT_SEVPMG3C2r],
    &soc_reg_list[SOC_REG_INT_SEVPMG4C1r],
    &soc_reg_list[SOC_REG_INT_SEVPMG4C2r],
    &soc_reg_list[SOC_REG_INT_SEVPMG5C1r],
    &soc_reg_list[SOC_REG_INT_SEVPMG5C2r],
    &soc_reg_list[SOC_REG_INT_SEVPMG6C1r],
    &soc_reg_list[SOC_REG_INT_SEVPMG6C2r],
    &soc_reg_list[SOC_REG_INT_SEVPMG7C1r],
    &soc_reg_list[SOC_REG_INT_SEVPMG7C2r],
    &soc_reg_list[SOC_REG_INT_SEVPMG8C1r],
    &soc_reg_list[SOC_REG_INT_SEVPMG8C2r],
    &soc_reg_list[SOC_REG_INT_SEVPMSP1r],
    &soc_reg_list[SOC_REG_INT_SEVPMSP2r],
    NULL,    /* SFD_OFFSET */
    NULL,    /* SFI_ERROR0 */
    NULL,    /* SFI_ERROR0_MASK */
    NULL,    /* SFI_NUM_REMAP0 */
    NULL,    /* SFI_PAUSE_STATUS0 */
    NULL,    /* SFI_PAUSE_STATUS1 */
    NULL,    /* SFI_PORT_CONFIG0 */
    NULL,    /* SFI_RX_SOT_CNT */
    NULL,    /* SFI_RX_TEST_CNT */
    NULL,    /* SFI_TOP_CONFIG0 */
    NULL,    /* SFI_TX_TEST_CNT */
    &soc_reg_list[SOC_REG_INT_SFLOW_EGR_RAND_SEED_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_SFLOW_EGR_THRESHOLD_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_SFLOW_ING_RAND_SEED_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_SFLOW_ING_THRESHOLD_BCM56840_A0r],
    NULL,    /* SF_TRACE_IF_CAPT_0 */
    NULL,    /* SF_TRACE_IF_CAPT_1 */
    NULL,    /* SF_TRACE_IF_CAPT_2 */
    NULL,    /* SF_TRACE_IF_CONTROL */
    NULL,    /* SF_TRACE_IF_COUNTER */
    NULL,    /* SF_TRACE_IF_FIELD_MASK0 */
    NULL,    /* SF_TRACE_IF_FIELD_VALUE0 */
    NULL,    /* SF_TRACE_IF_STATUS */
    NULL,    /* SF_TRACE_IF_STATUS_MASK */
    NULL,    /* SHAPERMAXBWCOS */
    NULL,    /* SHAPERMAXBWPORT */
    NULL,    /* SHAPER_EVENT_BLOCK */
    NULL,    /* SHAPER_LOOP_SIZE */
    NULL,    /* SHAPER_QUEUE_FABRIC_RANGE_END */
    NULL,    /* SHAPER_QUEUE_FABRIC_RANGE_START */
    NULL,    /* SHAPER_QUEUE_LOCAL_RANGE_END */
    NULL,    /* SHAPER_QUEUE_LOCAL_RANGE_START */
    NULL,    /* SHAPING_CONTROL */
    NULL,    /* SHAPING_MODE */
    NULL,    /* SHAPING_MODE_24Q */
    NULL,    /* SIMPLEREDCONFIG */
    NULL,    /* SI_CONFIG0 */
    NULL,    /* SI_CONFIG1 */
    NULL,    /* SI_CONFIG2 */
    NULL,    /* SI_CONFIG3 */
    NULL,    /* SI_DEBUG0 */
    NULL,    /* SI_DEBUG1 */
    NULL,    /* SI_ECC_DEBUG */
    NULL,    /* SI_ECC_ERROR */
    NULL,    /* SI_ECC_ERROR_MASK */
    NULL,    /* SI_ECC_STATUS */
    NULL,    /* SI_ERROR0 */
    NULL,    /* SI_ERROR1 */
    NULL,    /* SI_ERROR0_MASK */
    NULL,    /* SI_ERROR1_MASK */
    NULL,    /* SI_MEM_DEBUG */
    NULL,    /* SI_PRBS_STATUS */
    NULL,    /* SI_SD_CONFIG */
    NULL,    /* SI_SD_PLL_CONFIG */
    NULL,    /* SI_SD_RESET */
    NULL,    /* SI_SD_STATUS */
    NULL,    /* SI_STATE */
    NULL,    /* SI_STATUS0 */
    NULL,    /* SI_STICKY_STATE */
    NULL,    /* SMALLINGBUFFERTHRES */
    NULL,    /* SMII_DLL_CONTROL */
    NULL,    /* SOFTRESETPBM */
    NULL,    /* SOFTRESETPBM_HI */
    &soc_reg_list[SOC_REG_INT_SOME_RDI_DEFECT_STATUS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_SOME_RMEP_CCM_DEFECT_STATUS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_SOURCE_TRUNK_MAP_MODVIEW_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_INTRr],
    &soc_reg_list[SOC_REG_INT_SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_NACKr],
    NULL,    /* SOURCE_TRUNK_MAP_PARITY_CONTROL */
    NULL,    /* SOURCE_TRUNK_MAP_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_SOURCE_VP_PARITY_CONTROL_BCM56840_A0r],
    NULL,    /* SOURCE_VP_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_SOURCE_VP_PARITY_STATUS_INTR_BCM56840_B0r],
    &soc_reg_list[SOC_REG_INT_SOURCE_VP_PARITY_STATUS_NACK_BCM56840_B0r],
    NULL,    /* SP0_POOL_MODE */
    NULL,    /* SPORT_CTL_REG */
    NULL,    /* SPORT_ECC_CONTROL */
    NULL,    /* SPORT_FORCE_DOUBLE_BIT_ERROR */
    NULL,    /* SPORT_FORCE_SINGLE_BIT_ERROR */
    NULL,    /* SPORT_INTR_ENABLE */
    NULL,    /* SPORT_INTR_STATUS */
    NULL,    /* SPORT_RX_FIFO_MEM_ECC_STATUS */
    NULL,    /* SPORT_TX_FIFO_MEM_ECC_STATUS */
    NULL,    /* SPP_CFG_FIFO_THRESH */
    NULL,    /* SPP_CFG_NO_OVERRIDE */
    NULL,    /* SPP_PRIORITY0 */
    NULL,    /* SPP_PRIORITY1 */
    &soc_reg_list[SOC_REG_INT_SQFSUM1_TCID_0r],
    &soc_reg_list[SOC_REG_INT_SQFSUM1_TCID_1r],
    &soc_reg_list[SOC_REG_INT_SQFSUM1_TCID_2r],
    &soc_reg_list[SOC_REG_INT_SQFSUM1_TCID_3r],
    &soc_reg_list[SOC_REG_INT_SQFSUM1_TCID_4r],
    &soc_reg_list[SOC_REG_INT_SQFSUM1_TCID_5r],
    &soc_reg_list[SOC_REG_INT_SQFSUM1_TCID_6r],
    &soc_reg_list[SOC_REG_INT_SQFSUM1_TCID_7r],
    &soc_reg_list[SOC_REG_INT_SQFSUM1_TCID_8r],
    &soc_reg_list[SOC_REG_INT_SQFSUM1_TCID_9r],
    &soc_reg_list[SOC_REG_INT_SQFSUM1_TCID_10r],
    &soc_reg_list[SOC_REG_INT_SQFSUM1_TCID_11r],
    &soc_reg_list[SOC_REG_INT_SQFSUM1_TCID_12r],
    &soc_reg_list[SOC_REG_INT_SQFSUM1_TCID_13r],
    &soc_reg_list[SOC_REG_INT_SQFSUM1_TCID_14r],
    &soc_reg_list[SOC_REG_INT_SQFSUM1_TCID_15r],
    &soc_reg_list[SOC_REG_INT_SQFSUM2_TCID_0r],
    &soc_reg_list[SOC_REG_INT_SQFSUM2_TCID_1r],
    &soc_reg_list[SOC_REG_INT_SQFSUM2_TCID_2r],
    &soc_reg_list[SOC_REG_INT_SQFSUM2_TCID_3r],
    &soc_reg_list[SOC_REG_INT_SQFSUM2_TCID_4r],
    &soc_reg_list[SOC_REG_INT_SQFSUM2_TCID_5r],
    &soc_reg_list[SOC_REG_INT_SQFSUM2_TCID_6r],
    &soc_reg_list[SOC_REG_INT_SQFSUM2_TCID_7r],
    &soc_reg_list[SOC_REG_INT_SQFSUM2_TCID_8r],
    &soc_reg_list[SOC_REG_INT_SQFSUM2_TCID_9r],
    &soc_reg_list[SOC_REG_INT_SQFSUM2_TCID_10r],
    &soc_reg_list[SOC_REG_INT_SQFSUM2_TCID_11r],
    &soc_reg_list[SOC_REG_INT_SQFSUM2_TCID_12r],
    &soc_reg_list[SOC_REG_INT_SQFSUM2_TCID_13r],
    &soc_reg_list[SOC_REG_INT_SQFSUM2_TCID_14r],
    &soc_reg_list[SOC_REG_INT_SQFSUM2_TCID_15r],
    &soc_reg_list[SOC_REG_INT_SRAM_0_ECC_ERROR_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_SRAM_0_ECC_ERROR_STATUSr],
    &soc_reg_list[SOC_REG_INT_SRAM_1_ECC_ERROR_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_SRAM_1_ECC_ERROR_STATUSr],
    &soc_reg_list[SOC_REG_INT_SRAM_2_ECC_ERROR_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_SRAM_2_ECC_ERROR_STATUSr],
    &soc_reg_list[SOC_REG_INT_SRAM_3_ECC_ERROR_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_SRAM_3_ECC_ERROR_STATUSr],
    &soc_reg_list[SOC_REG_INT_SRAM_4_ECC_ERROR_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_SRAM_4_ECC_ERROR_STATUSr],
    &soc_reg_list[SOC_REG_INT_SRAM_5_ECC_ERROR_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_SRAM_5_ECC_ERROR_STATUSr],
    &soc_reg_list[SOC_REG_INT_SRAM_6_ECC_ERROR_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_SRAM_6_ECC_ERROR_STATUSr],
    &soc_reg_list[SOC_REG_INT_SRAM_7_ECC_ERROR_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_SRAM_7_ECC_ERROR_STATUSr],
    NULL,    /* SRCMOD2IBP */
    NULL,    /* SRC_MODID_BLOCK_PARITY_CONTROL */
    NULL,    /* SRC_MODID_BLOCK_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_SRC_MODID_EGRESS_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_SRC_MODID_EGRESS_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_SRC_MODID_EGRESS_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_SRC_MODID_EGRESS_SEL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_SRC_MODID_INGRESS_BLOCK_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_SRC_TRUNK_ECC_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_SRC_TRUNK_ECC_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_SRC_TRUNK_ECC_STATUS_NACK_BCM56440_A0r],
    NULL,    /* SRC_TRUNK_PARITY_CONTROL */
    NULL,    /* SRC_TRUNK_PARITY_STATUS */
    NULL,    /* SRP_CONTROL_1 */
    NULL,    /* SRP_CONTROL_2 */
    NULL,    /* STAGE_INTR */
    NULL,    /* START_BY_START_ERROR */
    &soc_reg_list[SOC_REG_INT_START_BY_START_ERROR0_64_BCM56440_A0r],
    NULL,    /* START_BY_START_ERROR1_64 */
    NULL,    /* START_BY_START_ERROR_64 */
    NULL,    /* START_BY_START_ERR_STAT */
    NULL,    /* STATUS_BSE */
    NULL,    /* STATUS_CSE */
    NULL,    /* STATUS_HSE */
    NULL,    /* STAT_CAUSE */
    &soc_reg_list[SOC_REG_INT_STORM_CONTROL_METER_CONFIG_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_STORM_CONTROL_METER_MAPPING_BCM56820_A0r],
    &soc_reg_list[SOC_REG_INT_STSOSPER1_SI_0r],
    &soc_reg_list[SOC_REG_INT_STSOSPER1_SI_1r],
    &soc_reg_list[SOC_REG_INT_STSOSPER2_SI_0r],
    &soc_reg_list[SOC_REG_INT_STSOSPER2_SI_1r],
    NULL,    /* SUBNET_VLAN_CAM_BIST_ENABLE */
    NULL,    /* SUBNET_VLAN_CAM_BIST_S10_STATUS */
    NULL,    /* SUBNET_VLAN_CAM_BIST_S2_STATUS */
    NULL,    /* SUBNET_VLAN_CAM_BIST_S3_STATUS */
    NULL,    /* SUBNET_VLAN_CAM_BIST_S5_STATUS */
    NULL,    /* SUBNET_VLAN_CAM_BIST_S6_STATUS */
    NULL,    /* SUBNET_VLAN_CAM_BIST_S8_STATUS */
    NULL,    /* SUBNET_VLAN_CAM_BIST_STATUS */
    NULL,    /* SUBNET_VLAN_SAM */
    &soc_reg_list[SOC_REG_INT_SW1_RAM_DBGCTRL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_SW1_RAM_DBGCTRL_2r],
    &soc_reg_list[SOC_REG_INT_SW2_EOP_BUFFER_A_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_SW2_EOP_BUFFER_A_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_SW2_EOP_BUFFER_B_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_SW2_EOP_BUFFER_B_PARITY_STATUS_INTR_BCM56440_A0r],
    NULL,    /* SW2_EOP_BUFFER_C_PARITY_CONTROL */
    NULL,    /* SW2_EOP_BUFFER_C_PARITY_STATUS_INTR */
    &soc_reg_list[SOC_REG_INT_SW2_FP_DST_ACTION_CONTROL_BCM56840_B0r],
    &soc_reg_list[SOC_REG_INT_SW2_HW_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_SW2_RAM_CONTROL_0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_SW2_RAM_CONTROL_1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_SW2_RAM_CONTROL_2_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_SW2_RAM_CONTROL_3_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_SW2_RAM_CONTROL_4_BCM56440_A0r],
    NULL,    /* SW2_RAM_CONTROL_5 */
    &soc_reg_list[SOC_REG_INT_SW2_RAM_CONTROL_6_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_SW2_RAM_CONTROL_7_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_SW2_RAM_CONTROL_8_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_SYSBRG1_SI_0r],
    &soc_reg_list[SOC_REG_INT_SYSBRG1_SI_1r],
    &soc_reg_list[SOC_REG_INT_SYSBRG2_SI_0r],
    &soc_reg_list[SOC_REG_INT_SYSBRG2_SI_1r],
    &soc_reg_list[SOC_REG_INT_SYSCLKCFG1_SI_0r],
    &soc_reg_list[SOC_REG_INT_SYSCLKCFG1_SI_1r],
    &soc_reg_list[SOC_REG_INT_SYSCLKCFG2_SI_0r],
    &soc_reg_list[SOC_REG_INT_SYSCLKCFG2_SI_1r],
    &soc_reg_list[SOC_REG_INT_SYSCLTS1_SI_0r],
    &soc_reg_list[SOC_REG_INT_SYSCLTS1_SI_1r],
    &soc_reg_list[SOC_REG_INT_SYSCLTS2_SI_0r],
    &soc_reg_list[SOC_REG_INT_SYSCLTS2_SI_1r],
    &soc_reg_list[SOC_REG_INT_SYSTEM_CONFIG_MODVIEW_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_INTRr],
    &soc_reg_list[SOC_REG_INT_SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_NACKr],
    &soc_reg_list[SOC_REG_INT_SYSTEM_CONFIG_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_SYSTEM_CONFIG_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_SYSTEM_CONFIG_PARITY_STATUS_NACK_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_SYSTSO1_SI_0r],
    &soc_reg_list[SOC_REG_INT_SYSTSO1_SI_1r],
    &soc_reg_list[SOC_REG_INT_SYSTSO2_SI_0r],
    &soc_reg_list[SOC_REG_INT_SYSTSO2_SI_1r],
    &soc_reg_list[SOC_REG_INT_SYSTSOFPH_SI_0r],
    &soc_reg_list[SOC_REG_INT_SYSTSOFPH_SI_1r],
    NULL,    /* SYS_CONTROL */
    NULL,    /* SYS_MAC_ACTION */
    &soc_reg_list[SOC_REG_INT_SYS_MAC_COUNT_BCM56440_A0r],
    NULL,    /* SYS_MAC_LIMIT */
    &soc_reg_list[SOC_REG_INT_SYS_MAC_LIMIT_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_T64_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_T127_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_T255_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_T511_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_T1023_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_T1518_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_T2047_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_T4095_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_T9216_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_T16383_BCM56440_A0r],
    NULL,    /* TABRT */
    NULL,    /* TAGE */
    &soc_reg_list[SOC_REG_INT_TAG_0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TAG_1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TBCA_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TBYT_BCM56440_A0r],
    NULL,    /* TCAM_TYPE1_IP_0 */
    NULL,    /* TCAM_TYPE1_IP_1 */
    NULL,    /* TCAM_TYPE1_IP_2 */
    NULL,    /* TCAM_TYPE2_T144_CONFIG */
    NULL,    /* TCAM_TYPE2_T72_CONFIG */
    NULL,    /* TCAM_TYPE2_UD_CONFIG */
    NULL,    /* TCE */
    NULL,    /* TCFIDR */
    NULL,    /* TCPUDP_PROTOCOL */
    NULL,    /* TCPUDP_PROTOCOL_ENABLE */
    &soc_reg_list[SOC_REG_INT_TDACTr],
    &soc_reg_list[SOC_REG_INT_TDBGC0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC2_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC3_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC4_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC5_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC6_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC7_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC8_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC9_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC10_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC11_BCM56440_A0r],
    NULL,    /* TDBGC12 */
    NULL,    /* TDBGC13 */
    NULL,    /* TDBGC14 */
    &soc_reg_list[SOC_REG_INT_TDBGC0_SELECT_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC10_SELECT_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC11_SELECT_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC1_SELECT_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC2_SELECT_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC3_SELECT_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC4_SELECT_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC5_SELECT_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC6_SELECT_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC7_SELECT_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC8_SELECT_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC9_SELECT_BCM56840_A0r],
    NULL,    /* TDBGC_SELECT */
    &soc_reg_list[SOC_REG_INT_TDFR_BCM56440_A0r],
    NULL,    /* TDM_EN */
    NULL,    /* TDM_SYNC */
    &soc_reg_list[SOC_REG_INT_TDVLN_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TECMUX1r],
    &soc_reg_list[SOC_REG_INT_TECMUX2r],
    &soc_reg_list[SOC_REG_INT_TEDF_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TEPCFG_CID_0r],
    &soc_reg_list[SOC_REG_INT_TEPCFG_CID_1r],
    &soc_reg_list[SOC_REG_INT_TEPCFG_CID_2r],
    &soc_reg_list[SOC_REG_INT_TEPCFG_CID_3r],
    &soc_reg_list[SOC_REG_INT_TEPCFG_CID_4r],
    &soc_reg_list[SOC_REG_INT_TEPCFG_CID_5r],
    &soc_reg_list[SOC_REG_INT_TEPCFG_CID_6r],
    &soc_reg_list[SOC_REG_INT_TEPCFG_CID_7r],
    &soc_reg_list[SOC_REG_INT_TEPCFG_CID_8r],
    &soc_reg_list[SOC_REG_INT_TEPCFG_CID_9r],
    &soc_reg_list[SOC_REG_INT_TEPCFG_CID_10r],
    &soc_reg_list[SOC_REG_INT_TEPCFG_CID_11r],
    &soc_reg_list[SOC_REG_INT_TEPCFG_CID_12r],
    &soc_reg_list[SOC_REG_INT_TEPCFG_CID_13r],
    &soc_reg_list[SOC_REG_INT_TEPCFG_CID_14r],
    &soc_reg_list[SOC_REG_INT_TEPCFG_CID_15r],
    &soc_reg_list[SOC_REG_INT_TERR_BCM56440_A0r],
    NULL,    /* TEST2 */
    &soc_reg_list[SOC_REG_INT_TFCS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TFRG_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_THDIEMA_BUFFER_CELL_LIMIT_SPr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_BUFFER_CELL_LIMIT_SP_SHAREDr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_CELL_RESET_LIMIT_OFFSET_SPr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_CELL_SPAP_RED_OFFSET_SPr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_CELL_SPAP_YELLOW_OFFSET_SPr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_COLOR_AWAREr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_FLOW_CONTROL_XOFF_STATEr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_GLOBAL_HDRM_COUNTr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_GLOBAL_HDRM_LIMITr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_INPUT_PORT_RX_ENABLE0_64r],
    &soc_reg_list[SOC_REG_INT_THDIEMA_INPUT_PORT_RX_ENABLE1_64r],
    &soc_reg_list[SOC_REG_INT_THDIEMA_MEMORY_TM_0r],
    &soc_reg_list[SOC_REG_INT_THDIEMA_MEMORY_TM_1r],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PARITY_ERROR_COUNTERr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PARITY_ERROR_STATUS_0r],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PARITY_ERROR_STATUS_1r],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PG_GBL_HDRM_COUNTr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PG_HDRM_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PG_HDRM_LIMIT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PG_MIN_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PG_MIN_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PG_PORT_MIN_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PG_RESET_FLOOR_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PG_RESET_OFFSET_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PG_RESET_VALUE_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PG_SHARED_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PG_SHARED_LIMIT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_POOL_DROP_STATEr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PORT_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PORT_FC_STATUSr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PORT_LIMIT_STATE_0r],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PORT_LIMIT_STATE_1r],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PORT_MAX_PKT_SIZEr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PORT_MAX_SHARED_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PORT_MIN_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PORT_MIN_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PORT_MIN_PG_ENABLEr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PORT_OVQ_PAUSE_ENABLE0r],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PORT_OVQ_PAUSE_ENABLE1r],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PORT_PAUSE_ENABLE0_64r],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PORT_PAUSE_ENABLE1_64r],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PORT_PG_SPIDr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PORT_PRI_GRP0r],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PORT_PRI_GRP1r],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PORT_PRI_XON_ENABLEr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PORT_RESUME_LIMIT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PORT_SHARED_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_PORT_SHARED_MAX_PG_ENABLEr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_THDI_BYPASSr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_TOTAL_BUFFER_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_TOTAL_BUFFER_COUNT_CELL_SPr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr],
    &soc_reg_list[SOC_REG_INT_THDIEMA_USE_SP_SHAREDr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_BUFFER_CELL_LIMIT_SPr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_BUFFER_CELL_LIMIT_SP_SHAREDr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_CELL_RESET_LIMIT_OFFSET_SPr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_CELL_SPAP_RED_OFFSET_SPr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_CELL_SPAP_YELLOW_OFFSET_SPr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_COLOR_AWAREr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_FLOW_CONTROL_XOFF_STATEr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_GLOBAL_HDRM_COUNTr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_GLOBAL_HDRM_LIMITr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_INPUT_PORT_RX_ENABLE0_64r],
    &soc_reg_list[SOC_REG_INT_THDIEXT_INPUT_PORT_RX_ENABLE1_64r],
    &soc_reg_list[SOC_REG_INT_THDIEXT_MEMORY_TM_0r],
    &soc_reg_list[SOC_REG_INT_THDIEXT_MEMORY_TM_1r],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PARITY_ERROR_COUNTERr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PARITY_ERROR_STATUS_0r],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PARITY_ERROR_STATUS_1r],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PG_GBL_HDRM_COUNTr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PG_HDRM_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PG_HDRM_LIMIT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PG_MIN_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PG_MIN_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PG_PORT_MIN_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PG_RESET_FLOOR_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PG_RESET_OFFSET_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PG_RESET_VALUE_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PG_SHARED_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PG_SHARED_LIMIT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_POOL_DROP_STATEr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PORT_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PORT_FC_STATUSr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PORT_LIMIT_STATE_0r],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PORT_LIMIT_STATE_1r],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PORT_MAX_PKT_SIZEr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PORT_MAX_SHARED_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PORT_MIN_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PORT_MIN_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PORT_MIN_PG_ENABLEr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PORT_OVQ_PAUSE_ENABLE0r],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PORT_OVQ_PAUSE_ENABLE1r],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PORT_PAUSE_ENABLE0_64r],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PORT_PAUSE_ENABLE1_64r],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PORT_PG_SPIDr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PORT_PRI_GRP0r],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PORT_PRI_GRP1r],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PORT_PRI_XON_ENABLEr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PORT_RESUME_LIMIT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PORT_SHARED_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_PORT_SHARED_MAX_PG_ENABLEr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_THDI_BYPASSr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_TOTAL_BUFFER_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_TOTAL_BUFFER_COUNT_CELL_SPr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr],
    &soc_reg_list[SOC_REG_INT_THDIEXT_USE_SP_SHAREDr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_BUFFER_CELL_LIMIT_SPr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_BUFFER_CELL_LIMIT_SP_SHAREDr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_CELL_RESET_LIMIT_OFFSET_SPr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_CELL_SPAP_RED_OFFSET_SPr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_CELL_SPAP_YELLOW_OFFSET_SPr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_COLOR_AWAREr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_FLOW_CONTROL_XOFF_STATEr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_GLOBAL_HDRM_COUNTr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_GLOBAL_HDRM_LIMITr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_INPUT_PORT_RX_ENABLE0_64r],
    &soc_reg_list[SOC_REG_INT_THDIQEN_INPUT_PORT_RX_ENABLE1_64r],
    &soc_reg_list[SOC_REG_INT_THDIQEN_MEMORY_TM_0r],
    &soc_reg_list[SOC_REG_INT_THDIQEN_MEMORY_TM_1r],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PARITY_ERROR_COUNTERr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PARITY_ERROR_STATUS_0r],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PARITY_ERROR_STATUS_1r],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PG_GBL_HDRM_COUNTr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PG_HDRM_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PG_HDRM_LIMIT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PG_MIN_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PG_MIN_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PG_PORT_MIN_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PG_RESET_FLOOR_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PG_RESET_OFFSET_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PG_RESET_VALUE_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PG_SHARED_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PG_SHARED_LIMIT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_POOL_DROP_STATEr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PORT_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PORT_FC_STATUSr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PORT_LIMIT_STATE_0r],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PORT_LIMIT_STATE_1r],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PORT_MAX_PKT_SIZEr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PORT_MAX_SHARED_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PORT_MIN_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PORT_MIN_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PORT_MIN_PG_ENABLEr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PORT_OVQ_PAUSE_ENABLE0r],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PORT_OVQ_PAUSE_ENABLE1r],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PORT_PAUSE_ENABLE0_64r],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PORT_PAUSE_ENABLE1_64r],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PORT_PG_SPIDr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PORT_PRI_GRP0r],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PORT_PRI_GRP1r],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PORT_PRI_XON_ENABLEr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PORT_RESUME_LIMIT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PORT_SHARED_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_PORT_SHARED_MAX_PG_ENABLEr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_THDI_BYPASSr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_TOTAL_BUFFER_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_TOTAL_BUFFER_COUNT_CELL_SPr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr],
    &soc_reg_list[SOC_REG_INT_THDIQEN_USE_SP_SHAREDr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_BUFFER_CELL_LIMIT_SPr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_BUFFER_CELL_LIMIT_SP_SHAREDr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_CELL_RESET_LIMIT_OFFSET_SPr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_CELL_SPAP_RED_OFFSET_SPr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_CELL_SPAP_YELLOW_OFFSET_SPr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_COLOR_AWAREr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_FLOW_CONTROL_XOFF_STATEr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_GLOBAL_HDRM_COUNTr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_GLOBAL_HDRM_LIMITr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_INPUT_PORT_RX_ENABLE0_64r],
    &soc_reg_list[SOC_REG_INT_THDIRQE_INPUT_PORT_RX_ENABLE1_64r],
    &soc_reg_list[SOC_REG_INT_THDIRQE_MEMORY_TM_0r],
    &soc_reg_list[SOC_REG_INT_THDIRQE_MEMORY_TM_1r],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PARITY_ERROR_COUNTERr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PARITY_ERROR_STATUS_0r],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PARITY_ERROR_STATUS_1r],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PG_GBL_HDRM_COUNTr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PG_HDRM_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PG_HDRM_LIMIT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PG_MIN_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PG_MIN_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PG_PORT_MIN_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PG_RESET_FLOOR_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PG_RESET_OFFSET_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PG_RESET_VALUE_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PG_SHARED_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PG_SHARED_LIMIT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_POOL_DROP_STATEr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PORT_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PORT_FC_STATUSr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PORT_LIMIT_STATE_0r],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PORT_LIMIT_STATE_1r],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PORT_MAX_PKT_SIZEr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PORT_MAX_SHARED_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PORT_MIN_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PORT_MIN_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PORT_MIN_PG_ENABLEr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PORT_OVQ_PAUSE_ENABLE0r],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PORT_OVQ_PAUSE_ENABLE1r],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PORT_PAUSE_ENABLE0_64r],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PORT_PAUSE_ENABLE1_64r],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PORT_PG_SPIDr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PORT_PRI_GRP0r],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PORT_PRI_GRP1r],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PORT_PRI_XON_ENABLEr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PORT_RESUME_LIMIT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PORT_SHARED_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_PORT_SHARED_MAX_PG_ENABLEr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_THDI_BYPASSr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_TOTAL_BUFFER_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_TOTAL_BUFFER_COUNT_CELL_SPr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr],
    &soc_reg_list[SOC_REG_INT_THDIRQE_USE_SP_SHAREDr],
    &soc_reg_list[SOC_REG_INT_THDI_BYPASS_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_THDO_BYPASS_BCM56840_A0r],
    NULL,    /* THDO_DEBUG */
    NULL,    /* THDO_DEBUG_DCM_PM */
    NULL,    /* THDO_DEBUG_TM_UC0 */
    NULL,    /* THDO_DEBUG_TM_UC1 */
    NULL,    /* THDO_DEBUG_TM_UCSP0 */
    NULL,    /* THDO_DEBUG_TM_UCSP1 */
    &soc_reg_list[SOC_REG_INT_THDO_DROP_CTR_CONFIGr],
    &soc_reg_list[SOC_REG_INT_THDO_INTEROP_CONFIG_BCM56440_A0r],
    NULL,    /* THDO_INTEROP_CONFIG_PLUS */
    &soc_reg_list[SOC_REG_INT_THDO_MEMDEBUG_OPNCONFIGr],
    &soc_reg_list[SOC_REG_INT_THDO_MEMDEBUG_OPNCOUNTr],
    &soc_reg_list[SOC_REG_INT_THDO_MEMDEBUG_OPNOFFSETr],
    &soc_reg_list[SOC_REG_INT_THDO_MEMDEBUG_OPNSTATUSr],
    &soc_reg_list[SOC_REG_INT_THDO_MEMDEBUG_QCONFIGr],
    &soc_reg_list[SOC_REG_INT_THDO_MEMDEBUG_QCOUNTr],
    &soc_reg_list[SOC_REG_INT_THDO_MEMDEBUG_QOFFSETr],
    &soc_reg_list[SOC_REG_INT_THDO_MEMDEBUG_QRESETr],
    &soc_reg_list[SOC_REG_INT_THDO_MEMDEBUG_QSTATUSr],
    &soc_reg_list[SOC_REG_INT_THDO_MISCCONFIGr],
    &soc_reg_list[SOC_REG_INT_THDO_PARITY_ERROR_ADDRESS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_THDO_PARITY_ERROR_COUNTr],
    &soc_reg_list[SOC_REG_INT_THDO_PARITY_ERROR_MASK1r],
    &soc_reg_list[SOC_REG_INT_THDO_PARITY_ERROR_MASK2r],
    &soc_reg_list[SOC_REG_INT_THDO_PARITY_ERROR_STATUS1r],
    &soc_reg_list[SOC_REG_INT_THDO_PARITY_ERROR_STATUS2r],
    NULL,    /* THDO_PARITY_ERROR_STATUS_64 */
    &soc_reg_list[SOC_REG_INT_THDO_QUEUE_DISABLE_CFG1r],
    &soc_reg_list[SOC_REG_INT_THDO_QUEUE_DISABLE_CFG2r],
    &soc_reg_list[SOC_REG_INT_THDO_QUEUE_DISABLE_STATUSr],
    &soc_reg_list[SOC_REG_INT_THDO_RQE_WORK_QUEUE_DROP_STATUS_64r],
    NULL,    /* THDO_UNICAST_DROP_EMIRROR_CNT */
    NULL,    /* THRESHOLD_CONTROL */
    NULL,    /* TICK_MODE */
    NULL,    /* TIMDR */
    &soc_reg_list[SOC_REG_INT_TIMER_RAW_INTR_STATUSr],
    &soc_reg_list[SOC_REG_INT_TIME_DOMAIN_BCM56440_A0r],
    NULL,    /* TIME_DOMAIN_CONFIG */
    NULL,    /* TIMTLD */
    NULL,    /* TIP */
    NULL,    /* TIPAGE */
    NULL,    /* TIPD */
    &soc_reg_list[SOC_REG_INT_TJBDMAX1_TCID_0r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX1_TCID_1r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX1_TCID_2r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX1_TCID_3r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX1_TCID_4r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX1_TCID_5r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX1_TCID_6r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX1_TCID_7r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX1_TCID_8r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX1_TCID_9r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX1_TCID_10r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX1_TCID_11r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX1_TCID_12r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX1_TCID_13r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX1_TCID_14r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX1_TCID_15r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX2_TCID_0r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX2_TCID_1r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX2_TCID_2r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX2_TCID_3r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX2_TCID_4r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX2_TCID_5r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX2_TCID_6r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX2_TCID_7r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX2_TCID_8r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX2_TCID_9r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX2_TCID_10r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX2_TCID_11r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX2_TCID_12r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX2_TCID_13r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX2_TCID_14r],
    &soc_reg_list[SOC_REG_INT_TJBDMAX2_TCID_15r],
    &soc_reg_list[SOC_REG_INT_TJBR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TLCL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TMCA_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TMCL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TMGV_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TNCL_BCM56440_A0r],
    NULL,    /* TNL_PROT_CHK */
    NULL,    /* TNL_PROT_VAL */
    &soc_reg_list[SOC_REG_INT_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_0r],
    &soc_reg_list[SOC_REG_INT_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_1r],
    &soc_reg_list[SOC_REG_INT_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_2r],
    &soc_reg_list[SOC_REG_INT_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_3r],
    &soc_reg_list[SOC_REG_INT_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_4r],
    &soc_reg_list[SOC_REG_INT_TOP_BROAD_SYNC_PLL_STATUSr],
    &soc_reg_list[SOC_REG_INT_TOP_CES_PLL_CTRL_REGISTER_0r],
    &soc_reg_list[SOC_REG_INT_TOP_CES_PLL_CTRL_REGISTER_1r],
    &soc_reg_list[SOC_REG_INT_TOP_CES_PLL_CTRL_REGISTER_2r],
    &soc_reg_list[SOC_REG_INT_TOP_CES_PLL_CTRL_REGISTER_3r],
    &soc_reg_list[SOC_REG_INT_TOP_CES_PLL_CTRL_REGISTER_4r],
    &soc_reg_list[SOC_REG_INT_TOP_CES_PLL_CTRL_REGISTER_5r],
    &soc_reg_list[SOC_REG_INT_TOP_CES_PLL_STATUSr],
    &soc_reg_list[SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_0r],
    &soc_reg_list[SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_1r],
    &soc_reg_list[SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_2r],
    &soc_reg_list[SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_3r],
    &soc_reg_list[SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_4r],
    &soc_reg_list[SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_5r],
    &soc_reg_list[SOC_REG_INT_TOP_CORE_PLL0_STATUSr],
    &soc_reg_list[SOC_REG_INT_TOP_DEV_REV_IDr],
    &soc_reg_list[SOC_REG_INT_TOP_L1_SYNCE_CLK_LINK_STATUS_1r],
    &soc_reg_list[SOC_REG_INT_TOP_L1_SYNCE_CLK_LINK_STATUS_2r],
    &soc_reg_list[SOC_REG_INT_TOP_MISC_CONTROLr],
    &soc_reg_list[SOC_REG_INT_TOP_MISC_CONTROL_2r],
    &soc_reg_list[SOC_REG_INT_TOP_MISC_CONTROL_3r],
    &soc_reg_list[SOC_REG_INT_TOP_MISC_STATUSr],
    &soc_reg_list[SOC_REG_INT_TOP_MISC_STATUS_2r],
    &soc_reg_list[SOC_REG_INT_TOP_MMU_PLL1_CTRL0r],
    &soc_reg_list[SOC_REG_INT_TOP_MMU_PLL1_CTRL1r],
    &soc_reg_list[SOC_REG_INT_TOP_MMU_PLL1_CTRL2r],
    &soc_reg_list[SOC_REG_INT_TOP_MMU_PLL1_CTRL3r],
    &soc_reg_list[SOC_REG_INT_TOP_MMU_PLL1_SSC_CTRLr],
    &soc_reg_list[SOC_REG_INT_TOP_MMU_PLL2_CTRL0r],
    &soc_reg_list[SOC_REG_INT_TOP_MMU_PLL2_CTRL1r],
    &soc_reg_list[SOC_REG_INT_TOP_MMU_PLL2_CTRL2r],
    &soc_reg_list[SOC_REG_INT_TOP_MMU_PLL2_CTRL3r],
    &soc_reg_list[SOC_REG_INT_TOP_MMU_PLL2_SSC_CTRLr],
    &soc_reg_list[SOC_REG_INT_TOP_MMU_PLL3_CTRL0r],
    &soc_reg_list[SOC_REG_INT_TOP_MMU_PLL3_CTRL1r],
    &soc_reg_list[SOC_REG_INT_TOP_MMU_PLL3_CTRL2r],
    &soc_reg_list[SOC_REG_INT_TOP_MMU_PLL3_CTRL3r],
    &soc_reg_list[SOC_REG_INT_TOP_MMU_PLL3_SSC_CTRLr],
    &soc_reg_list[SOC_REG_INT_TOP_MMU_PLL_INITr],
    &soc_reg_list[SOC_REG_INT_TOP_MMU_PLL_STATUS0r],
    &soc_reg_list[SOC_REG_INT_TOP_MMU_PLL_STATUS1r],
    &soc_reg_list[SOC_REG_INT_TOP_QUAD0_MDIO_CONFIG_0r],
    &soc_reg_list[SOC_REG_INT_TOP_QUAD0_MDIO_CONFIG_1r],
    &soc_reg_list[SOC_REG_INT_TOP_QUAD0_MDIO_CONFIG_2r],
    &soc_reg_list[SOC_REG_INT_TOP_QUAD1_MDIO_CONFIG_0r],
    &soc_reg_list[SOC_REG_INT_TOP_QUAD1_MDIO_CONFIG_1r],
    &soc_reg_list[SOC_REG_INT_TOP_QUAD1_MDIO_CONFIG_2r],
    &soc_reg_list[SOC_REG_INT_TOP_SOFT_RESET_REGr],
    &soc_reg_list[SOC_REG_INT_TOP_SOFT_RESET_REG_2r],
    &soc_reg_list[SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_1r],
    &soc_reg_list[SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_2r],
    &soc_reg_list[SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_3r],
    &soc_reg_list[SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_4r],
    &soc_reg_list[SOC_REG_INT_TOP_TAP_CONTROLr],
    &soc_reg_list[SOC_REG_INT_TOP_THERMAL_PVTMON_CALIBRATIONr],
    &soc_reg_list[SOC_REG_INT_TOP_THERMAL_PVTMON_CTRLr],
    &soc_reg_list[SOC_REG_INT_TOP_THERMAL_PVTMON_CTRL_2r],
    &soc_reg_list[SOC_REG_INT_TOP_THERMAL_PVTMON_RESULT_0r],
    &soc_reg_list[SOC_REG_INT_TOP_THERMAL_PVTMON_RESULT_1r],
    &soc_reg_list[SOC_REG_INT_TOP_THERMAL_PVTMON_RESULT_2r],
    &soc_reg_list[SOC_REG_INT_TOP_THERMAL_PVTMON_RESULT_3r],
    &soc_reg_list[SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_0r],
    &soc_reg_list[SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_1r],
    &soc_reg_list[SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_2r],
    &soc_reg_list[SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_3r],
    &soc_reg_list[SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_4r],
    &soc_reg_list[SOC_REG_INT_TOP_TIME_SYNC_PLL_STATUSr],
    &soc_reg_list[SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_1r],
    &soc_reg_list[SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_2r],
    &soc_reg_list[SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_3r],
    &soc_reg_list[SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_4r],
    &soc_reg_list[SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_5r],
    &soc_reg_list[SOC_REG_INT_TOP_XGXS0_PLL_STATUSr],
    &soc_reg_list[SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_1r],
    &soc_reg_list[SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_2r],
    &soc_reg_list[SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_3r],
    &soc_reg_list[SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_4r],
    &soc_reg_list[SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_5r],
    &soc_reg_list[SOC_REG_INT_TOP_XGXS1_PLL_STATUSr],
    &soc_reg_list[SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_0r],
    &soc_reg_list[SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_1r],
    &soc_reg_list[SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_2r],
    &soc_reg_list[SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_3r],
    NULL,    /* TOQEMPTY */
    NULL,    /* TOQEMPTY_64 */
    NULL,    /* TOQEMPTY_CPU_PORT_0 */
    NULL,    /* TOQEMPTY_CPU_PORT_1 */
    NULL,    /* TOQ_ACTIVATEQ */
    NULL,    /* TOQ_ACTIVATEQ_64 */
    NULL,    /* TOQ_ACTIVATEQ_CPU_PORT_0 */
    NULL,    /* TOQ_ACTIVATEQ_CPU_PORT_1 */
    NULL,    /* TOQ_CELLHDRERRPTR */
    NULL,    /* TOQ_CELLLINKERRPTR */
    NULL,    /* TOQ_CONFIG */
    NULL,    /* TOQ_CONFIG_64 */
    NULL,    /* TOQ_COS_SWITCH_STATUS */
    NULL,    /* TOQ_CPQLINKERRPTR */
    &soc_reg_list[SOC_REG_INT_TOQ_DEBUG_EXT_PQE_WATERMARKr],
    &soc_reg_list[SOC_REG_INT_TOQ_DEBUG_INT_PQE_WATERMARKr],
    NULL,    /* TOQ_DIS_IPMC_REPLICATION */
    NULL,    /* TOQ_DIS_IPMC_REPLICATION_64 */
    &soc_reg_list[SOC_REG_INT_TOQ_ECC_DEBUGr],
    &soc_reg_list[SOC_REG_INT_TOQ_EG_CREDITr],
    NULL,    /* TOQ_EMPTY_DEQ_STATUS */
    NULL,    /* TOQ_ENQIPMCGRPERRPTR0 */
    NULL,    /* TOQ_ENQIPMCGRPERRPTR1 */
    NULL,    /* TOQ_ENQ_DROP_CNT */
    NULL,    /* TOQ_EP_BP_STATUS */
    NULL,    /* TOQ_EP_CREDIT */
    NULL,    /* TOQ_ERRINTR */
    NULL,    /* TOQ_ERRINTR0 */
    NULL,    /* TOQ_ERRINTR1 */
    NULL,    /* TOQ_ERRINTR0_64 */
    &soc_reg_list[SOC_REG_INT_TOQ_ERROR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TOQ_ERROR_MASK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TOQ_EXT_MEM_BW_MAP_TABLEr],
    &soc_reg_list[SOC_REG_INT_TOQ_EXT_MEM_BW_TIMER_CFGr],
    NULL,    /* TOQ_FAST_FLUSH */
    NULL,    /* TOQ_IPMCERRINTR */
    NULL,    /* TOQ_IPMCGRPERRPTR0 */
    NULL,    /* TOQ_IPMCGRPERRPTR1 */
    NULL,    /* TOQ_IPMCVLANERRPTR */
    NULL,    /* TOQ_IPMC_FAST_FLUSH */
    NULL,    /* TOQ_IPMC_FAST_FLUSH_64 */
    NULL,    /* TOQ_IPMC_REPLICATION_STAT */
    NULL,    /* TOQ_IPMC_REPLICATION_STAT_64 */
    &soc_reg_list[SOC_REG_INT_TOQ_MEM_DEBUGr],
    NULL,    /* TOQ_PKTHDR1ERRPTR */
    NULL,    /* TOQ_PKTLINKERRINTR */
    NULL,    /* TOQ_PKTLINKERRPTR */
    NULL,    /* TOQ_PORT_ACTIVATE_PIPE0 */
    NULL,    /* TOQ_PORT_ACTIVATE_PIPE1 */
    &soc_reg_list[SOC_REG_INT_TOQ_PORT_BW_CTRLr],
    NULL,    /* TOQ_PORT_NOTEMPTY_PIPE0 */
    NULL,    /* TOQ_PORT_NOTEMPTY_PIPE1 */
    NULL,    /* TOQ_PORT_STATUS */
    NULL,    /* TOQ_PORT_STATUS_MASK */
    NULL,    /* TOQ_PORT_STATUS_PIPE0 */
    NULL,    /* TOQ_PORT_STATUS_PIPE1 */
    NULL,    /* TOQ_PTR_SEL_CFG */
    NULL,    /* TOQ_PTR_SEL_STATUS0 */
    NULL,    /* TOQ_PTR_SEL_STATUS1 */
    &soc_reg_list[SOC_REG_INT_TOQ_QEN_ACCOUNT_CFGr],
    NULL,    /* TOQ_QUEUESTAT */
    NULL,    /* TOQ_QUEUESTAT_64 */
    NULL,    /* TOQ_QUEUESTAT_CPU_PORT_0 */
    NULL,    /* TOQ_QUEUESTAT_CPU_PORT_1 */
    &soc_reg_list[SOC_REG_INT_TOQ_QUEUE_FLUSH0r],
    &soc_reg_list[SOC_REG_INT_TOQ_QUEUE_FLUSH1r],
    &soc_reg_list[SOC_REG_INT_TOQ_QUEUE_FLUSH2r],
    &soc_reg_list[SOC_REG_INT_TOQ_QUEUE_FLUSH3r],
    NULL,    /* TOQ_RDEFIFOERRPTR */
    NULL,    /* TOQ_RDE_THRESHOLD */
    NULL,    /* TOQ_SPARE */
    NULL,    /* TOQ_UCQRPERRPTR */
    NULL,    /* TOQ_UCQWPERRPTR */
    NULL,    /* TOQ_WLP_THROTTLE */
    &soc_reg_list[SOC_REG_INT_TOS_FN_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_TOS_FN_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_TOS_FN_PARITY_STATUS_NACK_BCM56840_A0r],
    NULL,    /* TOTALDYNCELLLIMIT */
    NULL,    /* TOTALDYNCELLRESETLIMIT */
    NULL,    /* TOTALDYNCELLSETLIMIT */
    NULL,    /* TOTALDYNCELLUSED */
    NULL,    /* TOTAL_BUFFER_COUNT */
    &soc_reg_list[SOC_REG_INT_TOTAL_BUFFER_COUNT_CELL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TOTAL_BUFFER_COUNT_CELL_SP_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TOTAL_BUFFER_COUNT_CELL_SP_SHARED_BCM56440_A0r],
    NULL,    /* TOTAL_BUFFER_COUNT_PACKET */
    NULL,    /* TOTAL_BUFFER_COUNT_PACKET_SP */
    NULL,    /* TOTAL_BUFFER_COUNT_PACKET_SP_SHARED */
    NULL,    /* TOTAL_LIMIT_STATE */
    NULL,    /* TOTAL_SHARED_AVAIL_THRESH */
    NULL,    /* TOTAL_SHARED_COUNT */
    NULL,    /* TOTAL_SHARED_COUNT_CELL */
    NULL,    /* TOTAL_SHARED_COUNT_PACKET */
    NULL,    /* TOTAL_SHARED_LIMIT */
    NULL,    /* TOTAL_SHARED_LIMIT_CELL */
    NULL,    /* TOTAL_SHARED_LIMIT_PACKET */
    NULL,    /* TOT_PKT_CNT */
    &soc_reg_list[SOC_REG_INT_TOVR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TPCE_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TPCHSTr],
    &soc_reg_list[SOC_REG_INT_TPECFGr],
    &soc_reg_list[SOC_REG_INT_TPFC0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TPFC1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TPFC2_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TPFC3_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TPFC4_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TPFC5_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TPFC6_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TPFC7_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TPKT_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TPOK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TPPCFGr],
    NULL,    /* TR64 */
    NULL,    /* TR127 */
    NULL,    /* TR255 */
    NULL,    /* TR511 */
    NULL,    /* TR1023 */
    NULL,    /* TR1518 */
    NULL,    /* TR2047 */
    NULL,    /* TR4095 */
    NULL,    /* TR9216 */
    NULL,    /* TRACE_IF_DEQDONE_CAPT_0 */
    NULL,    /* TRACE_IF_DEQDONE_CAPT_1 */
    NULL,    /* TRACE_IF_DEQDONE_CAPT_2 */
    NULL,    /* TRACE_IF_DEQDONE_CONTROL */
    NULL,    /* TRACE_IF_DEQDONE_COUNTER */
    NULL,    /* TRACE_IF_DEQDONE_MASK0_FIELD */
    NULL,    /* TRACE_IF_DEQDONE_MASK1_FIELD */
    NULL,    /* TRACE_IF_DEQDONE_MASK2_FIELD */
    NULL,    /* TRACE_IF_DEQDONE_VALUE0_FIELD */
    NULL,    /* TRACE_IF_DEQDONE_VALUE1_FIELD */
    NULL,    /* TRACE_IF_DEQDONE_VALUE2_FIELD */
    NULL,    /* TRACE_IF_DEQD_CAPT_0 */
    NULL,    /* TRACE_IF_DEQD_CAPT_1 */
    NULL,    /* TRACE_IF_DEQD_CONTROL */
    NULL,    /* TRACE_IF_DEQD_COUNTER */
    NULL,    /* TRACE_IF_DEQD_MASK_FIELD */
    NULL,    /* TRACE_IF_DEQD_VALUE_FIELD */
    NULL,    /* TRACE_IF_DEQR_CONTROL */
    NULL,    /* TRACE_IF_DEQR_COUNTER */
    NULL,    /* TRACE_IF_DEQR_MASK_FIELD */
    NULL,    /* TRACE_IF_DEQR_VALUE_FIELD */
    NULL,    /* TRACE_IF_DEQ_CAPT_0 */
    NULL,    /* TRACE_IF_DEQ_CAPT_1 */
    NULL,    /* TRACE_IF_DEQ_CONTROL */
    NULL,    /* TRACE_IF_DEQ_COUNTER */
    NULL,    /* TRACE_IF_DEQ_MASK_FIELD */
    NULL,    /* TRACE_IF_DEQ_VALUE_FIELD */
    NULL,    /* TRACE_IF_ENQDONE_CAPT_0 */
    NULL,    /* TRACE_IF_ENQDONE_CAPT_1 */
    NULL,    /* TRACE_IF_ENQDONE_CONTROL */
    NULL,    /* TRACE_IF_ENQDONE_COUNTER */
    NULL,    /* TRACE_IF_ENQDONE_MASK0_FIELD */
    NULL,    /* TRACE_IF_ENQDONE_MASK1_FIELD */
    NULL,    /* TRACE_IF_ENQDONE_VALUE0_FIELD */
    NULL,    /* TRACE_IF_ENQDONE_VALUE1_FIELD */
    NULL,    /* TRACE_IF_ENQD_CONTROL */
    NULL,    /* TRACE_IF_ENQD_COUNTER */
    NULL,    /* TRACE_IF_ENQD_MASK_FIELD */
    NULL,    /* TRACE_IF_ENQD_VALUE_FIELD */
    NULL,    /* TRACE_IF_ENQR_CONTROL */
    NULL,    /* TRACE_IF_ENQR_COUNTER */
    NULL,    /* TRACE_IF_ENQR_MASK_FIELD */
    NULL,    /* TRACE_IF_ENQR_VALUE_FIELD */
    NULL,    /* TRACE_IF_ENQ_CAPT_0 */
    NULL,    /* TRACE_IF_ENQ_CAPT_1 */
    NULL,    /* TRACE_IF_ENQ_CONTROL */
    NULL,    /* TRACE_IF_ENQ_COUNTER */
    NULL,    /* TRACE_IF_ENQ_MASK_FIELD */
    NULL,    /* TRACE_IF_ENQ_VALUE_FIELD */
    NULL,    /* TRACE_IF_FABRIC_GRANT_REQ_CAPT_0 */
    NULL,    /* TRACE_IF_FABRIC_GRANT_REQ_CAPT_1 */
    NULL,    /* TRACE_IF_FABRIC_GRANT_REQ_CAPT_2 */
    NULL,    /* TRACE_IF_FABRIC_GRANT_REQ_CAPT_3 */
    NULL,    /* TRACE_IF_FABRIC_GRANT_REQ_CONTROL */
    NULL,    /* TRACE_IF_FABRIC_GRANT_REQ_COUNTER */
    NULL,    /* TRACE_IF_FABRIC_GRANT_REQ_MASK0_FIELD */
    NULL,    /* TRACE_IF_FABRIC_GRANT_REQ_MASK1_FIELD */
    NULL,    /* TRACE_IF_FABRIC_GRANT_REQ_MASK2_FIELD */
    NULL,    /* TRACE_IF_FABRIC_GRANT_REQ_MASK3_FIELD */
    NULL,    /* TRACE_IF_FABRIC_GRANT_REQ_VALUE0_FIELD */
    NULL,    /* TRACE_IF_FABRIC_GRANT_REQ_VALUE1_FIELD */
    NULL,    /* TRACE_IF_FABRIC_GRANT_REQ_VALUE2_FIELD */
    NULL,    /* TRACE_IF_FABRIC_GRANT_REQ_VALUE3_FIELD */
    NULL,    /* TRACE_IF_LOCAL_GRANT_REQ_CAPT_0 */
    NULL,    /* TRACE_IF_LOCAL_GRANT_REQ_CONTROL */
    NULL,    /* TRACE_IF_LOCAL_GRANT_REQ_COUNTER */
    NULL,    /* TRACE_IF_LOCAL_GRANT_REQ_MASK0_FIELD */
    NULL,    /* TRACE_IF_LOCAL_GRANT_REQ_VALUE0_FIELD */
    NULL,    /* TRACE_IF_QM_QS_RATE_READ_CAPT_0 */
    NULL,    /* TRACE_IF_QM_QS_RATE_READ_CONTROL */
    NULL,    /* TRACE_IF_QM_QS_RATE_READ_COUNTER */
    NULL,    /* TRACE_IF_QM_QS_RATE_READ_MASK0_FIELD */
    NULL,    /* TRACE_IF_QM_QS_RATE_READ_VALUE0_FIELD */
    NULL,    /* TRACE_IF_QS_DEQR_CAPT */
    NULL,    /* TRACE_IF_RB_ENQD_CAPT_0 */
    NULL,    /* TRACE_IF_RB_ENQD_CAPT_1 */
    NULL,    /* TRACE_IF_RB_ENQR_CAPT_0 */
    NULL,    /* TRACE_IF_RB_ENQR_CAPT_1 */
    NULL,    /* TRACE_IF_SCI_QS_RATE_UPD_CAPT_0 */
    NULL,    /* TRACE_IF_SCI_QS_RATE_UPD_CAPT_1 */
    NULL,    /* TRACE_IF_SCI_QS_RATE_UPD_CONTROL */
    NULL,    /* TRACE_IF_SCI_QS_RATE_UPD_COUNTER */
    NULL,    /* TRACE_IF_SCI_QS_RATE_UPD_MASK0_FIELD */
    NULL,    /* TRACE_IF_SCI_QS_RATE_UPD_MASK1_FIELD */
    NULL,    /* TRACE_IF_SCI_QS_RATE_UPD_VALUE0_FIELD */
    NULL,    /* TRACE_IF_SCI_QS_RATE_UPD_VALUE1_FIELD */
    NULL,    /* TRACE_IF_SCPB_CAPT_0 */
    NULL,    /* TRACE_IF_SCPB_CAPT_1 */
    NULL,    /* TRACE_IF_SCPB_CONTROL */
    NULL,    /* TRACE_IF_SCPB_COUNTER */
    NULL,    /* TRACE_IF_SCPB_MASK_FIELD */
    NULL,    /* TRACE_IF_SCPB_VALUE_FIELD */
    NULL,    /* TRACE_IF_STATUS */
    NULL,    /* TRACE_IF_STATUS_MASK */
    NULL,    /* TRILL_DROP_CONTROL */
    NULL,    /* TRILL_RBRIDGE_NICKNAME_SELECT */
    &soc_reg_list[SOC_REG_INT_NIV_VLAN_TAGGED_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TRILL_RX_PKTS_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_NIV_FORWARDING_DROP_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_TRILL_RX_PKTS_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TRILL_RX_PKTS_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* TRMGV */
    &soc_reg_list[SOC_REG_INT_TRPKT_BCM56440_A0r],
    NULL,    /* TRUNK_BITMAP_ECC_STATUS */
    &soc_reg_list[SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* TRUNK_EGR_MASK_PARITY_CONTROL */
    NULL,    /* TRUNK_EGR_MASK_PARITY_STATUS_INTR */
    NULL,    /* TRUNK_EGR_MASK_PARITY_STATUS_NACK */
    NULL,    /* TRUNK_GROUP_PARITY_CONTROL */
    NULL,    /* TRUNK_GROUP_PARITY_STATUS_INTR */
    NULL,    /* TRUNK_GROUP_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_TRUNK_MEMBER_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TRUNK_MEMBER_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_TS125M1r],
    &soc_reg_list[SOC_REG_INT_TS125M2r],
    &soc_reg_list[SOC_REG_INT_TSCL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TSOFPH_CID_0r],
    &soc_reg_list[SOC_REG_INT_TSOFPH_CID_1r],
    &soc_reg_list[SOC_REG_INT_TSOFPH_CID_2r],
    &soc_reg_list[SOC_REG_INT_TSOFPH_CID_3r],
    &soc_reg_list[SOC_REG_INT_TSOFPH_CID_4r],
    &soc_reg_list[SOC_REG_INT_TSOFPH_CID_5r],
    &soc_reg_list[SOC_REG_INT_TSOFPH_CID_6r],
    &soc_reg_list[SOC_REG_INT_TSOFPH_CID_7r],
    &soc_reg_list[SOC_REG_INT_TSOFPH_CID_8r],
    &soc_reg_list[SOC_REG_INT_TSOFPH_CID_9r],
    &soc_reg_list[SOC_REG_INT_TSOFPH_CID_10r],
    &soc_reg_list[SOC_REG_INT_TSOFPH_CID_11r],
    &soc_reg_list[SOC_REG_INT_TSOFPH_CID_12r],
    &soc_reg_list[SOC_REG_INT_TSOFPH_CID_13r],
    &soc_reg_list[SOC_REG_INT_TSOFPH_CID_14r],
    &soc_reg_list[SOC_REG_INT_TSOFPH_CID_15r],
    &soc_reg_list[SOC_REG_INT_TSOSPER1_CID_0r],
    &soc_reg_list[SOC_REG_INT_TSOSPER1_CID_1r],
    &soc_reg_list[SOC_REG_INT_TSOSPER1_CID_2r],
    &soc_reg_list[SOC_REG_INT_TSOSPER1_CID_3r],
    &soc_reg_list[SOC_REG_INT_TSOSPER1_CID_4r],
    &soc_reg_list[SOC_REG_INT_TSOSPER1_CID_5r],
    &soc_reg_list[SOC_REG_INT_TSOSPER1_CID_6r],
    &soc_reg_list[SOC_REG_INT_TSOSPER1_CID_7r],
    &soc_reg_list[SOC_REG_INT_TSOSPER1_CID_8r],
    &soc_reg_list[SOC_REG_INT_TSOSPER1_CID_9r],
    &soc_reg_list[SOC_REG_INT_TSOSPER1_CID_10r],
    &soc_reg_list[SOC_REG_INT_TSOSPER1_CID_11r],
    &soc_reg_list[SOC_REG_INT_TSOSPER1_CID_12r],
    &soc_reg_list[SOC_REG_INT_TSOSPER1_CID_13r],
    &soc_reg_list[SOC_REG_INT_TSOSPER1_CID_14r],
    &soc_reg_list[SOC_REG_INT_TSOSPER1_CID_15r],
    &soc_reg_list[SOC_REG_INT_TSOSPER2_CID_0r],
    &soc_reg_list[SOC_REG_INT_TSOSPER2_CID_1r],
    &soc_reg_list[SOC_REG_INT_TSOSPER2_CID_2r],
    &soc_reg_list[SOC_REG_INT_TSOSPER2_CID_3r],
    &soc_reg_list[SOC_REG_INT_TSOSPER2_CID_4r],
    &soc_reg_list[SOC_REG_INT_TSOSPER2_CID_5r],
    &soc_reg_list[SOC_REG_INT_TSOSPER2_CID_6r],
    &soc_reg_list[SOC_REG_INT_TSOSPER2_CID_7r],
    &soc_reg_list[SOC_REG_INT_TSOSPER2_CID_8r],
    &soc_reg_list[SOC_REG_INT_TSOSPER2_CID_9r],
    &soc_reg_list[SOC_REG_INT_TSOSPER2_CID_10r],
    &soc_reg_list[SOC_REG_INT_TSOSPER2_CID_11r],
    &soc_reg_list[SOC_REG_INT_TSOSPER2_CID_12r],
    &soc_reg_list[SOC_REG_INT_TSOSPER2_CID_13r],
    &soc_reg_list[SOC_REG_INT_TSOSPER2_CID_14r],
    &soc_reg_list[SOC_REG_INT_TSOSPER2_CID_15r],
    NULL,    /* TSPDR */
    NULL,    /* TS_CONFIG0 */
    NULL,    /* TS_CONFIG1 */
    NULL,    /* TS_CONFIG2 */
    NULL,    /* TS_CONFIG3 */
    NULL,    /* TS_CONFIG4 */
    NULL,    /* TS_CONFIG5 */
    NULL,    /* TS_CONFIG6 */
    &soc_reg_list[SOC_REG_INT_TS_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_TS_CONTROL_1_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_TS_CONTROL_2_BCM56840_A0r],
    NULL,    /* TS_DEBUG_INFO */
    NULL,    /* TS_DEBUG_L1_STATUS */
    NULL,    /* TS_DEBUG_L1_STATUS_MASK */
    NULL,    /* TS_DEBUG_L2_STATUS */
    NULL,    /* TS_DEBUG_L2_STATUS_MASK */
    NULL,    /* TS_DEBUG_L3_STATUS */
    NULL,    /* TS_DEBUG_L3_STATUS_MASK */
    NULL,    /* TS_DEBUG_L4_STATUS */
    NULL,    /* TS_DEBUG_L4_STATUS_MASK */
    NULL,    /* TS_DEBUG_L5_STATUS */
    NULL,    /* TS_DEBUG_L5_STATUS_MASK */
    NULL,    /* TS_DEBUG_L6_STATUS */
    NULL,    /* TS_DEBUG_L6_STATUS_MASK */
    NULL,    /* TS_DEBUG_L7_STATUS */
    NULL,    /* TS_DEBUG_L7_STATUS_MASK */
    NULL,    /* TS_DEBUG_LEAF_STATUS */
    NULL,    /* TS_DEBUG_LEAF_STATUS_MASK */
    NULL,    /* TS_DEBUG_TRACE_GRANT_CAPT0 */
    NULL,    /* TS_DEBUG_TRACE_GRANT_CONTROL */
    NULL,    /* TS_DEBUG_TRACE_GRANT_COUNTER */
    NULL,    /* TS_DEBUG_TRACE_GRANT_FIELD_MASK0 */
    NULL,    /* TS_DEBUG_TRACE_GRANT_FIELD_VALUE0 */
    NULL,    /* TS_DEBUG_TRACE_PRI_CAPT0 */
    NULL,    /* TS_DEBUG_TRACE_PRI_CAPT1 */
    NULL,    /* TS_DEBUG_TRACE_PRI_CONTROL */
    NULL,    /* TS_DEBUG_TRACE_PRI_COUNTER */
    NULL,    /* TS_DEBUG_TRACE_PRI_FIELD_MASK0 */
    NULL,    /* TS_DEBUG_TRACE_PRI_FIELD_MASK1 */
    NULL,    /* TS_DEBUG_TRACE_PRI_FIELD_VALUE0 */
    NULL,    /* TS_DEBUG_TRACE_PRI_FIELD_VALUE1 */
    NULL,    /* TS_DEBUG_TRACE_STATUS */
    NULL,    /* TS_DEBUG_TRACE_STATUS_MASK */
    NULL,    /* TS_ECC_DEBUG0 */
    NULL,    /* TS_ECC_DEBUG1 */
    NULL,    /* TS_ECC_DEBUG2 */
    NULL,    /* TS_ECC_ERROR0 */
    NULL,    /* TS_ECC_ERROR1 */
    NULL,    /* TS_ECC_ERROR2 */
    NULL,    /* TS_ECC_ERROR0_MASK */
    NULL,    /* TS_ECC_ERROR1_MASK */
    NULL,    /* TS_ECC_ERROR2_MASK */
    NULL,    /* TS_ECC_STATUS0 */
    NULL,    /* TS_ECC_STATUS1 */
    NULL,    /* TS_ECC_STATUS2 */
    NULL,    /* TS_ECC_STATUS3 */
    NULL,    /* TS_ECC_STATUS4 */
    NULL,    /* TS_ECC_STATUS5 */
    NULL,    /* TS_ECC_STATUS6 */
    NULL,    /* TS_ECC_STATUS7 */
    NULL,    /* TS_ECC_STATUS8 */
    NULL,    /* TS_ECC_STATUS9 */
    NULL,    /* TS_ECC_STATUS10 */
    NULL,    /* TS_ECC_STATUS11 */
    NULL,    /* TS_ECC_STATUS12 */
    NULL,    /* TS_ECC_STATUS13 */
    NULL,    /* TS_LEVEL1_CONFIG0 */
    NULL,    /* TS_LEVEL2_CONFIG0 */
    NULL,    /* TS_LEVEL3_CONFIG0 */
    NULL,    /* TS_LEVEL4_CONFIG0 */
    NULL,    /* TS_LEVEL5_CONFIG0 */
    NULL,    /* TS_LEVEL6_CONFIG0 */
    NULL,    /* TS_LEVEL7_CONFIG0 */
    NULL,    /* TS_MEM_DEBUG0 */
    NULL,    /* TS_MEM_DEBUG1 */
    NULL,    /* TS_MEM_DEBUG2 */
    NULL,    /* TS_MEM_DEBUG3 */
    NULL,    /* TS_MEM_DEBUG4 */
    NULL,    /* TS_PRI_SB_DEBUG */
    NULL,    /* TS_QSB_RATE_SB_DEBUG */
    &soc_reg_list[SOC_REG_INT_TS_STATUS_CNTRL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TTL_FN_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_TTL_FN_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_TTL_FN_PARITY_STATUS_NACK_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_TUCA_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TUFL_BCM56440_A0r],
    NULL,    /* TUNNEL_CAM_BIST_ENABLE */
    NULL,    /* TUNNEL_CAM_BIST_S2_STATUS */
    NULL,    /* TUNNEL_CAM_BIST_S3_STATUS */
    NULL,    /* TUNNEL_CAM_BIST_S5_STATUS */
    NULL,    /* TUNNEL_CAM_BIST_S6_STATUS */
    NULL,    /* TUNNEL_CAM_BIST_S8_STATUS */
    NULL,    /* TUNNEL_CAM_BIST_STATUS */
    NULL,    /* TUNNEL_SAM */
    NULL,    /* TVLAN */
    &soc_reg_list[SOC_REG_INT_TVLN_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TXAEMPTHr],
    &soc_reg_list[SOC_REG_INT_TXAFULLTHr],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_0r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_1r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_2r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_3r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_4r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_5r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_6r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_7r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_8r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_9r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_10r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_11r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_12r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_13r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_14r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_15r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_16r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_17r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_18r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_19r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_20r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_21r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_22r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_23r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_24r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_25r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_26r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_27r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_28r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_29r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_30r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_31r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_32r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_33r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_34r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_35r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_36r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_37r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_38r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_39r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_40r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_41r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_42r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_43r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_44r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_45r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_46r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_47r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_48r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_49r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_50r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_51r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_52r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_53r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_54r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_55r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_56r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_57r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_58r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_59r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_60r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_61r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_62r],
    &soc_reg_list[SOC_REG_INT_TXCASCFG_CHID_63r],
    &soc_reg_list[SOC_REG_INT_TXCASDELr],
    &soc_reg_list[SOC_REG_INT_TXCF_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TXCL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TXFIFO_STAT_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TXFILLTHr],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_0r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_1r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_2r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_3r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_4r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_5r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_6r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_7r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_8r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_9r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_10r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_11r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_12r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_13r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_14r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_15r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_16r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_17r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_18r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_19r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_20r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_21r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_22r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_23r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_24r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_25r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_26r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_27r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_28r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_29r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_30r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_31r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_32r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_33r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_34r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_35r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_36r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_37r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_38r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_39r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_40r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_41r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_42r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_43r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_44r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_45r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_46r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_47r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_48r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_49r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_50r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_51r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_52r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_53r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_54r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_55r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_56r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_57r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_58r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_59r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_60r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_61r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_62r],
    &soc_reg_list[SOC_REG_INT_TXHDRCFG_CHID_63r],
    NULL,    /* TXLLFCMSGCNT */
    &soc_reg_list[SOC_REG_INT_TXPF_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TXPP_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TXPREAMBLEr],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_0r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_1r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_2r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_3r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_4r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_5r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_6r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_7r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_8r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_9r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_10r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_11r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_12r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_13r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_14r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_15r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_16r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_17r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_18r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_19r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_20r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_21r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_22r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_23r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_24r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_25r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_26r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_27r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_28r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_29r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_30r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_31r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_32r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_33r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_34r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_35r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_36r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_37r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_38r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_39r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_40r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_41r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_42r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_43r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_44r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_45r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_46r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_47r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_48r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_49r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_50r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_51r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_52r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_53r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_54r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_55r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_56r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_57r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_58r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_59r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_60r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_61r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_62r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS1_CHID_63r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_0r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_1r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_2r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_3r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_4r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_5r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_6r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_7r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_8r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_9r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_10r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_11r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_12r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_13r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_14r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_15r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_16r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_17r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_18r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_19r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_20r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_21r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_22r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_23r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_24r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_25r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_26r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_27r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_28r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_29r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_30r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_31r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_32r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_33r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_34r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_35r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_36r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_37r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_38r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_39r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_40r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_41r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_42r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_43r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_44r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_45r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_46r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_47r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_48r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_49r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_50r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_51r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_52r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_53r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_54r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_55r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_56r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_57r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_58r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_59r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_60r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_61r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_62r],
    &soc_reg_list[SOC_REG_INT_TXRTPTS2_CHID_63r],
    NULL,    /* TX_CI_CONFIG */
    NULL,    /* TX_CNT_CONFIG */
    NULL,    /* TX_CONFIG0 */
    NULL,    /* TX_CONFIG1 */
    NULL,    /* TX_CONFIG2 */
    NULL,    /* TX_CONFIG3 */
    NULL,    /* TX_CONFIG4 */
    NULL,    /* TX_CONFIG5 */
    NULL,    /* TX_CONFIG6 */
    NULL,    /* TX_DEBUG_CAPTURE_CONFIG */
    NULL,    /* TX_DEBUG_CRC_ERROR_CNT */
    NULL,    /* TX_DEBUG_DEQUEUE_REQUEST_0 */
    NULL,    /* TX_DEBUG_DEQUEUE_REQUEST_1 */
    NULL,    /* TX_DEBUG_DEQUEUE_REQUEST_2 */
    NULL,    /* TX_DEBUG_DEQUEUE_REQUEST_3 */
    NULL,    /* TX_DEBUG_DEQUEUE_REQUEST_4 */
    NULL,    /* TX_DEBUG_DEQUEUE_REQUEST_5 */
    NULL,    /* TX_DEBUG_GRANT_TO_DEQ */
    NULL,    /* TX_DEBUG_HEC_CORR_ERROR_CNT */
    NULL,    /* TX_DEBUG_HEC_UNCORR_ERROR_CNT */
    NULL,    /* TX_DEBUG_INFO_0 */
    NULL,    /* TX_DEBUG_INFO_1 */
    NULL,    /* TX_DEBUG_TEST_BYTE_CNT */
    NULL,    /* TX_DEBUG_TEST_PCKT_CNT */
    NULL,    /* TX_DEBUG_TEST_PCKT_THRESHOLD */
    NULL,    /* TX_ECC_DEBUG */
    NULL,    /* TX_ECC_ERROR_0 */
    NULL,    /* TX_ECC_ERROR_0_MASK */
    NULL,    /* TX_ECC_STATUS0 */
    &soc_reg_list[SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM56440_A0r],
    NULL,    /* TX_ERROR_0 */
    NULL,    /* TX_ERROR_0_MASK */
    NULL,    /* TX_ERROR_HALT_MASK_0 */
    NULL,    /* TX_FIRST_CI_LOOKUP0 */
    NULL,    /* TX_FIRST_CI_LOOKUP1 */
    NULL,    /* TX_FIRST_CI_LOOKUP2 */
    NULL,    /* TX_FIRST_CI_LOOKUP3 */
    NULL,    /* TX_FIRST_CI_LOOKUP4 */
    NULL,    /* TX_FIRST_CI_LOOKUP5 */
    &soc_reg_list[SOC_REG_INT_TX_IPG_LENGTH_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM56440_A0r],
    NULL,    /* TX_PFC_CONFIG */
    NULL,    /* TX_PFC_SRC_PORT_LKUP_CFG */
    NULL,    /* TX_PFC_SRC_PORT_LKUP_DEBUG */
    NULL,    /* TX_PKT_CNT */
    NULL,    /* TX_PKT_CNT_31_0 */
    NULL,    /* TX_PKT_CNT_39_32 */
    NULL,    /* TX_PKT_CNT_39_32_SNAP */
    NULL,    /* TX_PKT_HDR_ADJUST0 */
    NULL,    /* TX_PKT_HDR_ADJUST1 */
    NULL,    /* TX_PKT_HDR_ADJUST2 */
    NULL,    /* TX_PKT_HDR_ADJUST3 */
    NULL,    /* TX_PKT_HDR_ADJUST4 */
    &soc_reg_list[SOC_REG_INT_TX_PREAMBLE_BCM56440_A0r],
    NULL,    /* TX_RAM_TM0 */
    NULL,    /* TX_SW_RESET */
    NULL,    /* TX_TEST_IFH_0 */
    NULL,    /* TX_TEST_IFH_1 */
    NULL,    /* TX_TEST_IFH_2 */
    &soc_reg_list[SOC_REG_INT_TX_TS_DATA_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_TX_TS_SEQ_IDr],
    NULL,    /* UCQRPMEMDEBUG */
    NULL,    /* UCQWPMEMDEBUG */
    NULL,    /* UCQ_COS_EMPTY_REG */
    NULL,    /* UCQ_EXTCOS1_EMPTY_REG */
    &soc_reg_list[SOC_REG_INT_UC_0_CONFIGr],
    &soc_reg_list[SOC_REG_INT_UC_0_DEBUG_CONFIGr],
    &soc_reg_list[SOC_REG_INT_UC_0_DEBUG_STATUSr],
    &soc_reg_list[SOC_REG_INT_UC_0_RST_CONTROLr],
    &soc_reg_list[SOC_REG_INT_UC_0_STATUSr],
    &soc_reg_list[SOC_REG_INT_UC_0_TIMER_INTR_MASKr],
    &soc_reg_list[SOC_REG_INT_UC_1_CONFIGr],
    &soc_reg_list[SOC_REG_INT_UC_1_DEBUG_CONFIGr],
    &soc_reg_list[SOC_REG_INT_UC_1_DEBUG_STATUSr],
    &soc_reg_list[SOC_REG_INT_UC_1_RST_CONTROLr],
    &soc_reg_list[SOC_REG_INT_UC_1_STATUSr],
    &soc_reg_list[SOC_REG_INT_UC_1_TIMER_INTR_MASKr],
    &soc_reg_list[SOC_REG_INT_UDF_CAM_BIST_CONFIG_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_UDF_CAM_BIST_DBG_DATA_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_UDF_CAM_BIST_STATUS_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_UDF_CAM_DBGCTRL_BCM56840_A0r],
    NULL,    /* UDF_CONFIG */
    NULL,    /* UDF_ETHERTYPE_MATCH */
    NULL,    /* UDF_IPPROTO_MATCH */
    NULL,    /* UFLOW_AGED_COUNT */
    NULL,    /* UFLOW_DEBUG_RANGE */
    NULL,    /* UFLOW_HASH_CONTROL_RTAG7 */
    NULL,    /* UFLOW_INACTIVE_COUNT */
    NULL,    /* UFLOW_LFSR_CONTROL */
    NULL,    /* UFLOW_PORT_CONTROL */
    NULL,    /* UFLOW_REBALANCE_COUNT */
    NULL,    /* UFLOW_TABLE_CONTROL */
    NULL,    /* UFLOW_TABLE_SIZE */
    NULL,    /* UFLOW_TIMER_CONTROL */
    NULL,    /* UFLOW_TIMER_STATUS */
    &soc_reg_list[SOC_REG_INT_UMAC_EEE_CTRL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_UMAC_EEE_REF_COUNT_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_UMAC_RX_PKT_DROP_STATUSr],
    &soc_reg_list[SOC_REG_INT_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_UMAC_TIMESTAMP_ADJUSTr],
    NULL,    /* UMAN_EP_FLSH_WAIT_CNTR */
    NULL,    /* UMAN_IP_FLSH_WAIT_CNTR */
    NULL,    /* UMAN_LINKUP_DLY_CNTR */
    NULL,    /* UNIMAC_PFC_CTRL */
    NULL,    /* UNKNOWN_HGI_BITMAP */
    NULL,    /* UNKNOWN_HGI_BITMAP_64 */
    &soc_reg_list[SOC_REG_INT_UNKNOWN_HGI_BITMAP_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_UNKNOWN_HGI_BITMAP_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_UNKNOWN_HGI_BITMAP_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* UNKNOWN_MCAST_BLOCK_MASK */
    NULL,    /* UNKNOWN_MCAST_BLOCK_MASK_64 */
    NULL,    /* UNKNOWN_MCAST_BLOCK_MASK_HI */
    &soc_reg_list[SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* UNKNOWN_UCAST_BLOCK_MASK */
    NULL,    /* UNKNOWN_UCAST_BLOCK_MASK_64 */
    NULL,    /* UNKNOWN_UCAST_BLOCK_MASK_HI */
    &soc_reg_list[SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* USER_TRUNK_HASH_SELECT */
    NULL,    /* USE_EGRESS_PKT_SIZE */
    &soc_reg_list[SOC_REG_INT_USE_SP_SHAREDr],
    &soc_reg_list[SOC_REG_INT_VFI_1_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_VFI_1_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_VFI_1_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_VFI_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_VFI_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_VFI_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_VFP_CAM_BIST_CONFIG_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_VFP_CAM_BIST_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_VFP_CAM_BIST_DBG_DATA_BCM56840_A0r],
    NULL,    /* VFP_CAM_BIST_S10_STATUS */
    NULL,    /* VFP_CAM_BIST_S12_STATUS */
    NULL,    /* VFP_CAM_BIST_S14_STATUS */
    NULL,    /* VFP_CAM_BIST_S15_STATUS */
    NULL,    /* VFP_CAM_BIST_S2_STATUS */
    NULL,    /* VFP_CAM_BIST_S3_STATUS */
    NULL,    /* VFP_CAM_BIST_S5_STATUS */
    NULL,    /* VFP_CAM_BIST_S6_STATUS */
    NULL,    /* VFP_CAM_BIST_S8_STATUS */
    &soc_reg_list[SOC_REG_INT_VFP_CAM_BIST_STATUS_BCM56840_A0r],
    NULL,    /* VFP_CAM_CONTROL_3_THRU_0 */
    &soc_reg_list[SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0_BCM56840_A0r],
    NULL,    /* VFP_CAM_CONTROL_TM_7_THRU_0 */
    NULL,    /* VFP_CAM_DEBUG_DATA_0 */
    NULL,    /* VFP_CAM_DEBUG_DATA_1 */
    NULL,    /* VFP_CAM_DEBUG_DATA_2 */
    NULL,    /* VFP_CAM_DEBUG_DATA_3 */
    NULL,    /* VFP_CAM_DEBUG_DATA_4 */
    NULL,    /* VFP_CAM_DEBUG_DATA_5 */
    NULL,    /* VFP_CAM_DEBUG_GLOBAL_MASK */
    NULL,    /* VFP_CAM_DEBUG_SEND */
    &soc_reg_list[SOC_REG_INT_VFP_KEY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_VFP_KEY_CONTROL_2_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_VFP_POLICY_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_VFP_POLICY_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_VFP_POLICY_PARITY_STATUS_NACK_BCM56840_A0r],
    NULL,    /* VFP_POLICY_TABLE_PARITY_CONTROL */
    NULL,    /* VFP_POLICY_TABLE_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_VFP_SLICE_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_VFP_SLICE_MAP_BCM56840_A0r],
    NULL,    /* VIRT_PORT_EGRPKTUSECOS */
    NULL,    /* VIRT_XQ_PARITY */
    NULL,    /* VLAN_CONTROL */
    &soc_reg_list[SOC_REG_INT_VLAN_COS_MAP_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_COS_MAP_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_COS_MAP_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_CTRL_BCM56800_A0r],
    NULL,    /* VLAN_DBGCTRL */
    NULL,    /* VLAN_DEFAULT */
    NULL,    /* VLAN_ECC_STATUS */
    NULL,    /* VLAN_ING_PRI_CNG_MAP_DBGCTRL */
    NULL,    /* VLAN_MAC_AUX_HASH_CONTROL */
    NULL,    /* VLAN_MAC_DBGCTRL */
    NULL,    /* VLAN_MAC_OR_XLATE_PARITY_CONTROL */
    NULL,    /* VLAN_MAC_OR_XLATE_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_VLAN_MEMORY_DBGCTRL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_MPLS_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_MPLS_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_MPLS_PARITY_STATUS_NACK_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_OR_VFI_MAC_COUNT_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_OR_VFI_MAC_LIMIT_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_PARITY_CONTROL_BCM56840_A0r],
    NULL,    /* VLAN_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_VLAN_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_PARITY_STATUS_NACK_BCM56840_A0r],
    NULL,    /* VLAN_PROFILE_2_ECC_STATUS */
    &soc_reg_list[SOC_REG_INT_VLAN_PROFILE_2_PARITY_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_PROFILE_2_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_PROFILE_2_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* VLAN_PROTOCOL */
    NULL,    /* VLAN_PROTOCOL_DATA */
    &soc_reg_list[SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_BCM56840_A0r],
    NULL,    /* VLAN_PROTOCOL_DATA_PARITY_CONTROL */
    NULL,    /* VLAN_PROTOCOL_DATA_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_VLAN_PROT_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_PROT_PARITY_STATUS_INTR_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_PROT_PARITY_STATUS_NACK_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_RANGE_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_RANGE_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_RANGE_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* VLAN_STACKING_MODE */
    NULL,    /* VLAN_STG_ADDR_MASK */
    NULL,    /* VLAN_STG_DBGCTRL */
    NULL,    /* VLAN_STG_ECC_STATUS */
    &soc_reg_list[SOC_REG_INT_VLAN_STG_PARITY_CONTROL_BCM56840_A0r],
    NULL,    /* VLAN_STG_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_VLAN_STG_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_STG_PARITY_STATUS_NACK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_BCM56840_A0r],
    NULL,    /* VLAN_SUBNET_CAM_BIST_CONTROL */
    &soc_reg_list[SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_BCM56840_A0r],
    NULL,    /* VLAN_SUBNET_CAM_BIST_DEBUG_DATA_VALID */
    NULL,    /* VLAN_SUBNET_CAM_BIST_DEBUG_SEND */
    NULL,    /* VLAN_SUBNET_CAM_BIST_S10_STATUS */
    NULL,    /* VLAN_SUBNET_CAM_BIST_S2_STATUS */
    NULL,    /* VLAN_SUBNET_CAM_BIST_S3_STATUS */
    NULL,    /* VLAN_SUBNET_CAM_BIST_S5_STATUS */
    NULL,    /* VLAN_SUBNET_CAM_BIST_S6_STATUS */
    NULL,    /* VLAN_SUBNET_CAM_BIST_S8_STATUS */
    &soc_reg_list[SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_BCM56840_A0r],
    NULL,    /* VLAN_SUBNET_CAM_CONTROL */
    &soc_reg_list[SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_BCM56840_A0r],
    NULL,    /* VLAN_SUBNET_DATA_PARITY_CONTROL */
    NULL,    /* VLAN_SUBNET_DATA_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_VLAN_SUBNET_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_SUBNET_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_SUBNET_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* VLAN_XLATE_CAM_BIST_CONFIG */
    NULL,    /* VLAN_XLATE_CAM_BIST_CONTROL */
    NULL,    /* VLAN_XLATE_CAM_BIST_DBG_DATA */
    NULL,    /* VLAN_XLATE_CAM_BIST_DEBUG_DATA_VALID */
    NULL,    /* VLAN_XLATE_CAM_BIST_DEBUG_SEND */
    NULL,    /* VLAN_XLATE_CAM_BIST_S10_STATUS */
    NULL,    /* VLAN_XLATE_CAM_BIST_S2_STATUS */
    NULL,    /* VLAN_XLATE_CAM_BIST_S3_STATUS */
    NULL,    /* VLAN_XLATE_CAM_BIST_S5_STATUS */
    NULL,    /* VLAN_XLATE_CAM_BIST_S6_STATUS */
    NULL,    /* VLAN_XLATE_CAM_BIST_S8_STATUS */
    NULL,    /* VLAN_XLATE_CAM_BIST_STATUS */
    NULL,    /* VLAN_XLATE_CAM_CONTROL */
    NULL,    /* VLAN_XLATE_CAM_DBGCTRL */
    NULL,    /* VLAN_XLATE_DATA_DBGCTRL */
    &soc_reg_list[SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_0_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_1_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_2r],
    &soc_reg_list[SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_3r],
    NULL,    /* VLAN_XLATE_DBGCTRL */
    NULL,    /* VLAN_XLATE_DEBUG_DATA_0 */
    NULL,    /* VLAN_XLATE_DEBUG_DATA_1 */
    &soc_reg_list[SOC_REG_INT_VLAN_XLATE_HASH_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_XLATE_PARITY_CONTROL_BCM56840_A0r],
    NULL,    /* VLAN_XLATE_PARITY_STATUS */
    NULL,    /* VLAN_XLATE_PARITY_STATUS_0 */
    NULL,    /* VLAN_XLATE_PARITY_STATUS_1 */
    &soc_reg_list[SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_INTR_1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_NACK_0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_NACK_1_BCM56440_A0r],
    NULL,    /* VOQFC_CNT */
    NULL,    /* VOQFC_MSG_PORT_SEL0 */
    NULL,    /* VOQFC_MSG_PORT_SEL1 */
    NULL,    /* VOQFC_MSG_PORT_SEL2 */
    NULL,    /* VOQFC_MSG_PORT_SEL3 */
    NULL,    /* VOQFC_MSG_PORT_SEL4 */
    NULL,    /* VOQFC_MSG_PORT_SEL5 */
    NULL,    /* VOQFC_MSG_PORT_SEL6 */
    NULL,    /* VOQFC_MSG_PORT_SEL7 */
    NULL,    /* VOQFC_STATE_MERGE_GRP0 */
    NULL,    /* VOQFC_STATE_MERGE_GRP1 */
    NULL,    /* VOQFC_STATE_MERGE_GRP2 */
    NULL,    /* VOQFC_STATE_MERGE_GRP3 */
    NULL,    /* VOQFC_STATE_MERGE_GRP4 */
    NULL,    /* VOQFC_STATE_MERGE_GRP5 */
    NULL,    /* VOQFC_STATE_MERGE_GRP6 */
    NULL,    /* VOQFC_STATE_MERGE_GRP7 */
    NULL,    /* VOQFC_STATE_PORT0_64 */
    NULL,    /* VOQFC_STATE_PORT1_64 */
    NULL,    /* VOQFC_STATE_PORT2_64 */
    NULL,    /* VOQFC_STATE_PORT3_64 */
    NULL,    /* VOQFC_STATE_PORT4_64 */
    NULL,    /* VOQFC_STATE_PORT5_64 */
    NULL,    /* VOQFC_STATE_PORT6_64 */
    NULL,    /* VOQFC_STATE_PORT7_64 */
    NULL,    /* VOQ_COS_MAP_PARITY_CONTROL */
    NULL,    /* VOQ_COS_MAP_PARITY_STATUS_INTR */
    NULL,    /* VOQ_COS_MAP_PARITY_STATUS_NACK */
    NULL,    /* VOQ_WRED_AVG_QSIZE */
    &soc_reg_list[SOC_REG_INT_VRF_MASK_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_VRF_PARITY_CONTROL_BCM56840_A0r],
    &soc_reg_list[SOC_REG_INT_VRF_PARITY_STATUS_INTR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_VRF_PARITY_STATUS_NACK_BCM56440_A0r],
    NULL,    /* VXLT_DEBUG_CONTROL_0 */
    NULL,    /* VXLT_DEBUG_CONTROL_1 */
    NULL,    /* VXLT_DEBUG_EVENT */
    NULL,    /* VXLT_DEBUG_EVENT_MASK */
    NULL,    /* VXLT_DEBUG_STATUS */
    NULL,    /* VXLT_DEBUG_STATUS_XLATE_0_A */
    NULL,    /* VXLT_DEBUG_STATUS_XLATE_0_B */
    NULL,    /* VXLT_DEBUG_STATUS_XLATE_1_A */
    NULL,    /* VXLT_DEBUG_STATUS_XLATE_1_B */
    NULL,    /* VXLT_PROTOCOL_INIT_DATA_DBGCTRL */
    NULL,    /* VXLT_RAM_CONTROL_DBGCTRL */
    NULL,    /* VXLT_SUBNET_DATA_RAM_DBGCTRL */
    NULL,    /* VXLT_SUBNET_ECC_RAM_DBGCTRL */
    NULL,    /* VXLT_XLATE_INIT_DATA_0_DBGCTRL */
    NULL,    /* VXLT_XLATE_INIT_DATA_1_DBGCTRL */
    NULL,    /* WAMUDROPCNT2BERR */
    NULL,    /* WAMUDROPCNTAGING */
    NULL,    /* WAMUDROPCNTLEN */
    NULL,    /* WAMUDROPCNTLENBYTE */
    NULL,    /* WAMUDROPCNTLRU */
    NULL,    /* WAMUDROPCNTNOLRU */
    NULL,    /* WAMUDROPCNTNOLRUBYTE */
    NULL,    /* WAMUDROPCNTTHD */
    NULL,    /* WAMUDROPCNTTHDBYTE */
    NULL,    /* WAMUDROPCNTTYPE */
    NULL,    /* WAMUMEMDEBUG */
    NULL,    /* WAMUNONFRAGMCNT */
    NULL,    /* WAMUPARITYERRADR */
    NULL,    /* WAMUREASMBCNT */
    NULL,    /* WAMUSTATUS */
    NULL,    /* WAMUTBFRAGMCNT */
    NULL,    /* WDRRCOUNT */
    &soc_reg_list[SOC_REG_INT_WDT0_WDOGCONTROLr],
    &soc_reg_list[SOC_REG_INT_WDT0_WDOGINTCLRr],
    &soc_reg_list[SOC_REG_INT_WDT0_WDOGITCRr],
    &soc_reg_list[SOC_REG_INT_WDT0_WDOGITOPr],
    &soc_reg_list[SOC_REG_INT_WDT0_WDOGLOADr],
    &soc_reg_list[SOC_REG_INT_WDT0_WDOGLOCKr],
    &soc_reg_list[SOC_REG_INT_WDT0_WDOGMISr],
    &soc_reg_list[SOC_REG_INT_WDT0_WDOGPCELLID0r],
    &soc_reg_list[SOC_REG_INT_WDT0_WDOGPCELLID1r],
    &soc_reg_list[SOC_REG_INT_WDT0_WDOGPCELLID2r],
    &soc_reg_list[SOC_REG_INT_WDT0_WDOGPCELLID3r],
    &soc_reg_list[SOC_REG_INT_WDT0_WDOGPERIPHID0r],
    &soc_reg_list[SOC_REG_INT_WDT0_WDOGPERIPHID1r],
    &soc_reg_list[SOC_REG_INT_WDT0_WDOGPERIPHID2r],
    &soc_reg_list[SOC_REG_INT_WDT0_WDOGPERIPHID3r],
    &soc_reg_list[SOC_REG_INT_WDT0_WDOGRISr],
    &soc_reg_list[SOC_REG_INT_WDT0_WDOGVALUEr],
    &soc_reg_list[SOC_REG_INT_WDT1_WDOGCONTROLr],
    &soc_reg_list[SOC_REG_INT_WDT1_WDOGINTCLRr],
    &soc_reg_list[SOC_REG_INT_WDT1_WDOGITCRr],
    &soc_reg_list[SOC_REG_INT_WDT1_WDOGITOPr],
    &soc_reg_list[SOC_REG_INT_WDT1_WDOGLOADr],
    &soc_reg_list[SOC_REG_INT_WDT1_WDOGLOCKr],
    &soc_reg_list[SOC_REG_INT_WDT1_WDOGMISr],
    &soc_reg_list[SOC_REG_INT_WDT1_WDOGPCELLID0r],
    &soc_reg_list[SOC_REG_INT_WDT1_WDOGPCELLID1r],
    &soc_reg_list[SOC_REG_INT_WDT1_WDOGPCELLID2r],
    &soc_reg_list[SOC_REG_INT_WDT1_WDOGPCELLID3r],
    &soc_reg_list[SOC_REG_INT_WDT1_WDOGPERIPHID0r],
    &soc_reg_list[SOC_REG_INT_WDT1_WDOGPERIPHID1r],
    &soc_reg_list[SOC_REG_INT_WDT1_WDOGPERIPHID2r],
    &soc_reg_list[SOC_REG_INT_WDT1_WDOGPERIPHID3r],
    &soc_reg_list[SOC_REG_INT_WDT1_WDOGRISr],
    &soc_reg_list[SOC_REG_INT_WDT1_WDOGVALUEr],
    &soc_reg_list[SOC_REG_INT_WDT_0_RESET_MASKr],
    &soc_reg_list[SOC_REG_INT_WDT_1_RESET_MASKr],
    NULL,    /* WERRCOUNT */
    NULL,    /* WFQCONFIGMOD0_P24 */
    NULL,    /* WFQCONFIGMOD0_P25 */
    NULL,    /* WFQCONFIGMOD0_P26 */
    NULL,    /* WFQCONFIGMOD0_P27 */
    NULL,    /* WFQCONFIGMOD0_P28 */
    NULL,    /* WFQCONFIGMOD0_P0_7 */
    NULL,    /* WFQCONFIGMOD0_P16_23 */
    NULL,    /* WFQCONFIGMOD0_P8_15 */
    NULL,    /* WFQCONFIGMOD1_P24 */
    NULL,    /* WFQCONFIGMOD1_P0_7 */
    NULL,    /* WFQCONFIGMOD1_P16_23 */
    NULL,    /* WFQCONFIGMOD1_P8_15 */
    NULL,    /* WFQCONFIG_GENERAL */
    NULL,    /* WFQCONFIG_MASKS */
    NULL,    /* WFQMINBWCOS */
    NULL,    /* WFQWEIGHTS */
    NULL,    /* WLAN_SVP_ECC_CONTROL */
    NULL,    /* WLAN_SVP_ECC_STATUS_INTR */
    NULL,    /* WLAN_SVP_ECC_STATUS_NACK */
    NULL,    /* WL_DROP_POLICY */
    NULL,    /* WL_PORT_COUNT_CELL */
    NULL,    /* WL_PORT_COUNT_PACKET */
    NULL,    /* WL_PORT_SHARED_COUNT_CELL */
    NULL,    /* WL_PORT_SHARED_COUNT_PACKET */
    NULL,    /* WL_PORT_SHARED_LIMIT_CELL */
    NULL,    /* WL_PORT_SHARED_LIMIT_PACKET */
    NULL,    /* WREDAVERAGINGTIME */
    NULL,    /* WREDAVGQSIZE_CELL */
    NULL,    /* WREDAVGQSIZE_PACKET */
    NULL,    /* WREDCNGPARAMETERCOS */
    NULL,    /* WREDCONFIG_CELL */
    NULL,    /* WREDCONFIG_ECCP */
    NULL,    /* WREDCONFIG_PACKET */
    NULL,    /* WREDFUNCTION */
    NULL,    /* WREDMEMDEBUG_AVG_QSIZE */
    NULL,    /* WREDMEMDEBUG_CFG_CELL */
    NULL,    /* WREDMEMDEBUG_CFG_PACKET */
    NULL,    /* WREDMEMDEBUG_CONFIG */
    NULL,    /* WREDMEMDEBUG_DROP_THD_UC_DEQ0 */
    NULL,    /* WREDMEMDEBUG_DROP_THD_UC_DEQ1 */
    NULL,    /* WREDMEMDEBUG_DROP_THD_UC_ENQ0 */
    NULL,    /* WREDMEMDEBUG_DROP_THD_UC_ENQ1 */
    &soc_reg_list[SOC_REG_INT_WREDMEMDEBUG_OPN_AVG_QSIZEr],
    &soc_reg_list[SOC_REG_INT_WREDMEMDEBUG_OPN_CONFIGr],
    &soc_reg_list[SOC_REG_INT_WREDMEMDEBUG_OPN_DROP_THD_DEQr],
    &soc_reg_list[SOC_REG_INT_WREDMEMDEBUG_OPN_DROP_THD_ENQr],
    NULL,    /* WREDMEMDEBUG_PROFILE */
    &soc_reg_list[SOC_REG_INT_WREDMEMDEBUG_QUEUE_AVG_QSIZEr],
    &soc_reg_list[SOC_REG_INT_WREDMEMDEBUG_QUEUE_CONFIGr],
    &soc_reg_list[SOC_REG_INT_WREDMEMDEBUG_QUEUE_DROP_THD_DEQr],
    &soc_reg_list[SOC_REG_INT_WREDMEMDEBUG_QUEUE_DROP_THD_ENQr],
    &soc_reg_list[SOC_REG_INT_WREDMEMDEBUG_QUEUE_OPN_MAPr],
    NULL,    /* WREDMEMDEBUG_THD_0_CELL */
    NULL,    /* WREDMEMDEBUG_THD_0_PACKET */
    NULL,    /* WREDMEMDEBUG_THD_1_CELL */
    NULL,    /* WREDMEMDEBUG_THD_1_PACKET */
    NULL,    /* WREDPARAMCOS */
    NULL,    /* WREDPARAMETERCOS */
    NULL,    /* WREDPARAMREDCOS */
    NULL,    /* WREDPARAMYELCOS */
    NULL,    /* WREDPARAM_CELL */
    NULL,    /* WREDPARAM_END_CELL */
    NULL,    /* WREDPARAM_NONTCP_CELL */
    NULL,    /* WREDPARAM_NONTCP_PACKET */
    NULL,    /* WREDPARAM_PACKET */
    NULL,    /* WREDPARAM_PRI0_END_CELL */
    NULL,    /* WREDPARAM_PRI0_START_CELL */
    NULL,    /* WREDPARAM_RED_CELL */
    NULL,    /* WREDPARAM_RED_END_CELL */
    NULL,    /* WREDPARAM_RED_PACKET */
    NULL,    /* WREDPARAM_RED_START_CELL */
    NULL,    /* WREDPARAM_START_CELL */
    NULL,    /* WREDPARAM_YELLOW_CELL */
    NULL,    /* WREDPARAM_YELLOW_END_CELL */
    NULL,    /* WREDPARAM_YELLOW_PACKET */
    NULL,    /* WREDPARAM_YELLOW_START_CELL */
    NULL,    /* WRED_AVG_QSIZE */
    NULL,    /* WRED_CONFIG */
    NULL,    /* WRED_DEBUG_ENQ_DROP_GLOBAL */
    NULL,    /* WRED_DEBUG_ENQ_DROP_PORT */
    &soc_reg_list[SOC_REG_INT_WRED_MISCCONFIGr],
    &soc_reg_list[SOC_REG_INT_WRED_PARITY_ERROR_BITMAP_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_WRED_PARITY_ERROR_INFO_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_WRED_PARITY_ERROR_MASKr],
    &soc_reg_list[SOC_REG_INT_WRED_PARITY_ERROR_POINTERr],
    NULL,    /* WRED_THD_0_ECCP */
    NULL,    /* WRED_THD_1_ECCP */
    NULL,    /* WRRWEIGHTS */
    NULL,    /* WRRWEIGHT_COS */
    NULL,    /* XBOD_OVRFLW */
    &soc_reg_list[SOC_REG_INT_XCON_CCM_DEFECT_STATUS_BCM56440_A0r],
    NULL,    /* XEGR_ENABLE */
    NULL,    /* XGPORT_EXTRA_XGXS_NEWCTL_REG */
    NULL,    /* XGPORT_EXTRA_XGXS_NEWSTATUS0_REG */
    NULL,    /* XGPORT_EXTRA_XGXS_NEWSTATUS1_REG */
    NULL,    /* XGPORT_EXTRA_XGXS_NEWSTATUS2_REG */
    NULL,    /* XGPORT_EXTRA_XGXS_NEWSTATUS3_REG */
    NULL,    /* XGPORT_MODE_REG */
    NULL,    /* XGPORT_SERDES_CTL */
    NULL,    /* XGPORT_XGXS_CTRL */
    NULL,    /* XGPORT_XGXS_NEWCTL_REG */
    NULL,    /* XGPORT_XGXS_NEWSTATUS0_REG */
    NULL,    /* XGPORT_XGXS_NEWSTATUS1_REG */
    NULL,    /* XGPORT_XGXS_NEWSTATUS2_REG */
    NULL,    /* XGPORT_XGXS_NEWSTATUS3_REG */
    NULL,    /* XGPORT_XGXS_STAT */
    NULL,    /* XHBADE2E */
    NULL,    /* XHOLD0 */
    NULL,    /* XHOLD1 */
    NULL,    /* XHOLD2 */
    &soc_reg_list[SOC_REG_INT_XHOL_D0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XHOL_D1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XHOL_D2_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XHOL_D3_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XHOL_MH0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XHOL_MH1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XHOL_MH2_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XHOL_MH3_BCM56440_A0r],
    NULL,    /* XHOL_RX_MH_DATA0 */
    NULL,    /* XHOL_RX_MH_DATA1 */
    NULL,    /* XHOL_RX_MH_DATA2 */
    NULL,    /* XHOL_RX_MH_DATA3 */
    NULL,    /* XHOL_RX_MH_MASK0 */
    NULL,    /* XHOL_RX_MH_MASK1 */
    NULL,    /* XHOL_RX_MH_MASK2 */
    NULL,    /* XHOL_RX_MH_MASK3 */
    NULL,    /* XHOL_RX_MODID_DATA */
    NULL,    /* XHOL_RX_MODID_MODE */
    NULL,    /* XHOL_RX_PKT_DATA0 */
    NULL,    /* XHOL_RX_PKT_DATA1 */
    NULL,    /* XHOL_RX_PKT_DATA2 */
    NULL,    /* XHOL_RX_PKT_DATA3 */
    NULL,    /* XHOL_RX_PKT_MASK0 */
    NULL,    /* XHOL_RX_PKT_MASK1 */
    NULL,    /* XHOL_RX_PKT_MASK2 */
    NULL,    /* XHOL_RX_PKT_MASK3 */
    NULL,    /* XH_E2E_CONTROL */
    &soc_reg_list[SOC_REG_INT_XIBP_D0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XIBP_D1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XIBP_D2_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XIBP_D3_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XIBP_MH0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XIBP_MH1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XIBP_MH2_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XIBP_MH3_BCM56440_A0r],
    NULL,    /* XIMBP */
    NULL,    /* XIMRP */
    NULL,    /* XLBADE2E */
    NULL,    /* XLPORT_CONFIG */
    NULL,    /* XLPORT_ECC_CONTROL */
    NULL,    /* XLPORT_EEE_DURATION_TIMER_PULSE */
    NULL,    /* XLPORT_FORCE_DOUBLE_BIT_ERROR */
    NULL,    /* XLPORT_FORCE_SINGLE_BIT_ERROR */
    NULL,    /* XLPORT_INTR_ENABLE */
    NULL,    /* XLPORT_INTR_STATUS */
    NULL,    /* XLPORT_LINKSTATUS_DOWN */
    NULL,    /* XLPORT_LINKSTATUS_DOWN_CLEAR */
    NULL,    /* XLPORT_MEMORY_CONTROL0 */
    NULL,    /* XLPORT_MEMORY_CONTROL1 */
    NULL,    /* XLPORT_MEMORY_CONTROL2 */
    NULL,    /* XLPORT_MIB_RESET */
    NULL,    /* XLPORT_MIB_RSC_MEM0_ECC_STATUS */
    NULL,    /* XLPORT_MIB_RSC_MEM1_ECC_STATUS */
    NULL,    /* XLPORT_MIB_RSC_MEM2_ECC_STATUS */
    NULL,    /* XLPORT_MIB_RSC_MEM3_ECC_STATUS */
    NULL,    /* XLPORT_MIB_RSC_MEM4_ECC_STATUS */
    NULL,    /* XLPORT_MIB_TSC_MEM0_ECC_STATUS */
    NULL,    /* XLPORT_MIB_TSC_MEM1_ECC_STATUS */
    NULL,    /* XLPORT_MIB_TSC_MEM2_ECC_STATUS */
    NULL,    /* XLPORT_MIB_TSC_MEM3_ECC_STATUS */
    NULL,    /* XLPORT_MODE_REG */
    NULL,    /* XLPORT_PORT_ENABLE */
    NULL,    /* XLPORT_TXFIFO_MEM_ECC_STATUS */
    NULL,    /* XLPORT_WC_UCMEM_CTRL */
    NULL,    /* XLPORT_XGXS0_STATUS0_REG */
    NULL,    /* XLPORT_XGXS0_STATUS1_REG */
    NULL,    /* XLPORT_XGXS1_STATUS0_REG */
    NULL,    /* XLPORT_XGXS1_STATUS1_REG */
    NULL,    /* XLPORT_XGXS2_STATUS0_REG */
    NULL,    /* XLPORT_XGXS2_STATUS1_REG */
    NULL,    /* XLPORT_XGXS3_STATUS0_REG */
    NULL,    /* XLPORT_XGXS3_STATUS1_REG */
    NULL,    /* XLPORT_XGXS_COUNTER_MODE */
    NULL,    /* XLPORT_XGXS_CTRL_REG */
    NULL,    /* XLPORT_XGXS_STATUS_GEN_REG */
    NULL,    /* XLPORT_XMAC_CONTROL */
    NULL,    /* XLP_EEE_COUNTER_MODE */
    NULL,    /* XLP_TO_MMU_BKP_STATUS */
    NULL,    /* XLP_TXFIFO_CELL_CNT */
    NULL,    /* XLP_TXFIFO_CELL_REQ_CNT */
    NULL,    /* XLP_TXFIFO_OVRFLW */
    NULL,    /* XLP_TXFIFO_PKT_DROP_CTL */
    NULL,    /* XL_E2E_CONTROL */
    &soc_reg_list[SOC_REG_INT_XMAC_CLEAR_FIFO_STATUS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMAC_CLEAR_RX_LSS_STATUS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMAC_CTRL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMAC_EEE_CTRL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMAC_EEE_TIMERS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMAC_FIFO_STATUS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMAC_GMII_EEE_CTRLr],
    &soc_reg_list[SOC_REG_INT_XMAC_HCFC_CTRL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMAC_LLFC_CTRL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMAC_MACSEC_CTRLr],
    &soc_reg_list[SOC_REG_INT_XMAC_MODE_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMAC_OSTS_TIMESTAMP_ADJUSTr],
    &soc_reg_list[SOC_REG_INT_XMAC_PAUSE_CTRL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMAC_PFC_CTRL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMAC_PFC_DA_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMAC_PFC_OPCODE_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMAC_PFC_TYPE_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMAC_RX_CTRL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMAC_RX_LLFC_MSG_FIELDS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMAC_RX_LSS_CTRL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMAC_RX_LSS_STATUS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMAC_RX_MAC_SA_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMAC_RX_MAX_SIZE_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMAC_RX_VLAN_TAG_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMAC_SPARE0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMAC_SPARE1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMAC_TX_CTRL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMAC_TX_FIFO_CREDITS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMAC_TX_LLFC_MSG_FIELDS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMAC_TX_MAC_SA_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMAC_TX_TIMESTAMP_FIFO_DATA_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMAC_TX_TIMESTAMP_FIFO_STATUS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMODID_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMODID_DUAL_EN_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XMODID_EN_BCM56440_A0r],
    NULL,    /* XPAUSE_CTRL_RX_DA_LS */
    NULL,    /* XPAUSE_CTRL_RX_DA_MS */
    NULL,    /* XPAUSE_CTRL_RX_LENGTH_TYPE */
    NULL,    /* XPAUSE_CTRL_RX_OPCODE */
    &soc_reg_list[SOC_REG_INT_XPAUSE_D0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XPAUSE_D1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XPAUSE_D2_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XPAUSE_D3_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XPAUSE_MH0_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XPAUSE_MH1_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XPAUSE_MH2_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XPAUSE_MH3_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XPAUSE_RX_DA_LS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XPAUSE_RX_DA_MS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XPAUSE_RX_LENGTH_TYPE_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XPAUSE_RX_OPCODE_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XPAUSE_TX_PKT_XOFF_VAL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XPAUSE_WATCHDOG_INIT_VAL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XPAUSE_WATCHDOG_THRESH_BCM56440_A0r],
    NULL,    /* XPC_PARERR */
    NULL,    /* XPC_PARERR_ADDR0 */
    NULL,    /* XPC_PARERR_ADDR1 */
    NULL,    /* XPC_PARERR_ADDR2 */
    NULL,    /* XPC_PARERR_ADDR3 */
    NULL,    /* XPC_PARERR_ADDR4 */
    NULL,    /* XPC_PARERR_ADDR5 */
    NULL,    /* XPC_PARERR_ADDR6 */
    NULL,    /* XPC_PARERR_ADDR7 */
    NULL,    /* XPC_PARERR_ADDR8 */
    NULL,    /* XPC_PARERR_ADDR9 */
    NULL,    /* XPC_PARERR_ADDR10 */
    NULL,    /* XPC_PARITY_DIAG */
    NULL,    /* XPC_SPARE_REG0 */
    NULL,    /* XPC_SPARE_REG1 */
    NULL,    /* XPC_SPARE_REG2 */
    NULL,    /* XPC_SPARE_REG3 */
    NULL,    /* XPDISC */
    &soc_reg_list[SOC_REG_INT_XPORT_CONFIG_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XPORT_ECC_CONTROL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XPORT_EEE_DURATION_TIMER_PULSEr],
    &soc_reg_list[SOC_REG_INT_XPORT_FORCE_DOUBLE_BIT_ERROR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XPORT_FORCE_SINGLE_BIT_ERROR_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XPORT_INTR_ENABLE_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XPORT_INTR_STATUS_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XPORT_LINKSTATUS_DOWNr],
    &soc_reg_list[SOC_REG_INT_XPORT_LINKSTATUS_DOWN_CLEARr],
    NULL,    /* XPORT_MEMORY_CONTROL */
    &soc_reg_list[SOC_REG_INT_XPORT_MEMORY_CONTROL0r],
    &soc_reg_list[SOC_REG_INT_XPORT_MEMORY_CONTROL1r],
    &soc_reg_list[SOC_REG_INT_XPORT_MEMORY_CONTROL2r],
    &soc_reg_list[SOC_REG_INT_XPORT_MIB_RESETr],
    &soc_reg_list[SOC_REG_INT_XPORT_MIB_RSC_MEM0_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_XPORT_MIB_RSC_MEM1_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_XPORT_MIB_RSC_MEM2_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_XPORT_MIB_RSC_MEM3_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_XPORT_MIB_RSC_MEM4_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_XPORT_MIB_TSC_MEM0_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_XPORT_MIB_TSC_MEM1_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_XPORT_MIB_TSC_MEM2_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_XPORT_MIB_TSC_MEM3_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_XPORT_MODE_REG_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XPORT_PORT_ENABLEr],
    &soc_reg_list[SOC_REG_INT_XPORT_RXFIFO_MEM0_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_XPORT_RXFIFO_MEM1_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_XPORT_RXFIFO_MEM2_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_XPORT_RXFIFO_MEM3_ECC_STATUSr],
    &soc_reg_list[SOC_REG_INT_XPORT_RXFIFO_MEM4_ECC_STATUSr],
    NULL,    /* XPORT_RX_FIFO_MEM_ECC_STATUS */
    &soc_reg_list[SOC_REG_INT_XPORT_TO_MMU_BKP_BCM56440_A0r],
    NULL,    /* XPORT_TO_MMU_BKP_HG */
    &soc_reg_list[SOC_REG_INT_XPORT_TXFIFO_MEM_ECC_STATUSr],
    NULL,    /* XPORT_TX_FIFO_MEM_ECC_STATUS */
    &soc_reg_list[SOC_REG_INT_XPORT_XGXS_COUNTER_MODEr],
    &soc_reg_list[SOC_REG_INT_XPORT_XGXS_CTRLr],
    &soc_reg_list[SOC_REG_INT_XPORT_XGXS_NEWCTL_REG_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XPORT_XGXS_NEWSTATUS0_REG_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XPORT_XGXS_NEWSTATUS1_REG_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XPORT_XGXS_NEWSTATUS2_REG_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XPORT_XGXS_NEWSTATUS3_REG_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XPORT_XGXS_STATUS_REGr],
    &soc_reg_list[SOC_REG_INT_XPORT_XMAC_CONTROLr],
    &soc_reg_list[SOC_REG_INT_XP_EEE_COUNTER_MODEr],
    NULL,    /* XP_EGR_PKT_DROP_CTL */
    &soc_reg_list[SOC_REG_INT_XP_TXFIFO_CELL_CNTr],
    &soc_reg_list[SOC_REG_INT_XP_TXFIFO_CELL_REQ_CNTr],
    &soc_reg_list[SOC_REG_INT_XP_TXFIFO_OVRFLWr],
    &soc_reg_list[SOC_REG_INT_XP_TXFIFO_PKT_DROP_CTLr],
    NULL,    /* XP_XBODE_CELL_CNT */
    NULL,    /* XP_XBODE_CELL_REQ_CNT */
    NULL,    /* XQCOSARBSEL */
    NULL,    /* XQCOSENTRIES0_3 */
    NULL,    /* XQCOSENTRIES4_7 */
    NULL,    /* XQCOSPTR */
    NULL,    /* XQCOSRANGE1_0 */
    NULL,    /* XQCOSRANGE3_0 */
    NULL,    /* XQCOSRANGE3_2 */
    NULL,    /* XQCOSRANGE5_4 */
    NULL,    /* XQCOSRANGE7_4 */
    NULL,    /* XQCOSRANGE7_6 */
    NULL,    /* XQEMPTY */
    NULL,    /* XQFLLPARITYERRORPTR */
    NULL,    /* XQMEMDEBUG */
    NULL,    /* XQPARITY */
    NULL,    /* XQPARITYERRORPBM */
    NULL,    /* XQPARITYERRORPBM_HI */
    NULL,    /* XQPARITYERRORPTR */
    NULL,    /* XQPORT_EHG_RX_DATA_PARITY_STATUS_INTR */
    NULL,    /* XQPORT_EHG_RX_DATA_PARITY_STATUS_NACK */
    NULL,    /* XQPORT_EHG_RX_MASK_PARITY_STATUS_INTR */
    NULL,    /* XQPORT_EHG_RX_MASK_PARITY_STATUS_NACK */
    NULL,    /* XQPORT_EHG_TX_DATA_PARITY_STATUS_INTR */
    NULL,    /* XQPORT_EHG_TX_DATA_PARITY_STATUS_NACK */
    NULL,    /* XQPORT_FORCE_DOUBLE_BIT_ERROR */
    NULL,    /* XQPORT_FORCE_SINGLE_BIT_ERROR */
    NULL,    /* XQPORT_INTR_ENABLE */
    NULL,    /* XQPORT_INTR_STATUS */
    NULL,    /* XQPORT_MODE_REG */
    NULL,    /* XQPORT_PARITY_CONTROL */
    NULL,    /* XQPORT_XGXS_NEWCTL_REG */
    NULL,    /* XQPORT_XGXS_NEWSTATUS0_REG */
    NULL,    /* XQPORT_XGXS_NEWSTATUS1_REG */
    NULL,    /* XQPORT_XGXS_NEWSTATUS2_REG */
    NULL,    /* XQPORT_XGXS_NEWSTATUS3_REG */
    NULL,    /* XQPORT_XQBODE_TXFIFO_PARITY_STATUS_INTR */
    NULL,    /* XQPORT_XQBOD_RXFIFO_PARITY_STATUS_INTR */
    NULL,    /* XQREADPOINTER */
    NULL,    /* XQ_CTRL */
    NULL,    /* XQ_MEM_FUSE */
    NULL,    /* XQ_MISC */
    NULL,    /* XQ_PARITY */
    NULL,    /* XRDISC */
    NULL,    /* XRDROP */
    NULL,    /* XRFILDR */
    NULL,    /* XRIMDR */
    NULL,    /* XRIPC */
    NULL,    /* XRIPD */
    NULL,    /* XRIPHE */
    NULL,    /* XRITPID */
    NULL,    /* XRPORTD */
    NULL,    /* XRSTPID */
    NULL,    /* XRTPID */
    NULL,    /* XRUC */
    NULL,    /* XRV0 */
    NULL,    /* XRV1 */
    NULL,    /* XTABRT */
    NULL,    /* XTAGE */
    NULL,    /* XTCE */
    NULL,    /* XTCFIDR */
    &soc_reg_list[SOC_REG_INT_XTHOL_BCM56440_A0r],
    &soc_reg_list[SOC_REG_INT_XTIBP_BCM56440_A0r],
    NULL,    /* XTIMDR */
    NULL,    /* XTIMTLD */
    NULL,    /* XTIP */
    NULL,    /* XTIPAGE */
    NULL,    /* XTIPD */
    NULL,    /* XTIPREP */
    NULL,    /* XTMSTDR */
    &soc_reg_list[SOC_REG_INT_XTPSE_BCM56440_A0r],
    NULL,    /* XTSTPID */
    NULL,    /* XTV0 */
    NULL,    /* XTV1 */
    NULL,    /* XTVLAN */
    NULL,    /* X_CPU_SLOT_COUNT */
    &soc_reg_list[SOC_REG_INT_X_GPORT_CNTMAXSIZEr],
    &soc_reg_list[SOC_REG_INT_X_GPORT_CONFIGr],
    &soc_reg_list[SOC_REG_INT_X_GPORT_SGNDET_EARLYCRSr],
    NULL,    /* X_TDM_EN */
    NULL,    /* YELLOW_CNG_DROP_CNT */
    NULL,    /* Y_CPU_SLOT_COUNT */
    NULL     /* Y_TDM_EN */
};

static soc_mem_info_t *soc_memories_bcm56440_a0[] = {
    NULL,    /* AGER_EVENT */
    NULL,    /* AGER_FLAGS */
    NULL,    /* AGER_THRESHOLD */
    NULL,    /* AGER_TS_0_HI */
    NULL,    /* AGER_TS_0_LO */
    NULL,    /* AGER_TS_1_HI */
    NULL,    /* AGER_TS_1_LO */
    NULL,    /* AGING_CTR_MEM */
    NULL,    /* AGING_EXP_MEM */
    NULL,    /* ALLOCBUFFSCNT */
    &soc_mem_list[SOC_MEM_INT_ALTERNATE_EMIRROR_BITMAP_BCM56440_A0m],
    NULL,    /* ARB_TDM_TABLE */
    NULL,    /* ARB_TDM_TABLE_0 */
    NULL,    /* ARB_TDM_TABLE_1 */
    NULL,    /* BAA_BUCKET_0 */
    NULL,    /* BAA_BUCKET_1 */
    NULL,    /* BAA_BUCKET_2 */
    NULL,    /* BAA_BUCKET_3 */
    NULL,    /* BAA_EVENT */
    NULL,    /* BAA_LEAK_A0 */
    NULL,    /* BAA_LEAK_A1 */
    NULL,    /* BAA_LEAK_A2 */
    NULL,    /* BAA_LEAK_A3 */
    NULL,    /* BAA_LEAK_B0 */
    NULL,    /* BAA_LEAK_B1 */
    NULL,    /* BAA_LEAK_B2 */
    NULL,    /* BAA_LEAK_B3 */
    NULL,    /* BAA_STATE_HUNGRY */
    NULL,    /* BAA_STATE_STARVING */
    &soc_mem_list[SOC_MEM_INT_BCAST_BLOCK_MASK_BCM56440_A0m],
    NULL,    /* BSAFE_CMD_DATA_IN */
    NULL,    /* BSAFE_CMD_DATA_OUT */
    NULL,    /* BUFFER_AGE */
    NULL,    /* BUFFER_LIST */
    NULL,    /* BURST_SIZE_PER_ESET */
    NULL,    /* BURST_SIZE_PER_NODE */
    NULL,    /* C0_CELL */
    NULL,    /* C0_CPU_RQ */
    NULL,    /* C0_CPU_WQ */
    NULL,    /* C0_RQ */
    NULL,    /* C0_WQ */
    NULL,    /* C1_CELL */
    NULL,    /* C1_CPU_RQ */
    NULL,    /* C1_CPU_WQ */
    NULL,    /* C1_RQ */
    NULL,    /* C1_WQ */
    NULL,    /* C2_CELL */
    NULL,    /* C2_RQ */
    NULL,    /* C2_WQ */
    NULL,    /* C3_RQ */
    NULL,    /* C3_WQ */
    NULL,    /* CALENDAR */
    NULL,    /* CALENDAR0 */
    NULL,    /* CALENDAR1 */
    NULL,    /* CBLOCK_MOD_LOOKUP */
    NULL,    /* CCP_MEM */
    NULL,    /* CELL_BUF */
    NULL,    /* CELL_BUFFER0 */
    NULL,    /* CELL_BUFFER1 */
    NULL,    /* CELL_BUFFER2 */
    NULL,    /* CELL_BUFFER3 */
    NULL,    /* CELL_CHK_MEM */
    NULL,    /* CELL_DATA0_MEM */
    NULL,    /* CELL_DATA10_MEM */
    NULL,    /* CELL_DATA11_MEM */
    NULL,    /* CELL_DATA12_MEM */
    NULL,    /* CELL_DATA13_MEM */
    NULL,    /* CELL_DATA14_MEM */
    NULL,    /* CELL_DATA15_MEM */
    NULL,    /* CELL_DATA1_MEM */
    NULL,    /* CELL_DATA2_MEM */
    NULL,    /* CELL_DATA3_MEM */
    NULL,    /* CELL_DATA4_MEM */
    NULL,    /* CELL_DATA5_MEM */
    NULL,    /* CELL_DATA6_MEM */
    NULL,    /* CELL_DATA7_MEM */
    NULL,    /* CELL_DATA8_MEM */
    NULL,    /* CELL_DATA9_MEM */
    NULL,    /* CELL_HDR_MEM */
    NULL,    /* CFAP_MEM */
    NULL,    /* CHANNEL_MAP_TABLE */
    NULL,    /* CHANNEL_SHAPER_TABLE */
    NULL,    /* CHANNEL_WERR_TABLE */
    NULL,    /* COMMAND_MEMORY_BSE */
    NULL,    /* COMMAND_MEMORY_CSE */
    NULL,    /* COMMAND_MEMORY_HSE */
    &soc_mem_list[SOC_MEM_INT_COS_MAP_SEL_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_CPU_COS_MAP_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_CPU_COS_MAP_DATA_ONLY_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_CPU_COS_MAP_ONLY_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_CPU_PBM_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_CPU_PBM_2_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_CPU_TS_MAP_BCM56440_A0m],
    NULL,    /* CS_BRICK_CONFIG_TABLE */
    NULL,    /* CS_EJECTION_MESSAGE_TABLE */
    &soc_mem_list[SOC_MEM_INT_CTR_FLEX_COUNT_0m],
    &soc_mem_list[SOC_MEM_INT_CTR_FLEX_COUNT_1m],
    &soc_mem_list[SOC_MEM_INT_CTR_FLEX_COUNT_2m],
    &soc_mem_list[SOC_MEM_INT_CTR_FLEX_COUNT_3m],
    &soc_mem_list[SOC_MEM_INT_CTR_FLEX_COUNT_4m],
    &soc_mem_list[SOC_MEM_INT_CTR_FLEX_COUNT_5m],
    &soc_mem_list[SOC_MEM_INT_CTR_FLEX_COUNT_6m],
    &soc_mem_list[SOC_MEM_INT_CTR_FLEX_COUNT_7m],
    &soc_mem_list[SOC_MEM_INT_CTR_FLEX_COUNT_8m],
    &soc_mem_list[SOC_MEM_INT_CTR_FLEX_COUNT_9m],
    &soc_mem_list[SOC_MEM_INT_CTR_FLEX_COUNT_10m],
    &soc_mem_list[SOC_MEM_INT_CTR_FLEX_COUNT_11m],
    NULL,    /* CTR_MEM */
    NULL,    /* DC_MEM */
    NULL,    /* DEBUG_CAPTURE */
    NULL,    /* DEFIP */
    NULL,    /* DEFIP_ALL */
    NULL,    /* DEFIP_ENTRY */
    NULL,    /* DEFIP_HI */
    NULL,    /* DEFIP_HIT */
    NULL,    /* DEFIP_HIT_HI */
    NULL,    /* DEFIP_HIT_LO */
    NULL,    /* DEFIP_HI_ALL */
    NULL,    /* DEFIP_LO */
    NULL,    /* DEFIP_LO_ALL */
    NULL,    /* DISCARD_COUNTER_TAB */
    &soc_mem_list[SOC_MEM_INT_DLB_HGT_FLOWSET_PORT_BCM56440_A0m],
    NULL,    /* DLB_HGT_FLOWSET_PORT_X */
    NULL,    /* DLB_HGT_FLOWSET_PORT_Y */
    &soc_mem_list[SOC_MEM_INT_DLB_HGT_FLOWSET_TIMESTAMP_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_BCM56440_A0m],
    NULL,    /* DLB_HGT_FLOWSET_TIMESTAMP_PAGE_X */
    NULL,    /* DLB_HGT_FLOWSET_TIMESTAMP_PAGE_Y */
    NULL,    /* DLB_HGT_FLOWSET_TIMESTAMP_X */
    NULL,    /* DLB_HGT_FLOWSET_TIMESTAMP_Y */
    &soc_mem_list[SOC_MEM_INT_DLB_HGT_GLB_QUANTIZE_THRESHOLDS_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_DLB_HGT_GROUP_CONTROL_BCM56440_A0m],
    NULL,    /* DLB_HGT_GROUP_CONTROL_X */
    NULL,    /* DLB_HGT_GROUP_CONTROL_Y */
    &soc_mem_list[SOC_MEM_INT_DLB_HGT_GROUP_MEMBERSHIP_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_DLB_HGT_GROUP_STATS_BCM56440_A0m],
    NULL,    /* DLB_HGT_GROUP_STATS_X */
    NULL,    /* DLB_HGT_GROUP_STATS_Y */
    &soc_mem_list[SOC_MEM_INT_DLB_HGT_LINK_CONTROL_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_DLB_HGT_OPTIMAL_CANDIDATE_BCM56440_A0m],
    NULL,    /* DLB_HGT_OPTIMAL_CANDIDATE_X */
    NULL,    /* DLB_HGT_OPTIMAL_CANDIDATE_Y */
    &soc_mem_list[SOC_MEM_INT_DLB_HGT_PORT_QUALITY_MAPPING_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_DLB_HGT_PORT_STATE_BCM56440_A0m],
    NULL,    /* DMT_MEM */
    NULL,    /* DSCP */
    NULL,    /* DSCP_PRIORITY_TABLE */
    &soc_mem_list[SOC_MEM_INT_DSCP_TABLE_BCM56440_A0m],
    NULL,    /* DT_MEM */
    &soc_mem_list[SOC_MEM_INT_E2E_HOL_STATUS_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_E2E_HOL_STATUS_1_BCM56440_A0m],
    NULL,    /* ECONTEXT_ALLOCBUFFSCNT */
    NULL,    /* ECONTEXT_INFLIGHTBUFFCNT */
    NULL,    /* ECONTEXT_TAIL_LLA */
    NULL,    /* EDC_LOOKUP */
    &soc_mem_list[SOC_MEM_INT_EFP_COUNTER_TABLE_BCM56440_A0m],
    NULL,    /* EFP_COUNTER_TABLE_X */
    NULL,    /* EFP_COUNTER_TABLE_Y */
    &soc_mem_list[SOC_MEM_INT_EFP_METER_TABLE_BCM56440_A0m],
    NULL,    /* EFP_METER_TABLE_X */
    NULL,    /* EFP_METER_TABLE_Y */
    &soc_mem_list[SOC_MEM_INT_EFP_POLICY_TABLE_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_EFP_TCAM_BCM56440_A0m],
    NULL,    /* EGRESS_ADJACENT_MAC */
    NULL,    /* EGRESS_DSCP_EXP */
    NULL,    /* EGRESS_IPMC_LS */
    NULL,    /* EGRESS_IPMC_MS */
    NULL,    /* EGRESS_IP_TUNNEL */
    NULL,    /* EGRESS_SPVLAN_ID */
    NULL,    /* EGRESS_VLAN_STG */
    &soc_mem_list[SOC_MEM_INT_EGR_1588_SAm],
    NULL,    /* EGR_COS_MAP */
    NULL,    /* EGR_CPU_COS_MAP */
    &soc_mem_list[SOC_MEM_INT_EGR_DSCP_ECN_MAP_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_DSCP_TABLE_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_DVP_ATTRIBUTE_BCM56440_A0m],
    NULL,    /* EGR_EHG_QOS_MAPPING_TABLE */
    NULL,    /* EGR_EINITBUF_DATA_RAM_0 */
    NULL,    /* EGR_EINITBUF_DATA_RAM_1 */
    NULL,    /* EGR_EINITBUF_DATA_RAM_2 */
    NULL,    /* EGR_EINITBUF_DATA_RAM_3 */
    NULL,    /* EGR_EINITBUF_ECC_RAM */
    &soc_mem_list[SOC_MEM_INT_EGR_EM_MTP_INDEX_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_ENABLE_BCM56440_A0m],
    NULL,    /* EGR_EP_REDIRECT_EM_MTP_INDEX */
    NULL,    /* EGR_ERSPAN */
    &soc_mem_list[SOC_MEM_INT_EGR_FLEX_CTR_COUNTER_TABLE_0m],
    &soc_mem_list[SOC_MEM_INT_EGR_FLEX_CTR_COUNTER_TABLE_1m],
    &soc_mem_list[SOC_MEM_INT_EGR_FLEX_CTR_COUNTER_TABLE_2m],
    &soc_mem_list[SOC_MEM_INT_EGR_FLEX_CTR_COUNTER_TABLE_3m],
    &soc_mem_list[SOC_MEM_INT_EGR_FLEX_CTR_COUNTER_TABLE_4m],
    &soc_mem_list[SOC_MEM_INT_EGR_FLEX_CTR_COUNTER_TABLE_5m],
    &soc_mem_list[SOC_MEM_INT_EGR_FLEX_CTR_COUNTER_TABLE_6m],
    &soc_mem_list[SOC_MEM_INT_EGR_FLEX_CTR_COUNTER_TABLE_7m],
    &soc_mem_list[SOC_MEM_INT_EGR_FLEX_CTR_OFFSET_TABLE_0m],
    &soc_mem_list[SOC_MEM_INT_EGR_FLEX_CTR_OFFSET_TABLE_1m],
    &soc_mem_list[SOC_MEM_INT_EGR_FLEX_CTR_OFFSET_TABLE_2m],
    &soc_mem_list[SOC_MEM_INT_EGR_FLEX_CTR_OFFSET_TABLE_3m],
    &soc_mem_list[SOC_MEM_INT_EGR_FLEX_CTR_OFFSET_TABLE_4m],
    &soc_mem_list[SOC_MEM_INT_EGR_FLEX_CTR_OFFSET_TABLE_5m],
    &soc_mem_list[SOC_MEM_INT_EGR_FLEX_CTR_OFFSET_TABLE_6m],
    &soc_mem_list[SOC_MEM_INT_EGR_FLEX_CTR_OFFSET_TABLE_7m],
    &soc_mem_list[SOC_MEM_INT_EGR_FLEX_CTR_PKT_PRI_MAPm],
    &soc_mem_list[SOC_MEM_INT_EGR_FLEX_CTR_PKT_RES_MAPm],
    &soc_mem_list[SOC_MEM_INT_EGR_FLEX_CTR_PORT_MAPm],
    &soc_mem_list[SOC_MEM_INT_EGR_FLEX_CTR_PRI_CNG_MAPm],
    &soc_mem_list[SOC_MEM_INT_EGR_FLEX_CTR_TOS_MAPm],
    &soc_mem_list[SOC_MEM_INT_EGR_FRAGMENT_ID_TABLE_BCM56440_A0m],
    NULL,    /* EGR_FRAGMENT_ID_TABLE_X */
    NULL,    /* EGR_FRAGMENT_ID_TABLE_Y */
    NULL,    /* EGR_GPP_ATTRIBUTES */
    NULL,    /* EGR_GPP_ATTRIBUTES_MODBASE */
    NULL,    /* EGR_IL_CHANNEL_MAP */
    &soc_mem_list[SOC_MEM_INT_EGR_IM_MTP_INDEX_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_ING_PORT_BCM56440_A0m],
    NULL,    /* EGR_IPFIX_DSCP_XLATE_TABLE */
    NULL,    /* EGR_IPFIX_EOP_BUFFER */
    NULL,    /* EGR_IPFIX_EXPORT_FIFO */
    NULL,    /* EGR_IPFIX_IPV4_MASK_SET_A */
    NULL,    /* EGR_IPFIX_IPV6_MASK_SET_A */
    NULL,    /* EGR_IPFIX_PROFILE */
    NULL,    /* EGR_IPFIX_SESSION_TABLE */
    &soc_mem_list[SOC_MEM_INT_EGR_IPMC_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_IP_TUNNEL_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_IP_TUNNEL_IPV6_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_IP_TUNNEL_MPLS_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_L3_INTF_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_L3_NEXT_HOP_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_MAC_DA_PROFILE_BCM56840_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_MAP_MH_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_MASK_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_MASK_MODBASE_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_MAX_USED_ENTRIES_BCM56440_A0m],
    NULL,    /* EGR_MAX_USED_ENTRIES_X */
    NULL,    /* EGR_MAX_USED_ENTRIES_Y */
    &soc_mem_list[SOC_MEM_INT_EGR_MIRROR_ENCAP_CONTROL_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_MIRROR_ENCAP_DATA_1m],
    NULL,    /* EGR_MIRROR_ENCAP_DATA_2 */
    &soc_mem_list[SOC_MEM_INT_EGR_MMU_REQUESTS_BCM56440_A0m],
    NULL,    /* EGR_MMU_REQUESTS_X */
    NULL,    /* EGR_MMU_REQUESTS_Y */
    &soc_mem_list[SOC_MEM_INT_EGR_MOD_MAP_TABLE_BCM56840_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_MPLS_EXP_MAPPING_1_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_MPLS_EXP_MAPPING_2_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_MPLS_EXP_PRI_MAPPING_BCM56840_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_MPLS_PRI_MAPPING_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_BCM56440_A0m],
    NULL,    /* EGR_PERQ_XMT_COUNTERS */
    NULL,    /* EGR_PERQ_XMT_COUNTERS_BASE_ADDR */
    NULL,    /* EGR_PERQ_XMT_COUNTERS_X */
    NULL,    /* EGR_PERQ_XMT_COUNTERS_Y */
    NULL,    /* EGR_PFC_CONTROL */
    &soc_mem_list[SOC_MEM_INT_EGR_PORT_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_PORT_REQUESTS_BCM56440_A0m],
    NULL,    /* EGR_PORT_REQUESTS_X */
    NULL,    /* EGR_PORT_REQUESTS_Y */
    &soc_mem_list[SOC_MEM_INT_EGR_PRI_CNG_MAP_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_PW_INIT_COUNTERS_BCM56440_A0m],
    NULL,    /* EGR_PW_INIT_COUNTERS_X */
    NULL,    /* EGR_PW_INIT_COUNTERS_Y */
    NULL,    /* EGR_QCN_CNM_CONTROL_TABLE */
    NULL,    /* EGR_SCI_TABLE */
    NULL,    /* EGR_SERVICE_COUNTER_TABLE */
    NULL,    /* EGR_SERVICE_COUNTER_TABLE_X */
    NULL,    /* EGR_SERVICE_COUNTER_TABLE_Y */
    NULL,    /* EGR_TRILL_PARSE_CONTROL */
    NULL,    /* EGR_TRILL_PARSE_CONTROL_2 */
    NULL,    /* EGR_TRILL_RBRIDGE_NICKNAMES */
    NULL,    /* EGR_TRILL_TREE_PROFILE */
    &soc_mem_list[SOC_MEM_INT_EGR_VFI_BCM56440_A0m],
    NULL,    /* EGR_VINTF_COUNTER_TABLE */
    NULL,    /* EGR_VINTF_COUNTER_TABLE_X */
    NULL,    /* EGR_VINTF_COUNTER_TABLE_Y */
    &soc_mem_list[SOC_MEM_INT_EGR_VLAN_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_VLAN_STG_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_VLAN_TAG_ACTION_PROFILE_BCM56440_A0m],
    NULL,    /* EGR_VLAN_X */
    &soc_mem_list[SOC_MEM_INT_EGR_VLAN_XLATE_BCM56440_A0m],
    NULL,    /* EGR_VLAN_XLATE_DATA_ONLY */
    NULL,    /* EGR_VLAN_XLATE_MASK */
    NULL,    /* EGR_VLAN_XLATE_ONLY */
    NULL,    /* EGR_VLAN_XLATE_SCRATCH */
    NULL,    /* EGR_VLAN_Y */
    NULL,    /* EGR_WLAN_DVP */
    NULL,    /* EG_FDM_PORT_REGS */
    NULL,    /* EG_FD_FCT */
    NULL,    /* EG_FD_FIFO_COUNT */
    NULL,    /* EG_FD_FIFO_THRESH */
    NULL,    /* EG_FD_FIFO_THRESH_OFFSET_RED */
    NULL,    /* EG_FD_FIFO_THRESH_OFFSET_YELLOW */
    NULL,    /* EG_FD_FIFO_THRESH_RESET_OFFSET */
    NULL,    /* EG_FD_GMT */
    NULL,    /* EG_FD_MDB */
    NULL,    /* EG_FD_PER_PORT_DROP_COUNT1 */
    NULL,    /* EG_FD_PER_PORT_DROP_COUNT2 */
    NULL,    /* EG_FD_SVT */
    &soc_mem_list[SOC_MEM_INT_EMIRROR_CONTROL_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_EMIRROR_CONTROL1_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_EMIRROR_CONTROL2_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_EMIRROR_CONTROL3_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_EM_MTP_INDEX_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_EPC_LINK_BMAP_BCM56440_A0m],
    NULL,    /* EP_CLASS_RESOLUTION */
    NULL,    /* EP_DEST_PORT_MAP */
    NULL,    /* EP_HDR_PARSING_CTRL */
    NULL,    /* EP_LENGTH_ADJ_MAP */
    NULL,    /* EP_OI2QB_MAP */
    NULL,    /* EP_PREDICTIVE_RANGING */
    NULL,    /* EP_REDIRECT_EM_MTP_INDEX */
    NULL,    /* EP_STATS_CTRL */
    NULL,    /* ESBS_PORT_TO_PIPE_MAPPING */
    NULL,    /* ESEC_PKT_HEADER_CAPTURE_BUFFER */
    NULL,    /* ESEC_SA_KEY_TABLE */
    NULL,    /* ESEC_SA_TABLE */
    NULL,    /* ESEC_SC_TABLE */
    NULL,    /* ESET_TO_NODE_TYPE */
    NULL,    /* ESET_TYPE_TAB */
    NULL,    /* ESM_RANGE_CHECK */
    NULL,    /* ES_ARB_TDM_TABLE */
    NULL,    /* ET_INST_OPC_TABLE */
    NULL,    /* ET_PA_XLAT */
    NULL,    /* ET_UINST_MEM */
    NULL,    /* EXP_TABLE */
    NULL,    /* EXT_ACL144_TCAM */
    NULL,    /* EXT_ACL144_TCAM_IPV4 */
    NULL,    /* EXT_ACL144_TCAM_IPV6 */
    NULL,    /* EXT_ACL144_TCAM_L2 */
    NULL,    /* EXT_ACL288_TCAM */
    NULL,    /* EXT_ACL288_TCAM_IPV4 */
    NULL,    /* EXT_ACL288_TCAM_L2 */
    NULL,    /* EXT_ACL360_TCAM_DATA */
    NULL,    /* EXT_ACL360_TCAM_DATA_IPV6_SHORT */
    NULL,    /* EXT_ACL360_TCAM_MASK */
    NULL,    /* EXT_ACL432_TCAM_DATA */
    NULL,    /* EXT_ACL432_TCAM_DATA_IPV6_LONG */
    NULL,    /* EXT_ACL432_TCAM_DATA_L2_IPV4 */
    NULL,    /* EXT_ACL432_TCAM_DATA_L2_IPV6 */
    NULL,    /* EXT_ACL432_TCAM_MASK */
    NULL,    /* EXT_DEFIP_DATA */
    NULL,    /* EXT_DEFIP_DATA_IPV4 */
    NULL,    /* EXT_DEFIP_DATA_IPV6_64 */
    NULL,    /* EXT_DEFIP_DATA_IPV6_128 */
    NULL,    /* EXT_DST_HIT_BITS */
    NULL,    /* EXT_DST_HIT_BITS_IPV4 */
    NULL,    /* EXT_DST_HIT_BITS_IPV6_64 */
    NULL,    /* EXT_DST_HIT_BITS_IPV6_128 */
    NULL,    /* EXT_DST_HIT_BITS_L2 */
    NULL,    /* EXT_FP_CNTR */
    NULL,    /* EXT_FP_CNTR8 */
    NULL,    /* EXT_FP_CNTR8_ACL144_IPV4 */
    NULL,    /* EXT_FP_CNTR8_ACL144_IPV6 */
    NULL,    /* EXT_FP_CNTR8_ACL144_L2 */
    NULL,    /* EXT_FP_CNTR8_ACL288_IPV4 */
    NULL,    /* EXT_FP_CNTR8_ACL288_L2 */
    NULL,    /* EXT_FP_CNTR8_ACL360_IPV6_SHORT */
    NULL,    /* EXT_FP_CNTR8_ACL432_IPV6_LONG */
    NULL,    /* EXT_FP_CNTR8_ACL432_L2_IPV4 */
    NULL,    /* EXT_FP_CNTR8_ACL432_L2_IPV6 */
    NULL,    /* EXT_FP_CNTR_ACL144_IPV4 */
    NULL,    /* EXT_FP_CNTR_ACL144_IPV6 */
    NULL,    /* EXT_FP_CNTR_ACL144_L2 */
    NULL,    /* EXT_FP_CNTR_ACL288_IPV4 */
    NULL,    /* EXT_FP_CNTR_ACL288_L2 */
    NULL,    /* EXT_FP_CNTR_ACL360_IPV6_SHORT */
    NULL,    /* EXT_FP_CNTR_ACL432_IPV6_LONG */
    NULL,    /* EXT_FP_CNTR_ACL432_L2_IPV4 */
    NULL,    /* EXT_FP_CNTR_ACL432_L2_IPV6 */
    NULL,    /* EXT_FP_POLICY */
    NULL,    /* EXT_FP_POLICY_ACL144_IPV4 */
    NULL,    /* EXT_FP_POLICY_ACL144_IPV6 */
    NULL,    /* EXT_FP_POLICY_ACL144_L2 */
    NULL,    /* EXT_FP_POLICY_ACL288_IPV4 */
    NULL,    /* EXT_FP_POLICY_ACL288_L2 */
    NULL,    /* EXT_FP_POLICY_ACL360_IPV6_SHORT */
    NULL,    /* EXT_FP_POLICY_ACL432_IPV6_LONG */
    NULL,    /* EXT_FP_POLICY_ACL432_L2_IPV4 */
    NULL,    /* EXT_FP_POLICY_ACL432_L2_IPV6 */
    NULL,    /* EXT_IFP_ACTION_PROFILE */
    NULL,    /* EXT_IPV4_DEFIP */
    NULL,    /* EXT_IPV4_DEFIP_TCAM */
    NULL,    /* EXT_IPV6_128_DEFIP */
    NULL,    /* EXT_IPV6_128_DEFIP_TCAM */
    NULL,    /* EXT_IPV6_64_DEFIP */
    NULL,    /* EXT_IPV6_64_DEFIP_TCAM */
    NULL,    /* EXT_L2_ENTRY */
    NULL,    /* EXT_L2_ENTRY_DATA */
    NULL,    /* EXT_L2_ENTRY_TCAM */
    NULL,    /* EXT_L2_MOD_FIFO */
    NULL,    /* EXT_SRC_HIT_BITS */
    NULL,    /* EXT_SRC_HIT_BITS_IPV4 */
    NULL,    /* EXT_SRC_HIT_BITS_IPV6_64 */
    NULL,    /* EXT_SRC_HIT_BITS_IPV6_128 */
    NULL,    /* EXT_SRC_HIT_BITS_L2 */
    NULL,    /* FC_CREDITS */
    NULL,    /* FC_HEADER_TYPE */
    NULL,    /* FE_IPMC_VEC */
    NULL,    /* FE_IPMC_VLAN */
    NULL,    /* FF_FC_CONFIG */
    NULL,    /* FF_FC_MEM_CONFIG */
    NULL,    /* FIFO_GROUP_MAP_TABLE */
    NULL,    /* FIFO_MAP_TABLE */
    NULL,    /* FIFO_SHAPER_TABLE_0 */
    NULL,    /* FIFO_SHAPER_TABLE_1 */
    NULL,    /* FIFO_SHAPER_TABLE_2 */
    NULL,    /* FIFO_SHAPER_TABLE_3 */
    NULL,    /* FIFO_WERR_TABLE */
    NULL,    /* FILTERMATCHCOUNT */
    NULL,    /* FILTER_IMASK */
    NULL,    /* FILTER_IRULE */
    NULL,    /* FLOW_CONTROL_BASE_TABLE */
    NULL,    /* FLOW_CONTROL_MAP_TABLE */
    NULL,    /* FLOW_CONTROL_STATE_TABLE */
    NULL,    /* FLOW_CONTROL_TRANSLATE_TABLE */
    NULL,    /* FLUSH_PENDING */
    NULL,    /* FP_COUNTER_EXT */
    NULL,    /* FP_COUNTER_INT */
    &soc_mem_list[SOC_MEM_INT_FP_COUNTER_TABLE_BCM56440_A0m],
    NULL,    /* FP_COUNTER_TABLE_X */
    NULL,    /* FP_COUNTER_TABLE_Y */
    NULL,    /* FP_EXTERNAL */
    &soc_mem_list[SOC_MEM_INT_FP_GLOBAL_MASK_TCAM_BCM56440_A0m],
    NULL,    /* FP_GLOBAL_MASK_TCAM_X */
    NULL,    /* FP_GLOBAL_MASK_TCAM_Y */
    NULL,    /* FP_GM_FIELDS */
    NULL,    /* FP_GM_FIELDS_X */
    NULL,    /* FP_GM_FIELDS_Y */
    NULL,    /* FP_INTERNAL */
    &soc_mem_list[SOC_MEM_INT_FP_METER_TABLE_BCM56440_A0m],
    NULL,    /* FP_METER_TABLE_EXT */
    NULL,    /* FP_METER_TABLE_INT */
    NULL,    /* FP_METER_TABLE_X */
    NULL,    /* FP_METER_TABLE_Y */
    NULL,    /* FP_POLICY_EXTERNAL */
    NULL,    /* FP_POLICY_INTERNAL */
    &soc_mem_list[SOC_MEM_INT_FP_POLICY_TABLE_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_FP_PORT_FIELD_SEL_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_FP_PORT_METER_MAP_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_FP_RANGE_CHECK_BCM56440_A0m],
    NULL,    /* FP_SC_BCAST_METER_TABLE */
    NULL,    /* FP_SC_DLF_METER_TABLE */
    NULL,    /* FP_SC_MCAST_METER_TABLE */
    NULL,    /* FP_SC_METER_TABLE */
    NULL,    /* FP_SLICE_ENTRY_PORT_SEL */
    &soc_mem_list[SOC_MEM_INT_FP_SLICE_KEY_CONTROL_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_FP_SLICE_MAP_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_FP_STORM_CONTROL_METERS_BCM56440_A0m],
    NULL,    /* FP_STORM_CONTROL_METERS_X */
    NULL,    /* FP_STORM_CONTROL_METERS_Y */
    &soc_mem_list[SOC_MEM_INT_FP_TCAM_BCM56440_A0m],
    NULL,    /* FP_TCAM_EXTERNAL */
    NULL,    /* FP_TCAM_INTERNAL */
    NULL,    /* FP_TCAM_PLUS_POLICY */
    NULL,    /* FP_TCAM_X */
    NULL,    /* FP_TCAM_Y */
    NULL,    /* FP_TCP_UDP_PORT_RANGE */
    &soc_mem_list[SOC_MEM_INT_FP_UDF_OFFSET_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_FP_UDF_TCAM_BCM56440_A0m],
    NULL,    /* FRAME_PARSING */
    NULL,    /* GE_IPMC_VEC */
    NULL,    /* GE_IPMC_VLAN */
    NULL,    /* GFILTER_FFPCOUNTERS */
    NULL,    /* GFILTER_FFPPACKETCOUNTERS */
    NULL,    /* GFILTER_FFP_IN_PROFILE_COUNTERS */
    NULL,    /* GFILTER_FFP_OUT_PROFILE_COUNTERS */
    NULL,    /* GFILTER_IMASK */
    NULL,    /* GFILTER_IRULE */
    NULL,    /* GFILTER_IRULELOOKUP */
    NULL,    /* GFILTER_IRULE_TEST0 */
    NULL,    /* GFILTER_IRULE_TEST1 */
    NULL,    /* GFILTER_IRULE_TEST2 */
    NULL,    /* GFILTER_IRULE_TEST3 */
    NULL,    /* GFILTER_METERING */
    NULL,    /* GLOBAL_STATS */
    NULL,    /* GPORT_EHG_RX_TUNNEL_DATA */
    NULL,    /* GPORT_EHG_RX_TUNNEL_MASK */
    NULL,    /* GPORT_EHG_TX_TUNNEL_DATA */
    NULL,    /* GROUP_MAX_SHAPER_TABLE */
    NULL,    /* GROUP_MEMBER_TABLE */
    NULL,    /* HASHINPUT */
    NULL,    /* HASH_TRAP_INFO */
    NULL,    /* HEAD_LLA */
    NULL,    /* HGT_DLB_CONTROL */
    NULL,    /* HG_PORT_TABLE */
    &soc_mem_list[SOC_MEM_INT_HG_TRUNK_BITMAP_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_HG_TRUNK_FAILOVER_ENABLE_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_HG_TRUNK_FAILOVER_SET_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_HG_TRUNK_GROUP_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_HG_TRUNK_MEMBER_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_HIGIG_TRUNK_CONTROL_BCM56440_A0m],
    NULL,    /* IARB_MAIN_TDM */
    &soc_mem_list[SOC_MEM_INT_IARB_TDM_TABLE_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_ICONTROL_OPCODE_BITMAP_BCM56440_A0m],
    NULL,    /* IDP0_DFIFO_0 */
    NULL,    /* IDP0_DFIFO_1 */
    NULL,    /* IDP0_EREQFIFO */
    NULL,    /* IDP0_ERESPFIFO */
    NULL,    /* IDP1_DFIFO_0 */
    NULL,    /* IDP1_DFIFO_1 */
    NULL,    /* IDP1_EREQFIFO */
    NULL,    /* IDP1_ERESPFIFO */
    NULL,    /* IFP_PORT_FIELD_SEL */
    &soc_mem_list[SOC_MEM_INT_IFP_REDIRECTION_PROFILE_BCM56440_A0m],
    NULL,    /* IGR_VLAN_RANGE_TBL */
    NULL,    /* IGR_VLAN_XLATE */
    NULL,    /* IL_CHANNEL_REMAP0 */
    NULL,    /* IL_CHANNEL_REMAP1 */
    NULL,    /* IL_STAT_MEM_0 */
    NULL,    /* IL_STAT_MEM_1 */
    NULL,    /* IL_STAT_MEM_2 */
    NULL,    /* IL_STAT_MEM_3 */
    NULL,    /* IL_STAT_MEM_4 */
    &soc_mem_list[SOC_MEM_INT_IMIRROR_BITMAP_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_IM_MTP_INDEX_BCM56440_A0m],
    NULL,    /* INCTRLBCASTPKTS */
    NULL,    /* INCTRLBYT */
    NULL,    /* INCTRLDISCPKTS */
    NULL,    /* INCTRLERRPKTS */
    NULL,    /* INCTRLMCASTPKTS */
    NULL,    /* INCTRLUCASTPKTS */
    &soc_mem_list[SOC_MEM_INT_ING_1588_TS_DISPOSITION_PROFILE_TABLEm],
    NULL,    /* ING_DVP_2_TABLE */
    &soc_mem_list[SOC_MEM_INT_ING_DVP_TABLE_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_ING_EGRMSKBMAP_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_ING_EN_EFILTER_BITMAP_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_ING_FLEX_CTR_COUNTER_TABLE_0m],
    &soc_mem_list[SOC_MEM_INT_ING_FLEX_CTR_COUNTER_TABLE_1m],
    &soc_mem_list[SOC_MEM_INT_ING_FLEX_CTR_COUNTER_TABLE_2m],
    &soc_mem_list[SOC_MEM_INT_ING_FLEX_CTR_COUNTER_TABLE_3m],
    &soc_mem_list[SOC_MEM_INT_ING_FLEX_CTR_COUNTER_TABLE_4m],
    &soc_mem_list[SOC_MEM_INT_ING_FLEX_CTR_COUNTER_TABLE_5m],
    &soc_mem_list[SOC_MEM_INT_ING_FLEX_CTR_COUNTER_TABLE_6m],
    &soc_mem_list[SOC_MEM_INT_ING_FLEX_CTR_COUNTER_TABLE_7m],
    &soc_mem_list[SOC_MEM_INT_ING_FLEX_CTR_OFFSET_TABLE_0m],
    &soc_mem_list[SOC_MEM_INT_ING_FLEX_CTR_OFFSET_TABLE_1m],
    &soc_mem_list[SOC_MEM_INT_ING_FLEX_CTR_OFFSET_TABLE_2m],
    &soc_mem_list[SOC_MEM_INT_ING_FLEX_CTR_OFFSET_TABLE_3m],
    &soc_mem_list[SOC_MEM_INT_ING_FLEX_CTR_OFFSET_TABLE_4m],
    &soc_mem_list[SOC_MEM_INT_ING_FLEX_CTR_OFFSET_TABLE_5m],
    &soc_mem_list[SOC_MEM_INT_ING_FLEX_CTR_OFFSET_TABLE_6m],
    &soc_mem_list[SOC_MEM_INT_ING_FLEX_CTR_OFFSET_TABLE_7m],
    &soc_mem_list[SOC_MEM_INT_ING_FLEX_CTR_PKT_PRI_MAPm],
    &soc_mem_list[SOC_MEM_INT_ING_FLEX_CTR_PKT_RES_MAPm],
    &soc_mem_list[SOC_MEM_INT_ING_FLEX_CTR_PORT_MAPm],
    &soc_mem_list[SOC_MEM_INT_ING_FLEX_CTR_PRI_CNG_MAPm],
    &soc_mem_list[SOC_MEM_INT_ING_FLEX_CTR_TOS_MAPm],
    &soc_mem_list[SOC_MEM_INT_ING_HIGIG_TRUNK_OVERRIDE_PROFILE_BCM56440_A0m],
    NULL,    /* ING_IPFIX_DSCP_XLATE_TABLE */
    NULL,    /* ING_IPFIX_EOP_BUFFER */
    NULL,    /* ING_IPFIX_EXPORT_FIFO */
    NULL,    /* ING_IPFIX_FLOW_RATE_METER_TABLE */
    NULL,    /* ING_IPFIX_IPV4_MASK_SET_A */
    NULL,    /* ING_IPFIX_IPV4_MASK_SET_B */
    NULL,    /* ING_IPFIX_IPV6_MASK_SET_A */
    NULL,    /* ING_IPFIX_IPV6_MASK_SET_B */
    NULL,    /* ING_IPFIX_PROFILE */
    NULL,    /* ING_IPFIX_SESSION_TABLE */
    &soc_mem_list[SOC_MEM_INT_ING_L3_NEXT_HOP_BCM56440_A0m],
    NULL,    /* ING_L3_NEXT_HOP_A */
    NULL,    /* ING_L3_NEXT_HOP_B */
    &soc_mem_list[SOC_MEM_INT_ING_MOD_MAP_TABLE_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_ING_MPLS_EXP_MAPPING_BCM56440_A0m],
    NULL,    /* ING_OUTER_DOT1P_MAPPING_TABLE */
    NULL,    /* ING_PHYSICAL_TO_LOGICAL_PORT_NUMBER_MAPPING_TABLE */
    &soc_mem_list[SOC_MEM_INT_ING_PRI_CNG_MAP_BCM56440_A0m],
    NULL,    /* ING_PW_TERM_COUNTERS */
    &soc_mem_list[SOC_MEM_INT_ING_PW_TERM_SEQ_NUM_BCM56440_A0m],
    NULL,    /* ING_PW_TERM_SEQ_NUM_X */
    NULL,    /* ING_PW_TERM_SEQ_NUM_Y */
    &soc_mem_list[SOC_MEM_INT_ING_QUEUE_MAPm],
    &soc_mem_list[SOC_MEM_INT_ING_QUEUE_OFFSET_MAPPING_TABLEm],
    NULL,    /* ING_ROUTED_INT_PRI_MAPPING */
    NULL,    /* ING_SERVICE_COUNTER_TABLE */
    NULL,    /* ING_SERVICE_COUNTER_TABLE_X */
    NULL,    /* ING_SERVICE_COUNTER_TABLE_Y */
    &soc_mem_list[SOC_MEM_INT_ING_SERVICE_PRI_MAP_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_ING_SVM_PKT_PRI_MAPm],
    &soc_mem_list[SOC_MEM_INT_ING_SVM_PKT_RES_MAPm],
    &soc_mem_list[SOC_MEM_INT_ING_SVM_PORT_MAPm],
    &soc_mem_list[SOC_MEM_INT_ING_SVM_PRI_CNG_MAPm],
    &soc_mem_list[SOC_MEM_INT_ING_SVM_TOS_MAPm],
    NULL,    /* ING_TRILL_PARSE_CONTROL */
    NULL,    /* ING_TRILL_PAYLOAD_PARSE_CONTROL */
    &soc_mem_list[SOC_MEM_INT_ING_UNTAGGED_PHB_BCM56440_A0m],
    NULL,    /* ING_VINTF_COUNTER_TABLE */
    NULL,    /* ING_VINTF_COUNTER_TABLE_X */
    NULL,    /* ING_VINTF_COUNTER_TABLE_Y */
    &soc_mem_list[SOC_MEM_INT_ING_VLAN_RANGE_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_ING_VLAN_TAG_ACTION_PROFILE_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_INITIAL_ING_L3_NEXT_HOP_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_INITIAL_L3_ECMP_BCM56440_A0m],
    NULL,    /* INITIAL_L3_ECMP_COUNT */
    &soc_mem_list[SOC_MEM_INT_INITIAL_L3_ECMP_GROUP_BCM56440_A0m],
    NULL,    /* INITIAL_L3_ECMP_X */
    NULL,    /* INITIAL_L3_ECMP_Y */
    &soc_mem_list[SOC_MEM_INT_INITIAL_PROT_GROUP_TABLE_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_INITIAL_PROT_NHI_TABLE_BCM56440_A0m],
    NULL,    /* INTERFACE_MAX_SHAPER_TABLE */
    NULL,    /* IPMC_GROUP_V4 */
    NULL,    /* IPMC_GROUP_V6 */
    NULL,    /* IPMC_VLAN_TBL0 */
    NULL,    /* IPMC_VLAN_TBL1 */
    NULL,    /* IPORT_TABLE */
    &soc_mem_list[SOC_MEM_INT_IPV4_IN_IPV6_PREFIX_MATCH_TABLE_BCM56440_A0m],
    NULL,    /* IPV6_PROXY_ENABLE_TABLE */
    NULL,    /* ISBS_PORT_TO_PIPE_MAPPING */
    NULL,    /* ISEC_BYPASS_FILTER_TABLE */
    NULL,    /* ISEC_DEBUG_RAM */
    NULL,    /* ISEC_SA_KEY_TABLE */
    NULL,    /* ISEC_SA_TABLE */
    NULL,    /* ISEC_SC_TABLE */
    &soc_mem_list[SOC_MEM_INT_KNOWN_MCAST_BLOCK_MASK_BCM56440_A0m],
    NULL,    /* L1_BK */
    NULL,    /* L1_BP */
    NULL,    /* L1_LA */
    NULL,    /* L1_N0 */
    NULL,    /* L1_N1 */
    NULL,    /* L1_N2 */
    NULL,    /* L1_NG */
    NULL,    /* L1_NM */
    NULL,    /* L1_NP */
    &soc_mem_list[SOC_MEM_INT_L2MC_BCM56440_A0m],
    NULL,    /* L2MC_TABLE */
    &soc_mem_list[SOC_MEM_INT_L2X_BCM56440_A0m],
    NULL,    /* L2X_BASE */
    NULL,    /* L2X_HIT */
    NULL,    /* L2X_MC */
    NULL,    /* L2X_PARITY */
    NULL,    /* L2X_STATIC */
    NULL,    /* L2X_VALID */
    NULL,    /* L2_BK */
    NULL,    /* L2_BP */
    &soc_mem_list[SOC_MEM_INT_L2_BULK_MATCH_DATA_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_L2_BULK_MATCH_MASK_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_L2_BULK_REPLACE_DATA_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_L2_BULK_REPLACE_MASK_BCM56440_A0m],
    NULL,    /* L2_ENTRY_EXTERNAL */
    NULL,    /* L2_ENTRY_INTERNAL */
    &soc_mem_list[SOC_MEM_INT_L2_ENTRY_ONLY_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_L2_ENTRY_OVERFLOW_BCM56440_A0m],
    NULL,    /* L2_ENTRY_SCRATCH */
    &soc_mem_list[SOC_MEM_INT_L2_HITDA_ONLY_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_L2_HITSA_ONLY_BCM56440_A0m],
    NULL,    /* L2_LA */
    NULL,    /* L2_MB */
    &soc_mem_list[SOC_MEM_INT_L2_MOD_FIFO_BCM56440_A0m],
    NULL,    /* L2_N0 */
    NULL,    /* L2_N1 */
    NULL,    /* L2_N2 */
    NULL,    /* L2_NG */
    NULL,    /* L2_NM */
    NULL,    /* L2_NP */
    &soc_mem_list[SOC_MEM_INT_L2_USER_ENTRY_BCM56440_A0m],
    NULL,    /* L2_USER_ENTRY_DATA */
    &soc_mem_list[SOC_MEM_INT_L2_USER_ENTRY_DATA_ONLY_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_L2_USER_ENTRY_ONLY_BCM56440_A0m],
    NULL,    /* L2_USER_ENTRY_TCAM */
    NULL,    /* L3INTF */
    NULL,    /* L3INTF_EGR_FILTER_LIST */
    NULL,    /* L3INTF_IGR_FILTER_LIST */
    NULL,    /* L3INTF_QOS */
    NULL,    /* L3X */
    NULL,    /* L3X_BASE */
    NULL,    /* L3X_HIT */
    NULL,    /* L3X_PARITY */
    NULL,    /* L3X_VALID */
    NULL,    /* L3_BK */
    NULL,    /* L3_BP */
    &soc_mem_list[SOC_MEM_INT_L3_DEFIP_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_L3_DEFIP_128_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_L3_DEFIP_128_DATA_ONLY_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_L3_DEFIP_128_HIT_ONLY_BCM56440_A0m],
    NULL,    /* L3_DEFIP_128_HIT_ONLY_X */
    NULL,    /* L3_DEFIP_128_HIT_ONLY_Y */
    &soc_mem_list[SOC_MEM_INT_L3_DEFIP_128_ONLY_BCM56440_A0m],
    NULL,    /* L3_DEFIP_128_X */
    NULL,    /* L3_DEFIP_128_Y */
    NULL,    /* L3_DEFIP_ALG */
    NULL,    /* L3_DEFIP_CAM */
    NULL,    /* L3_DEFIP_DATA */
    &soc_mem_list[SOC_MEM_INT_L3_DEFIP_DATA_ONLY_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_L3_DEFIP_HIT_ONLY_BCM56440_A0m],
    NULL,    /* L3_DEFIP_HIT_ONLY_X */
    NULL,    /* L3_DEFIP_HIT_ONLY_Y */
    &soc_mem_list[SOC_MEM_INT_L3_DEFIP_ONLY_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_L3_DEFIP_PAIR_128m],
    &soc_mem_list[SOC_MEM_INT_L3_DEFIP_PAIR_128_DATA_ONLYm],
    &soc_mem_list[SOC_MEM_INT_L3_DEFIP_PAIR_128_HIT_ONLYm],
    &soc_mem_list[SOC_MEM_INT_L3_DEFIP_PAIR_128_ONLYm],
    NULL,    /* L3_DEFIP_TCAM */
    NULL,    /* L3_DEFIP_X */
    NULL,    /* L3_DEFIP_Y */
    &soc_mem_list[SOC_MEM_INT_L3_ECMP_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_L3_ECMP_COUNT_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_L3_ENTRY_HIT_ONLY_BCM56440_A0m],
    NULL,    /* L3_ENTRY_HIT_ONLY_X */
    NULL,    /* L3_ENTRY_HIT_ONLY_Y */
    &soc_mem_list[SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_BCM56440_A0m],
    NULL,    /* L3_ENTRY_IPV4_MULTICAST_SCRATCH */
    NULL,    /* L3_ENTRY_IPV4_MULTICAST_X */
    NULL,    /* L3_ENTRY_IPV4_MULTICAST_Y */
    &soc_mem_list[SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_BCM56440_A0m],
    NULL,    /* L3_ENTRY_IPV4_UNICAST_SCRATCH */
    NULL,    /* L3_ENTRY_IPV4_UNICAST_X */
    NULL,    /* L3_ENTRY_IPV4_UNICAST_Y */
    &soc_mem_list[SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_BCM56440_A0m],
    NULL,    /* L3_ENTRY_IPV6_MULTICAST_SCRATCH */
    NULL,    /* L3_ENTRY_IPV6_MULTICAST_X */
    NULL,    /* L3_ENTRY_IPV6_MULTICAST_Y */
    &soc_mem_list[SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_BCM56440_A0m],
    NULL,    /* L3_ENTRY_IPV6_UNICAST_SCRATCH */
    NULL,    /* L3_ENTRY_IPV6_UNICAST_X */
    NULL,    /* L3_ENTRY_IPV6_UNICAST_Y */
    &soc_mem_list[SOC_MEM_INT_L3_ENTRY_ONLY_BCM56440_A0m],
    NULL,    /* L3_ENTRY_V4 */
    NULL,    /* L3_ENTRY_V6 */
    NULL,    /* L3_ENTRY_VALID_ONLY */
    &soc_mem_list[SOC_MEM_INT_L3_IIF_BCM56440_A0m],
    NULL,    /* L3_INTF */
    &soc_mem_list[SOC_MEM_INT_L3_IPMC_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_L3_IPMC_1_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_L3_IPMC_REMAP_BCM56440_A0m],
    NULL,    /* L3_LA */
    NULL,    /* L3_LPM_HITBIT */
    NULL,    /* L3_MB */
    &soc_mem_list[SOC_MEM_INT_L3_MTU_VALUES_BCM56440_A0m],
    NULL,    /* L3_N0 */
    NULL,    /* L3_N1 */
    NULL,    /* L3_N2 */
    NULL,    /* L3_NG */
    NULL,    /* L3_NM */
    NULL,    /* L3_NP */
    &soc_mem_list[SOC_MEM_INT_L3_TUNNEL_BCM56440_A0m],
    NULL,    /* L3_TUNNEL_DATA */
    NULL,    /* L3_TUNNEL_TCAM */
    NULL,    /* L4_BK */
    NULL,    /* L4_BP */
    NULL,    /* L4_FL */
    NULL,    /* L4_FS */
    NULL,    /* L4_LA */
    NULL,    /* L4_MB */
    NULL,    /* L4_N0 */
    NULL,    /* L4_N1 */
    NULL,    /* L4_N2 */
    NULL,    /* L4_NG */
    NULL,    /* L4_NM */
    NULL,    /* L4_NP */
    NULL,    /* L5_BK */
    NULL,    /* L5_BP */
    NULL,    /* L5_FL */
    NULL,    /* L5_FS */
    NULL,    /* L5_MB */
    NULL,    /* L5_N0 */
    NULL,    /* L5_N1 */
    NULL,    /* L5_N2 */
    NULL,    /* L5_NG */
    NULL,    /* L5_NM */
    NULL,    /* L5_NP */
    NULL,    /* L6_BK */
    NULL,    /* L6_BP */
    NULL,    /* L6_FL */
    NULL,    /* L6_FS */
    NULL,    /* L6_MB */
    NULL,    /* L6_N0 */
    NULL,    /* L6_N1 */
    NULL,    /* L6_N2 */
    NULL,    /* L6_NG */
    NULL,    /* L6_NM */
    NULL,    /* L6_NP */
    NULL,    /* L7_BK */
    NULL,    /* L7_BP */
    NULL,    /* L7_N0 */
    NULL,    /* L7_N1 */
    NULL,    /* L7_N2 */
    NULL,    /* L7_NG */
    NULL,    /* L7_NM */
    NULL,    /* L7_NP */
    NULL,    /* LAST_SENT */
    NULL,    /* LEAFNODE_TO_QUEUE */
    NULL,    /* LF_QD */
    NULL,    /* LF_QP */
    &soc_mem_list[SOC_MEM_INT_LINK_STATUS_BCM56440_A0m],
    NULL,    /* LLA_TRANS */
    &soc_mem_list[SOC_MEM_INT_LLS_L0_CHILD_STATE1m],
    &soc_mem_list[SOC_MEM_INT_LLS_L0_CHILD_WEIGHT_CFG_CNTm],
    &soc_mem_list[SOC_MEM_INT_LLS_L0_CONFIGm],
    &soc_mem_list[SOC_MEM_INT_LLS_L0_EF_NEXTm],
    &soc_mem_list[SOC_MEM_INT_LLS_L0_ERRORm],
    &soc_mem_list[SOC_MEM_INT_LLS_L0_HEADS_TAILSm],
    &soc_mem_list[SOC_MEM_INT_LLS_L0_MIN_BUCKET_Cm],
    &soc_mem_list[SOC_MEM_INT_LLS_L0_MIN_CONFIG_Cm],
    &soc_mem_list[SOC_MEM_INT_LLS_L0_MIN_NEXTm],
    &soc_mem_list[SOC_MEM_INT_LLS_L0_PARENTm],
    &soc_mem_list[SOC_MEM_INT_LLS_L0_PARENT_STATEm],
    &soc_mem_list[SOC_MEM_INT_LLS_L0_SHAPER_BUCKET_Cm],
    &soc_mem_list[SOC_MEM_INT_LLS_L0_SHAPER_CONFIG_Cm],
    &soc_mem_list[SOC_MEM_INT_LLS_L0_WERR_MAX_SCm],
    &soc_mem_list[SOC_MEM_INT_LLS_L0_WERR_NEXTm],
    &soc_mem_list[SOC_MEM_INT_LLS_L0_XOFFm],
    &soc_mem_list[SOC_MEM_INT_LLS_L1_CHILD_STATE1m],
    &soc_mem_list[SOC_MEM_INT_LLS_L1_CHILD_WEIGHT_CFG_CNTm],
    &soc_mem_list[SOC_MEM_INT_LLS_L1_CONFIGm],
    &soc_mem_list[SOC_MEM_INT_LLS_L1_EF_NEXTm],
    &soc_mem_list[SOC_MEM_INT_LLS_L1_ERRORm],
    &soc_mem_list[SOC_MEM_INT_LLS_L1_HEADS_TAILSm],
    &soc_mem_list[SOC_MEM_INT_LLS_L1_MIN_BUCKET_Cm],
    &soc_mem_list[SOC_MEM_INT_LLS_L1_MIN_CONFIG_Cm],
    &soc_mem_list[SOC_MEM_INT_LLS_L1_MIN_NEXTm],
    &soc_mem_list[SOC_MEM_INT_LLS_L1_PARENTm],
    &soc_mem_list[SOC_MEM_INT_LLS_L1_PARENT_STATEm],
    &soc_mem_list[SOC_MEM_INT_LLS_L1_SHAPER_BUCKET_Cm],
    &soc_mem_list[SOC_MEM_INT_LLS_L1_SHAPER_CONFIG_Cm],
    &soc_mem_list[SOC_MEM_INT_LLS_L1_WERR_MAX_SCm],
    &soc_mem_list[SOC_MEM_INT_LLS_L1_WERR_NEXTm],
    &soc_mem_list[SOC_MEM_INT_LLS_L1_XOFFm],
    &soc_mem_list[SOC_MEM_INT_LLS_L2_ACT_MINm],
    &soc_mem_list[SOC_MEM_INT_LLS_L2_ACT_SHAPERm],
    &soc_mem_list[SOC_MEM_INT_LLS_L2_ACT_XONm],
    &soc_mem_list[SOC_MEM_INT_LLS_L2_CHILD_STATE1m],
    &soc_mem_list[SOC_MEM_INT_LLS_L2_CHILD_WEIGHT_CFG_CNTm],
    &soc_mem_list[SOC_MEM_INT_LLS_L2_EMPTY_STATEm],
    &soc_mem_list[SOC_MEM_INT_LLS_L2_ERRORm],
    &soc_mem_list[SOC_MEM_INT_LLS_L2_MIN_BUCKET_LOWER_Cm],
    &soc_mem_list[SOC_MEM_INT_LLS_L2_MIN_BUCKET_UPPER_Cm],
    &soc_mem_list[SOC_MEM_INT_LLS_L2_MIN_CONFIG_LOWER_Cm],
    &soc_mem_list[SOC_MEM_INT_LLS_L2_MIN_CONFIG_UPPER_Cm],
    &soc_mem_list[SOC_MEM_INT_LLS_L2_MIN_NEXTm],
    &soc_mem_list[SOC_MEM_INT_LLS_L2_PARENTm],
    &soc_mem_list[SOC_MEM_INT_LLS_L2_SHAPER_BUCKET_LOWERm],
    &soc_mem_list[SOC_MEM_INT_LLS_L2_SHAPER_BUCKET_UPPERm],
    &soc_mem_list[SOC_MEM_INT_LLS_L2_SHAPER_CONFIG_LOWERm],
    &soc_mem_list[SOC_MEM_INT_LLS_L2_SHAPER_CONFIG_UPPERm],
    &soc_mem_list[SOC_MEM_INT_LLS_L2_WERR_NEXTm],
    &soc_mem_list[SOC_MEM_INT_LLS_L2_XOFFm],
    &soc_mem_list[SOC_MEM_INT_LLS_PORT_CONFIGm],
    &soc_mem_list[SOC_MEM_INT_LLS_PORT_ERRORm],
    &soc_mem_list[SOC_MEM_INT_LLS_PORT_HEADSm],
    &soc_mem_list[SOC_MEM_INT_LLS_PORT_PARENT_STATEm],
    &soc_mem_list[SOC_MEM_INT_LLS_PORT_SHAPER_BUCKET_Cm],
    &soc_mem_list[SOC_MEM_INT_LLS_PORT_SHAPER_CONFIG_Cm],
    &soc_mem_list[SOC_MEM_INT_LLS_PORT_TAILSm],
    &soc_mem_list[SOC_MEM_INT_LLS_PORT_TDMm],
    &soc_mem_list[SOC_MEM_INT_LLS_PORT_WERR_MAX_SCm],
    &soc_mem_list[SOC_MEM_INT_LLS_PORT_XOFFm],
    &soc_mem_list[SOC_MEM_INT_LMEP_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_LMEP_1_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_LPORT_TAB_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_MAC_BLOCK_BCM56440_A0m],
    NULL,    /* MAC_LIMIT_PORT_MAP_TABLE */
    NULL,    /* MAC_LIMIT_TRUNK_MAP_TABLE */
    &soc_mem_list[SOC_MEM_INT_MAID_REDUCTION_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_MA_INDEX_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_MA_STATE_BCM56440_A0m],
    NULL,    /* MCU_CHANNEL3_DATA */
    NULL,    /* MEM_EGR_MODMAP */
    NULL,    /* MEM_INGBUF */
    NULL,    /* MEM_ING_MODMAP */
    NULL,    /* MEM_ING_SRCMODBLK */
    NULL,    /* MEM_IPMC */
    NULL,    /* MEM_LLA */
    NULL,    /* MEM_MC */
    NULL,    /* MEM_PP */
    NULL,    /* MEM_TRUNK_PORT_POOL */
    NULL,    /* MEM_UC */
    NULL,    /* MEM_VID */
    NULL,    /* MEM_XQ */
    NULL,    /* MEM_XQ_PTRS */
    &soc_mem_list[SOC_MEM_INT_MIRROR_CONTROL_BCM56440_A0m],
    NULL,    /* MMU_AGING_CTR */
    &soc_mem_list[SOC_MEM_INT_MMU_AGING_CTR_EXTm],
    &soc_mem_list[SOC_MEM_INT_MMU_AGING_CTR_INTm],
    NULL,    /* MMU_AGING_EXP */
    &soc_mem_list[SOC_MEM_INT_MMU_AGING_EXP_EXTm],
    &soc_mem_list[SOC_MEM_INT_MMU_AGING_EXP_INTm],
    &soc_mem_list[SOC_MEM_INT_MMU_AGING_LMT_EXTm],
    &soc_mem_list[SOC_MEM_INT_MMU_AGING_LMT_INTm],
    NULL,    /* MMU_ARB_TDM_TABLE */
    NULL,    /* MMU_CBPCELLHEADER */
    NULL,    /* MMU_CBPDATA0 */
    NULL,    /* MMU_CBPDATA1 */
    NULL,    /* MMU_CBPDATA2 */
    NULL,    /* MMU_CBPDATA3 */
    NULL,    /* MMU_CBPDATA4 */
    NULL,    /* MMU_CBPDATA5 */
    NULL,    /* MMU_CBPDATA6 */
    NULL,    /* MMU_CBPDATA7 */
    NULL,    /* MMU_CBPDATA8 */
    NULL,    /* MMU_CBPDATA9 */
    NULL,    /* MMU_CBPDATA10 */
    NULL,    /* MMU_CBPDATA11 */
    NULL,    /* MMU_CBPDATA12 */
    NULL,    /* MMU_CBPDATA13 */
    NULL,    /* MMU_CBPDATA14 */
    NULL,    /* MMU_CBPDATA15 */
    NULL,    /* MMU_CBPDATA16 */
    NULL,    /* MMU_CBPDATA17 */
    NULL,    /* MMU_CBPDATA18 */
    NULL,    /* MMU_CBPDATA19 */
    NULL,    /* MMU_CBPDATA20 */
    NULL,    /* MMU_CBPDATA21 */
    NULL,    /* MMU_CBPDATA22 */
    NULL,    /* MMU_CBPDATA23 */
    NULL,    /* MMU_CBPDATA24 */
    NULL,    /* MMU_CBPDATA25 */
    NULL,    /* MMU_CBPDATA26 */
    NULL,    /* MMU_CBPDATA27 */
    NULL,    /* MMU_CBPDATA28 */
    NULL,    /* MMU_CBPDATA29 */
    NULL,    /* MMU_CBPDATA30 */
    NULL,    /* MMU_CBPDATA31 */
    NULL,    /* MMU_CBPDATA32 */
    NULL,    /* MMU_CBPDATA33 */
    NULL,    /* MMU_CBPDATA34 */
    NULL,    /* MMU_CBPDATA35 */
    NULL,    /* MMU_CBPDATA36 */
    NULL,    /* MMU_CBPDATA37 */
    NULL,    /* MMU_CBPDATA38 */
    NULL,    /* MMU_CBPDATA39 */
    NULL,    /* MMU_CBPDATA40 */
    NULL,    /* MMU_CBPDATA41 */
    NULL,    /* MMU_CBPDATA42 */
    NULL,    /* MMU_CBPDATA43 */
    NULL,    /* MMU_CBPDATA44 */
    NULL,    /* MMU_CBPDATA45 */
    NULL,    /* MMU_CBPDATA46 */
    NULL,    /* MMU_CBPDATA47 */
    NULL,    /* MMU_CBPDATA48 */
    NULL,    /* MMU_CBPDATA49 */
    NULL,    /* MMU_CBPDATA50 */
    NULL,    /* MMU_CBPDATA51 */
    NULL,    /* MMU_CBPDATA52 */
    NULL,    /* MMU_CBPDATA53 */
    NULL,    /* MMU_CBPDATA54 */
    NULL,    /* MMU_CBPDATA55 */
    NULL,    /* MMU_CBPDATA56 */
    NULL,    /* MMU_CBPDATA57 */
    NULL,    /* MMU_CBPDATA58 */
    NULL,    /* MMU_CBPDATA59 */
    NULL,    /* MMU_CBPDATA60 */
    NULL,    /* MMU_CBPDATA61 */
    NULL,    /* MMU_CBPDATA62 */
    NULL,    /* MMU_CBPDATA63 */
    NULL,    /* MMU_CBPDATA64 */
    NULL,    /* MMU_CBPDATA65 */
    NULL,    /* MMU_CBPDATA66 */
    NULL,    /* MMU_CBPDATA67 */
    NULL,    /* MMU_CBPDATA68 */
    NULL,    /* MMU_CBPDATA69 */
    NULL,    /* MMU_CBPDATA70 */
    NULL,    /* MMU_CBPDATA71 */
    NULL,    /* MMU_CBPDATA72 */
    NULL,    /* MMU_CBPDATA73 */
    NULL,    /* MMU_CBPDATA74 */
    NULL,    /* MMU_CBPDATA75 */
    NULL,    /* MMU_CBPDATA76 */
    NULL,    /* MMU_CBPDATA77 */
    NULL,    /* MMU_CBPDATA78 */
    NULL,    /* MMU_CBPDATA79 */
    NULL,    /* MMU_CBPDATA80 */
    NULL,    /* MMU_CBPDATA81 */
    NULL,    /* MMU_CBPDATA82 */
    NULL,    /* MMU_CBPDATA83 */
    NULL,    /* MMU_CBPDATA84 */
    NULL,    /* MMU_CBPDATA85 */
    NULL,    /* MMU_CBPDATA86 */
    NULL,    /* MMU_CBPDATA87 */
    NULL,    /* MMU_CBPDATA88 */
    NULL,    /* MMU_CBPDATA89 */
    NULL,    /* MMU_CBPDATA90 */
    NULL,    /* MMU_CBPDATA91 */
    NULL,    /* MMU_CBPDATA92 */
    NULL,    /* MMU_CBPDATA93 */
    NULL,    /* MMU_CBPDATA94 */
    NULL,    /* MMU_CBPDATA95 */
    NULL,    /* MMU_CBPDATA96 */
    NULL,    /* MMU_CBPDATA97 */
    NULL,    /* MMU_CBPDATA98 */
    NULL,    /* MMU_CBPDATA99 */
    NULL,    /* MMU_CBPDATA100 */
    NULL,    /* MMU_CBPDATA101 */
    NULL,    /* MMU_CBPDATA102 */
    NULL,    /* MMU_CBPDATA103 */
    &soc_mem_list[SOC_MEM_INT_MMU_CBPI_0m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPI_1m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPI_2m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPI_3m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPI_4m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPI_5m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPI_6m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPI_7m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPI_8m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPI_9m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPI_10m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPI_11m],
    NULL,    /* MMU_CBPPKTHEADER0 */
    NULL,    /* MMU_CBPPKTHEADER1 */
    NULL,    /* MMU_CBPPKTHEADER2 */
    NULL,    /* MMU_CBPPKTHEADER0_MEM0 */
    NULL,    /* MMU_CBPPKTHEADER0_MEM1 */
    NULL,    /* MMU_CBPPKTHEADER0_MEM2 */
    NULL,    /* MMU_CBPPKTHEADER0_MEM3 */
    NULL,    /* MMU_CBPPKTHEADER1_MEM0 */
    NULL,    /* MMU_CBPPKTHEADER1_MEM1 */
    NULL,    /* MMU_CBPPKTHEADER1_MEM2 */
    NULL,    /* MMU_CBPPKTHEADERCPU */
    NULL,    /* MMU_CBPPKTHEADER_EXT */
    NULL,    /* MMU_CBPPKTLENGTH */
    NULL,    /* MMU_CCP */
    &soc_mem_list[SOC_MEM_INT_MMU_CCPE_MEMm],
    &soc_mem_list[SOC_MEM_INT_MMU_CCPI_MEMm],
    NULL,    /* MMU_CCPTR */
    NULL,    /* MMU_CCP_MEM */
    NULL,    /* MMU_CCP_RELEASE_FIFO */
    NULL,    /* MMU_CELLCHK */
    NULL,    /* MMU_CELLCHK0 */
    NULL,    /* MMU_CELLCHK1 */
    NULL,    /* MMU_CELLCHK2 */
    NULL,    /* MMU_CELLCHK3 */
    NULL,    /* MMU_CELLLINK */
    &soc_mem_list[SOC_MEM_INT_MMU_CELLLINKEm],
    &soc_mem_list[SOC_MEM_INT_MMU_CELLLINKIm],
    NULL,    /* MMU_CELLPTRSWAP_CG0_CH0_HI */
    NULL,    /* MMU_CELLPTRSWAP_CG0_CH0_LO */
    NULL,    /* MMU_CELLPTRSWAP_CG0_CH1_HI */
    NULL,    /* MMU_CELLPTRSWAP_CG0_CH1_LO */
    NULL,    /* MMU_CELLPTRSWAP_CG1_CH0_HI */
    NULL,    /* MMU_CELLPTRSWAP_CG1_CH0_LO */
    NULL,    /* MMU_CELLPTRSWAP_CG1_CH1_LO */
    NULL,    /* MMU_CELLPTRSWAP_CH0_HI */
    NULL,    /* MMU_CELLPTRSWAP_CH0_LO */
    NULL,    /* MMU_CELLPTRSWAP_CH1_HI */
    NULL,    /* MMU_CELLPTRSWAP_CH1_LO */
    NULL,    /* MMU_CFAP */
    &soc_mem_list[SOC_MEM_INT_MMU_CFAPE_BITMAPm],
    &soc_mem_list[SOC_MEM_INT_MMU_CFAPE_STACKm],
    &soc_mem_list[SOC_MEM_INT_MMU_CFAPI_BITMAPm],
    &soc_mem_list[SOC_MEM_INT_MMU_CFAPI_STACKm],
    NULL,    /* MMU_CFAP_BANK0 */
    NULL,    /* MMU_CFAP_BANK1 */
    NULL,    /* MMU_CFAP_BANK2 */
    NULL,    /* MMU_CFAP_BANK3 */
    NULL,    /* MMU_CFAP_BANK4 */
    NULL,    /* MMU_CFAP_BANK5 */
    NULL,    /* MMU_CFAP_BANK6 */
    NULL,    /* MMU_CFAP_BANK7 */
    NULL,    /* MMU_CFAP_BANK8 */
    NULL,    /* MMU_CFAP_BANK9 */
    NULL,    /* MMU_CFAP_BANK10 */
    NULL,    /* MMU_CFAP_BANK11 */
    NULL,    /* MMU_CFAP_BANK12 */
    NULL,    /* MMU_CFAP_BANK13 */
    NULL,    /* MMU_CFAP_BANK14 */
    NULL,    /* MMU_CFAP_BANK15 */
    NULL,    /* MMU_CFAP_MEM */
    NULL,    /* MMU_CHFC_SYSPORT_MAPPING */
    NULL,    /* MMU_CPQLINK */
    NULL,    /* MMU_CTR_COLOR_DROP_MEM */
    NULL,    /* MMU_CTR_MC_DROP_MEM */
    NULL,    /* MMU_CTR_UC_DROP_MEM */
    &soc_mem_list[SOC_MEM_INT_MMU_DEQ_AGING_MASK_LOOKUP_TABLE_MEMm],
    &soc_mem_list[SOC_MEM_INT_MMU_ENQ_CBP_32B_WR_STORE_0m],
    &soc_mem_list[SOC_MEM_INT_MMU_ENQ_CBP_32B_WR_STORE_1m],
    &soc_mem_list[SOC_MEM_INT_MMU_ENQ_CBP_32B_WR_STORE_2m],
    &soc_mem_list[SOC_MEM_INT_MMU_ENQ_FAP_BITMAPm],
    &soc_mem_list[SOC_MEM_INT_MMU_ENQ_FAP_STACKm],
    &soc_mem_list[SOC_MEM_INT_MMU_ENQ_RQE_WR_COMPLETE_0m],
    &soc_mem_list[SOC_MEM_INT_MMU_ENQ_RQE_WR_COMPLETE_1m],
    &soc_mem_list[SOC_MEM_INT_MMU_ENQ_RQE_WR_COMPLETE_2m],
    &soc_mem_list[SOC_MEM_INT_MMU_EXT_MC_GROUP_MAPm],
    &soc_mem_list[SOC_MEM_INT_MMU_EXT_MC_QUEUE_LIST0m],
    &soc_mem_list[SOC_MEM_INT_MMU_EXT_MC_QUEUE_LIST1m],
    &soc_mem_list[SOC_MEM_INT_MMU_EXT_MC_QUEUE_LIST4m],
    NULL,    /* MMU_FIRSTCELLPTR_CG0 */
    NULL,    /* MMU_FIRSTCELLPTR_CG1 */
    NULL,    /* MMU_IBPSTATUS */
    NULL,    /* MMU_IBS */
    NULL,    /* MMU_IBS_CG0_CH0 */
    NULL,    /* MMU_IBS_CG0_CH1 */
    NULL,    /* MMU_IBS_CG1_CH0 */
    NULL,    /* MMU_IBS_CG1_CH1 */
    NULL,    /* MMU_INGPKTCELLLIMITIBP */
    NULL,    /* MMU_INGPKTCELLUSE */
    &soc_mem_list[SOC_MEM_INT_MMU_INTFI_BASE_TBLm],
    &soc_mem_list[SOC_MEM_INT_MMU_INTFI_DEBUG_MEMm],
    &soc_mem_list[SOC_MEM_INT_MMU_INTFI_FC_STATE_TBLm],
    &soc_mem_list[SOC_MEM_INT_MMU_INTFI_MAP_TBLm],
    &soc_mem_list[SOC_MEM_INT_MMU_INTFI_XLATE_TBLm],
    NULL,    /* MMU_INTFO_TC2PRI_MAPPING */
    NULL,    /* MMU_IPMCBITMAP_CG0 */
    NULL,    /* MMU_IPMCBITMAP_CG1 */
    &soc_mem_list[SOC_MEM_INT_MMU_IPMC_GROUP_TBL0_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_IPMC_GROUP_TBL1_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_IPMC_GROUP_TBL2_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_IPMC_GROUP_TBL3_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_IPMC_GROUP_TBL4_BCM56440_A0m],
    NULL,    /* MMU_IPMC_GROUP_TBL5 */
    NULL,    /* MMU_IPMC_GROUP_TBL6 */
    NULL,    /* MMU_IPMC_GROUP_TBL7 */
    NULL,    /* MMU_IPMC_GROUP_TBL8 */
    NULL,    /* MMU_IPMC_GROUP_TBL9 */
    NULL,    /* MMU_IPMC_GROUP_TBL10 */
    NULL,    /* MMU_IPMC_GROUP_TBL11 */
    NULL,    /* MMU_IPMC_GROUP_TBL12 */
    NULL,    /* MMU_IPMC_GROUP_TBL13 */
    NULL,    /* MMU_IPMC_GROUP_TBL14 */
    NULL,    /* MMU_IPMC_GROUP_TBL15 */
    NULL,    /* MMU_IPMC_GROUP_TBL16 */
    NULL,    /* MMU_IPMC_GROUP_TBL17 */
    NULL,    /* MMU_IPMC_GROUP_TBL18 */
    NULL,    /* MMU_IPMC_GROUP_TBL19 */
    NULL,    /* MMU_IPMC_GROUP_TBL20 */
    NULL,    /* MMU_IPMC_GROUP_TBL21 */
    NULL,    /* MMU_IPMC_GROUP_TBL22 */
    NULL,    /* MMU_IPMC_GROUP_TBL23 */
    NULL,    /* MMU_IPMC_GROUP_TBL24 */
    NULL,    /* MMU_IPMC_GROUP_TBL25 */
    NULL,    /* MMU_IPMC_GROUP_TBL26 */
    NULL,    /* MMU_IPMC_GROUP_TBL27 */
    NULL,    /* MMU_IPMC_GROUP_TBL28 */
    NULL,    /* MMU_IPMC_GROUP_TBL29 */
    NULL,    /* MMU_IPMC_GROUP_TBL30 */
    NULL,    /* MMU_IPMC_GROUP_TBL31 */
    NULL,    /* MMU_IPMC_GROUP_TBL32 */
    NULL,    /* MMU_IPMC_GROUP_TBL33 */
    NULL,    /* MMU_IPMC_GROUP_TBL34 */
    NULL,    /* MMU_IPMC_GROUP_TBL35 */
    NULL,    /* MMU_IPMC_GROUP_TBL36 */
    NULL,    /* MMU_IPMC_GROUP_TBL37 */
    NULL,    /* MMU_IPMC_GROUP_TBL38 */
    NULL,    /* MMU_IPMC_GROUP_TBL39 */
    NULL,    /* MMU_IPMC_GROUP_TBL40 */
    NULL,    /* MMU_IPMC_GROUP_TBL41 */
    NULL,    /* MMU_IPMC_GROUP_TBL42 */
    NULL,    /* MMU_IPMC_GROUP_TBL43 */
    NULL,    /* MMU_IPMC_GROUP_TBL44 */
    NULL,    /* MMU_IPMC_GROUP_TBL45 */
    NULL,    /* MMU_IPMC_GROUP_TBL46 */
    NULL,    /* MMU_IPMC_GROUP_TBL47 */
    NULL,    /* MMU_IPMC_GROUP_TBL48 */
    NULL,    /* MMU_IPMC_GROUP_TBL49 */
    NULL,    /* MMU_IPMC_GROUP_TBL50 */
    NULL,    /* MMU_IPMC_GROUP_TBL51 */
    NULL,    /* MMU_IPMC_GROUP_TBL52 */
    NULL,    /* MMU_IPMC_GROUP_TBL53 */
    NULL,    /* MMU_IPMC_GROUP_TBL54 */
    NULL,    /* MMU_IPMC_GROUP_TBL55 */
    NULL,    /* MMU_IPMC_GROUP_TBL56 */
    NULL,    /* MMU_IPMC_GROUP_TBL57 */
    NULL,    /* MMU_IPMC_GROUP_TBL58 */
    NULL,    /* MMU_IPMC_GROUP_TBL59 */
    NULL,    /* MMU_IPMC_GROUP_TBL60 */
    NULL,    /* MMU_IPMC_GROUP_TBL61 */
    NULL,    /* MMU_IPMC_GROUP_TBL62 */
    NULL,    /* MMU_IPMC_GROUP_TBL63 */
    NULL,    /* MMU_IPMC_GROUP_TBL64 */
    NULL,    /* MMU_IPMC_GROUP_TBL65 */
    NULL,    /* MMU_IPMC_INDEX */
    NULL,    /* MMU_IPMC_PTR */
    NULL,    /* MMU_IPMC_REP_10G_MEMORY */
    &soc_mem_list[SOC_MEM_INT_MMU_IPMC_VLAN_TBL_BCM56440_A0m],
    NULL,    /* MMU_IPMC_VLAN_TBL_MEM0 */
    NULL,    /* MMU_IPMC_VLAN_TBL_MEM1 */
    &soc_mem_list[SOC_MEM_INT_MMU_ITE_CTRL_0m],
    &soc_mem_list[SOC_MEM_INT_MMU_ITE_CTRL_1m],
    &soc_mem_list[SOC_MEM_INT_MMU_ITE_PACKET_PTR_STOREm],
    &soc_mem_list[SOC_MEM_INT_MMU_ITE_QMGR_FLLm],
    &soc_mem_list[SOC_MEM_INT_MMU_ITE_QMGR_QLLm],
    &soc_mem_list[SOC_MEM_INT_MMU_ITE_WORK_QUEUE_0m],
    &soc_mem_list[SOC_MEM_INT_MMU_ITE_WORK_QUEUE_1m],
    &soc_mem_list[SOC_MEM_INT_MMU_ITE_WORK_QUEUE_2m],
    NULL,    /* MMU_MAX_BUCKET_GPORT */
    NULL,    /* MMU_MC_FIFO1 */
    NULL,    /* MMU_MC_FIFO2 */
    NULL,    /* MMU_MC_FIFO3 */
    NULL,    /* MMU_MC_FIFO4 */
    NULL,    /* MMU_MC_FIFO5 */
    NULL,    /* MMU_MC_FIFO6 */
    NULL,    /* MMU_MC_FIFO7 */
    NULL,    /* MMU_MC_FIFO8 */
    NULL,    /* MMU_MC_FIFO9 */
    NULL,    /* MMU_MC_FIFO10 */
    NULL,    /* MMU_MC_FIFO11 */
    NULL,    /* MMU_MC_FIFO12 */
    NULL,    /* MMU_MC_FIFO13 */
    NULL,    /* MMU_MC_FIFO14 */
    NULL,    /* MMU_MC_FIFO15 */
    NULL,    /* MMU_MC_FIFO16 */
    NULL,    /* MMU_MC_FIFO17 */
    NULL,    /* MMU_MC_FIFO18 */
    NULL,    /* MMU_MC_FIFO19 */
    NULL,    /* MMU_MC_FIFO20 */
    NULL,    /* MMU_MC_FIFO21 */
    NULL,    /* MMU_MC_FIFO22 */
    NULL,    /* MMU_MC_FIFO23 */
    NULL,    /* MMU_MC_FIFO24 */
    NULL,    /* MMU_MC_FIFO25 */
    NULL,    /* MMU_MC_FIFO26 */
    NULL,    /* MMU_MC_FIFO27 */
    NULL,    /* MMU_MC_FIFO28 */
    NULL,    /* MMU_MC_FIFO29 */
    NULL,    /* MMU_MC_FIFO30 */
    NULL,    /* MMU_MC_FIFO31 */
    NULL,    /* MMU_MC_FIFO32 */
    NULL,    /* MMU_MC_FIFO33 */
    NULL,    /* MMU_MC_FIFO34 */
    NULL,    /* MMU_MC_FIFO35 */
    NULL,    /* MMU_MC_FIFO36 */
    NULL,    /* MMU_MC_FIFO37 */
    NULL,    /* MMU_MC_FIFO38 */
    NULL,    /* MMU_MC_FIFO39 */
    NULL,    /* MMU_MC_FIFO40 */
    NULL,    /* MMU_MC_FIFO41 */
    NULL,    /* MMU_MC_FIFO42 */
    NULL,    /* MMU_MC_FIFO43 */
    NULL,    /* MMU_MC_FIFO44 */
    NULL,    /* MMU_MC_FIFO45 */
    NULL,    /* MMU_MC_FIFO46 */
    NULL,    /* MMU_MC_FIFO47 */
    NULL,    /* MMU_MC_FIFO48 */
    NULL,    /* MMU_MC_FIFO49 */
    NULL,    /* MMU_MC_FIFO50 */
    NULL,    /* MMU_MC_FIFO51 */
    NULL,    /* MMU_MC_FIFO52 */
    NULL,    /* MMU_MC_FIFO53 */
    NULL,    /* MMU_MC_FIFO54 */
    NULL,    /* MMU_MC_FIFO55 */
    NULL,    /* MMU_MC_FIFO56 */
    NULL,    /* MMU_MC_FIFO57 */
    NULL,    /* MMU_MC_FIFO58 */
    NULL,    /* MMU_MC_FIFO59 */
    NULL,    /* MMU_MC_FIFO60 */
    NULL,    /* MMU_MC_FIFO61 */
    NULL,    /* MMU_MC_FIFO62 */
    NULL,    /* MMU_MC_FIFO63 */
    NULL,    /* MMU_MC_FIFO64 */
    NULL,    /* MMU_MC_FIFO65 */
    NULL,    /* MMU_MEMORIES1_AGING_CTR */
    NULL,    /* MMU_MEMORIES1_AGING_EXP */
    NULL,    /* MMU_MEMORIES1_CBPDATA0 */
    NULL,    /* MMU_MEMORIES1_CBPDATA1 */
    NULL,    /* MMU_MEMORIES1_CBPDATA2 */
    NULL,    /* MMU_MEMORIES1_CBPDATA3 */
    NULL,    /* MMU_MEMORIES1_CBPHEADER */
    NULL,    /* MMU_MEMORIES1_CCP */
    NULL,    /* MMU_MEMORIES1_CFAP */
    NULL,    /* MMU_MEMORIES1_E2EHOL_BM_0 */
    NULL,    /* MMU_MEMORIES1_E2EHOL_BM_1 */
    NULL,    /* MMU_MEMORIES1_E2EHOL_BM_2 */
    NULL,    /* MMU_MEMORIES1_IPMCREP */
    NULL,    /* MMU_MEMORIES1_IPMC_GROUP_TBL */
    NULL,    /* MMU_MEMORIES1_IPMC_VLAN_TBL */
    NULL,    /* MMU_MEMORIES1_MSTP_TBL */
    NULL,    /* MMU_MEMORIES1_ST_PORT_TBL */
    NULL,    /* MMU_MEMORIES2_EGR_TRUNK_MAP */
    NULL,    /* MMU_MEMORIES2_SRC_TRUNK_MAP */
    NULL,    /* MMU_MEMORIES2_XQ0 */
    NULL,    /* MMU_MEMORIES2_XQ1 */
    NULL,    /* MMU_MEMORIES2_XQ2 */
    NULL,    /* MMU_MEMORIES2_XQ3 */
    NULL,    /* MMU_MEMORIES2_XQ4 */
    NULL,    /* MMU_MEMORIES2_XQ5 */
    NULL,    /* MMU_MEMORIES2_XQ6 */
    NULL,    /* MMU_MEMORIES2_XQ7 */
    NULL,    /* MMU_MEMORIES2_XQ8 */
    NULL,    /* MMU_MEMORIES2_XQ9 */
    NULL,    /* MMU_MEMORIES2_XQ10 */
    NULL,    /* MMU_MEMORIES2_XQ11 */
    NULL,    /* MMU_MEMORIES2_XQ12 */
    NULL,    /* MMU_MEMORIES2_XQ13 */
    NULL,    /* MMU_MIN_BUCKET_GPORT */
    NULL,    /* MMU_OVQ_BANK0_MEM0 */
    NULL,    /* MMU_OVQ_BANK0_MEM1 */
    NULL,    /* MMU_OVQ_BANK0_MEM2 */
    NULL,    /* MMU_OVQ_BANK0_MEM3 */
    NULL,    /* MMU_OVQ_BANK1_MEM0 */
    NULL,    /* MMU_OVQ_BANK1_MEM1 */
    NULL,    /* MMU_OVQ_BANK1_MEM2 */
    NULL,    /* MMU_OVQ_BANK1_MEM3 */
    NULL,    /* MMU_OVQ_BANK2_MEM0 */
    NULL,    /* MMU_OVQ_BANK2_MEM1 */
    NULL,    /* MMU_OVQ_BANK2_MEM2 */
    NULL,    /* MMU_OVQ_BANK2_MEM3 */
    NULL,    /* MMU_OVQ_BANK3_MEM0 */
    NULL,    /* MMU_OVQ_BANK3_MEM1 */
    NULL,    /* MMU_OVQ_BANK3_MEM2 */
    NULL,    /* MMU_OVQ_BANK3_MEM3 */
    NULL,    /* MMU_OVQ_DISTRIBUTOR_MEM0 */
    NULL,    /* MMU_OVQ_DISTRIBUTOR_MEM1 */
    NULL,    /* MMU_OVQ_DISTRIBUTOR_MEM2 */
    NULL,    /* MMU_OVQ_DISTRIBUTOR_MEM3 */
    NULL,    /* MMU_PBM_COS_CCPTR_STATUS_CG0 */
    NULL,    /* MMU_PBM_COS_CCPTR_STATUS_CG1 */
    NULL,    /* MMU_PFAP_MEM */
    NULL,    /* MMU_PKTHDR */
    NULL,    /* MMU_PKTLINK */
    NULL,    /* MMU_PKTLINK0 */
    NULL,    /* MMU_PKTLINK1 */
    NULL,    /* MMU_PKTLINK2 */
    NULL,    /* MMU_PKTLINK3 */
    NULL,    /* MMU_PKTLINK4 */
    NULL,    /* MMU_PKTLINK5 */
    NULL,    /* MMU_PKTLINK6 */
    NULL,    /* MMU_PKTLINK7 */
    NULL,    /* MMU_PKTLINK8 */
    NULL,    /* MMU_PKTLINK9 */
    NULL,    /* MMU_PKTLINK10 */
    NULL,    /* MMU_PKTLINK11 */
    NULL,    /* MMU_PKTLINK12 */
    NULL,    /* MMU_PKTLINK13 */
    NULL,    /* MMU_PKTLINK14 */
    NULL,    /* MMU_PKTLINK15 */
    NULL,    /* MMU_PKTLINK16 */
    NULL,    /* MMU_PKTLINK17 */
    NULL,    /* MMU_PKTLINK18 */
    NULL,    /* MMU_PKTLINK19 */
    NULL,    /* MMU_PKTLINK20 */
    NULL,    /* MMU_PKTLINK21 */
    NULL,    /* MMU_PKTLINK22 */
    NULL,    /* MMU_PKTLINK23 */
    NULL,    /* MMU_PKTLINK24 */
    NULL,    /* MMU_PKTLINK25 */
    NULL,    /* MMU_PKTLINK26 */
    NULL,    /* MMU_PKTLINK27 */
    NULL,    /* MMU_PKTLINK28 */
    NULL,    /* MMU_PKTLINK29 */
    NULL,    /* MMU_PKTLINK30 */
    NULL,    /* MMU_PKTLINK31 */
    NULL,    /* MMU_PKTLINK32 */
    NULL,    /* MMU_PKTLINK33 */
    NULL,    /* MMU_PKTLINK34 */
    NULL,    /* MMU_PKTLINK35 */
    NULL,    /* MMU_PKTLINK36 */
    NULL,    /* MMU_PKTLINK37 */
    NULL,    /* MMU_PKTLINK38 */
    NULL,    /* MMU_PKTLINK39 */
    NULL,    /* MMU_PKTLINK40 */
    NULL,    /* MMU_PKTLINK41 */
    NULL,    /* MMU_PKTLINK42 */
    NULL,    /* MMU_PKTLINK43 */
    NULL,    /* MMU_PKTLINK44 */
    NULL,    /* MMU_PKTLINK45 */
    NULL,    /* MMU_PKTLINK46 */
    NULL,    /* MMU_PKTLINK47 */
    NULL,    /* MMU_PKTLINK48 */
    NULL,    /* MMU_PKTLINK49 */
    NULL,    /* MMU_PKTLINK50 */
    NULL,    /* MMU_PKTLINK51 */
    NULL,    /* MMU_PKTLINK52 */
    NULL,    /* MMU_PKTLINK53 */
    NULL,    /* MMU_PKTLINK54 */
    NULL,    /* MMU_PQE_MEM */
    NULL,    /* MMU_PQE_MEM0 */
    NULL,    /* MMU_PQE_MEM1 */
    NULL,    /* MMU_PTRCACHE_CG0_CH0 */
    NULL,    /* MMU_PTRCACHE_CG0_CH1 */
    NULL,    /* MMU_PTRCACHE_CG1_CH0 */
    NULL,    /* MMU_PTRCACHE_CG1_CH1 */
    NULL,    /* MMU_PTRCACHE_CH0 */
    NULL,    /* MMU_PTRCACHE_CH1 */
    NULL,    /* MMU_QCN_CNM_COUNTER */
    NULL,    /* MMU_QCN_CNM_QUEUE0 */
    NULL,    /* MMU_QCN_CNM_QUEUE1 */
    NULL,    /* MMU_QCN_CPQCFG */
    NULL,    /* MMU_QCN_CPQST_QLEN */
    NULL,    /* MMU_QCN_CPQST_TSSLS */
    NULL,    /* MMU_QCN_ENABLE */
    NULL,    /* MMU_QCN_QFBTB */
    NULL,    /* MMU_QCN_SITB */
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_BM_0m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_BM_1m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_BM_2m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_BM_3m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_BM_FIFO_0m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_BM_FIFO_1m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_BM_FIFO_2m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_BM_FIFO_3m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_NEXT_0m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_NEXT_1m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_NEXT_2m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_NEXT_3m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_NEXT_4m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_NEXT_5m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_NEXT_6m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_NEXT_7m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QENTRY_LOWER_0m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QENTRY_LOWER_1m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QENTRY_LOWER_2m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QENTRY_LOWER_3m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QENTRY_LOWER_4m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QENTRY_LOWER_5m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QENTRY_LOWER_6m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QENTRY_LOWER_7m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QENTRY_UPPER_0m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QENTRY_UPPER_1m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QENTRY_UPPER_2m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QENTRY_UPPER_3m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QENTRY_UPPER_4m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QENTRY_UPPER_5m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QENTRY_UPPER_6m],
    &soc_mem_list[SOC_MEM_INT_MMU_QSTRUCT_QENTRY_UPPER_7m],
    NULL,    /* MMU_RDEHEADER_MEM0 */
    NULL,    /* MMU_RDEHEADER_MEM1 */
    NULL,    /* MMU_RDE_COSPCP_MEM */
    NULL,    /* MMU_RDE_DESCP_MEM */
    NULL,    /* MMU_RDE_FREELIST_MEM */
    NULL,    /* MMU_RDE_PKTLINK_MEM */
    NULL,    /* MMU_RDE_PRCP_MEM */
    &soc_mem_list[SOC_MEM_INT_MMU_RQE_QMGR_FLLm],
    &soc_mem_list[SOC_MEM_INT_MMU_RQE_QMGR_QLLm],
    &soc_mem_list[SOC_MEM_INT_MMU_RQE_QUEUE_OP_NODE_MAPm],
    &soc_mem_list[SOC_MEM_INT_MMU_RQE_WORK_QUEUEm],
    NULL,    /* MMU_THDO_CONFIG_0 */
    NULL,    /* MMU_THDO_CONFIG_1 */
    NULL,    /* MMU_THDO_CONFIG_EX_0 */
    NULL,    /* MMU_THDO_CONFIG_EX_1 */
    NULL,    /* MMU_THDO_CONFIG_SP_0 */
    NULL,    /* MMU_THDO_CONFIG_SP_1 */
    NULL,    /* MMU_THDO_OFFSET_0 */
    NULL,    /* MMU_THDO_OFFSET_1 */
    NULL,    /* MMU_THDO_OFFSET_EX_0 */
    NULL,    /* MMU_THDO_OFFSET_EX_1 */
    NULL,    /* MMU_THDO_OFFSET_SP_0 */
    NULL,    /* MMU_THDO_OFFSET_SP_1 */
    &soc_mem_list[SOC_MEM_INT_MMU_THDO_OPNCONFIG_CELLm],
    &soc_mem_list[SOC_MEM_INT_MMU_THDO_OPNCONFIG_QENTRYm],
    &soc_mem_list[SOC_MEM_INT_MMU_THDO_OPNCOUNT_CELLm],
    &soc_mem_list[SOC_MEM_INT_MMU_THDO_OPNOFFSET_CELLm],
    &soc_mem_list[SOC_MEM_INT_MMU_THDO_OPNOFFSET_QENTRYm],
    &soc_mem_list[SOC_MEM_INT_MMU_THDO_OPNSTATUS_CELLm],
    &soc_mem_list[SOC_MEM_INT_MMU_THDO_OPNSTATUS_QENTRYm],
    &soc_mem_list[SOC_MEM_INT_MMU_THDO_QCONFIG_CELLm],
    &soc_mem_list[SOC_MEM_INT_MMU_THDO_QCONFIG_QENTRYm],
    &soc_mem_list[SOC_MEM_INT_MMU_THDO_QCOUNT_CELL_0m],
    NULL,    /* MMU_THDO_QDRPRST_0 */
    NULL,    /* MMU_THDO_QDRPRST_1 */
    NULL,    /* MMU_THDO_QDRPRST_EX_0 */
    NULL,    /* MMU_THDO_QDRPRST_EX_1 */
    NULL,    /* MMU_THDO_QDRPRST_SP_0 */
    NULL,    /* MMU_THDO_QDRPRST_SP_1 */
    &soc_mem_list[SOC_MEM_INT_MMU_THDO_QOFFSET_CELLm],
    &soc_mem_list[SOC_MEM_INT_MMU_THDO_QOFFSET_QENTRYm],
    NULL,    /* MMU_THDO_QREDRST_0 */
    NULL,    /* MMU_THDO_QREDRST_1 */
    NULL,    /* MMU_THDO_QREDRST_EX_0 */
    NULL,    /* MMU_THDO_QREDRST_EX_1 */
    NULL,    /* MMU_THDO_QREDRST_SP_0 */
    NULL,    /* MMU_THDO_QREDRST_SP_1 */
    &soc_mem_list[SOC_MEM_INT_MMU_THDO_QRESET_VALUE_CELL_0m],
    &soc_mem_list[SOC_MEM_INT_MMU_THDO_QRESET_VALUE_QENTRY_0m],
    &soc_mem_list[SOC_MEM_INT_MMU_THDO_QSTATUS_CELL_0m],
    &soc_mem_list[SOC_MEM_INT_MMU_THDO_QSTATUS_QENTRY_0m],
    NULL,    /* MMU_THDO_QYELRST_0 */
    NULL,    /* MMU_THDO_QYELRST_1 */
    NULL,    /* MMU_THDO_QYELRST_EX_0 */
    NULL,    /* MMU_THDO_QYELRST_EX_1 */
    NULL,    /* MMU_THDO_QYELRST_SP_0 */
    NULL,    /* MMU_THDO_QYELRST_SP_1 */
    NULL,    /* MMU_TOQRDE */
    &soc_mem_list[SOC_MEM_INT_MMU_TOQ_STATE_MEM0m],
    &soc_mem_list[SOC_MEM_INT_MMU_TOQ_STATE_MEM1m],
    NULL,    /* MMU_UCQ_RP */
    NULL,    /* MMU_UCQ_WP */
    NULL,    /* MMU_WAIT_QUEUE_BITMAP_CG0_CH0 */
    NULL,    /* MMU_WAIT_QUEUE_BITMAP_CG0_CH1 */
    NULL,    /* MMU_WAIT_QUEUE_BITMAP_CG1_CH0 */
    NULL,    /* MMU_WAIT_QUEUE_BITMAP_CG1_CH1 */
    NULL,    /* MMU_WAIT_QUEUE_CG0_CH0_HI */
    NULL,    /* MMU_WAIT_QUEUE_CG0_CH0_LO */
    NULL,    /* MMU_WAIT_QUEUE_CG0_CH1_HI */
    NULL,    /* MMU_WAIT_QUEUE_CG0_CH1_LO */
    NULL,    /* MMU_WAIT_QUEUE_CG1_CH0_HI */
    NULL,    /* MMU_WAIT_QUEUE_CG1_CH0_LO */
    NULL,    /* MMU_WAIT_QUEUE_CG1_CH1_HI */
    NULL,    /* MMU_WAIT_QUEUE_CG1_CH1_LO */
    NULL,    /* MMU_WAIT_QUEUE_CH0_HI */
    NULL,    /* MMU_WAIT_QUEUE_CH0_LO */
    NULL,    /* MMU_WAIT_QUEUE_CH1_HI */
    NULL,    /* MMU_WAIT_QUEUE_CH1_LO */
    NULL,    /* MMU_WAMU_MEM0 */
    NULL,    /* MMU_WAMU_MEM1 */
    NULL,    /* MMU_WAMU_MEM2 */
    NULL,    /* MMU_WAMU_MEM3 */
    NULL,    /* MMU_WRED_CFG_CELL */
    NULL,    /* MMU_WRED_CFG_PACKET */
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_DROP_CURVE_PROFILE_0_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_DROP_CURVE_PROFILE_1_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_DROP_CURVE_PROFILE_2_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_DROP_CURVE_PROFILE_3_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_DROP_CURVE_PROFILE_4_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_DROP_CURVE_PROFILE_5_BCM56440_A0m],
    NULL,    /* MMU_WRED_DROP_THD_UC_DEQ0 */
    NULL,    /* MMU_WRED_DROP_THD_UC_DEQ1 */
    NULL,    /* MMU_WRED_DROP_THD_UC_ENQ0 */
    NULL,    /* MMU_WRED_DROP_THD_UC_ENQ1 */
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_OPN_AVG_QSIZE_BUFFERm],
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_OPN_AVG_QSIZE_QENTRYm],
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_OPN_CONFIG_BUFFERm],
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_OPN_CONFIG_QENTRYm],
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_OPN_DROP_THD_DEQm],
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_OPN_DROP_THD_ENQm],
    NULL,    /* MMU_WRED_PORT_CFG_CELL */
    NULL,    /* MMU_WRED_PORT_CFG_PACKET */
    NULL,    /* MMU_WRED_PORT_THD_0_CELL */
    NULL,    /* MMU_WRED_PORT_THD_0_PACKET */
    NULL,    /* MMU_WRED_PORT_THD_1_CELL */
    NULL,    /* MMU_WRED_PORT_THD_1_PACKET */
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_QUEUE_AVG_QSIZE_BUFFERm],
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_QUEUE_AVG_QSIZE_QENTRYm],
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_QUEUE_CONFIG_BUFFERm],
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_QUEUE_CONFIG_QENTRYm],
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_QUEUE_DROP_THD_DEQm],
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_QUEUE_DROP_THD_ENQ_0m],
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_QUEUE_DROP_THD_ENQ_1m],
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_QUEUE_OP_NODE_MAPm],
    NULL,    /* MMU_WRED_THD_0_CELL */
    NULL,    /* MMU_WRED_THD_0_PACKET */
    NULL,    /* MMU_WRED_THD_1_CELL */
    NULL,    /* MMU_WRED_THD_1_PACKET */
    NULL,    /* MMU_XQ0 */
    NULL,    /* MMU_XQ1 */
    NULL,    /* MMU_XQ2 */
    NULL,    /* MMU_XQ3 */
    NULL,    /* MMU_XQ4 */
    NULL,    /* MMU_XQ5 */
    NULL,    /* MMU_XQ6 */
    NULL,    /* MMU_XQ7 */
    NULL,    /* MMU_XQ8 */
    NULL,    /* MMU_XQ9 */
    NULL,    /* MMU_XQ10 */
    NULL,    /* MMU_XQ11 */
    NULL,    /* MMU_XQ12 */
    NULL,    /* MMU_XQ13 */
    NULL,    /* MMU_XQ14 */
    NULL,    /* MMU_XQ15 */
    NULL,    /* MMU_XQ16 */
    NULL,    /* MMU_XQ17 */
    NULL,    /* MMU_XQ18 */
    NULL,    /* MMU_XQ19 */
    NULL,    /* MMU_XQ20 */
    NULL,    /* MMU_XQ21 */
    NULL,    /* MMU_XQ22 */
    NULL,    /* MMU_XQ23 */
    NULL,    /* MMU_XQ24 */
    NULL,    /* MMU_XQ25 */
    NULL,    /* MMU_XQ26 */
    NULL,    /* MMU_XQ27 */
    NULL,    /* MMU_XQ28 */
    NULL,    /* MMU_XQ29 */
    NULL,    /* MMU_XQ30 */
    NULL,    /* MMU_XQ31 */
    NULL,    /* MMU_XQ32 */
    NULL,    /* MMU_XQ33 */
    NULL,    /* MMU_XQ34 */
    NULL,    /* MMU_XQ35 */
    NULL,    /* MMU_XQ36 */
    NULL,    /* MMU_XQ37 */
    NULL,    /* MMU_XQ38 */
    NULL,    /* MMU_XQ39 */
    NULL,    /* MMU_XQ40 */
    NULL,    /* MMU_XQ41 */
    NULL,    /* MMU_XQ42 */
    NULL,    /* MMU_XQ43 */
    NULL,    /* MMU_XQ44 */
    NULL,    /* MMU_XQ45 */
    NULL,    /* MMU_XQ46 */
    NULL,    /* MMU_XQ47 */
    NULL,    /* MMU_XQ48 */
    NULL,    /* MMU_XQ49 */
    NULL,    /* MMU_XQ50 */
    NULL,    /* MMU_XQ51 */
    NULL,    /* MMU_XQ52 */
    NULL,    /* MMU_XQ53 */
    NULL,    /* MMU_XQ54 */
    NULL,    /* MMU_XQ55 */
    NULL,    /* MODPORT_MAP */
    NULL,    /* MODPORT_MAP_EM */
    NULL,    /* MODPORT_MAP_IM */
    &soc_mem_list[SOC_MEM_INT_MODPORT_MAP_M0_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_MODPORT_MAP_M1_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_MODPORT_MAP_M2_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_MODPORT_MAP_M3_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_MODPORT_MAP_MIRROR_BCM56440_A0m],
    NULL,    /* MODPORT_MAP_MIRROR_1 */
    &soc_mem_list[SOC_MEM_INT_MODPORT_MAP_SW_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_MPLS_ENTRY_BCM56440_A0m],
    NULL,    /* MPLS_ENTRY_SCRATCH */
    NULL,    /* MPLS_EXP */
    NULL,    /* MPLS_STATION_TCAM */
    &soc_mem_list[SOC_MEM_INT_MULTIPASS_LOOPBACK_BITMAP_BCM56440_A0m],
    NULL,    /* MY_STATION */
    &soc_mem_list[SOC_MEM_INT_MY_STATION_TCAM_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_MY_STATION_TCAM_DATA_ONLY_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_MY_STATION_TCAM_ENTRY_ONLY_BCM56440_A0m],
    NULL,    /* NEXT_HOP_EXT */
    NULL,    /* NEXT_HOP_INT */
    &soc_mem_list[SOC_MEM_INT_NONUCAST_TRUNK_BLOCK_MASK_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_OAM_LM_COUNTERS_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_OAM_OPCODE_CONTROL_PROFILEm],
    NULL,    /* OUTCTRLBCASTPKTS */
    NULL,    /* OUTCTRLBYT */
    NULL,    /* OUTCTRLERRPKTS */
    NULL,    /* OUTCTRLMCASTPKTS */
    NULL,    /* OUTCTRLUCASTPKTS */
    NULL,    /* OUTUNCTRLBCASTPKTS */
    NULL,    /* OUTUNCTRLBYT */
    NULL,    /* OUTUNCTRLERRPKTS */
    NULL,    /* OUTUNCTRLMCASTPKTS */
    NULL,    /* OUTUNCTRLUCASTPKTS */
    NULL,    /* PBI_DEBUG_TABLE */
    NULL,    /* PFC_ENQ_SRC_PORT_LKUP */
    NULL,    /* PFC_SP_PG_LINE_CNT */
    &soc_mem_list[SOC_MEM_INT_PHB2_COS_MAP_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_PORT_BRIDGE_BMAP_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_PORT_BRIDGE_MIRROR_BMAP_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_PORT_CBL_TABLE_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_PORT_CBL_TABLE_MODBASE_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_PORT_COS_MAP_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_PORT_LAG_FAILOVER_SET_BCM56440_A0m],
    NULL,    /* PORT_OR_TRUNK_MAC_ACTION */
    &soc_mem_list[SOC_MEM_INT_PORT_OR_TRUNK_MAC_COUNT_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_PORT_OR_TRUNK_MAC_LIMIT_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_PORT_TAB_BCM56440_A0m],
    NULL,    /* PORT_TAB1 */
    NULL,    /* PRI_LUT */
    NULL,    /* PR_TAB */
    NULL,    /* PUPFIFO_HI */
    NULL,    /* PUPFIFO_LO */
    NULL,    /* QBUFFSPROFILE */
    NULL,    /* QDEPTH_THRESH0 */
    NULL,    /* QDEPTH_THRESH1 */
    NULL,    /* QL_TABLE0 */
    NULL,    /* QL_TABLE1 */
    NULL,    /* QUEUE_MAP */
    NULL,    /* QUEUE_PARAMETER_HI */
    NULL,    /* QUEUE_PARAMETER_LO */
    NULL,    /* QUEUE_STATE_HI */
    NULL,    /* QUEUE_STATE_LO */
    NULL,    /* QUEUE_TO_SC_0 */
    NULL,    /* QUEUE_TO_SC_1 */
    NULL,    /* QUEUE_TO_SC_2 */
    NULL,    /* QUEUE_TO_SC_3 */
    NULL,    /* Q_MAX_BUFFS */
    NULL,    /* Q_MIN_BUFFS */
    NULL,    /* RANDGEN */
    NULL,    /* RATE_DELTA_MAX */
    &soc_mem_list[SOC_MEM_INT_RMEP_BCM56440_A0m],
    NULL,    /* RTAG7_FLOW_BASED_HASH */
    NULL,    /* RT_BK */
    NULL,    /* RT_FM */
    NULL,    /* RT_FS */
    NULL,    /* RT_IF */
    NULL,    /* RT_ST */
    NULL,    /* RXBADTAGPKTS */
    NULL,    /* RXNOSCIPKTS */
    NULL,    /* RXNOTAGPKTS */
    NULL,    /* RXSAINVLDPKTS */
    NULL,    /* RXSANOTUSINGSAPKTS */
    NULL,    /* RXSANOTVLDPKTS */
    NULL,    /* RXSAOKPKTS */
    NULL,    /* RXSAUNUSEDSAPKTS */
    NULL,    /* RXSCDCRPTBYT */
    NULL,    /* RXSCDLYPKTS */
    NULL,    /* RXSCINVLDPKTS */
    NULL,    /* RXSCLATEPKTS */
    NULL,    /* RXSCNOTUSINGSAPKTS */
    NULL,    /* RXSCNOTVLDPKTS */
    NULL,    /* RXSCOKPKTS */
    NULL,    /* RXSCUNCHKPKTS */
    NULL,    /* RXSCUNUSEDSAPKTS */
    NULL,    /* RXSCVLDTBYT */
    NULL,    /* RXUNKNOWNSCIPKTS */
    NULL,    /* RXUNTAGPKTS */
    NULL,    /* SHAPER_BUCKET_0 */
    NULL,    /* SHAPER_BUCKET_1 */
    NULL,    /* SHAPER_BUCKET_2 */
    NULL,    /* SHAPER_BUCKET_3 */
    NULL,    /* SHAPER_EVENT */
    NULL,    /* SHAPER_LEAK_0 */
    NULL,    /* SHAPER_LEAK_1 */
    NULL,    /* SHAPER_LEAK_2 */
    NULL,    /* SHAPER_LEAK_3 */
    NULL,    /* SHAPER_STATE */
    NULL,    /* SLQ_COUNTER */
    &soc_mem_list[SOC_MEM_INT_SOURCE_MOD_PROXY_TABLE_BCM56440_A0m],
    NULL,    /* SOURCE_NODE_TYPE_TAB */
    &soc_mem_list[SOC_MEM_INT_SOURCE_TRUNK_MAP_MODBASE_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_SOURCE_TRUNK_MAP_TABLE_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_SOURCE_VP_BCM56440_A0m],
    NULL,    /* SPORT_EHG_RX_TUNNEL_DATA */
    NULL,    /* SPORT_EHG_RX_TUNNEL_MASK */
    NULL,    /* SPORT_EHG_TX_TUNNEL_DATA */
    NULL,    /* SRC_MODID_BLOCK */
    &soc_mem_list[SOC_MEM_INT_SRC_MODID_EGRESS_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_SRC_MODID_INGRESS_BLOCK_BCM56440_A0m],
    NULL,    /* STATSCFG */
    &soc_mem_list[SOC_MEM_INT_STG_TAB_BCM56440_A0m],
    NULL,    /* SUBPORT_MAP_TABLE */
    NULL,    /* SUBPORT_SHAPER_TABLE */
    NULL,    /* SUBPORT_WERR_TABLE */
    &soc_mem_list[SOC_MEM_INT_SVM_MACROFLOW_INDEX_TABLEm],
    &soc_mem_list[SOC_MEM_INT_SVM_METER_TABLEm],
    &soc_mem_list[SOC_MEM_INT_SVM_OFFSET_TABLEm],
    &soc_mem_list[SOC_MEM_INT_SVM_POLICY_TABLEm],
    NULL,    /* SVP_DISABLE_VLAN_CHECKS_TAB */
    NULL,    /* SYSPORT_PRI_HI */
    NULL,    /* SYSPORT_PRI_LO */
    NULL,    /* SYSPORT_TO_NODE */
    NULL,    /* SYSPORT_TO_QUEUE */
    &soc_mem_list[SOC_MEM_INT_SYSTEM_CONFIG_TABLE_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_SYSTEM_CONFIG_TABLE_MODBASE_BCM56440_A0m],
    NULL,    /* SYS_PORTMAP */
    NULL,    /* TAIL_LLA */
    &soc_mem_list[SOC_MEM_INT_TCP_FN_BCM56440_A0m],
    NULL,    /* TC_FREE_POOL */
    NULL,    /* TDM_TABLE */
    NULL,    /* THDO_CONFIG_0A */
    NULL,    /* THDO_CONFIG_0B */
    NULL,    /* THDO_CONFIG_1A */
    NULL,    /* THDO_CONFIG_1B */
    NULL,    /* THDO_CONFIG_EX_0A */
    NULL,    /* THDO_CONFIG_EX_0B */
    NULL,    /* THDO_CONFIG_EX_1A */
    NULL,    /* THDO_CONFIG_EX_1B */
    NULL,    /* THDO_OFFSET_0A */
    NULL,    /* THDO_OFFSET_0B */
    NULL,    /* THDO_OFFSET_1A */
    NULL,    /* THDO_OFFSET_1B */
    NULL,    /* THDO_OFFSET_EX_0A */
    NULL,    /* THDO_OFFSET_EX_0B */
    NULL,    /* THDO_OFFSET_EX_1A */
    NULL,    /* THDO_OFFSET_EX_1B */
    &soc_mem_list[SOC_MEM_INT_THDO_OPNCOUNT_QENTRYm],
    &soc_mem_list[SOC_MEM_INT_THDO_QCOUNT_CELL_1m],
    &soc_mem_list[SOC_MEM_INT_THDO_QCOUNT_QENTRY_0m],
    &soc_mem_list[SOC_MEM_INT_THDO_QCOUNT_QENTRY_1m],
    &soc_mem_list[SOC_MEM_INT_THDO_QRESET_VALUE_CELL_1m],
    &soc_mem_list[SOC_MEM_INT_THDO_QRESET_VALUE_QENTRY_1m],
    &soc_mem_list[SOC_MEM_INT_THDO_QSTATUS_CELL_1m],
    &soc_mem_list[SOC_MEM_INT_THDO_QSTATUS_QENTRY_1m],
    NULL,    /* TIMESLOT_BURST_SIZE_BYTES */
    &soc_mem_list[SOC_MEM_INT_TOS_FN_BCM56440_A0m],
    NULL,    /* TRILL_DROP_STATS */
    NULL,    /* TRILL_DROP_STATS_X */
    NULL,    /* TRILL_DROP_STATS_Y */
    NULL,    /* TRNK_DST */
    NULL,    /* TRUNK32_CONFIG_TABLE */
    NULL,    /* TRUNK32_PORT_TABLE */
    &soc_mem_list[SOC_MEM_INT_TRUNK_BITMAP_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_TRUNK_CBL_TABLE_BCM56440_A0m],
    NULL,    /* TRUNK_EGR_MASK */
    &soc_mem_list[SOC_MEM_INT_TRUNK_GROUP_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_TRUNK_MEMBER_BCM56440_A0m],
    NULL,    /* TRUNK_VLAN_RANGE_IDX */
    &soc_mem_list[SOC_MEM_INT_TTL_FN_BCM56440_A0m],
    NULL,    /* TXSACRPTPKTS */
    NULL,    /* TXSAPRTCPKTS */
    NULL,    /* TXSCCRPTBYT */
    NULL,    /* TXSCCRPTPKTS */
    NULL,    /* TXSCPRTCBYT */
    NULL,    /* TXSCPRTCPKTS */
    NULL,    /* TXUNTAGPKTS */
    NULL,    /* TX_PFC_SRC_PORT_LKUP */
    NULL,    /* TX_SFI_CFIFO */
    NULL,    /* TX_SFI_DFIFO */
    NULL,    /* TYPE_RESOLUTION_TABLE */
    NULL,    /* UDF_OFFSET */
    NULL,    /* UFLOW_A */
    NULL,    /* UFLOW_B */
    &soc_mem_list[SOC_MEM_INT_UNKNOWN_HGI_BITMAP_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_UNKNOWN_MCAST_BLOCK_MASK_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_UNKNOWN_UCAST_BLOCK_MASK_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_VFI_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_VFI_1_BCM56440_A0m],
    NULL,    /* VFI_BITMAP */
    &soc_mem_list[SOC_MEM_INT_VFP_POLICY_TABLE_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_VFP_TCAM_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_VLAN_COS_MAP_BCM56440_A0m],
    NULL,    /* VLAN_DATA */
    &soc_mem_list[SOC_MEM_INT_VLAN_MAC_BCM56440_A0m],
    NULL,    /* VLAN_MAC_ENTRY */
    NULL,    /* VLAN_MAC_SCRATCH */
    NULL,    /* VLAN_MAC_VALID */
    &soc_mem_list[SOC_MEM_INT_VLAN_MPLS_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_VLAN_OR_VFI_MAC_COUNT_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_VLAN_OR_VFI_MAC_LIMIT_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_VLAN_PROFILE_2_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_VLAN_PROFILE_TAB_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_VLAN_PROTOCOL_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_VLAN_PROTOCOL_DATA_BCM56440_A0m],
    NULL,    /* VLAN_RANGE_IDX */
    &soc_mem_list[SOC_MEM_INT_VLAN_SUBNET_BCM56440_A0m],
    NULL,    /* VLAN_SUBNET_DATA */
    &soc_mem_list[SOC_MEM_INT_VLAN_SUBNET_DATA_ONLY_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_VLAN_SUBNET_ONLY_BCM56440_A0m],
    NULL,    /* VLAN_SUBNET_TCAM */
    &soc_mem_list[SOC_MEM_INT_VLAN_TAB_BCM56440_A0m],
    &soc_mem_list[SOC_MEM_INT_VLAN_XLATE_BCM56440_A0m],
    NULL,    /* VLAN_XLATE_DATA_ONLY */
    NULL,    /* VLAN_XLATE_MASK */
    NULL,    /* VLAN_XLATE_ONLY */
    NULL,    /* VLAN_XLATE_SCRATCH */
    NULL,    /* VOQ_ARRIVALS */
    NULL,    /* VOQ_CONFIG */
    NULL,    /* VOQ_COS_MAP */
    NULL,    /* VPLSTABLE */
    NULL,    /* VPLS_BITMAP_TABLE */
    NULL,    /* VPLS_LABEL */
    &soc_mem_list[SOC_MEM_INT_VRF_BCM56440_A0m],
    NULL,    /* VRF_VFI_INTF */
    NULL,    /* WLAN_SVP_TABLE */
    NULL,    /* WRED_AVG_QUEUE_LENGTH */
    NULL,    /* WRED_CURVE */
    NULL,    /* WRED_STATE */
    NULL,    /* XFILTER_FFPCOUNTERS */
    NULL,    /* XFILTER_FFPCOUNTERS_TEST0 */
    NULL,    /* XFILTER_FFPCOUNTERS_TEST1 */
    NULL,    /* XFILTER_FFPIPBYTECOUNTERS */
    NULL,    /* XFILTER_FFPIPBYTECOUNTERS_TEST0 */
    NULL,    /* XFILTER_FFPIPBYTECOUNTERS_TEST1 */
    NULL,    /* XFILTER_FFPIPPACKETCOUNTERS */
    NULL,    /* XFILTER_FFPIPPACKETCOUNTERS_TEST0 */
    NULL,    /* XFILTER_FFPIPPACKETCOUNTERS_TEST1 */
    NULL,    /* XFILTER_FFPOPBYTECOUNTERS */
    NULL,    /* XFILTER_FFPOPBYTECOUNTERS_TEST0 */
    NULL,    /* XFILTER_FFPOPBYTECOUNTERS_TEST1 */
    NULL,    /* XFILTER_FFPOPPACKETCOUNTERS */
    NULL,    /* XFILTER_FFPOPPACKETCOUNTERS_TEST0 */
    NULL,    /* XFILTER_FFPOPPACKETCOUNTERS_TEST1 */
    NULL,    /* XFILTER_METERING */
    NULL,    /* XFILTER_METERING_TEST0 */
    NULL,    /* XFILTER_METERING_TEST1 */
    NULL,    /* XFILTER_METERING_TEST2 */
    NULL,    /* XFILTER_METERING_TEST3 */
    NULL,    /* XLPORT_WC_UCMEM_DATA */
    NULL,    /* XPORT_EHG_RX_TUNNEL_DATA */
    NULL,    /* XPORT_EHG_RX_TUNNEL_MASK */
    NULL,    /* XPORT_EHG_TX_TUNNEL_DATA */
    &soc_mem_list[SOC_MEM_INT_XPORT_WC_UCMEM_DATAm],
    NULL,    /* XQPORT_EHG_RX_TUNNEL_DATA */
    NULL,    /* XQPORT_EHG_RX_TUNNEL_MASK */
    NULL,    /* XQPORT_EHG_TX_TUNNEL_DATA */
    NULL,    /* X_ARB_TDM_TABLE */
    NULL     /* Y_ARB_TDM_TABLE */
};

#define SOC_AGGR_MAX_bcm56440_a0 6
static soc_mem_t soc_mem_aggr_ent_bcm56440_a0[][SOC_AGGR_MAX_bcm56440_a0] = {
    {CPU_COS_MAPm, CPU_COS_MAP_ONLYm, CPU_COS_MAP_DATA_ONLYm, INVALIDm, INVALIDm, INVALIDm},
    {L2Xm, L2_ENTRY_ONLYm, L2_HITDA_ONLYm, L2_HITSA_ONLYm, INVALIDm, INVALIDm},
    {L2_USER_ENTRYm, L2_USER_ENTRY_ONLYm, L2_USER_ENTRY_DATA_ONLYm, INVALIDm, INVALIDm, INVALIDm},
    {L3_DEFIPm, L3_DEFIP_ONLYm, L3_DEFIP_DATA_ONLYm, L3_DEFIP_HIT_ONLYm, INVALIDm, INVALIDm},
    {L3_DEFIP_128m, L3_DEFIP_128_ONLYm, L3_DEFIP_128_DATA_ONLYm, L3_DEFIP_128_HIT_ONLYm, INVALIDm, INVALIDm},
    {L3_DEFIP_PAIR_128m, L3_DEFIP_PAIR_128_ONLYm, L3_DEFIP_PAIR_128_DATA_ONLYm, L3_DEFIP_PAIR_128_HIT_ONLYm, INVALIDm, INVALIDm},
    {MODPORT_MAP_MIRRORm, MODPORT_MAP_M0m, MODPORT_MAP_M1m, MODPORT_MAP_M2m, MODPORT_MAP_M3m, INVALIDm},
    {MY_STATION_TCAMm, MY_STATION_TCAM_ENTRY_ONLYm, MY_STATION_TCAM_DATA_ONLYm, INVALIDm, INVALIDm, INVALIDm},
    {VLAN_SUBNETm, VLAN_SUBNET_ONLYm, VLAN_SUBNET_DATA_ONLYm, INVALIDm, INVALIDm, INVALIDm},
    {INVALIDm, INVALIDm, INVALIDm, INVALIDm, INVALIDm, INVALIDm},

};

static soc_mem_t *soc_mem_aggr_bcm56440_a0[] = {
    &soc_mem_aggr_ent_bcm56440_a0[0][0],
    &soc_mem_aggr_ent_bcm56440_a0[1][0],
    &soc_mem_aggr_ent_bcm56440_a0[2][0],
    &soc_mem_aggr_ent_bcm56440_a0[3][0],
    &soc_mem_aggr_ent_bcm56440_a0[4][0],
    &soc_mem_aggr_ent_bcm56440_a0[5][0],
    &soc_mem_aggr_ent_bcm56440_a0[6][0],
    &soc_mem_aggr_ent_bcm56440_a0[7][0],
    &soc_mem_aggr_ent_bcm56440_a0[8][0],
&soc_mem_aggr_ent_bcm56440_a0[9][0]

};

/*
 * Packet Statistics Counter Map for bcm56440_a0
 *
 * NOTE: soc_attach verifies this map is correct and prints warnings if
 * not. The map should contain only registers with a single field named
 * COUNT, and all such registers should be in the map.
 *
 * The soc_counter_map array is a list of counter registers in the order
 * found in the internal address map and counter DMA buffer.
 * counter_map[0 to NUM_COUNTER-1] corresponds to internal addresses
 * COUNTER_REG_FIRST through COUNTER_REG_LAST.
 *
 * This map structure, contents, and size are exposed only to provide a
 * convenient way to loop through all available counters.
 */

static soc_ctr_ref_t _ge_counters_bcm56440_a0[] = {
    {         RIPD4r, 0}, /* 0x000 */
    {         RIPC4r, 0}, /* 0x001 */
    {        RIPHE4r, 0}, /* 0x002 */
    {         IMRP4r, 0}, /* 0x003 */
    {         RIPD6r, 0}, /* 0x004 */
    {         RIPC6r, 0}, /* 0x005 */
    {        RIPHE6r, 0}, /* 0x006 */
    {         IMRP6r, 0}, /* 0x007 */
    {         RDISCr, 0}, /* 0x008 */
    {           RUCr, 0}, /* 0x009 */
    {        RPORTDr, 0}, /* 0x00a */
    {        RDBGC0r, 0}, /* 0x00b */
    {        RDBGC1r, 0}, /* 0x00c */
    {        RDBGC2r, 0}, /* 0x00d */
    {        RDBGC3r, 0}, /* 0x00e */
    {        RDBGC4r, 0}, /* 0x00f */
    {        RDBGC5r, 0}, /* 0x010 */
    {        IUNHGIr, 0}, /* 0x011 */
    {         ICTRLr, 0}, /* 0x012 */
    {        IBCASTr, 0}, /* 0x013 */
    {        ILTOMCr, 0}, /* 0x014 */
    {         IIPMCr, 0}, /* 0x015 */
    {       IUNKOPCr, 0}, /* 0x016 */
    {        RDBGC6r, 0}, /* 0x017 */
    {        RDBGC7r, 0}, /* 0x018 */
    {        RDBGC8r, 0}, /* 0x019 */
    {        TDBGC0r, 0}, /* 0x01a */
    {        TDBGC1r, 0}, /* 0x01b */
    {        TDBGC2r, 0}, /* 0x01c */
    {        TDBGC3r, 0}, /* 0x01d */
    {        TDBGC4r, 0}, /* 0x01e */
    {        TDBGC5r, 0}, /* 0x01f */
    {        TDBGC6r, 0}, /* 0x020 */
    {        TDBGC7r, 0}, /* 0x021 */
    {        TDBGC8r, 0}, /* 0x022 */
    {        TDBGC9r, 0}, /* 0x023 */
    {       TDBGC10r, 0}, /* 0x024 */
    {       TDBGC11r, 0}, /* 0x025 */
    {          TPCEr, 0}, /* 0x026 */
    {       INVALIDr, 0}, /* 0x027 */
    {       INVALIDr, 0}, /* 0x028 */
    {       INVALIDr, 0}, /* 0x029 */
    {       INVALIDr, 0}, /* 0x02a */
    {       INVALIDr, 0}, /* 0x02b */
    {       INVALIDr, 0}, /* 0x02c */
    {       INVALIDr, 0}, /* 0x02d */
    {       INVALIDr, 0}, /* 0x02e */
    {       INVALIDr, 0}, /* 0x02f */
    {       INVALIDr, 0}, /* 0x030 */
    {       INVALIDr, 0}, /* 0x031 */
    {       INVALIDr, 0}, /* 0x032 */
    {       INVALIDr, 0}, /* 0x033 */
    {       INVALIDr, 0}, /* 0x034 */
    {       INVALIDr, 0}, /* 0x035 */
    {       INVALIDr, 0}, /* 0x036 */
    {       INVALIDr, 0}, /* 0x037 */
    {       INVALIDr, 0}, /* 0x038 */
    {       INVALIDr, 0}, /* 0x039 */
    {       INVALIDr, 0}, /* 0x03a */
    {       INVALIDr, 0}, /* 0x03b */
    {       INVALIDr, 0}, /* 0x03c */
    {       INVALIDr, 0}, /* 0x03d */
    {       INVALIDr, 0}, /* 0x03e */
    {       INVALIDr, 0}, /* 0x03f */
    {       INVALIDr, 0}, /* 0x040 */
    {       INVALIDr, 0}, /* 0x041 */
    {       INVALIDr, 0}, /* 0x042 */
    {       INVALIDr, 0}, /* 0x043 */
    {       INVALIDr, 0}, /* 0x044 */
    {       INVALIDr, 0}, /* 0x045 */
    {       INVALIDr, 0}, /* 0x046 */
    {       INVALIDr, 0}, /* 0x047 */
    {       INVALIDr, 0}, /* 0x048 */
    {       INVALIDr, 0}, /* 0x049 */
    {       INVALIDr, 0}, /* 0x04a */
    {       INVALIDr, 0}, /* 0x04b */
    {       INVALIDr, 0}, /* 0x04c */
    {       INVALIDr, 0}, /* 0x04d */
    {       INVALIDr, 0}, /* 0x04e */
    {       INVALIDr, 0}, /* 0x04f */
    {       INVALIDr, 0}, /* 0x050 */
    {       INVALIDr, 0}, /* 0x051 */
    {       INVALIDr, 0}, /* 0x052 */
    {       INVALIDr, 0}, /* 0x053 */
    {       INVALIDr, 0}, /* 0x054 */
    {       INVALIDr, 0}, /* 0x055 */
    {       INVALIDr, 0}, /* 0x056 */
    {       INVALIDr, 0}, /* 0x057 */
    {       INVALIDr, 0}, /* 0x058 */
    {       INVALIDr, 0}, /* 0x059 */
    {       INVALIDr, 0}, /* 0x05a */
    {       INVALIDr, 0}, /* 0x05b */
    {       INVALIDr, 0}, /* 0x05c */
    {       INVALIDr, 0}, /* 0x05d */
    {       INVALIDr, 0}, /* 0x05e */
    {       INVALIDr, 0}, /* 0x05f */
    {       INVALIDr, 0}, /* 0x060 */
    {       INVALIDr, 0}, /* 0x061 */
    {       INVALIDr, 0}, /* 0x062 */
    {       INVALIDr, 0}, /* 0x063 */
    {       INVALIDr, 0}, /* 0x064 */
    {       INVALIDr, 0}, /* 0x065 */
    {       INVALIDr, 0}, /* 0x066 */
    {       INVALIDr, 0}, /* 0x067 */
    {       INVALIDr, 0}, /* 0x068 */
    {       INVALIDr, 0}, /* 0x069 */
    {       INVALIDr, 0}, /* 0x06a */
    {       INVALIDr, 0}, /* 0x06b */
    {       INVALIDr, 0}, /* 0x06c */
    {       INVALIDr, 0}, /* 0x06d */
    {       INVALIDr, 0}, /* 0x06e */
    {       INVALIDr, 0}, /* 0x06f */
    {       INVALIDr, 0}, /* 0x070 */
    {       INVALIDr, 0}, /* 0x071 */
    {       INVALIDr, 0}, /* 0x072 */
    {       INVALIDr, 0}, /* 0x073 */
    {       INVALIDr, 0}, /* 0x074 */
    {       INVALIDr, 0}, /* 0x075 */
    {       INVALIDr, 0}, /* 0x076 */
    {       INVALIDr, 0}, /* 0x077 */
    {       INVALIDr, 0}, /* 0x078 */
    {       INVALIDr, 0}, /* 0x079 */
    {       INVALIDr, 0}, /* 0x07a */
    {       INVALIDr, 0}, /* 0x07b */
    {       INVALIDr, 0}, /* 0x07c */
    {       INVALIDr, 0}, /* 0x07d */
    {       INVALIDr, 0}, /* 0x07e */
    {       INVALIDr, 0}, /* 0x07f */
    {       INVALIDr, 0}, /* 0x080 */
    {       INVALIDr, 0}, /* 0x081 */
    {       INVALIDr, 0}, /* 0x082 */
    {       INVALIDr, 0}, /* 0x083 */
    {       INVALIDr, 0}, /* 0x084 */
    {       INVALIDr, 0}, /* 0x085 */
    {       INVALIDr, 0}, /* 0x086 */
    {       INVALIDr, 0}, /* 0x087 */
    {       INVALIDr, 0}, /* 0x088 */
    {       INVALIDr, 0}, /* 0x089 */
    {       INVALIDr, 0}, /* 0x08a */
    {       INVALIDr, 0}, /* 0x08b */
    {       INVALIDr, 0}, /* 0x08c */
    {       INVALIDr, 0}, /* 0x08d */
    {       INVALIDr, 0}, /* 0x08e */
    {       INVALIDr, 0}, /* 0x08f */
    {       INVALIDr, 0}, /* 0x090 */
    {       INVALIDr, 0}, /* 0x091 */
    {       INVALIDr, 0}, /* 0x092 */
    {       INVALIDr, 0}, /* 0x093 */
    {       INVALIDr, 0}, /* 0x094 */
    {       INVALIDr, 0}, /* 0x095 */
    {       INVALIDr, 0}, /* 0x096 */
    {       INVALIDr, 0}, /* 0x097 */
    {       INVALIDr, 0}, /* 0x098 */
    {       INVALIDr, 0}, /* 0x099 */
    {       INVALIDr, 0}, /* 0x09a */
    {       INVALIDr, 0}, /* 0x09b */
    {       INVALIDr, 0}, /* 0x09c */
    {       INVALIDr, 0}, /* 0x09d */
    {       INVALIDr, 0}, /* 0x09e */
    {       INVALIDr, 0}, /* 0x09f */
    {       INVALIDr, 0}, /* 0x0a0 */
    {       INVALIDr, 0}, /* 0x0a1 */
    {       INVALIDr, 0}, /* 0x0a2 */
    {       INVALIDr, 0}, /* 0x0a3 */
    {       INVALIDr, 0}, /* 0x0a4 */
    {       INVALIDr, 0}, /* 0x0a5 */
    {       INVALIDr, 0}, /* 0x0a6 */
    {         GRFCSr, 0}, /* 0x0a7 */
    {         GRXCFr, 0}, /* 0x0a8 */
    {         GRXPFr, 0}, /* 0x0a9 */
    {         GRXUOr, 0}, /* 0x0aa */
    {         GRALNr, 0}, /* 0x0ab */
    {         GRFLRr, 0}, /* 0x0ac */
    {         GRCDEr, 0}, /* 0x0ad */
    {         GRFCRr, 0}, /* 0x0ae */
    {         GROVRr, 0}, /* 0x0af */
    {         GRJBRr, 0}, /* 0x0b0 */
    {        GRMTUEr, 0}, /* 0x0b1 */
    {        GRRPKTr, 0}, /* 0x0b2 */
    {         GRUNDr, 0}, /* 0x0b3 */
    {         GRFRGr, 0}, /* 0x0b4 */
    {        GRRBYTr, 0}, /* 0x0b5 */
    {         GRMCAr, 0}, /* 0x0b6 */
    {         GRBCAr, 0}, /* 0x0b7 */
    {          GR64r, 0}, /* 0x0b8 */
    {         GR127r, 0}, /* 0x0b9 */
    {         GR255r, 0}, /* 0x0ba */
    {         GR511r, 0}, /* 0x0bb */
    {        GR1023r, 0}, /* 0x0bc */
    {        GR1518r, 0}, /* 0x0bd */
    {         GRMGVr, 0}, /* 0x0be */
    {        GR2047r, 0}, /* 0x0bf */
    {        GR4095r, 0}, /* 0x0c0 */
    {        GR9216r, 0}, /* 0x0c1 */
    {       GR16383r, 0}, /* 0x0c2 */
    {         GRPKTr, 0}, /* 0x0c3 */
    {         GRBYTr, 0}, /* 0x0c4 */
    {          GRUCr, 0}, /* 0x0c5 */
    {         GRPOKr, 0}, /* 0x0c6 */
    {         GTXPFr, 0}, /* 0x0c7 */
    {         GTJBRr, 0}, /* 0x0c8 */
    {         GTFCSr, 0}, /* 0x0c9 */
    {         GTXCFr, 0}, /* 0x0ca */
    {         GTOVRr, 0}, /* 0x0cb */
    {         GTDFRr, 0}, /* 0x0cc */
    {         GTEDFr, 0}, /* 0x0cd */
    {         GTSCLr, 0}, /* 0x0ce */
    {         GTMCLr, 0}, /* 0x0cf */
    {         GTLCLr, 0}, /* 0x0d0 */
    {         GTXCLr, 0}, /* 0x0d1 */
    {         GTFRGr, 0}, /* 0x0d2 */
    {         GTNCLr, 0}, /* 0x0d3 */
    {         GTMCAr, 0}, /* 0x0d4 */
    {         GTBCAr, 0}, /* 0x0d5 */
    {          GT64r, 0}, /* 0x0d6 */
    {         GT127r, 0}, /* 0x0d7 */
    {         GT255r, 0}, /* 0x0d8 */
    {         GT511r, 0}, /* 0x0d9 */
    {        GT1023r, 0}, /* 0x0da */
    {        GT1518r, 0}, /* 0x0db */
    {         GTMGVr, 0}, /* 0x0dc */
    {        GT2047r, 0}, /* 0x0dd */
    {        GT4095r, 0}, /* 0x0de */
    {        GT9216r, 0}, /* 0x0df */
    {       GT16383r, 0}, /* 0x0e0 */
    {         GTPKTr, 0}, /* 0x0e1 */
    {         GTBYTr, 0}, /* 0x0e2 */
    {          GTUCr, 0}, /* 0x0e3 */
    {         GTPOKr, 0}, /* 0x0e4 */
    {GPORT_RX_EEE_LPI_EVENT_COUNTERr, 0}, /* 0x0e5 */
    {GPORT_RX_EEE_LPI_DURATION_COUNTERr, 0}, /* 0x0e6 */
    {GPORT_TX_EEE_LPI_EVENT_COUNTERr, 0}, /* 0x0e7 */
    {GPORT_TX_EEE_LPI_DURATION_COUNTERr, 0}, /* 0x0e8 */
};

static soc_ctr_ref_t _hg_counters_bcm56440_a0[] = {
    {         RIPD4r, 0}, /* 0x000 */
    {         RIPC4r, 0}, /* 0x001 */
    {        RIPHE4r, 0}, /* 0x002 */
    {         IMRP4r, 0}, /* 0x003 */
    {         RIPD6r, 0}, /* 0x004 */
    {         RIPC6r, 0}, /* 0x005 */
    {        RIPHE6r, 0}, /* 0x006 */
    {         IMRP6r, 0}, /* 0x007 */
    {         RDISCr, 0}, /* 0x008 */
    {           RUCr, 0}, /* 0x009 */
    {        RPORTDr, 0}, /* 0x00a */
    {        RDBGC0r, 0}, /* 0x00b */
    {        RDBGC1r, 0}, /* 0x00c */
    {        RDBGC2r, 0}, /* 0x00d */
    {        RDBGC3r, 0}, /* 0x00e */
    {        RDBGC4r, 0}, /* 0x00f */
    {        RDBGC5r, 0}, /* 0x010 */
    {        IUNHGIr, 0}, /* 0x011 */
    {         ICTRLr, 0}, /* 0x012 */
    {        IBCASTr, 0}, /* 0x013 */
    {        ILTOMCr, 0}, /* 0x014 */
    {         IIPMCr, 0}, /* 0x015 */
    {       IUNKOPCr, 0}, /* 0x016 */
    {        RDBGC6r, 0}, /* 0x017 */
    {        RDBGC7r, 0}, /* 0x018 */
    {        RDBGC8r, 0}, /* 0x019 */
    {        TDBGC0r, 0}, /* 0x01a */
    {        TDBGC1r, 0}, /* 0x01b */
    {        TDBGC2r, 0}, /* 0x01c */
    {        TDBGC3r, 0}, /* 0x01d */
    {        TDBGC4r, 0}, /* 0x01e */
    {        TDBGC5r, 0}, /* 0x01f */
    {        TDBGC6r, 0}, /* 0x020 */
    {        TDBGC7r, 0}, /* 0x021 */
    {        TDBGC8r, 0}, /* 0x022 */
    {        TDBGC9r, 0}, /* 0x023 */
    {       TDBGC10r, 0}, /* 0x024 */
    {       TDBGC11r, 0}, /* 0x025 */
    {          TPCEr, 0}, /* 0x026 */
    {           R64r, 0}, /* 0x027 */
    {          R127r, 0}, /* 0x028 */
    {          R255r, 0}, /* 0x029 */
    {          R511r, 0}, /* 0x02a */
    {         R1023r, 0}, /* 0x02b */
    {         R1518r, 0}, /* 0x02c */
    {          RMGVr, 0}, /* 0x02d */
    {         R2047r, 0}, /* 0x02e */
    {         R4095r, 0}, /* 0x02f */
    {         R9216r, 0}, /* 0x030 */
    {        R16383r, 0}, /* 0x031 */
    {          RPKTr, 0}, /* 0x032 */
    {          RUCAr, 0}, /* 0x033 */
    {          RMCAr, 0}, /* 0x034 */
    {          RBCAr, 0}, /* 0x035 */
    {          RFCSr, 0}, /* 0x036 */
    {          RXCFr, 0}, /* 0x037 */
    {          RXPFr, 0}, /* 0x038 */
    {          RXPPr, 0}, /* 0x039 */
    {          RXUOr, 0}, /* 0x03a */
    {         RXUDAr, 0}, /* 0x03b */
    {         RXWSAr, 0}, /* 0x03c */
    {          RALNr, 0}, /* 0x03d */
    {          RFLRr, 0}, /* 0x03e */
    {        RERPKTr, 0}, /* 0x03f */
    {          RFCRr, 0}, /* 0x040 */
    {          ROVRr, 0}, /* 0x041 */
    {          RJBRr, 0}, /* 0x042 */
    {         RMTUEr, 0}, /* 0x043 */
    {         RMCRCr, 0}, /* 0x044 */
    {          RPRMr, 0}, /* 0x045 */
    {          RVLNr, 0}, /* 0x046 */
    {         RDVLNr, 0}, /* 0x047 */
    {         RTRFUr, 0}, /* 0x048 */
    {          RPOKr, 0}, /* 0x049 */
    {      RPFCOFF0r, 0}, /* 0x04a */
    {      RPFCOFF1r, 0}, /* 0x04b */
    {      RPFCOFF2r, 0}, /* 0x04c */
    {      RPFCOFF3r, 0}, /* 0x04d */
    {      RPFCOFF4r, 0}, /* 0x04e */
    {      RPFCOFF5r, 0}, /* 0x04f */
    {      RPFCOFF6r, 0}, /* 0x050 */
    {      RPFCOFF7r, 0}, /* 0x051 */
    {         RPFC0r, 0}, /* 0x052 */
    {         RPFC1r, 0}, /* 0x053 */
    {         RPFC2r, 0}, /* 0x054 */
    {         RPFC3r, 0}, /* 0x055 */
    {         RPFC4r, 0}, /* 0x056 */
    {         RPFC5r, 0}, /* 0x057 */
    {         RPFC6r, 0}, /* 0x058 */
    {         RPFC7r, 0}, /* 0x059 */
    {       RSCHCRCr, 0}, /* 0x05a */
    {          RBYTr, 0}, /* 0x05b */
    {         RRPKTr, 0}, /* 0x05c */
    {          RUNDr, 0}, /* 0x05d */
    {          RFRGr, 0}, /* 0x05e */
    {         RRBYTr, 0}, /* 0x05f */
    {           T64r, 0}, /* 0x060 */
    {          T127r, 0}, /* 0x061 */
    {          T255r, 0}, /* 0x062 */
    {          T511r, 0}, /* 0x063 */
    {         T1023r, 0}, /* 0x064 */
    {         T1518r, 0}, /* 0x065 */
    {          TMGVr, 0}, /* 0x066 */
    {         T2047r, 0}, /* 0x067 */
    {         T4095r, 0}, /* 0x068 */
    {         T9216r, 0}, /* 0x069 */
    {        T16383r, 0}, /* 0x06a */
    {          TPOKr, 0}, /* 0x06b */
    {          TPKTr, 0}, /* 0x06c */
    {          TUCAr, 0}, /* 0x06d */
    {          TMCAr, 0}, /* 0x06e */
    {          TBCAr, 0}, /* 0x06f */
    {          TXPFr, 0}, /* 0x070 */
    {          TXPPr, 0}, /* 0x071 */
    {          TJBRr, 0}, /* 0x072 */
    {          TFCSr, 0}, /* 0x073 */
    {          TXCFr, 0}, /* 0x074 */
    {          TOVRr, 0}, /* 0x075 */
    {          TDFRr, 0}, /* 0x076 */
    {          TEDFr, 0}, /* 0x077 */
    {          TSCLr, 0}, /* 0x078 */
    {          TMCLr, 0}, /* 0x079 */
    {          TLCLr, 0}, /* 0x07a */
    {          TXCLr, 0}, /* 0x07b */
    {          TFRGr, 0}, /* 0x07c */
    {          TERRr, 0}, /* 0x07d */
    {          TVLNr, 0}, /* 0x07e */
    {         TDVLNr, 0}, /* 0x07f */
    {         TRPKTr, 0}, /* 0x080 */
    {          TUFLr, 0}, /* 0x081 */
    {         TPFC0r, 0}, /* 0x082 */
    {         TPFC1r, 0}, /* 0x083 */
    {         TPFC2r, 0}, /* 0x084 */
    {         TPFC3r, 0}, /* 0x085 */
    {         TPFC4r, 0}, /* 0x086 */
    {         TPFC5r, 0}, /* 0x087 */
    {         TPFC6r, 0}, /* 0x088 */
    {         TPFC7r, 0}, /* 0x089 */
    {          TNCLr, 0}, /* 0x08a */
    {          TBYTr, 0}, /* 0x08b */
    {RX_EEE_LPI_EVENT_COUNTERr, 0}, /* 0x08c */
    {RX_EEE_LPI_DURATION_COUNTERr, 0}, /* 0x08d */
    {TX_EEE_LPI_EVENT_COUNTERr, 0}, /* 0x08e */
    {TX_EEE_LPI_DURATION_COUNTERr, 0}, /* 0x08f */
    {RX_LLFC_PHY_COUNTERr, 0}, /* 0x090 */
    {RX_LLFC_LOG_COUNTERr, 0}, /* 0x091 */
    {RX_LLFC_CRC_COUNTERr, 0}, /* 0x092 */
    {TX_LLFC_LOG_COUNTERr, 0}, /* 0x093 */
    {       INVALIDr, 0}, /* 0x094 */
    {       INVALIDr, 0}, /* 0x095 */
    {       INVALIDr, 0}, /* 0x096 */
    {       INVALIDr, 0}, /* 0x097 */
    {       INVALIDr, 0}, /* 0x098 */
    {       INVALIDr, 0}, /* 0x099 */
    {       INVALIDr, 0}, /* 0x09a */
    {       INVALIDr, 0}, /* 0x09b */
    {       INVALIDr, 0}, /* 0x09c */
    {       INVALIDr, 0}, /* 0x09d */
    {       INVALIDr, 0}, /* 0x09e */
    {       INVALIDr, 0}, /* 0x09f */
    {       INVALIDr, 0}, /* 0x0a0 */
    {       INVALIDr, 0}, /* 0x0a1 */
    {       INVALIDr, 0}, /* 0x0a2 */
    {       INVALIDr, 0}, /* 0x0a3 */
    {       INVALIDr, 0}, /* 0x0a4 */
    {       INVALIDr, 0}, /* 0x0a5 */
    {       INVALIDr, 0}, /* 0x0a6 */
    {       INVALIDr, 0}, /* 0x0a7 */
    {       INVALIDr, 0}, /* 0x0a8 */
    {       INVALIDr, 0}, /* 0x0a9 */
    {       INVALIDr, 0}, /* 0x0aa */
    {       INVALIDr, 0}, /* 0x0ab */
    {       INVALIDr, 0}, /* 0x0ac */
    {       INVALIDr, 0}, /* 0x0ad */
    {       INVALIDr, 0}, /* 0x0ae */
    {       INVALIDr, 0}, /* 0x0af */
    {       INVALIDr, 0}, /* 0x0b0 */
    {       INVALIDr, 0}, /* 0x0b1 */
    {       INVALIDr, 0}, /* 0x0b2 */
    {       INVALIDr, 0}, /* 0x0b3 */
    {       INVALIDr, 0}, /* 0x0b4 */
    {       INVALIDr, 0}, /* 0x0b5 */
    {       INVALIDr, 0}, /* 0x0b6 */
    {       INVALIDr, 0}, /* 0x0b7 */
    {       INVALIDr, 0}, /* 0x0b8 */
    {       INVALIDr, 0}, /* 0x0b9 */
    {       INVALIDr, 0}, /* 0x0ba */
    {       INVALIDr, 0}, /* 0x0bb */
    {       INVALIDr, 0}, /* 0x0bc */
    {       INVALIDr, 0}, /* 0x0bd */
    {       INVALIDr, 0}, /* 0x0be */
    {       INVALIDr, 0}, /* 0x0bf */
    {       INVALIDr, 0}, /* 0x0c0 */
    {       INVALIDr, 0}, /* 0x0c1 */
    {       INVALIDr, 0}, /* 0x0c2 */
    {       INVALIDr, 0}, /* 0x0c3 */
    {       INVALIDr, 0}, /* 0x0c4 */
    {       INVALIDr, 0}, /* 0x0c5 */
    {       INVALIDr, 0}, /* 0x0c6 */
    {       INVALIDr, 0}, /* 0x0c7 */
    {       INVALIDr, 0}, /* 0x0c8 */
    {       INVALIDr, 0}, /* 0x0c9 */
    {       INVALIDr, 0}, /* 0x0ca */
    {       INVALIDr, 0}, /* 0x0cb */
    {       INVALIDr, 0}, /* 0x0cc */
    {       INVALIDr, 0}, /* 0x0cd */
    {       INVALIDr, 0}, /* 0x0ce */
    {       INVALIDr, 0}, /* 0x0cf */
    {       INVALIDr, 0}, /* 0x0d0 */
    {       INVALIDr, 0}, /* 0x0d1 */
    {       INVALIDr, 0}, /* 0x0d2 */
    {       INVALIDr, 0}, /* 0x0d3 */
    {       INVALIDr, 0}, /* 0x0d4 */
    {       INVALIDr, 0}, /* 0x0d5 */
    {       INVALIDr, 0}, /* 0x0d6 */
    {       INVALIDr, 0}, /* 0x0d7 */
    {       INVALIDr, 0}, /* 0x0d8 */
    {       INVALIDr, 0}, /* 0x0d9 */
    {       INVALIDr, 0}, /* 0x0da */
    {       INVALIDr, 0}, /* 0x0db */
    {       INVALIDr, 0}, /* 0x0dc */
    {       INVALIDr, 0}, /* 0x0dd */
    {       INVALIDr, 0}, /* 0x0de */
    {       INVALIDr, 0}, /* 0x0df */
    {       INVALIDr, 0}, /* 0x0e0 */
    {       INVALIDr, 0}, /* 0x0e1 */
    {       INVALIDr, 0}, /* 0x0e2 */
    {       INVALIDr, 0}, /* 0x0e3 */
    {       INVALIDr, 0}, /* 0x0e4 */
    {       INVALIDr, 0}, /* 0x0e5 */
    {       INVALIDr, 0}, /* 0x0e6 */
    {       INVALIDr, 0}, /* 0x0e7 */
    {       INVALIDr, 0}, /* 0x0e8 */
};

static soc_ctr_ref_t _xe_counters_bcm56440_a0[] = {
    {         RIPD4r, 0}, /* 0x000 */
    {         RIPC4r, 0}, /* 0x001 */
    {        RIPHE4r, 0}, /* 0x002 */
    {         IMRP4r, 0}, /* 0x003 */
    {         RIPD6r, 0}, /* 0x004 */
    {         RIPC6r, 0}, /* 0x005 */
    {        RIPHE6r, 0}, /* 0x006 */
    {         IMRP6r, 0}, /* 0x007 */
    {         RDISCr, 0}, /* 0x008 */
    {           RUCr, 0}, /* 0x009 */
    {        RPORTDr, 0}, /* 0x00a */
    {        RDBGC0r, 0}, /* 0x00b */
    {        RDBGC1r, 0}, /* 0x00c */
    {        RDBGC2r, 0}, /* 0x00d */
    {        RDBGC3r, 0}, /* 0x00e */
    {        RDBGC4r, 0}, /* 0x00f */
    {        RDBGC5r, 0}, /* 0x010 */
    {        IUNHGIr, 0}, /* 0x011 */
    {         ICTRLr, 0}, /* 0x012 */
    {        IBCASTr, 0}, /* 0x013 */
    {        ILTOMCr, 0}, /* 0x014 */
    {         IIPMCr, 0}, /* 0x015 */
    {       IUNKOPCr, 0}, /* 0x016 */
    {        RDBGC6r, 0}, /* 0x017 */
    {        RDBGC7r, 0}, /* 0x018 */
    {        RDBGC8r, 0}, /* 0x019 */
    {        TDBGC0r, 0}, /* 0x01a */
    {        TDBGC1r, 0}, /* 0x01b */
    {        TDBGC2r, 0}, /* 0x01c */
    {        TDBGC3r, 0}, /* 0x01d */
    {        TDBGC4r, 0}, /* 0x01e */
    {        TDBGC5r, 0}, /* 0x01f */
    {        TDBGC6r, 0}, /* 0x020 */
    {        TDBGC7r, 0}, /* 0x021 */
    {        TDBGC8r, 0}, /* 0x022 */
    {        TDBGC9r, 0}, /* 0x023 */
    {       TDBGC10r, 0}, /* 0x024 */
    {       TDBGC11r, 0}, /* 0x025 */
    {          TPCEr, 0}, /* 0x026 */
    {           R64r, 0}, /* 0x027 */
    {          R127r, 0}, /* 0x028 */
    {          R255r, 0}, /* 0x029 */
    {          R511r, 0}, /* 0x02a */
    {         R1023r, 0}, /* 0x02b */
    {         R1518r, 0}, /* 0x02c */
    {          RMGVr, 0}, /* 0x02d */
    {         R2047r, 0}, /* 0x02e */
    {         R4095r, 0}, /* 0x02f */
    {         R9216r, 0}, /* 0x030 */
    {        R16383r, 0}, /* 0x031 */
    {          RPKTr, 0}, /* 0x032 */
    {          RUCAr, 0}, /* 0x033 */
    {          RMCAr, 0}, /* 0x034 */
    {          RBCAr, 0}, /* 0x035 */
    {          RFCSr, 0}, /* 0x036 */
    {          RXCFr, 0}, /* 0x037 */
    {          RXPFr, 0}, /* 0x038 */
    {          RXPPr, 0}, /* 0x039 */
    {          RXUOr, 0}, /* 0x03a */
    {         RXUDAr, 0}, /* 0x03b */
    {         RXWSAr, 0}, /* 0x03c */
    {          RALNr, 0}, /* 0x03d */
    {          RFLRr, 0}, /* 0x03e */
    {        RERPKTr, 0}, /* 0x03f */
    {          RFCRr, 0}, /* 0x040 */
    {          ROVRr, 0}, /* 0x041 */
    {          RJBRr, 0}, /* 0x042 */
    {         RMTUEr, 0}, /* 0x043 */
    {         RMCRCr, 0}, /* 0x044 */
    {          RPRMr, 0}, /* 0x045 */
    {          RVLNr, 0}, /* 0x046 */
    {         RDVLNr, 0}, /* 0x047 */
    {         RTRFUr, 0}, /* 0x048 */
    {          RPOKr, 0}, /* 0x049 */
    {      RPFCOFF0r, 0}, /* 0x04a */
    {      RPFCOFF1r, 0}, /* 0x04b */
    {      RPFCOFF2r, 0}, /* 0x04c */
    {      RPFCOFF3r, 0}, /* 0x04d */
    {      RPFCOFF4r, 0}, /* 0x04e */
    {      RPFCOFF5r, 0}, /* 0x04f */
    {      RPFCOFF6r, 0}, /* 0x050 */
    {      RPFCOFF7r, 0}, /* 0x051 */
    {         RPFC0r, 0}, /* 0x052 */
    {         RPFC1r, 0}, /* 0x053 */
    {         RPFC2r, 0}, /* 0x054 */
    {         RPFC3r, 0}, /* 0x055 */
    {         RPFC4r, 0}, /* 0x056 */
    {         RPFC5r, 0}, /* 0x057 */
    {         RPFC6r, 0}, /* 0x058 */
    {         RPFC7r, 0}, /* 0x059 */
    {       RSCHCRCr, 0}, /* 0x05a */
    {          RBYTr, 0}, /* 0x05b */
    {         RRPKTr, 0}, /* 0x05c */
    {          RUNDr, 0}, /* 0x05d */
    {          RFRGr, 0}, /* 0x05e */
    {         RRBYTr, 0}, /* 0x05f */
    {           T64r, 0}, /* 0x060 */
    {          T127r, 0}, /* 0x061 */
    {          T255r, 0}, /* 0x062 */
    {          T511r, 0}, /* 0x063 */
    {         T1023r, 0}, /* 0x064 */
    {         T1518r, 0}, /* 0x065 */
    {          TMGVr, 0}, /* 0x066 */
    {         T2047r, 0}, /* 0x067 */
    {         T4095r, 0}, /* 0x068 */
    {         T9216r, 0}, /* 0x069 */
    {        T16383r, 0}, /* 0x06a */
    {          TPOKr, 0}, /* 0x06b */
    {          TPKTr, 0}, /* 0x06c */
    {          TUCAr, 0}, /* 0x06d */
    {          TMCAr, 0}, /* 0x06e */
    {          TBCAr, 0}, /* 0x06f */
    {          TXPFr, 0}, /* 0x070 */
    {          TXPPr, 0}, /* 0x071 */
    {          TJBRr, 0}, /* 0x072 */
    {          TFCSr, 0}, /* 0x073 */
    {          TXCFr, 0}, /* 0x074 */
    {          TOVRr, 0}, /* 0x075 */
    {          TDFRr, 0}, /* 0x076 */
    {          TEDFr, 0}, /* 0x077 */
    {          TSCLr, 0}, /* 0x078 */
    {          TMCLr, 0}, /* 0x079 */
    {          TLCLr, 0}, /* 0x07a */
    {          TXCLr, 0}, /* 0x07b */
    {          TFRGr, 0}, /* 0x07c */
    {          TERRr, 0}, /* 0x07d */
    {          TVLNr, 0}, /* 0x07e */
    {         TDVLNr, 0}, /* 0x07f */
    {         TRPKTr, 0}, /* 0x080 */
    {          TUFLr, 0}, /* 0x081 */
    {         TPFC0r, 0}, /* 0x082 */
    {         TPFC1r, 0}, /* 0x083 */
    {         TPFC2r, 0}, /* 0x084 */
    {         TPFC3r, 0}, /* 0x085 */
    {         TPFC4r, 0}, /* 0x086 */
    {         TPFC5r, 0}, /* 0x087 */
    {         TPFC6r, 0}, /* 0x088 */
    {         TPFC7r, 0}, /* 0x089 */
    {          TNCLr, 0}, /* 0x08a */
    {          TBYTr, 0}, /* 0x08b */
    {RX_EEE_LPI_EVENT_COUNTERr, 0}, /* 0x08c */
    {RX_EEE_LPI_DURATION_COUNTERr, 0}, /* 0x08d */
    {TX_EEE_LPI_EVENT_COUNTERr, 0}, /* 0x08e */
    {TX_EEE_LPI_DURATION_COUNTERr, 0}, /* 0x08f */
    {RX_LLFC_PHY_COUNTERr, 0}, /* 0x090 */
    {RX_LLFC_LOG_COUNTERr, 0}, /* 0x091 */
    {RX_LLFC_CRC_COUNTERr, 0}, /* 0x092 */
    {TX_LLFC_LOG_COUNTERr, 0}, /* 0x093 */
    {       INVALIDr, 0}, /* 0x094 */
    {       INVALIDr, 0}, /* 0x095 */
    {       INVALIDr, 0}, /* 0x096 */
    {       INVALIDr, 0}, /* 0x097 */
    {       INVALIDr, 0}, /* 0x098 */
    {       INVALIDr, 0}, /* 0x099 */
    {       INVALIDr, 0}, /* 0x09a */
    {       INVALIDr, 0}, /* 0x09b */
    {       INVALIDr, 0}, /* 0x09c */
    {       INVALIDr, 0}, /* 0x09d */
    {       INVALIDr, 0}, /* 0x09e */
    {       INVALIDr, 0}, /* 0x09f */
    {       INVALIDr, 0}, /* 0x0a0 */
    {       INVALIDr, 0}, /* 0x0a1 */
    {       INVALIDr, 0}, /* 0x0a2 */
    {       INVALIDr, 0}, /* 0x0a3 */
    {       INVALIDr, 0}, /* 0x0a4 */
    {       INVALIDr, 0}, /* 0x0a5 */
    {       INVALIDr, 0}, /* 0x0a6 */
    {       INVALIDr, 0}, /* 0x0a7 */
    {       INVALIDr, 0}, /* 0x0a8 */
    {       INVALIDr, 0}, /* 0x0a9 */
    {       INVALIDr, 0}, /* 0x0aa */
    {       INVALIDr, 0}, /* 0x0ab */
    {       INVALIDr, 0}, /* 0x0ac */
    {       INVALIDr, 0}, /* 0x0ad */
    {       INVALIDr, 0}, /* 0x0ae */
    {       INVALIDr, 0}, /* 0x0af */
    {       INVALIDr, 0}, /* 0x0b0 */
    {       INVALIDr, 0}, /* 0x0b1 */
    {       INVALIDr, 0}, /* 0x0b2 */
    {       INVALIDr, 0}, /* 0x0b3 */
    {       INVALIDr, 0}, /* 0x0b4 */
    {       INVALIDr, 0}, /* 0x0b5 */
    {       INVALIDr, 0}, /* 0x0b6 */
    {       INVALIDr, 0}, /* 0x0b7 */
    {       INVALIDr, 0}, /* 0x0b8 */
    {       INVALIDr, 0}, /* 0x0b9 */
    {       INVALIDr, 0}, /* 0x0ba */
    {       INVALIDr, 0}, /* 0x0bb */
    {       INVALIDr, 0}, /* 0x0bc */
    {       INVALIDr, 0}, /* 0x0bd */
    {       INVALIDr, 0}, /* 0x0be */
    {       INVALIDr, 0}, /* 0x0bf */
    {       INVALIDr, 0}, /* 0x0c0 */
    {       INVALIDr, 0}, /* 0x0c1 */
    {       INVALIDr, 0}, /* 0x0c2 */
    {       INVALIDr, 0}, /* 0x0c3 */
    {       INVALIDr, 0}, /* 0x0c4 */
    {       INVALIDr, 0}, /* 0x0c5 */
    {       INVALIDr, 0}, /* 0x0c6 */
    {       INVALIDr, 0}, /* 0x0c7 */
    {       INVALIDr, 0}, /* 0x0c8 */
    {       INVALIDr, 0}, /* 0x0c9 */
    {       INVALIDr, 0}, /* 0x0ca */
    {       INVALIDr, 0}, /* 0x0cb */
    {       INVALIDr, 0}, /* 0x0cc */
    {       INVALIDr, 0}, /* 0x0cd */
    {       INVALIDr, 0}, /* 0x0ce */
    {       INVALIDr, 0}, /* 0x0cf */
    {       INVALIDr, 0}, /* 0x0d0 */
    {       INVALIDr, 0}, /* 0x0d1 */
    {       INVALIDr, 0}, /* 0x0d2 */
    {       INVALIDr, 0}, /* 0x0d3 */
    {       INVALIDr, 0}, /* 0x0d4 */
    {       INVALIDr, 0}, /* 0x0d5 */
    {       INVALIDr, 0}, /* 0x0d6 */
    {       INVALIDr, 0}, /* 0x0d7 */
    {       INVALIDr, 0}, /* 0x0d8 */
    {       INVALIDr, 0}, /* 0x0d9 */
    {       INVALIDr, 0}, /* 0x0da */
    {       INVALIDr, 0}, /* 0x0db */
    {       INVALIDr, 0}, /* 0x0dc */
    {       INVALIDr, 0}, /* 0x0dd */
    {       INVALIDr, 0}, /* 0x0de */
    {       INVALIDr, 0}, /* 0x0df */
    {       INVALIDr, 0}, /* 0x0e0 */
    {       INVALIDr, 0}, /* 0x0e1 */
    {       INVALIDr, 0}, /* 0x0e2 */
    {       INVALIDr, 0}, /* 0x0e3 */
    {       INVALIDr, 0}, /* 0x0e4 */
    {       INVALIDr, 0}, /* 0x0e5 */
    {       INVALIDr, 0}, /* 0x0e6 */
    {       INVALIDr, 0}, /* 0x0e7 */
    {       INVALIDr, 0}, /* 0x0e8 */
};

static soc_ctr_ref_t _cpu_counters_bcm56440_a0[] = {
    {         RIPD4r, 0}, /* 0x000 */
    {         RIPC4r, 0}, /* 0x001 */
    {        RIPHE4r, 0}, /* 0x002 */
    {         IMRP4r, 0}, /* 0x003 */
    {         RIPD6r, 0}, /* 0x004 */
    {         RIPC6r, 0}, /* 0x005 */
    {        RIPHE6r, 0}, /* 0x006 */
    {         IMRP6r, 0}, /* 0x007 */
    {         RDISCr, 0}, /* 0x008 */
    {           RUCr, 0}, /* 0x009 */
    {        RPORTDr, 0}, /* 0x00a */
    {        RDBGC0r, 0}, /* 0x00b */
    {        RDBGC1r, 0}, /* 0x00c */
    {        RDBGC2r, 0}, /* 0x00d */
    {        RDBGC3r, 0}, /* 0x00e */
    {        RDBGC4r, 0}, /* 0x00f */
    {        RDBGC5r, 0}, /* 0x010 */
    {        IUNHGIr, 0}, /* 0x011 */
    {         ICTRLr, 0}, /* 0x012 */
    {        IBCASTr, 0}, /* 0x013 */
    {        ILTOMCr, 0}, /* 0x014 */
    {         IIPMCr, 0}, /* 0x015 */
    {       IUNKOPCr, 0}, /* 0x016 */
    {        RDBGC6r, 0}, /* 0x017 */
    {        RDBGC7r, 0}, /* 0x018 */
    {        RDBGC8r, 0}, /* 0x019 */
    {        TDBGC0r, 0}, /* 0x01a */
    {        TDBGC1r, 0}, /* 0x01b */
    {        TDBGC2r, 0}, /* 0x01c */
    {        TDBGC3r, 0}, /* 0x01d */
    {        TDBGC4r, 0}, /* 0x01e */
    {        TDBGC5r, 0}, /* 0x01f */
    {        TDBGC6r, 0}, /* 0x020 */
    {        TDBGC7r, 0}, /* 0x021 */
    {        TDBGC8r, 0}, /* 0x022 */
    {        TDBGC9r, 0}, /* 0x023 */
    {       TDBGC10r, 0}, /* 0x024 */
    {       TDBGC11r, 0}, /* 0x025 */
    {          TPCEr, 0}, /* 0x026 */
    {       INVALIDr, 0}, /* 0x027 */
    {       INVALIDr, 0}, /* 0x028 */
    {       INVALIDr, 0}, /* 0x029 */
    {       INVALIDr, 0}, /* 0x02a */
    {       INVALIDr, 0}, /* 0x02b */
    {       INVALIDr, 0}, /* 0x02c */
    {       INVALIDr, 0}, /* 0x02d */
    {       INVALIDr, 0}, /* 0x02e */
    {       INVALIDr, 0}, /* 0x02f */
    {       INVALIDr, 0}, /* 0x030 */
    {       INVALIDr, 0}, /* 0x031 */
    {       INVALIDr, 0}, /* 0x032 */
    {       INVALIDr, 0}, /* 0x033 */
    {       INVALIDr, 0}, /* 0x034 */
    {       INVALIDr, 0}, /* 0x035 */
    {       INVALIDr, 0}, /* 0x036 */
    {       INVALIDr, 0}, /* 0x037 */
    {       INVALIDr, 0}, /* 0x038 */
    {       INVALIDr, 0}, /* 0x039 */
    {       INVALIDr, 0}, /* 0x03a */
    {       INVALIDr, 0}, /* 0x03b */
    {       INVALIDr, 0}, /* 0x03c */
    {       INVALIDr, 0}, /* 0x03d */
    {       INVALIDr, 0}, /* 0x03e */
    {       INVALIDr, 0}, /* 0x03f */
    {       INVALIDr, 0}, /* 0x040 */
    {       INVALIDr, 0}, /* 0x041 */
    {       INVALIDr, 0}, /* 0x042 */
    {       INVALIDr, 0}, /* 0x043 */
    {       INVALIDr, 0}, /* 0x044 */
    {       INVALIDr, 0}, /* 0x045 */
    {       INVALIDr, 0}, /* 0x046 */
    {       INVALIDr, 0}, /* 0x047 */
    {       INVALIDr, 0}, /* 0x048 */
    {       INVALIDr, 0}, /* 0x049 */
    {       INVALIDr, 0}, /* 0x04a */
    {       INVALIDr, 0}, /* 0x04b */
    {       INVALIDr, 0}, /* 0x04c */
    {       INVALIDr, 0}, /* 0x04d */
    {       INVALIDr, 0}, /* 0x04e */
    {       INVALIDr, 0}, /* 0x04f */
    {       INVALIDr, 0}, /* 0x050 */
    {       INVALIDr, 0}, /* 0x051 */
    {       INVALIDr, 0}, /* 0x052 */
    {       INVALIDr, 0}, /* 0x053 */
    {       INVALIDr, 0}, /* 0x054 */
    {       INVALIDr, 0}, /* 0x055 */
    {       INVALIDr, 0}, /* 0x056 */
    {       INVALIDr, 0}, /* 0x057 */
    {       INVALIDr, 0}, /* 0x058 */
    {       INVALIDr, 0}, /* 0x059 */
    {       INVALIDr, 0}, /* 0x05a */
    {       INVALIDr, 0}, /* 0x05b */
    {       INVALIDr, 0}, /* 0x05c */
    {       INVALIDr, 0}, /* 0x05d */
    {       INVALIDr, 0}, /* 0x05e */
    {       INVALIDr, 0}, /* 0x05f */
    {       INVALIDr, 0}, /* 0x060 */
    {       INVALIDr, 0}, /* 0x061 */
    {       INVALIDr, 0}, /* 0x062 */
    {       INVALIDr, 0}, /* 0x063 */
    {       INVALIDr, 0}, /* 0x064 */
    {       INVALIDr, 0}, /* 0x065 */
    {       INVALIDr, 0}, /* 0x066 */
    {       INVALIDr, 0}, /* 0x067 */
    {       INVALIDr, 0}, /* 0x068 */
    {       INVALIDr, 0}, /* 0x069 */
    {       INVALIDr, 0}, /* 0x06a */
    {       INVALIDr, 0}, /* 0x06b */
    {       INVALIDr, 0}, /* 0x06c */
    {       INVALIDr, 0}, /* 0x06d */
    {       INVALIDr, 0}, /* 0x06e */
    {       INVALIDr, 0}, /* 0x06f */
    {       INVALIDr, 0}, /* 0x070 */
    {       INVALIDr, 0}, /* 0x071 */
    {       INVALIDr, 0}, /* 0x072 */
    {       INVALIDr, 0}, /* 0x073 */
    {       INVALIDr, 0}, /* 0x074 */
    {       INVALIDr, 0}, /* 0x075 */
    {       INVALIDr, 0}, /* 0x076 */
    {       INVALIDr, 0}, /* 0x077 */
    {       INVALIDr, 0}, /* 0x078 */
    {       INVALIDr, 0}, /* 0x079 */
    {       INVALIDr, 0}, /* 0x07a */
    {       INVALIDr, 0}, /* 0x07b */
    {       INVALIDr, 0}, /* 0x07c */
    {       INVALIDr, 0}, /* 0x07d */
    {       INVALIDr, 0}, /* 0x07e */
    {       INVALIDr, 0}, /* 0x07f */
    {       INVALIDr, 0}, /* 0x080 */
    {       INVALIDr, 0}, /* 0x081 */
    {       INVALIDr, 0}, /* 0x082 */
    {       INVALIDr, 0}, /* 0x083 */
    {       INVALIDr, 0}, /* 0x084 */
    {       INVALIDr, 0}, /* 0x085 */
    {       INVALIDr, 0}, /* 0x086 */
    {       INVALIDr, 0}, /* 0x087 */
    {       INVALIDr, 0}, /* 0x088 */
    {       INVALIDr, 0}, /* 0x089 */
    {       INVALIDr, 0}, /* 0x08a */
    {       INVALIDr, 0}, /* 0x08b */
    {       INVALIDr, 0}, /* 0x08c */
    {       INVALIDr, 0}, /* 0x08d */
    {       INVALIDr, 0}, /* 0x08e */
    {       INVALIDr, 0}, /* 0x08f */
    {       INVALIDr, 0}, /* 0x090 */
    {       INVALIDr, 0}, /* 0x091 */
    {       INVALIDr, 0}, /* 0x092 */
    {       INVALIDr, 0}, /* 0x093 */
    {       INVALIDr, 0}, /* 0x094 */
    {       INVALIDr, 0}, /* 0x095 */
    {       INVALIDr, 0}, /* 0x096 */
    {       INVALIDr, 0}, /* 0x097 */
    {       INVALIDr, 0}, /* 0x098 */
    {       INVALIDr, 0}, /* 0x099 */
    {       INVALIDr, 0}, /* 0x09a */
    {       INVALIDr, 0}, /* 0x09b */
    {       INVALIDr, 0}, /* 0x09c */
    {       INVALIDr, 0}, /* 0x09d */
    {       INVALIDr, 0}, /* 0x09e */
    {       INVALIDr, 0}, /* 0x09f */
    {       INVALIDr, 0}, /* 0x0a0 */
    {       INVALIDr, 0}, /* 0x0a1 */
    {       INVALIDr, 0}, /* 0x0a2 */
    {       INVALIDr, 0}, /* 0x0a3 */
    {       INVALIDr, 0}, /* 0x0a4 */
    {       INVALIDr, 0}, /* 0x0a5 */
    {       INVALIDr, 0}, /* 0x0a6 */
    {       INVALIDr, 0}, /* 0x0a7 */
    {       INVALIDr, 0}, /* 0x0a8 */
    {       INVALIDr, 0}, /* 0x0a9 */
    {       INVALIDr, 0}, /* 0x0aa */
    {       INVALIDr, 0}, /* 0x0ab */
    {       INVALIDr, 0}, /* 0x0ac */
    {       INVALIDr, 0}, /* 0x0ad */
    {       INVALIDr, 0}, /* 0x0ae */
    {       INVALIDr, 0}, /* 0x0af */
    {       INVALIDr, 0}, /* 0x0b0 */
    {       INVALIDr, 0}, /* 0x0b1 */
    {       INVALIDr, 0}, /* 0x0b2 */
    {       INVALIDr, 0}, /* 0x0b3 */
    {       INVALIDr, 0}, /* 0x0b4 */
    {       INVALIDr, 0}, /* 0x0b5 */
    {       INVALIDr, 0}, /* 0x0b6 */
    {       INVALIDr, 0}, /* 0x0b7 */
    {       INVALIDr, 0}, /* 0x0b8 */
    {       INVALIDr, 0}, /* 0x0b9 */
    {       INVALIDr, 0}, /* 0x0ba */
    {       INVALIDr, 0}, /* 0x0bb */
    {       INVALIDr, 0}, /* 0x0bc */
    {       INVALIDr, 0}, /* 0x0bd */
    {       INVALIDr, 0}, /* 0x0be */
    {       INVALIDr, 0}, /* 0x0bf */
    {       INVALIDr, 0}, /* 0x0c0 */
    {       INVALIDr, 0}, /* 0x0c1 */
    {       INVALIDr, 0}, /* 0x0c2 */
    {       INVALIDr, 0}, /* 0x0c3 */
    {       INVALIDr, 0}, /* 0x0c4 */
    {       INVALIDr, 0}, /* 0x0c5 */
    {       INVALIDr, 0}, /* 0x0c6 */
    {       INVALIDr, 0}, /* 0x0c7 */
    {       INVALIDr, 0}, /* 0x0c8 */
    {       INVALIDr, 0}, /* 0x0c9 */
    {       INVALIDr, 0}, /* 0x0ca */
    {       INVALIDr, 0}, /* 0x0cb */
    {       INVALIDr, 0}, /* 0x0cc */
    {       INVALIDr, 0}, /* 0x0cd */
    {       INVALIDr, 0}, /* 0x0ce */
    {       INVALIDr, 0}, /* 0x0cf */
    {       INVALIDr, 0}, /* 0x0d0 */
    {       INVALIDr, 0}, /* 0x0d1 */
    {       INVALIDr, 0}, /* 0x0d2 */
    {       INVALIDr, 0}, /* 0x0d3 */
    {       INVALIDr, 0}, /* 0x0d4 */
    {       INVALIDr, 0}, /* 0x0d5 */
    {       INVALIDr, 0}, /* 0x0d6 */
    {       INVALIDr, 0}, /* 0x0d7 */
    {       INVALIDr, 0}, /* 0x0d8 */
    {       INVALIDr, 0}, /* 0x0d9 */
    {       INVALIDr, 0}, /* 0x0da */
    {       INVALIDr, 0}, /* 0x0db */
    {       INVALIDr, 0}, /* 0x0dc */
    {       INVALIDr, 0}, /* 0x0dd */
    {       INVALIDr, 0}, /* 0x0de */
    {       INVALIDr, 0}, /* 0x0df */
    {       INVALIDr, 0}, /* 0x0e0 */
    {       INVALIDr, 0}, /* 0x0e1 */
    {       INVALIDr, 0}, /* 0x0e2 */
    {       INVALIDr, 0}, /* 0x0e3 */
    {       INVALIDr, 0}, /* 0x0e4 */
    {       INVALIDr, 0}, /* 0x0e5 */
    {       INVALIDr, 0}, /* 0x0e6 */
    {       INVALIDr, 0}, /* 0x0e7 */
    {       INVALIDr, 0}, /* 0x0e8 */
};

/*
 * The array to put into chip parameters.
 * This array is indexed by SOC_CTR_TYPE_xxx (soc_ctr_types_t)
 */
static soc_cmap_t soc_counter_maps_bcm56440_a0[SOC_CTR_NUM_TYPES] = {
    {NULL, 0},                        /* FE */
    {_ge_counters_bcm56440_a0, 233},    /* GE */
    {NULL, 0},                        /* GFE */
    {_hg_counters_bcm56440_a0, 233},    /* HG */
    {_xe_counters_bcm56440_a0, 233},    /* XE */
    {_cpu_counters_bcm56440_a0, 233},    /* CPU */
    {NULL, 0},                         /* RX */
    {NULL, 0}                         /* TX */
};

static soc_block_info_t soc_blocks_bcm56440_a0[] = {
	{ SOC_BLK_CES,	0,	18,	18	},	/* 0 C0 */
	{ SOC_BLK_CI,	0,	15,	15	},	/* 1 C0 */
	{ SOC_BLK_CI,	1,	16,	16	},	/* 2 C1 */
	{ SOC_BLK_CI,	2,	17,	17	},	/* 3 C2 */
	{ SOC_BLK_CMIC,	0,	5,	5	},	/* 4 C0 */
	{ SOC_BLK_EPIPE,	0,	2,	2	},	/* 5 E0 */
	{ SOC_BLK_GPORT,	0,	6,	6	},	/* 6 G0 */
	{ SOC_BLK_GPORT,	1,	7,	7	},	/* 7 G1 */
	{ SOC_BLK_GPORT,	2,	8,	8	},	/* 8 G2 */
	{ SOC_BLK_IPIPE,	0,	1,	1	},	/* 9 I0 */
	{ SOC_BLK_LLS,	0,	14,	14	},	/* 10 L0 */
	{ SOC_BLK_MMU,	0,	3,	3	},	/* 11 M0 */
	{ SOC_BLK_MXQPORT,	0,	9,	9	},	/* 12 M0 */
	{ SOC_BLK_MXQPORT,	1,	10,	10	},	/* 13 M1 */
	{ SOC_BLK_MXQPORT,	2,	11,	11	},	/* 14 M2 */
	{ SOC_BLK_MXQPORT,	3,	12,	12	},	/* 15 M3 */
	{ SOC_BLK_TOP,	0,	13,	13	},	/* 16 T0 */
	{ -1,		-1,	-1,	-1	}	/* end */
};

static soc_port_info_t soc_ports_bcm56440_a0[] = {
	{ 4,	0	},	/* 0 C0.0 */
	{ 6,	0	},	/* 1 G0.0 */
	{ 6,	1	},	/* 2 G0.1 */
	{ 6,	2	},	/* 3 G0.2 */
	{ 6,	3	},	/* 4 G0.3 */
	{ 6,	4	},	/* 5 G0.4 */
	{ 6,	5	},	/* 6 G0.5 */
	{ 6,	6	},	/* 7 G0.6 */
	{ 6,	7	},	/* 8 G0.7 */
	{ 7,	0	},	/* 9 G1.0 */
	{ 7,	1	},	/* 10 G1.1 */
	{ 7,	2	},	/* 11 G1.2 */
	{ 7,	3	},	/* 12 G1.3 */
	{ 7,	4	},	/* 13 G1.4 */
	{ 7,	5	},	/* 14 G1.5 */
	{ 7,	6	},	/* 15 G1.6 */
	{ 7,	7	},	/* 16 G1.7 */
	{ 8,	0	},	/* 17 G2.0 */
	{ 8,	1	},	/* 18 G2.1 */
	{ 8,	2	},	/* 19 G2.2 */
	{ 8,	3	},	/* 20 G2.3 */
	{ 8,	4	},	/* 21 G2.4 */
	{ 8,	5	},	/* 22 G2.5 */
	{ 8,	6	},	/* 23 G2.6 */
	{ 8,	7	},	/* 24 G2.7 */
	{ 12,	0	},	/* 25 M0.0 */
	{ 13,	0	},	/* 26 M1.0 */
	{ 14,	0	},	/* 27 M2.0 */
	{ 15,	0	},	/* 28 M3.0 */
	{ 15,	1	},	/* 29 M3.1 */
	{ 15,	2	},	/* 30 M3.2 */
	{ 15,	3	},	/* 31 M3.3 */
	{ 14,	1	},	/* 32 M2.1 */
	{ 14,	2	},	/* 33 M2.2 */
	{ 14,	3	},	/* 34 M2.3 */
	{ 9,	0	},	/* 35 I0.0 */
	{ 9,	1	},	/* 36 I0.1 */
	{ 9,	2	},	/* 37 I0.2 */
	{ 9,	3	},	/* 38 I0.3 */
	{ -1,	-1	}	/* end */
};

/* Forward declaration of init function */
static void chip_init_bcm56440_a0(void);

soc_driver_t soc_driver_bcm56440_a0 = {
	/* type         */	SOC_CHIP_BCM56440_A0,
	/* chip_string  */	"katana",
	/* origin       */	"Id: //depot/katana/regsfile/arch/chip_top.regs#29 ",
	/* pci_vendor   */	BROADCOM_VENDOR_ID,
	/* pci_device   */	BCM56440_DEVICE_ID,
	/* pci_revision */	BCM56440_A0_REV_ID,
	/* num_cos      */	48,
	/* reg_info     */	soc_registers_bcm56440_a0,
	/* mem_info     */	soc_memories_bcm56440_a0,
	/* mem_aggr     */	soc_mem_aggr_bcm56440_a0,
	/* block_info   */	soc_blocks_bcm56440_a0,
	/* port_info    */	soc_ports_bcm56440_a0,
	/* counter_maps */	soc_counter_maps_bcm56440_a0,
	/* features     */	soc_features_bcm56440_a0,
	/* init         */	chip_init_bcm56440_a0
};  /* soc_driver */

/* Chip specific bottom matter from memory file */

/****************************************************************
 *
 * Function:    chip_init_bcm56440_a0
 * Purpose:
 *     Initialize software internals for bcm56440_a0 device:
 *         Initialize null memories
 * Parameters:  void
 * Returns:     void
 *
 ****************************************************************/
static void
chip_init_bcm56440_a0(void)
{
    soc_mem_t mem;

#define _BCM56440_FP_SLICE_MAP_FIELD_INIT(slice)                        \
    SOC_MEM_INIT_FLD_FORCE(                                             \
        soc_memories_bcm56440_a0,                                       \
        FP_SLICE_MAPm,                                                  \
        &_soc_mem_entry_null_fp_slice_map_entry_bcm56440_a0,            \
        VIRTUAL_SLICE_##slice##_PHYSICAL_SLICE_NUMBER_ENTRY_0f, slice); \
    SOC_MEM_INIT_FLD_FORCE(                                             \
        soc_memories_bcm56440_a0,                                       \
        FP_SLICE_MAPm,                                                  \
        &_soc_mem_entry_null_fp_slice_map_entry_bcm56440_a0,            \
        VIRTUAL_SLICE_##slice##_VIRTUAL_SLICE_GROUP_ENTRY_0f, slice);

    _BCM56440_FP_SLICE_MAP_FIELD_INIT(0);
    _BCM56440_FP_SLICE_MAP_FIELD_INIT(1);
    _BCM56440_FP_SLICE_MAP_FIELD_INIT(2);
    _BCM56440_FP_SLICE_MAP_FIELD_INIT(3);
    _BCM56440_FP_SLICE_MAP_FIELD_INIT(4);
    _BCM56440_FP_SLICE_MAP_FIELD_INIT(5);
    _BCM56440_FP_SLICE_MAP_FIELD_INIT(6);
    _BCM56440_FP_SLICE_MAP_FIELD_INIT(7);
#undef _BCM56440_FP_SLICE_MAP_FIELD_INIT

    SOC_MEM_INIT_FLD_FORCE(soc_memories_bcm56440_a0, L3_MTU_VALUESm,
                           &_soc_mem_entry_null_l3_mtu_values_bcm56440_a0,
                           MTU_SIZEf, 0x3fff);

    SOC_MEM_INIT_FLD_FORCE(soc_memories_bcm56440_a0, PORT_OR_TRUNK_MAC_LIMITm,
                           &_soc_mem_entry_null_port_or_trunk_mac_limit_bcm56440_a0,
                           LIMITf, 0x7fff);

    SOC_MEM_INIT_FLD_FORCE(soc_memories_bcm56440_a0, VLAN_OR_VFI_MAC_LIMITm,
                           &_soc_mem_entry_null_vlan_or_vfi_mac_limit_bcm56440_a0,
                           LIMITf, 0x7fff);

    for (mem = 0; mem < NUM_SOC_MEM; mem++) {
        SOC_MEM_VALIDATE(soc_memories_bcm56440_a0, mem);
    }
}

/* End of chip specific bottom matter */

#endif /* BCM_56440_A0 */
