[submodule "hardware/lib/eth"]
	path = hardware/lib/eth
	url = https://github.com/alexforencich/verilog-ethernet.git
