Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: TISC.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TISC.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TISC"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : TISC
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : NO
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 10
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : NO

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : YES
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../par/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_synchronizer_flop.v" into library work
Parsing module <pci_synchronizer_flop>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wb_tpram.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 100.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing module <pci_wb_tpram>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wb_decoder.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 58.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing module <pci_wb_decoder>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wbw_fifo_control.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 84.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing module <pci_wbw_fifo_control>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wbr_fifo_control.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 81.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing module <pci_wbr_fifo_control>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_target32_trdy_crit.v" into library work
Parsing module <pci_target32_trdy_crit>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_target32_stop_crit.v" into library work
Parsing module <pci_target32_stop_crit>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_target32_devs_crit.v" into library work
Parsing module <pci_target32_devs_crit>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_target32_clk_en.v" into library work
Parsing module <pci_target32_clk_en>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_pci_tpram.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 100.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing module <pci_pci_tpram>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_pci_decoder.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 56.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing module <pci_pci_decoder>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_pciw_fifo_control.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 56.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing module <pci_pciw_fifo_control>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_pcir_fifo_control.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 85.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing module <pci_pcir_fifo_control>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_mas_ch_state_crit.v" into library work
Parsing module <pci_mas_ch_state_crit>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_mas_ad_load_crit.v" into library work
Parsing module <pci_mas_ad_load_crit>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_mas_ad_en_crit.v" into library work
Parsing module <pci_mas_ad_en_crit>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_irdy_out_crit.v" into library work
Parsing module <pci_irdy_out_crit>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_frame_load_crit.v" into library work
Parsing module <pci_frame_load_crit>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_frame_en_crit.v" into library work
Parsing module <pci_frame_en_crit>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_frame_crit.v" into library work
Parsing module <pci_frame_crit>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_cbe_en_crit.v" into library work
Parsing module <pci_cbe_en_crit>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_async_reset_flop.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 73.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing module <pci_async_reset_flop>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wb_slave.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/bus_commands.v" included at line 78.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 79.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing module <pci_wb_slave>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wb_master.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/bus_commands.v" included at line 86.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 87.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing module <pci_wb_master>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wb_addr_mux.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 60.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing module <pci_wb_addr_mux>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wbw_wbr_fifos.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 97.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing module <pci_wbw_wbr_fifos>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_target32_sm.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 77.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing module <pci_target32_sm>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_target32_interface.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/bus_commands.v" included at line 80.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 81.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing module <pci_target32_interface>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_sync_module.v" into library work
Parsing module <pci_sync_module>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_serr_en_crit.v" into library work
Parsing module <pci_serr_en_crit>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_serr_crit.v" into library work
Parsing module <pci_serr_crit>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_perr_en_crit.v" into library work
Parsing module <pci_perr_en_crit>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_perr_crit.v" into library work
Parsing module <pci_perr_crit>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_pciw_pcir_fifos.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 94.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing module <pci_pciw_pcir_fifos>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_par_crit.v" into library work
Parsing module <pci_par_crit>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_out_reg.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 56.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing module <pci_out_reg>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_master32_sm_if.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 68.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/bus_commands.v" included at line 69.
Parsing module <pci_master32_sm_if>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_master32_sm.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 64.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing module <pci_master32_sm>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_io_mux_ad_load_crit.v" into library work
Parsing module <pci_io_mux_ad_load_crit>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_io_mux_ad_en_crit.v" into library work
Parsing module <pci_io_mux_ad_en_crit>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_delayed_write_reg.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 56.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing module <pci_delayed_write_reg>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_delayed_sync.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 71.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/bus_commands.v" included at line 72.
Parsing module <pci_delayed_sync>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\Verilog_Library\SYNCEDGE.v" into library work
Parsing module <SYNCEDGE>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-simple_spi\fifo4.v" into library work
Parsing module <fifo4>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wb_slave_unit.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 83.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing module <pci_wb_slave_unit>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wbs_wbb3_2_wbb2.v" into library work
Parsing module <pci_wbs_wbb3_2_wbb2>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_target_unit.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 98.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing module <pci_target_unit>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_rst_int.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 54.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing module <pci_rst_int>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_parity_check.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 65.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/bus_commands.v" included at line 66.
Parsing module <pci_parity_check>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_io_mux.v" into library work
Parsing module <pci_io_mux>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_in_reg.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 62.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing module <pci_in_reg>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_cur_out_reg.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 59.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing module <pci_cur_out_reg>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_conf_space.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 94.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing module <pci_conf_space>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\glitcbus_ologic_wrapper.v" into library work
Parsing module <glitcbus_ologic>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\glitcbus_clock_generator.v" into library work
Parsing module <glitcbus_clock_generator>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\arbiter.v" into library work
Parsing module <arbiter>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\wbvio_bridge.v" into library work
Parsing module <wbvio_bridge>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\tisc_intercon.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\/wishbone.vh" included at line 15.
Parsing module <tisc_intercon>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-simple_spi\simple_spi_top.v" into library work
Parsing module <simple_spi_top>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_bridge32.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_constants.v" included at line 107.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\/pci_user_constants.v" included at line 60.
Parsing module <pci_bridge32>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\input_clock_deskew.v" into library work
Parsing module <input_clock_deskew>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\glitc_conf_controller.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\/wishbone.vh" included at line 21.
Parsing module <glitc_conf_controller>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\glitcbus_master_v2.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\/wishbone.vh" included at line 27.
Parsing module <glitcbus_master_v2>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\par\ipcore_dir\tisc_vio.v" into library work
Parsing module <tisc_vio>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\par\ipcore_dir\tisc_ila.v" into library work
Parsing module <tisc_ila>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\par\ipcore_dir\tisc_icon.v" into library work
Parsing module <tisc_icon>.
Analyzing Verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" into library work
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\/wishbone.vh" included at line 13.
Parsing verilog file "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\/pci.vh" included at line 14.
Parsing module <TISC>.
Parsing module <tisc_identification>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" Line 106: Port IB is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" Line 110: Port wbs_cti_i is not connected to this instance

Elaborating module <TISC>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" Line 94: Assignment to pci_ad_debug ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" Line 95: Assignment to pci_cbe_debug ignored, since the identifier is never used

Elaborating module <input_clock_deskew(DEVICE="SPARTAN6",DIFF_PAIR="FALSE",DIFF_OUT="FALSE")>.

Elaborating module <IBUFG>.

Elaborating module <BUFG>.

Elaborating module <pci_bridge32>.

Elaborating module <pci_rst_int>.

Elaborating module <pci_out_reg>.

Elaborating module <pci_wbs_wbb3_2_wbb2>.

Elaborating module <pci_wb_slave_unit>.

Elaborating module <pci_wb_slave>.

Elaborating module <pci_async_reset_flop>.
WARNING:HDLCompiler:1127 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wb_slave.v" Line 651: Assignment to conf_wenable ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wb_slave.v" Line 1010: Result of 36-bit expression is truncated to fit in 32-bit target.

Elaborating module <pci_wbw_wbr_fifos>.

Elaborating module <pci_wb_tpram(aw=8,dw=40)>.

Elaborating module <pci_wbw_fifo_control(ADDR_LENGTH=4)>.

Elaborating module <pci_synchronizer_flop(width=4,reset_val=0)>.

Elaborating module <pci_synchronizer_flop(width=4,reset_val=3)>.
WARNING:HDLCompiler:1127 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wbw_wbr_fifos.v" Line 510: Assignment to wbw_rallow ignored, since the identifier is never used

Elaborating module <pci_wbr_fifo_control(ADDR_LENGTH=4)>.
WARNING:HDLCompiler:1127 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wbw_wbr_fifos.v" Line 525: Assignment to wbr_rallow ignored, since the identifier is never used

Elaborating module <pci_synchronizer_flop(width=3,reset_val=0)>.

Elaborating module <pci_wb_addr_mux>.

Elaborating module <pci_wb_decoder(decode_len=1)>.

Elaborating module <pci_delayed_sync>.

Elaborating module <pci_synchronizer_flop(width=1,reset_val=0)>.

Elaborating module <pci_delayed_write_reg>.

Elaborating module <pci_master32_sm_if>.
WARNING:HDLCompiler:413 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_master32_sm_if.v" Line 458: Result of 8-bit expression is truncated to fit in 4-bit target.

Elaborating module <pci_master32_sm>.

Elaborating module <pci_frame_crit>.

Elaborating module <pci_frame_load_crit>.

Elaborating module <pci_irdy_out_crit>.

Elaborating module <pci_mas_ad_load_crit>.

Elaborating module <pci_mas_ch_state_crit>.

Elaborating module <pci_mas_ad_en_crit>.

Elaborating module <pci_cbe_en_crit>.

Elaborating module <pci_frame_en_crit>.
WARNING:HDLCompiler:1127 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_bridge32.v" Line 1004: Assignment to wbu_conf_wenable_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_bridge32.v" Line 1005: Assignment to wbu_conf_be_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_bridge32.v" Line 1006: Assignment to wbu_conf_data_out ignored, since the identifier is never used

Elaborating module <pci_target_unit>.

Elaborating module <pci_wb_master>.
WARNING:HDLCompiler:1127 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wb_master.v" Line 305: Assignment to last_data_from_pciw_fifo ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wb_master.v" Line 330: Result of 8-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wb_master.v" Line 547: Assignment to retried_write ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wb_master.v" Line 734: Assignment to wait_for_wb_response ignored, since the identifier is never used

Elaborating module <pci_pciw_pcir_fifos>.

Elaborating module <pci_pci_tpram(aw=8,dw=40)>.

Elaborating module <pci_pciw_fifo_control(ADDR_LENGTH=3)>.

Elaborating module <pci_synchronizer_flop(width=3,reset_val=3)>.

Elaborating module <pci_pcir_fifo_control(ADDR_LENGTH=3)>.
WARNING:HDLCompiler:1127 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_pciw_pcir_fifos.v" Line 545: Assignment to pcir_rallow ignored, since the identifier is never used

Elaborating module <pci_synchronizer_flop(width=2,reset_val=0)>.
WARNING:HDLCompiler:1127 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_target_unit.v" Line 641: Assignment to del_sync_we_out ignored, since the identifier is never used

Elaborating module <pci_target32_interface>.

Elaborating module <pci_pci_decoder(decode_len=20)>.

Elaborating module <pci_pci_decoder(decode_len=24)>.

Elaborating module <pci_target32_sm>.

Elaborating module <pci_target32_clk_en>.

Elaborating module <pci_target32_trdy_crit>.

Elaborating module <pci_target32_stop_crit>.

Elaborating module <pci_target32_devs_crit>.

Elaborating module <pci_conf_space>.
WARNING:HDLCompiler:1127 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_conf_space.v" Line 2583: Assignment to delete_isr_bit4 ignored, since the identifier is never used

Elaborating module <pci_sync_module>.

Elaborating module <pci_synchronizer_flop(width=7,reset_val=0)>.

Elaborating module <pci_io_mux>.

Elaborating module <pci_io_mux_ad_en_crit>.

Elaborating module <pci_io_mux_ad_load_crit>.

Elaborating module <pci_cur_out_reg>.
WARNING:HDLCompiler:1127 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_bridge32.v" Line 1553: Assignment to out_bckp_mas_ad_en_out ignored, since the identifier is never used

Elaborating module <pci_parity_check>.

Elaborating module <pci_par_crit>.

Elaborating module <pci_perr_crit>.
WARNING:HDLCompiler:1127 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_parity_check.v" Line 218: Assignment to perr ignored, since the identifier is never used

Elaborating module <pci_perr_en_crit>.

Elaborating module <pci_serr_en_crit>.

Elaborating module <pci_serr_crit>.

Elaborating module <pci_in_reg>.
WARNING:HDLCompiler:1127 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_bridge32.v" Line 1654: Assignment to in_reg_gnt_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" Line 130: Assignment to wb_rst_in ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" Line 132: Assignment to wb_int_in ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" Line 135: Size mismatch in connection of port <wbm_adr_o>. Formal port size is 32-bit while actual signal size is 21-bit.
WARNING:HDLCompiler:1127 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" Line 136: Assignment to pcid_dat_i ignored, since the identifier is never used
WARNING:HDLCompiler:1016 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\tisc_intercon.v" Line 41: Port gnt3 is not connected to this instance

Elaborating module <tisc_intercon>.

Elaborating module <arbiter>.
WARNING:HDLCompiler:1127 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\arbiter.v" Line 113: Assignment to comreq ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\arbiter.v" Line 114: Assignment to gnt ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\tisc_intercon.v" Line 77: Result of 21-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\tisc_intercon.v" Line 78: Result of 21-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\tisc_intercon.v" Line 79: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" Line 145: Assignment to i2cc_dat_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" Line 149: Assignment to wbc_debug ignored, since the identifier is never used
WARNING:HDLCompiler:1016 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\glitcbus_master_v2.v" Line 319: Port BUSY is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\glitcbus_master_v2.v" Line 332: Port BUSY is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\glitcbus_master_v2.v" Line 336: Port BUSY is not connected to this instance

Elaborating module <glitcbus_master_v2>.
WARNING:HDLCompiler:1016 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\glitcbus_clock_generator.v" Line 43: Port CLK180 is not connected to this instance

Elaborating module <glitcbus_clock_generator>.
WARNING:HDLCompiler:413 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\glitcbus_clock_generator.v" Line 17: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <DCM_SP(PHASE_SHIFT=-90,CLKOUT_PHASE_SHIFT="FIXED")>.

Elaborating module <IODELAY2(DELAY_SRC="IO",IDELAY_TYPE="FIXED",IDELAY_VALUE=120,ODELAY_VALUE=120)>.

Elaborating module <glitcbus_ologic>.
WARNING:HDLCompiler:1499 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\glitcbus_ologic_wrapper.v" Line 3: Empty module <glitcbus_ologic> remains a black box.

Elaborating module <IODELAY2(DELAY_SRC="ODATAIN",ODELAY_VALUE=120)>.

Elaborating module <glitc_conf_controller>.
WARNING:HDLCompiler:413 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\glitc_conf_controller.v" Line 64: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <OBUFT>.
WARNING:HDLCompiler:189 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" Line 171: Size mismatch in connection of port <adr_i>. Formal port size is 5-bit while actual signal size is 6-bit.
WARNING:HDLCompiler:1016 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" Line 339: Port inta_o is not connected to this instance

Elaborating module <tisc_identification(IDENT="TSC1",VERSION=32'b011000111100001000100000011)>.

Elaborating module <simple_spi_top>.

Elaborating module <fifo4(dw=8)>.
WARNING:HDLCompiler:1127 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-simple_spi\fifo4.v" Line 99: Assignment to wp_p2 ignored, since the identifier is never used
WARNING:HDLCompiler:1309 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-simple_spi\simple_spi_top.v" Line 235: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1016 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\wbvio_bridge.v" Line 48: Port PIPE is not connected to this instance

Elaborating module <wbvio_bridge>.

Elaborating module <SYNCEDGE(LATENCY=0,EDGE="RISING")>.

Elaborating module <tisc_icon>.

Elaborating module <tisc_ila>.

Elaborating module <tisc_vio>.
WARNING:HDLCompiler:1127 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" Line 277: Assignment to global_debug ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" Line 101: Net <wb_rst_out> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" Line 187: Net <gb_debug[70]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" Line 202: Net <vio_sync_out[47]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" Line 233: Net <pci_debug[70]> does not have a driver.
WARNING:HDLCompiler:552 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" Line 107: Input port IB is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" Line 110: Input port wbs_cti_i[2] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TISC>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v".
WARNING:Xst:2898 - Port 'IB', unconnected in block instance 'u_pci_clock_deskew', is tied to GND.
WARNING:Xst:2898 - Port 'wbs_cti_i', unconnected in block instance 'u_pci', is tied to GND.
WARNING:Xst:2898 - Port 'wbs_bte_i', unconnected in block instance 'u_pci', is tied to GND.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" line 107: Output port <OB> of the instance <u_pci_clock_deskew> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" line 110: Output port <wbs_dat_o> of the instance <u_pci> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" line 110: Output port <wbm_cti_o> of the instance <u_pci> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" line 110: Output port <wbm_bte_o> of the instance <u_pci> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" line 110: Output port <wb_rst_o> of the instance <u_pci> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" line 110: Output port <wb_int_o> of the instance <u_pci> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" line 110: Output port <wbs_ack_o> of the instance <u_pci> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" line 110: Output port <wbs_rty_o> of the instance <u_pci> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" line 110: Output port <wbs_err_o> of the instance <u_pci> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" line 142: Output port <i2cc_dat_o> of the instance <u_intercon> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" line 142: Output port <debug_o> of the instance <u_intercon> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" line 142: Output port <i2cc_ack_o> of the instance <u_intercon> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" line 142: Output port <i2cc_rty_o> of the instance <u_intercon> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" line 142: Output port <i2cc_err_o> of the instance <u_intercon> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" line 277: Output port <ASYNC_OUT> of the instance <u_vio> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <gb_debug<70:46>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <vio_sync_out<47:34>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pci_debug<70:63>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_rst_out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 21-bit register for signal <pci_debug_adr>.
    Found 1-bit register for signal <pci_debug_cyc>.
    Found 4-bit register for signal <pci_debug_sel>.
    Found 1-bit register for signal <pci_debug_stb>.
    Found 1-bit register for signal <pci_debug_we>.
    Found 1-bit register for signal <pci_debug_ack>.
    Found 1-bit register for signal <pci_debug_err>.
    Found 1-bit register for signal <pci_debug_rty>.
    Found 32-bit register for signal <pci_debug_data>.
    Summary:
	inferred  63 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <TISC> synthesized.

Synthesizing Unit <input_clock_deskew>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\input_clock_deskew.v".
        DEVICE = "SPARTAN6"
        DIFF_PAIR = "FALSE"
        DIFF_OUT = "FALSE"
WARNING:Xst:647 - Input <IB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <OB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <input_clock_deskew> synthesized.

Synthesizing Unit <pci_bridge32>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_bridge32.v".
        pci_ba0_width = 20
        pci_ba1_5_width = 24
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_bridge32.v" line 930: Output port <wbu_conf_be_out> of the instance <wishbone_slave_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_bridge32.v" line 930: Output port <wbu_conf_data_out> of the instance <wishbone_slave_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_bridge32.v" line 930: Output port <wbu_conf_wenable_out> of the instance <wishbone_slave_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_bridge32.v" line 1510: Output port <mas_ad_en_out> of the instance <output_backup> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_bridge32.v" line 1638: Output port <pci_gnt_reg_out> of the instance <input_register> is unconnected or connected to loadless signal.
    Summary:
	inferred   8 Multiplexer(s).
Unit <pci_bridge32> synthesized.

Synthesizing Unit <pci_rst_int>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_rst_int.v".
WARNING:Xst:647 - Input <rst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_intan_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_rst_int.v" line 147: Output port <dat_out> of the instance <inta> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <pci_rst_int> synthesized.

Synthesizing Unit <pci_out_reg>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_out_reg.v".
    Set property "IOB = TRUE" for signal <dat_out>.
    Set property "IOB = TRUE" for signal <en_out>.
    Found 1-bit register for signal <en_out>.
    Found 1-bit register for signal <dat_out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pci_out_reg> synthesized.

Synthesizing Unit <pci_wbs_wbb3_2_wbb2>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wbs_wbb3_2_wbb2.v".
    Found 32-bit register for signal <wbs_dat_i_o>.
    Found 32-bit register for signal <wbs_dat_o_o>.
    Found 4-bit register for signal <wbs_sel_o>.
    Found 1-bit register for signal <wbs_adr_o<31>>.
    Found 1-bit register for signal <wbs_adr_o<30>>.
    Found 1-bit register for signal <wbs_adr_o<29>>.
    Found 1-bit register for signal <wbs_adr_o<28>>.
    Found 1-bit register for signal <wbs_adr_o<27>>.
    Found 1-bit register for signal <wbs_adr_o<26>>.
    Found 1-bit register for signal <wbs_adr_o<25>>.
    Found 1-bit register for signal <wbs_adr_o<24>>.
    Found 1-bit register for signal <wbs_adr_o<23>>.
    Found 1-bit register for signal <wbs_adr_o<22>>.
    Found 1-bit register for signal <wbs_adr_o<21>>.
    Found 1-bit register for signal <wbs_adr_o<20>>.
    Found 1-bit register for signal <wbs_adr_o<19>>.
    Found 1-bit register for signal <wbs_adr_o<18>>.
    Found 1-bit register for signal <wbs_adr_o<17>>.
    Found 1-bit register for signal <wbs_adr_o<16>>.
    Found 1-bit register for signal <wbs_adr_o<15>>.
    Found 1-bit register for signal <wbs_adr_o<14>>.
    Found 1-bit register for signal <wbs_adr_o<13>>.
    Found 1-bit register for signal <wbs_adr_o<12>>.
    Found 1-bit register for signal <wbs_adr_o<11>>.
    Found 1-bit register for signal <wbs_adr_o<10>>.
    Found 1-bit register for signal <wbs_adr_o<9>>.
    Found 1-bit register for signal <wbs_adr_o<8>>.
    Found 1-bit register for signal <wbs_adr_o<7>>.
    Found 1-bit register for signal <wbs_adr_o<6>>.
    Found 1-bit register for signal <wbs_adr_o<5>>.
    Found 1-bit register for signal <wbs_adr_o<4>>.
    Found 1-bit register for signal <wbs_adr_o<3>>.
    Found 1-bit register for signal <wbs_adr_o<2>>.
    Found 1-bit register for signal <wbs_adr_o<1>>.
    Found 1-bit register for signal <wbs_adr_o<0>>.
    Found 1-bit register for signal <wbs_we_o>.
    Found 1-bit register for signal <wbs_dat_i_o_valid>.
    Found 1-bit register for signal <wbs_cab_o>.
    Found 1-bit register for signal <wbs_ack_o>.
    Found 1-bit register for signal <wbs_err_o>.
    Found 1-bit register for signal <wbs_rty_o>.
    Found 1-bit register for signal <wbs_cyc_o>.
    Found 30-bit adder for signal <wbs_adr_o[31]_GND_10_o_add_10_OUT> created at line 236.
    Found 1-bit 4-to-1 multiplexer for signal <wbs_bte_i[1]_wbs_adr_i[5]_Mux_7_o> created at line 199.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 107 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <pci_wbs_wbb3_2_wbb2> synthesized.

Synthesizing Unit <pci_wb_slave_unit>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wb_slave_unit.v".
WARNING:Xst:647 - Input <wbu_map_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wbu_pref_en_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wbu_mrl_en_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wbu_ccyc_addr_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wb_slave_unit.v" line 489: Output port <sample_address_out> of the instance <wishbone_slave> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <pci_wb_slave_unit> synthesized.

Synthesizing Unit <pci_wb_slave>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wb_slave.v".
        WBR_SEL = 1'b0
        CONF_SEL = 1'b1
        S_IDLE = 3'b000
        S_DEC1 = 3'b001
        S_DEC2 = 3'b010
        S_START = 3'b011
        S_W_ADDR_DATA = 3'b100
        S_READ = 3'b101
        S_CONF_WRITE = 3'b110
        S_CONF_READ = 3'b111
        SEL_ADDR_IN = 1'b1
        SEL_DATA_IN = 1'b0
WARNING:Xst:647 - Input <del_bc_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ccyc_addr_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_conf_data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wbr_fifo_be_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wbr_fifo_control_in<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <del_error_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 36-bit register for signal <d_incoming>.
    Found 5-bit register for signal <img_hit>.
    Found 3-bit register for signal <c_state>.
    Found 1-bit register for signal <img_wallow>.
    Found 1-bit register for signal <wb_conf_hit>.
    Found 1-bit register for signal <do_del_request>.
    Found 1-bit register for signal <del_addr_hit>.
    Found 1-bit register for signal <del_completion_allow>.
    Found 1-bit register for signal <pref_en>.
    Found 1-bit register for signal <mrl_en>.
    Found 1-bit register for signal <map>.
    Found 1-bit register for signal <wbw_data_out_sel_reg>.
    Found finite state machine <FSM_0> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 27                                             |
    | Inputs             | 13                                             |
    | Outputs            | 5                                              |
    | Clock              | wb_clock_in (rising_edge)                      |
    | Reset              | reset_in (positive)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4x4-bit Read Only RAM for signal <CAB_I_PWR_11_o_wide_mux_16_OUT>
    Found 1-bit 6-to-1 multiplexer for signal <ack> created at line 711.
    Found 32-bit comparator equal for signal <wb_del_addr_in[31]_wb_addr_in[31]_equal_6_o> created at line 390
    Found 4-bit comparator equal for signal <SEL_I[3]_wb_del_be_in[3]_equal_7_o> created at line 390
    Summary:
	inferred   1 RAM(s).
	inferred  50 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  80 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <pci_wb_slave> synthesized.

Synthesizing Unit <pci_async_reset_flop>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_async_reset_flop.v".
    Found 1-bit register for signal <async_reset_data_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <pci_async_reset_flop> synthesized.

Synthesizing Unit <pci_wbw_wbr_fifos>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wbw_wbr_fifos.v".
        WBW_DEPTH = 16
        WBW_ADDR_LENGTH = 4
        WBR_DEPTH = 16
        WBR_ADDR_LENGTH = 4
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wbw_wbr_fifos.v" line 371: Output port <do_a> of the instance <wbw_fifo_storage> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wbw_wbr_fifos.v" line 400: Output port <do_a> of the instance <wbr_fifo_storage> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wbw_wbr_fifos.v" line 497: Output port <rallow_out> of the instance <wbw_fifo_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wbw_wbr_fifos.v" line 515: Output port <rallow_out> of the instance <wbr_fifo_ctrl> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <pci_clk_inGreyCount>.
    Found 3-bit register for signal <outGreyCount>.
    Found 3-bit register for signal <inGreyCount>.
    Found 3-bit register for signal <wbw_outTransactionCount>.
    Found 3-bit register for signal <wbw_inTransactionCount>.
    Found 3-bit adder for signal <wbw_inTransactionCount[2]_GND_15_o_add_19_OUT> created at line 591.
    Found 3-bit adder for signal <wbw_outTransactionCount[2]_GND_15_o_add_22_OUT> created at line 601.
    Found 3-bit comparator not equal for signal <n0033> created at line 604
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <pci_wbw_wbr_fifos> synthesized.

Synthesizing Unit <pci_wb_tpram>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wb_tpram.v".
        aw = 8
        dw = 40
WARNING:Xst:647 - Input <di_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_a> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oe_a> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <we_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oe_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x40-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 40-bit register for signal <do_reg_b>.
    Summary:
	inferred   1 RAM(s).
	inferred  40 D-type flip-flop(s).
Unit <pci_wb_tpram> synthesized.

Synthesizing Unit <pci_wbw_fifo_control>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wbw_fifo_control.v".
        ADDR_LENGTH = 4
    Found 4-bit register for signal <raddr>.
    Found 4-bit register for signal <rgrey_next>.
    Found 4-bit register for signal <wgrey_next>.
    Found 4-bit register for signal <waddr>.
    Found 4-bit register for signal <rclk_wgrey_next>.
    Found 4-bit register for signal <rgrey_minus1>.
    Found 4-bit register for signal <wclk_rgrey_minus1>.
    Found 4-bit register for signal <rgrey_addr>.
    Found 4-bit register for signal <wgrey_addr>.
    Found 4-bit register for signal <raddr_plus_one>.
    Found 5-bit subtractor for signal <GND_17_o_GND_17_o_sub_5_OUT> created at line 175.
    Found 5-bit subtractor for signal <PWR_15_o_GND_17_o_sub_6_OUT> created at line 175.
    Found 4-bit adder for signal <raddr_plus_one[3]_GND_17_o_add_8_OUT> created at line 193.
    Found 4-bit adder for signal <waddr[3]_GND_17_o_add_23_OUT> created at line 251.
    Found 4-bit comparator greater for signal <raddr[3]_waddr[3]_LessThan_4_o> created at line 175
    Found 4-bit comparator equal for signal <full_out> created at line 284
    Found 4-bit comparator equal for signal <almost_full_out> created at line 285
    Found 4-bit comparator equal for signal <empty_out> created at line 310
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <pci_wbw_fifo_control> synthesized.

Synthesizing Unit <pci_synchronizer_flop_1>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_synchronizer_flop.v".
        width = 4
        reset_val = 0
    Found 4-bit register for signal <sync_data_out>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <pci_synchronizer_flop_1> synthesized.

Synthesizing Unit <pci_synchronizer_flop_2>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_synchronizer_flop.v".
        width = 4
        reset_val = 3
    Found 4-bit register for signal <sync_data_out>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <pci_synchronizer_flop_2> synthesized.

Synthesizing Unit <pci_wbr_fifo_control>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wbr_fifo_control.v".
        ADDR_LENGTH = 4
    Found 4-bit register for signal <raddr>.
    Found 4-bit register for signal <waddr>.
    Found 4-bit register for signal <rgrey_addr>.
    Found 4-bit register for signal <wgrey_addr>.
    Found 4-bit register for signal <rclk_wgrey_addr>.
    Found 4-bit register for signal <raddr_plus_one>.
    Found 4-bit adder for signal <raddr_plus_one[3]_GND_22_o_add_5_OUT> created at line 189.
    Found 4-bit adder for signal <waddr[3]_GND_22_o_add_17_OUT> created at line 239.
    Found 4-bit comparator equal for signal <empty> created at line 266
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <pci_wbr_fifo_control> synthesized.

Synthesizing Unit <pci_synchronizer_flop_3>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_synchronizer_flop.v".
        width = 3
        reset_val = 0
    Found 3-bit register for signal <sync_data_out>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <pci_synchronizer_flop_3> synthesized.

Synthesizing Unit <pci_wb_addr_mux>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wb_addr_mux.v".
WARNING:Xst:647 - Input <bar0_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bar3_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bar4_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bar5_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <am0_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <am3_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <am4_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <am5_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ta0_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ta3_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ta4_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ta5_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <at_en_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <at_en_in<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pci_wb_addr_mux> synthesized.

Synthesizing Unit <pci_wb_decoder>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wb_decoder.v".
        decode_len = 1
WARNING:Xst:647 - Input <tran_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <at_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit comparator equal for signal <hit> created at line 124
    Summary:
	inferred   1 Comparator(s).
Unit <pci_wb_decoder> synthesized.

Synthesizing Unit <pci_delayed_sync>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_delayed_sync.v".
    Found 4-bit register for signal <be_out>.
    Found 17-bit register for signal <comp_cycle_count>.
    Found 32-bit register for signal <addr_out>.
    Found 4-bit register for signal <bc_out>.
    Found 1-bit register for signal <we_out>.
    Found 1-bit register for signal <burst_out>.
    Found 1-bit register for signal <req_req_pending>.
    Found 1-bit register for signal <comp_req_pending>.
    Found 1-bit register for signal <comp_comp_pending>.
    Found 1-bit register for signal <req_comp_pending>.
    Found 1-bit register for signal <req_comp_pending_sample>.
    Found 1-bit register for signal <req_done_reg>.
    Found 1-bit register for signal <comp_done_reg_main>.
    Found 1-bit register for signal <comp_done_reg_clr>.
    Found 1-bit register for signal <comp_rty_exp_reg>.
    Found 1-bit register for signal <req_rty_exp_reg>.
    Found 1-bit register for signal <req_rty_exp_clr>.
    Found 1-bit register for signal <comp_rty_exp_clr>.
    Found 1-bit register for signal <status_out>.
    Found 1-bit register for signal <comp_flush_out>.
    Found 17-bit adder for signal <comp_cycle_count[16]_GND_28_o_add_6_OUT> created at line 452.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  73 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <pci_delayed_sync> synthesized.

Synthesizing Unit <pci_synchronizer_flop_4>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_synchronizer_flop.v".
        width = 1
        reset_val = 0
    Found 1-bit register for signal <sync_data_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <pci_synchronizer_flop_4> synthesized.

Synthesizing Unit <pci_delayed_write_reg>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_delayed_write_reg.v".
    Found 32-bit register for signal <comp_wdata_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <pci_delayed_write_reg> synthesized.

Synthesizing Unit <pci_master32_sm_if>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_master32_sm_if.v".
        DELAYED_WRITE = 1'b1
        POSTED_WRITE = 1'b0
WARNING:Xst:647 - Input <wbw_fifo_control_in<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <be_out>.
    Found 30-bit register for signal <current_dword_address>.
    Found 2-bit register for signal <current_byte_address>.
    Found 4-bit register for signal <read_count>.
    Found 4-bit register for signal <intermediate_be>.
    Found 32-bit register for signal <intermediate_data>.
    Found 32-bit register for signal <data_out>.
    Found 4-bit register for signal <bc_out>.
    Found 1-bit register for signal <tabort_received_out>.
    Found 1-bit register for signal <write_req_int>.
    Found 1-bit register for signal <rdy_out>.
    Found 1-bit register for signal <data_source>.
    Found 1-bit register for signal <read_bound>.
    Found 1-bit register for signal <err_recovery>.
    Found 1-bit register for signal <del_write_req>.
    Found 1-bit register for signal <posted_write_req>.
    Found 1-bit register for signal <del_read_req>.
    Found 1-bit register for signal <intermediate_last>.
    Found 1-bit register for signal <current_last>.
    Found 1-bit register for signal <last_transfered>.
    Found 4-bit subtractor for signal <read_count[3]_GND_32_o_sub_39_OUT> created at line 478.
    Found 30-bit adder for signal <current_dword_address[29]_GND_32_o_add_12_OUT> created at line 392.
    Found 8-bit comparator lessequal for signal <n0069> created at line 455
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 124 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  19 Multiplexer(s).
Unit <pci_master32_sm_if> synthesized.

Synthesizing Unit <pci_master32_sm>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_master32_sm.v".
        S_IDLE = 4'b0001
        S_ADDRESS = 4'b0010
        S_TRANSFER = 4'b0100
        S_TA_END = 4'b1000
        SEL_ADDR_BC = 2'b01
        SEL_DATA_BE = 2'b00
        SEL_NEXT_DATA_BE = 2'b11
    Found 3-bit register for signal <decode_count>.
    Found 8-bit register for signal <latency_timer>.
    Found 2-bit register for signal <rdata_selector>.
    Found 4-bit register for signal <cur_state>.
    Found 1-bit register for signal <mabort1>.
    Found 1-bit register for signal <mabort2>.
    Found 1-bit register for signal <timeout>.
    Found 1-bit register for signal <transfer>.
    Found finite state machine <FSM_1> for signal <cur_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_in (rising_edge)                           |
    | Reset              | reset_in (positive)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <decode_count[2]_GND_34_o_sub_3_OUT> created at line 280.
    Found 8-bit subtractor for signal <latency_timer[7]_GND_34_o_sub_7_OUT> created at line 306.
    Found 32-bit 3-to-1 multiplexer for signal <pci_ad_out> created at line 586.
    Found 4-bit 3-to-1 multiplexer for signal <pci_cbe_out> created at line 586.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <pci_master32_sm> synthesized.

Synthesizing Unit <pci_frame_crit>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_frame_crit.v".
    Summary:
	no macro.
Unit <pci_frame_crit> synthesized.

Synthesizing Unit <pci_frame_load_crit>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_frame_load_crit.v".
    Summary:
	no macro.
Unit <pci_frame_load_crit> synthesized.

Synthesizing Unit <pci_irdy_out_crit>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_irdy_out_crit.v".
    Summary:
	no macro.
Unit <pci_irdy_out_crit> synthesized.

Synthesizing Unit <pci_mas_ad_load_crit>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_mas_ad_load_crit.v".
    Summary:
	no macro.
Unit <pci_mas_ad_load_crit> synthesized.

Synthesizing Unit <pci_mas_ch_state_crit>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_mas_ch_state_crit.v".
    Summary:
	no macro.
Unit <pci_mas_ch_state_crit> synthesized.

Synthesizing Unit <pci_mas_ad_en_crit>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_mas_ad_en_crit.v".
    Summary:
	no macro.
Unit <pci_mas_ad_en_crit> synthesized.

Synthesizing Unit <pci_cbe_en_crit>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_cbe_en_crit.v".
    Summary:
	no macro.
Unit <pci_cbe_en_crit> synthesized.

Synthesizing Unit <pci_frame_en_crit>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_frame_en_crit.v".
    Summary:
	no macro.
Unit <pci_frame_en_crit> synthesized.

Synthesizing Unit <pci_target_unit>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_target_unit.v".
        pci_ba0_width = 20
        pci_ba1_5_width = 24
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_target_unit.v" line 566: Output port <pcir_full_out> of the instance <fifos> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_target_unit.v" line 566: Output port <pcir_transaction_ready_out> of the instance <fifos> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_target_unit.v" line 623: Output port <we_out> of the instance <del_sync> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <pci_target_unit> synthesized.

Synthesizing Unit <pci_wb_master>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_wb_master.v".
        S_IDLE = 3'b000
        S_WRITE = 3'b001
        S_WRITE_ERR_RTY = 3'b010
        S_READ = 3'b011
        S_READ_RTY = 3'b100
        S_TURN_ARROUND = 3'b101
    Found 3-bit register for signal <read_count>.
    Found 3-bit register for signal <c_state>.
    Found 8-bit register for signal <rty_counter>.
    Found 32-bit register for signal <addr_cnt_out>.
    Found 32-bit register for signal <wb_dat_o>.
    Found 32-bit register for signal <pcir_fifo_data_out>.
    Found 4-bit register for signal <bc_register>.
    Found 4-bit register for signal <wb_sel_o>.
    Found 4-bit register for signal <pcir_fifo_control_out>.
    Found 3-bit register for signal <wb_cti_o>.
    Found 1-bit register for signal <read_bound>.
    Found 1-bit register for signal <addr_into_cnt_reg>.
    Found 1-bit register for signal <retried>.
    Found 1-bit register for signal <burst_chopped>.
    Found 1-bit register for signal <burst_chopped_delayed>.
    Found 1-bit register for signal <first_data_is_burst_reg>.
    Found 1-bit register for signal <wb_cyc_o>.
    Found 1-bit register for signal <wb_stb_o>.
    Found 1-bit register for signal <wb_we_o>.
    Found 1-bit register for signal <pcir_fifo_wenable_out>.
    Found 1-bit register for signal <wb_read_done_out>.
    Found 1-bit register for signal <w_attempt>.
    Found 1-bit register for signal <first_wb_data_access>.
    Found 1-bit register for signal <reset_rty_cnt>.
    Found finite state machine <FSM_2> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 26                                             |
    | Inputs             | 18                                             |
    | Outputs            | 6                                              |
    | Clock              | wb_clock_in (rising_edge)                      |
    | Reset              | reset_in (positive)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <read_count[2]_GND_45_o_sub_5_OUT> created at line 361.
    Found 8-bit adder for signal <rty_counter[7]_GND_45_o_add_17_OUT> created at line 474.
    Found 32-bit adder for signal <addr_cnt_out[31]_GND_45_o_add_23_OUT> created at line 526.
    Found 8-bit comparator lessequal for signal <n0008> created at line 326
    WARNING:Xst:2404 -  FFs/Latches <wb_bte_o<1:2>> (without init value) have a constant value of 0 in block <pci_wb_master>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 136 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  45 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <pci_wb_master> synthesized.

Synthesizing Unit <pci_pciw_pcir_fifos>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_pciw_pcir_fifos.v".
        PCIW_DEPTH = 8
        PCIW_ADDR_LENGTH = 3
        PCIR_DEPTH = 8
        PCIR_ADDR_LENGTH = 3
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_pciw_pcir_fifos.v" line 388: Output port <do_a> of the instance <pciw_fifo_storage> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_pciw_pcir_fifos.v" line 417: Output port <do_a> of the instance <pcir_fifo_storage> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_pciw_pcir_fifos.v" line 532: Output port <rallow_out> of the instance <pcir_fifo_ctrl> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <wb_clk_inGreyCount>.
    Found 2-bit register for signal <outGreyCount>.
    Found 2-bit register for signal <inGreyCount>.
    Found 3-bit register for signal <pciw_outTransactionCount>.
    Found 3-bit register for signal <pciw_inTransactionCount>.
    Found 3-bit adder for signal <pciw_inTransactionCount[2]_GND_47_o_add_17_OUT> created at line 608.
    Found 3-bit adder for signal <pciw_outTransactionCount[2]_GND_47_o_add_20_OUT> created at line 617.
    Found 2-bit comparator not equal for signal <n0033> created at line 620
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <pci_pciw_pcir_fifos> synthesized.

Synthesizing Unit <pci_pci_tpram>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_pci_tpram.v".
        aw = 8
        dw = 40
WARNING:Xst:647 - Input <di_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_a> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oe_a> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <we_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oe_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x40-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 40-bit register for signal <do_reg_b>.
    Summary:
	inferred   1 RAM(s).
	inferred  40 D-type flip-flop(s).
Unit <pci_pci_tpram> synthesized.

Synthesizing Unit <pci_pciw_fifo_control>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_pciw_fifo_control.v".
        ADDR_LENGTH = 3
    Found 3-bit register for signal <rgrey_addr>.
    Found 3-bit register for signal <wgrey_addr>.
    Found 3-bit register for signal <rclk_wgrey_addr>.
    Found 3-bit register for signal <raddr>.
    Found 3-bit register for signal <waddr>.
    Found 3-bit register for signal <rgrey_minus2>.
    Found 3-bit register for signal <wclk_rgrey_minus2>.
    Found 3-bit register for signal <wgrey_next_plus1>.
    Found 3-bit register for signal <rgrey_minus1>.
    Found 3-bit register for signal <wgrey_minus1>.
    Found 3-bit register for signal <waddr_plus1>.
    Found 3-bit register for signal <raddr_plus_one>.
    Found 3-bit register for signal <rgrey_next>.
    Found 3-bit register for signal <wgrey_next>.
    Found 3-bit adder for signal <raddr_plus_one[2]_GND_49_o_add_5_OUT> created at line 168.
    Found 3-bit adder for signal <waddr[2]_GND_49_o_add_26_OUT> created at line 248.
    Found 3-bit adder for signal <waddr_plus1[2]_GND_49_o_add_27_OUT> created at line 249.
    Found 3-bit comparator equal for signal <full_out> created at line 284
    Found 3-bit comparator equal for signal <almost_full_out> created at line 285
    Found 3-bit comparator equal for signal <two_left_out> created at line 286
    Found 3-bit comparator equal for signal <three_left_out> created at line 288
    Found 3-bit comparator equal for signal <almost_empty_out> created at line 318
    Found 3-bit comparator equal for signal <empty_out> created at line 319
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <pci_pciw_fifo_control> synthesized.

Synthesizing Unit <pci_synchronizer_flop_5>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_synchronizer_flop.v".
        width = 3
        reset_val = 3
    Found 3-bit register for signal <sync_data_out>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <pci_synchronizer_flop_5> synthesized.

Synthesizing Unit <pci_pcir_fifo_control>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_pcir_fifo_control.v".
        ADDR_LENGTH = 3
    Found 3-bit register for signal <raddr>.
    Found 3-bit register for signal <waddr>.
    Found 3-bit register for signal <rgrey_addr>.
    Found 3-bit register for signal <wgrey_addr>.
    Found 3-bit register for signal <wclk_rgrey_addr>.
    Found 3-bit register for signal <rclk_wgrey_addr>.
    Found 3-bit register for signal <rgrey_next>.
    Found 3-bit register for signal <wgrey_next>.
    Found 3-bit register for signal <raddr_plus_one>.
    Found 3-bit adder for signal <raddr_plus_one[2]_GND_53_o_add_5_OUT> created at line 215.
    Found 3-bit adder for signal <waddr[2]_GND_53_o_add_22_OUT> created at line 278.
    Found 3-bit comparator equal for signal <full> created at line 304
    Found 3-bit comparator equal for signal <almost_empty> created at line 330
    Found 3-bit comparator equal for signal <empty> created at line 331
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <pci_pcir_fifo_control> synthesized.

Synthesizing Unit <pci_synchronizer_flop_6>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_synchronizer_flop.v".
        width = 2
        reset_val = 0
    Found 2-bit register for signal <sync_data_out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pci_synchronizer_flop_6> synthesized.

Synthesizing Unit <pci_target32_interface>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_target32_interface.v".
        pci_ba0_width = 20
        pci_ba1_5_width = 24
        hit0_conf = 1'b1
WARNING:Xst:647 - Input <pcir_fifo_be_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_base_addr2_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_base_addr3_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_base_addr4_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_base_addr5_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_addr_mask0_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_addr_mask2_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_addr_mask3_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_addr_mask4_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_addr_mask5_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_tran_addr0_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_tran_addr2_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_tran_addr3_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_tran_addr4_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_tran_addr5_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <status_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pcir_fifo_almost_empty_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_io_addr_space0_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_io_addr_space2_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_io_addr_space3_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_io_addr_space4_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_io_addr_space5_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pre_fetch_en2_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pre_fetch_en3_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pre_fetch_en4_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pre_fetch_en5_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr_tran_en0_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr_tran_en2_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr_tran_en3_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr_tran_en4_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr_tran_en5_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <norm_bc>.
    Found 4-bit register for signal <pcir_fifo_ctrl_reg>.
    Found 4-bit register for signal <pciw_fifo_control_out>.
    Found 4-bit register for signal <pciw_fifo_cbe_out>.
    Found 12-bit register for signal <strd_address>.
    Found 32-bit register for signal <pcir_fifo_data_reg>.
    Found 32-bit register for signal <pciw_fifo_addr_data_out>.
    Found 32-bit register for signal <norm_address>.
    Found 1-bit register for signal <norm_prf_en>.
    Found 1-bit register for signal <same_read_reg>.
    Found 1-bit register for signal <target_rd>.
    Found 1-bit register for signal <keep_desconnect_wo_data_set>.
    Found 1-bit register for signal <pciw_fifo_wenable_out>.
    Found 4x1-bit Read Only RAM for signal <addr_burst_ok>
    Found 1-bit 4-to-1 multiplexer for signal <io_be_ok> created at line 747.
    Found 32-bit comparator equal for signal <address[31]_strd_addr_in[31]_equal_19_o> created at line 732
    Found 4-bit comparator equal for signal <bc_in[3]_strd_bc_in[3]_equal_20_o> created at line 732
    Found 4-bit comparator not equal for signal <n0125> created at line 902
    Summary:
	inferred   1 RAM(s).
	inferred 129 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <pci_target32_interface> synthesized.

Synthesizing Unit <pci_pci_decoder_1>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_pci_decoder.v".
        decode_len = 20
WARNING:Xst:647 - Input <tran_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <at_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 20-bit comparator equal for signal <addr_hit> created at line 134
    Summary:
	inferred   1 Comparator(s).
Unit <pci_pci_decoder_1> synthesized.

Synthesizing Unit <pci_pci_decoder_2>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_pci_decoder.v".
        decode_len = 24
WARNING:Xst:647 - Input <tran_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <at_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 24-bit comparator equal for signal <addr_hit> created at line 134
    Summary:
	inferred   1 Comparator(s).
Unit <pci_pci_decoder_2> synthesized.

Synthesizing Unit <pci_target32_sm>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_target32_sm.v".
        S_IDLE = 3'b001
        S_WAIT = 3'b010
        S_TRANSFERE = 3'b100
WARNING:Xst:647 - Input <pci_idsel_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <bckp_trdy_reg>.
    Found 3-bit register for signal <c_state>.
    Found 1-bit register for signal <read_completed_reg>.
    Found 1-bit register for signal <rw_cbe0>.
    Found 1-bit register for signal <wr_progress>.
    Found 1-bit register for signal <rd_progress>.
    Found 1-bit register for signal <rd_from_fifo>.
    Found 1-bit register for signal <rd_request>.
    Found 1-bit register for signal <wr_to_fifo>.
    Found 1-bit register for signal <same_read_reg>.
    Found 1-bit register for signal <norm_access_to_conf_reg>.
    Found 1-bit register for signal <cnf_progress>.
    Found 1-bit register for signal <backoff>.
    Found 1-bit register for signal <state_transfere_reg>.
    Found 1-bit register for signal <state_backoff_reg>.
    Found 1-bit register for signal <master_will_request_read>.
    Found 1-bit register for signal <previous_frame>.
    Found finite state machine <FSM_3> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_in (rising_edge)                           |
    | Reset              | reset_in (positive)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <pci_target32_sm> synthesized.

Synthesizing Unit <pci_target32_clk_en>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_target32_clk_en.v".
    Summary:
	no macro.
Unit <pci_target32_clk_en> synthesized.

Synthesizing Unit <pci_target32_trdy_crit>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_target32_trdy_crit.v".
    Summary:
	no macro.
Unit <pci_target32_trdy_crit> synthesized.

Synthesizing Unit <pci_target32_stop_crit>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_target32_stop_crit.v".
    Summary:
	no macro.
Unit <pci_target32_stop_crit> synthesized.

Synthesizing Unit <pci_target32_devs_crit>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_target32_devs_crit.v".
    Summary:
	no macro.
Unit <pci_target32_devs_crit> synthesized.

Synthesizing Unit <pci_conf_space>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_conf_space.v".
        r_status_bit10_9 = 2'b01
        r_status_bit7 = 1'b1
        r_status_bit5 = 1'b0
        r_class_code = 24'b000001101000000000000000
        r_header_type = 8'b00000000
        r_interrupt_pin = 8'b00000001
WARNING:Xst:647 - Input <r_conf_address_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w_re> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <r_re> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_error_rty_exp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <isr_sys_err_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <isr_par_err_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <command_bit2_0>.
    Found 3-bit register for signal <wb_img_ctrl1_bit2_0>.
    Found 3-bit register for signal <wb_img_ctrl2_bit2_0>.
    Found 3-bit register for signal <icr_bit2_0>.
    Found 8-bit register for signal <latency_timer>.
    Found 8-bit register for signal <cache_line_size_reg>.
    Found 8-bit register for signal <interrupt_line>.
    Found 8-bit register for signal <pci_err_cs_bit31_24>.
    Found 8-bit register for signal <wb_err_cs_bit31_24>.
    Found 2-bit register for signal <pci_img_ctrl1_bit2_1>.
    Found 24-bit register for signal <pci_ba1_bit31_8>.
    Found 24-bit register for signal <pci_ta1>.
    Found 20-bit register for signal <wb_ba1_bit31_12>.
    Found 20-bit register for signal <wb_ta1>.
    Found 20-bit register for signal <wb_ta2>.
    Found 20-bit register for signal <wb_am1>.
    Found 20-bit register for signal <wb_ba2_bit31_12>.
    Found 20-bit register for signal <wb_am2>.
    Found 16-bit register for signal <r_vendor_id>.
    Found 16-bit register for signal <r_subsys_vendor_id>.
    Found 16-bit register for signal <r_device_id>.
    Found 16-bit register for signal <r_subsys_id>.
    Found 8-bit register for signal <r_revision_id>.
    Found 8-bit register for signal <r_max_lat>.
    Found 8-bit register for signal <r_min_gnt>.
    Found 32-bit register for signal <pci_err_addr>.
    Found 32-bit register for signal <pci_err_data>.
    Found 32-bit register for signal <wb_err_addr>.
    Found 32-bit register for signal <wb_err_data>.
    Found 7-bit register for signal <sync_cache_lsize_to_wb_bits>.
    Found 24-bit register for signal <pci_am1>.
    Found 1-bit register for signal <command_bit8>.
    Found 1-bit register for signal <command_bit6>.
    Found 1-bit register for signal <command_bit10>.
    Found 1-bit register for signal <pci_ba0_bit31_8<31>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<30>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<29>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<28>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<27>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<26>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<25>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<24>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<23>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<22>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<21>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<20>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<19>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<18>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<17>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<16>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<15>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<14>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<13>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<12>>.
    Found 1-bit register for signal <pci_err_cs_bit0>.
    Found 1-bit register for signal <wb_ba1_bit0>.
    Found 1-bit register for signal <wb_ba2_bit0>.
    Found 1-bit register for signal <wb_err_cs_bit0>.
    Found 1-bit register for signal <icr_bit31>.
    Found 1-bit register for signal <init_complete>.
    Found 1-bit register for signal <rst_inactive_sync>.
    Found 1-bit register for signal <rst_inactive>.
    Found 1-bit register for signal <status_bit15_11<15>>.
    Found 1-bit register for signal <status_bit15_11<14>>.
    Found 1-bit register for signal <status_bit15_11<13>>.
    Found 1-bit register for signal <status_bit15_11<12>>.
    Found 1-bit register for signal <status_bit15_11<11>>.
    Found 1-bit register for signal <status_bit8>.
    Found 1-bit register for signal <set_pci_err_cs_bit8>.
    Found 1-bit register for signal <pci_err_cs_bit8>.
    Found 1-bit register for signal <pci_err_cs_bit10>.
    Found 1-bit register for signal <pci_err_cs_bit9>.
    Found 1-bit register for signal <wb_err_cs_bit8>.
    Found 1-bit register for signal <wb_err_cs_bit9>.
    Found 1-bit register for signal <isr_bit2_0<1>>.
    Found 1-bit register for signal <set_isr_bit2>.
    Found 1-bit register for signal <isr_bit2_0<2>>.
    Found 1-bit register for signal <isr_bit2_0<0>>.
    Found 1-bit register for signal <interrupt_out>.
    Found 1-bit register for signal <sync_command_bit>.
    Found 1-bit register for signal <wb_init_complete_out>.
    Found 128x57-bit Read Only RAM for signal <_n2115>
    Summary:
	inferred   1 RAM(s).
	inferred 519 D-type flip-flop(s).
	inferred 222 Multiplexer(s).
Unit <pci_conf_space> synthesized.

Synthesizing Unit <pci_sync_module>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_sync_module.v".
    Found 1-bit register for signal <sync_del_bit>.
    Found 1-bit register for signal <delayed_del_bit>.
    Found 1-bit register for signal <sync_bckp_bit>.
    Found 1-bit register for signal <delayed_bckp_bit>.
    Found 1-bit register for signal <del_bit>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <pci_sync_module> synthesized.

Synthesizing Unit <pci_synchronizer_flop_7>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_synchronizer_flop.v".
        width = 7
        reset_val = 0
    Found 7-bit register for signal <sync_data_out>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <pci_synchronizer_flop_7> synthesized.

Synthesizing Unit <pci_io_mux>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_io_mux.v".
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<31>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<30>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<29>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<28>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<27>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<26>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<25>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<24>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<23>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<22>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<21>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<20>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<19>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<18>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<17>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<16>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<15>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<14>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<13>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<12>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<11>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<10>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<9>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<8>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<7>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<6>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<5>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<4>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<3>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<2>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<1>>.
    Set property "KEEP = TRUE" for signal <ad_en_ctrl<0>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<31>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<30>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<29>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<28>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<27>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<26>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<25>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<24>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<23>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<22>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<21>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<20>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<19>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<18>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<17>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<16>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<15>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<14>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<13>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<12>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<11>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<10>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<9>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<8>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<7>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<6>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<5>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<4>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<3>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<2>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<1>>.
    Set property "KEEP = TRUE" for signal <ad_load_ctrl<0>>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pci_io_mux> synthesized.

Synthesizing Unit <pci_io_mux_ad_en_crit>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_io_mux_ad_en_crit.v".
    Summary:
	no macro.
Unit <pci_io_mux_ad_en_crit> synthesized.

Synthesizing Unit <pci_io_mux_ad_load_crit>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_io_mux_ad_load_crit.v".
    Summary:
	no macro.
Unit <pci_io_mux_ad_load_crit> synthesized.

Synthesizing Unit <pci_cur_out_reg>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_cur_out_reg.v".
    Found 1-bit register for signal <devsel_out>.
    Found 1-bit register for signal <trdy_out>.
    Found 1-bit register for signal <stop_out>.
    Found 1-bit register for signal <perr_out>.
    Found 1-bit register for signal <serr_out>.
    Found 1-bit register for signal <frame_out>.
    Found 1-bit register for signal <irdy_out>.
    Found 4-bit register for signal <cbe_out>.
    Found 32-bit register for signal <ad_out>.
    Found 1-bit register for signal <frame_en_out>.
    Found 1-bit register for signal <irdy_en_out>.
    Found 1-bit register for signal <mas_ad_en_out>.
    Found 1-bit register for signal <tar_ad_en_out>.
    Found 1-bit register for signal <trdy_en_out>.
    Found 1-bit register for signal <par_out>.
    Found 1-bit register for signal <par_en_out>.
    Found 1-bit register for signal <perr_en_out>.
    Found 1-bit register for signal <serr_en_out>.
    Found 1-bit register for signal <cbe_en_out>.
    Summary:
	inferred  53 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <pci_cur_out_reg> synthesized.

Synthesizing Unit <pci_parity_check>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_parity_check.v".
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_parity_check.v" line 216: Output port <perr_out> of the instance <perr_crit_gen> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <check_for_serr_on_second>.
    Found 1-bit register for signal <check_perr>.
    Found 1-bit register for signal <perr_sampled>.
    Found 1-bit register for signal <master_perr_report>.
    Found 1-bit register for signal <frame_and_irdy_en_prev>.
    Found 1-bit register for signal <frame_and_irdy_en_prev_prev>.
    Found 1-bit register for signal <frame_dec2>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <pci_parity_check> synthesized.

Synthesizing Unit <pci_par_crit>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_par_crit.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <pci_par_crit> synthesized.

Synthesizing Unit <pci_perr_crit>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_perr_crit.v".
    Summary:
Unit <pci_perr_crit> synthesized.

Synthesizing Unit <pci_perr_en_crit>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_perr_en_crit.v".
    Found 1-bit register for signal <perr_en_reg_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <pci_perr_en_crit> synthesized.

Synthesizing Unit <pci_serr_en_crit>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_serr_en_crit.v".
    Summary:
Unit <pci_serr_en_crit> synthesized.

Synthesizing Unit <pci_serr_crit>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_serr_crit.v".
    Summary:
Unit <pci_serr_crit> synthesized.

Synthesizing Unit <pci_in_reg>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-pci\pci_in_reg.v".
    Found 1-bit register for signal <pci_irdy_reg_out>.
    Found 1-bit register for signal <pci_trdy_reg_out>.
    Found 1-bit register for signal <pci_stop_reg_out>.
    Found 1-bit register for signal <pci_devsel_reg_out>.
    Found 1-bit register for signal <pci_gnt_reg_out>.
    Found 32-bit register for signal <pci_ad_reg_out>.
    Found 4-bit register for signal <pci_cbe_reg_out>.
    Found 1-bit register for signal <pci_frame_reg_out>.
    Found 1-bit register for signal <pci_idsel_reg_out>.
    Summary:
	inferred  43 D-type flip-flop(s).
Unit <pci_in_reg> synthesized.

Synthesizing Unit <tisc_intercon>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\tisc_intercon.v".
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\tisc_intercon.v" line 41: Output port <gnt3> of the instance <u_arbiter> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <debug_o<70:67>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 21-bit register for signal <wbc_debug_adr>.
    Found 1-bit register for signal <wbc_debug_cyc>.
    Found 4-bit register for signal <wbc_debug_sel>.
    Found 1-bit register for signal <wbc_debug_stb>.
    Found 1-bit register for signal <wbc_debug_we>.
    Found 1-bit register for signal <wbc_debug_ack>.
    Found 1-bit register for signal <wbc_debug_err>.
    Found 1-bit register for signal <wbc_debug_rty>.
    Found 32-bit register for signal <wbc_debug_data>.
    Found 3-bit register for signal <wbc_debug_gnt>.
    WARNING:Xst:2404 -  FFs/Latches <wbc_debug_gnt<3:3>> (without init value) have a constant value of 0 in block <tisc_intercon>.
    Summary:
	inferred  66 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
Unit <tisc_intercon> synthesized.

Synthesizing Unit <arbiter>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\arbiter.v".
    Found 1-bit register for signal <lgnt1>.
    Found 1-bit register for signal <lgnt2>.
    Found 1-bit register for signal <lgnt3>.
    Found 1-bit register for signal <lasmask>.
    Found 1-bit register for signal <ledge>.
    Found 1-bit register for signal <lmask1>.
    Found 1-bit register for signal <lmask0>.
    Found 1-bit register for signal <lgnt0>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <arbiter> synthesized.

Synthesizing Unit <glitcbus_master_v2>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\glitcbus_master_v2.v".
    Set property "BOX_TYPE = user_black_box" for instance <LOOP[0].u_ologic>.
    Set property "BOX_TYPE = user_black_box" for instance <LOOP[1].u_ologic>.
    Set property "BOX_TYPE = user_black_box" for instance <LOOP[2].u_ologic>.
    Set property "BOX_TYPE = user_black_box" for instance <LOOP[3].u_ologic>.
    Set property "BOX_TYPE = user_black_box" for instance <LOOP[4].u_ologic>.
    Set property "BOX_TYPE = user_black_box" for instance <LOOP[5].u_ologic>.
    Set property "BOX_TYPE = user_black_box" for instance <LOOP[6].u_ologic>.
    Set property "BOX_TYPE = user_black_box" for instance <LOOP[7].u_ologic>.
    Set property "IOB = TRUE" for signal <gad_q>.
    Set property "IOB = TRUE" for signal <gsel_b_q<3>>.
    Set property "IOB = TRUE" for signal <gsel_b_q<2>>.
    Set property "IOB = TRUE" for signal <gsel_b_q<1>>.
    Set property "IOB = TRUE" for signal <gsel_b_q<0>>.
    Set property "IOB = TRUE" for signal <grdwr_b_q>.
WARNING:Xst:647 - Input <adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <debug_o<15:7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ack>.
    Found 4-bit register for signal <gsel_enable_b>.
    Found 1-bit register for signal <gsel_b_q<3>>.
    Found 1-bit register for signal <gsel_b_q<2>>.
    Found 1-bit register for signal <gsel_b_q<1>>.
    Found 1-bit register for signal <gsel_b_q<0>>.
    Found 1-bit register for signal <gsel_out_debug<3>>.
    Found 1-bit register for signal <gsel_out_debug<2>>.
    Found 1-bit register for signal <gsel_out_debug<1>>.
    Found 1-bit register for signal <gsel_out_debug<0>>.
    Found 8-bit register for signal <gad_q>.
    Found 1-bit register for signal <grdwr_b_q>.
    Found 1-bit register for signal <grdwr_b_out_debug>.
    Found 1-bit register for signal <gad_oe_b_debug>.
    Found 8-bit register for signal <gad_out_debug>.
    Found 32-bit register for signal <glitcbus_data_in>.
    Found 8-bit register for signal <gad_out_debug_delayed>.
    Found 4-bit register for signal <gsel_out_debug_delayed>.
    Found 1-bit register for signal <grdwr_b_out_debug_delayed>.
    Found 1-bit register for signal <gad_oe_b_debug_delayed>.
    Found 5-bit register for signal <state_delayed>.
    Found 5-bit register for signal <state>.
INFO:Xst:1799 - State 01011 is never reached in FSM <state>.
INFO:Xst:1799 - State 01100 is never reached in FSM <state>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 31                                             |
    | Transitions        | 63                                             |
    | Inputs             | 5                                              |
    | Outputs            | 34                                             |
    | Clock              | clk_i (rising_edge)                            |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 4-to-1 multiplexer for signal <glitc_sel[1]_gready_i[3]_Mux_3_o> created at line 174.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <glitcbus_master_v2> synthesized.

Synthesizing Unit <glitcbus_clock_generator>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\glitcbus_clock_generator.v".
    Set property "IOB = TRUE" for signal <gclk_output>.
    Set property "IOB = TRUE" for signal <gclk_mon_output>.
    Found 1-bit register for signal <reset>.
    Found 1-bit register for signal <clock_enable>.
    Found 1-bit register for signal <gclk_debug>.
    Found 1-bit register for signal <gclk_output>.
    Found 1-bit register for signal <gclk_mon_output>.
    Found 4-bit register for signal <reset_counter>.
    Found 5-bit adder for signal <n0018> created at line 13.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
Unit <glitcbus_clock_generator> synthesized.

Synthesizing Unit <glitc_conf_controller>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\glitc_conf_controller.v".
WARNING:Xst:647 - Input <dat_i<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <prog_request<3>>.
    Found 1-bit register for signal <prog_request<2>>.
    Found 1-bit register for signal <prog_request<1>>.
    Found 1-bit register for signal <prog_request<0>>.
    Found 1-bit register for signal <config_done<3>>.
    Found 1-bit register for signal <config_done<2>>.
    Found 1-bit register for signal <config_done<1>>.
    Found 1-bit register for signal <config_done<0>>.
    Found 1-bit register for signal <done_seen<3>>.
    Found 1-bit register for signal <done_seen<2>>.
    Found 1-bit register for signal <done_seen<1>>.
    Found 1-bit register for signal <done_seen<0>>.
    Found 1-bit register for signal <init_seen<3>>.
    Found 1-bit register for signal <init_seen<2>>.
    Found 1-bit register for signal <init_seen<1>>.
    Found 1-bit register for signal <init_seen<0>>.
    Found 4-bit register for signal <program>.
    Found 4-bit register for signal <prog_init_done>.
    Found 4-bit register for signal <counter>.
    Found 1-bit register for signal <ack>.
    Found 4-bit adder for signal <counter[3]_GND_95_o_add_7_OUT> created at line 64.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
Unit <glitc_conf_controller> synthesized.

Synthesizing Unit <tisc_identification>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v".
        IDENT = "TSC1"
        VERSION = 32'b00000011000111100001000100000011
WARNING:Xst:647 - Input <dat_i<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\TISC.v" line 339: Output port <inta_o> of the instance <u_spi> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <en_local_clk_reg>.
    Found 1-bit register for signal <spi_cs>.
    Found 1-bit register for signal <sysclk_sel_reg>.
    Found 32-bit 4-to-1 multiplexer for signal <dat_mux> created at line 311.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <tisc_identification> synthesized.

Synthesizing Unit <simple_spi_top>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-simple_spi\simple_spi_top.v".
    Found 8-bit register for signal <dat_o>.
    Found 1-bit register for signal <ack_o>.
    Found 1-bit register for signal <spif>.
    Found 1-bit register for signal <wcol>.
    Found 1-bit register for signal <inta_o>.
    Found 12-bit register for signal <clkcnt>.
    Found 2-bit register for signal <state>.
    Found 3-bit register for signal <bcnt>.
    Found 8-bit register for signal <treg>.
    Found 1-bit register for signal <wfre>.
    Found 1-bit register for signal <rfwe>.
    Found 1-bit register for signal <sck_o>.
    Found 2-bit register for signal <tcnt>.
    Found 1-bit register for signal <sper<7>>.
    Found 1-bit register for signal <sper<6>>.
    Found 1-bit register for signal <sper<5>>.
    Found 1-bit register for signal <sper<4>>.
    Found 1-bit register for signal <sper<3>>.
    Found 1-bit register for signal <sper<2>>.
    Found 1-bit register for signal <sper<1>>.
    Found 1-bit register for signal <sper<0>>.
    Found 1-bit register for signal <spcr<7>>.
    Found 1-bit register for signal <spcr<6>>.
    Found 1-bit register for signal <spcr<5>>.
    Found 1-bit register for signal <spcr<4>>.
    Found 1-bit register for signal <spcr<3>>.
    Found 1-bit register for signal <spcr<2>>.
    Found 1-bit register for signal <spcr<1>>.
    Found 1-bit register for signal <spcr<0>>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | spe_INV_618_o (positive)                       |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <bcnt[2]_GND_98_o_sub_35_OUT> created at line 292.
    Found 8-bit 4-to-1 multiplexer for signal <adr_i[1]_sper[7]_wide_mux_11_OUT> created at line 140.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <simple_spi_top> synthesized.

Synthesizing Unit <fifo4>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\opencores.org-simple_spi\fifo4.v".
        dw = 8
    Found 4x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 2-bit register for signal <rp>.
    Found 2-bit register for signal <wp>.
    Found 1-bit register for signal <gb>.
    Found 2-bit adder for signal <wp_p1> created at line 98.
    Found 2-bit adder for signal <rp_p1> created at line 108.
    Found 2-bit comparator equal for signal <wp[1]_rp[1]_equal_14_o> created at line 119
    Found 2-bit comparator equal for signal <wp_p1[1]_rp[1]_equal_16_o> created at line 127
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <fifo4> synthesized.

Synthesizing Unit <wbvio_bridge>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\wbvio_bridge.v".
INFO:Xst:3210 - "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\wbvio_bridge.v" line 48: Output port <PIPE> of the instance <u_go_edge_det> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <stb>.
    Found 32-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <we>.
    Found 21-bit register for signal <wb_adr_o>.
    Found 32-bit register for signal <wb_dat_i>.
    Found 1-bit register for signal <err>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <cyc>.
    Summary:
	inferred  90 D-type flip-flop(s).
Unit <wbvio_bridge> synthesized.

Synthesizing Unit <SYNCEDGE>.
    Related source file is "C:\Users\Ryan\Documents\GitHub\firmware-tisc\rtl\Verilog_Library\SYNCEDGE.v".
        LATENCY = 0
        EDGE = "RISING"
        POLARITY = "POSITIVE"
        CLKEDGE = "RISING"
WARNING:Xst:653 - Signal <PIPE> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <I_pipe<1>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <SYNCEDGE> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 128x57-bit single-port Read Only RAM                  : 1
 256x40-bit dual-port RAM                              : 4
 4x1-bit single-port Read Only RAM                     : 1
 4x4-bit single-port Read Only RAM                     : 1
 4x8-bit dual-port RAM                                 : 2
# Adders/Subtractors                                   : 32
 17-bit adder                                          : 2
 2-bit adder                                           : 4
 3-bit adder                                           : 9
 3-bit subtractor                                      : 3
 30-bit adder                                          : 2
 32-bit adder                                          : 1
 4-bit adder                                           : 5
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Registers                                            : 574
 1-bit register                                        : 405
 12-bit register                                       : 1
 16-bit register                                       : 4
 17-bit register                                       : 2
 2-bit register                                        : 11
 20-bit register                                       : 6
 21-bit register                                       : 3
 24-bit register                                       : 3
 3-bit register                                        : 44
 30-bit register                                       : 1
 32-bit register                                       : 24
 36-bit register                                       : 1
 4-bit register                                        : 46
 40-bit register                                       : 4
 5-bit register                                        : 2
 7-bit register                                        : 2
 8-bit register                                        : 15
# Comparators                                          : 31
 2-bit comparator equal                                : 6
 2-bit comparator not equal                            : 1
 20-bit comparator equal                               : 1
 24-bit comparator equal                               : 1
 3-bit comparator equal                                : 9
 3-bit comparator not equal                            : 1
 32-bit comparator equal                               : 2
 4-bit comparator equal                                : 6
 4-bit comparator greater                              : 1
 4-bit comparator not equal                            : 1
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 512
 1-bit 2-to-1 multiplexer                              : 397
 1-bit 4-to-1 multiplexer                              : 3
 1-bit 6-to-1 multiplexer                              : 1
 17-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 6
 21-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 17
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 48
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 25
 4-bit 3-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
 57-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 4
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 6
# Xors                                                 : 21
 1-bit xor2                                            : 6
 1-bit xor32                                           : 1
 1-bit xor36                                           : 1
 1-bit xor5                                            : 2
 2-bit xor2                                            : 7
 3-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../par/ipcore_dir/tisc_ila.ngc>.
Reading core <../par/ipcore_dir/tisc_vio.ngc>.
Reading core <../par/ipcore_dir/tisc_icon.ngc>.
Loading core <tisc_ila> for timing and area information for instance <u_ila0>.
Loading core <tisc_ila> for timing and area information for instance <u_ila1>.
Loading core <tisc_vio> for timing and area information for instance <u_vio>.
Loading core <tisc_icon> for timing and area information for instance <u_icon>.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_15> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_0> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_1> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_2> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_3> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_4> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_5> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_6> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_7> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_8> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_9> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_10> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_11> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_12> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_13> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_14> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_15> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_0> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_1> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_2> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_3> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_4> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_5> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_6> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_7> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_8> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_21> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_22> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_23> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_24> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_25> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_26> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_27> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_28> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_29> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_30> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_31> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sync_data_out_0> (without init value) has a constant value of 0 in block <isr_bit0_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_0> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_1> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_2> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_3> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_4> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_5> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_6> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_7> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_8> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_9> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_10> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_11> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_12> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_13> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_14> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_revision_id_4> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_revision_id_5> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_revision_id_6> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_revision_id_7> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_max_lat_0> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_max_lat_1> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_max_lat_2> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_max_lat_3> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_max_lat_4> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_max_lat_5> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_max_lat_6> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_max_lat_7> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_min_gnt_0> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_min_gnt_1> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_min_gnt_2> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_min_gnt_3> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_min_gnt_4> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_min_gnt_5> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_min_gnt_6> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_min_gnt_7> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <isr_bit2_0_0> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gb> (without init value) has a constant value of 0 in block <wfifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gb> (without init value) has a constant value of 0 in block <rfifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wcol> (without init value) has a constant value of 0 in block <u_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lgnt2> has a constant value of 0 in block <u_arbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lgnt3> has a constant value of 0 in block <u_arbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lmask1> has a constant value of 0 in block <u_arbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_9> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_10> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_11> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_12> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_13> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_14> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_15> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_0> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_1> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_2> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_3> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_4> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_5> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_6> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_7> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_8> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_9> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_10> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_11> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_12> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_13> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_14> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_15> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_revision_id_0> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_revision_id_1> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_revision_id_2> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_revision_id_3> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_27> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_28> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_29> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_30> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_31> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_sel_o_0> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_sel_o_1> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_sel_o_2> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_sel_o_3> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_adr_o_1> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_adr_o_0> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_we_o> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_cyc_o> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_cab_o> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <img_hit_2> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <img_hit_3> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <img_hit_4> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_conf_hit> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_0> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_1> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_2> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_3> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_4> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_5> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_6> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_7> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_8> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_0> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_1> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_2> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_3> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_4> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_5> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_6> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_7> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_8> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_9> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_10> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_11> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_12> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_13> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_14> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_15> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_16> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_17> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_18> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_19> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_20> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_21> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_22> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_23> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_24> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_25> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_26> (without init value) has a constant value of 0 in block <i_pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <be_out_0> (without init value) has a constant value of 0 in block <del_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <be_out_1> (without init value) has a constant value of 0 in block <del_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <be_out_2> (without init value) has a constant value of 0 in block <del_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <be_out_3> (without init value) has a constant value of 0 in block <del_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <we_out> (without init value) has a constant value of 0 in block <del_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <burst_out> (without init value) has a constant value of 0 in block <del_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_0> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_1> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_2> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_3> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_4> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_5> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_6> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_7> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_8> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_9> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_10> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_11> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_12> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_13> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_14> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_15> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_16> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_17> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_18> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_19> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_20> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_9> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_10> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_11> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_12> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_13> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_14> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_15> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_16> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_17> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_18> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_19> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_20> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_21> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_22> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_23> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_24> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_25> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_26> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_27> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_28> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_29> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_30> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_31> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_32> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_33> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_34> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_incoming_35> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <strd_address_10> of sequential type is unconnected in block <pci_target_if>.
WARNING:Xst:2677 - Node <strd_address_11> of sequential type is unconnected in block <pci_target_if>.
WARNING:Xst:2677 - Node <do_reg_b_32> of sequential type is unconnected in block <pcir_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_33> of sequential type is unconnected in block <pcir_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_34> of sequential type is unconnected in block <pcir_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_35> of sequential type is unconnected in block <pcir_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_37> of sequential type is unconnected in block <wbw_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_38> of sequential type is unconnected in block <wbw_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_39> of sequential type is unconnected in block <wbw_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_0> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_1> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_2> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_3> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_4> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_5> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_6> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_7> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_8> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_9> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_10> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_11> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_12> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_13> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_14> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_15> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_16> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_17> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_18> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_19> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_20> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_21> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_22> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_23> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_24> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_25> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_26> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_27> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_28> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_29> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_30> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_31> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_32> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_33> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_34> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_35> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_38> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:2677 - Node <do_reg_b_39> of sequential type is unconnected in block <wbr_fifo_storage>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <mrl_en> is unconnected in block <wishbone_slave>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <read_bound> is unconnected in block <pci_initiator_if>.
WARNING:Xst:2677 - Node <wbs_dat_i_o_valid> of sequential type is unconnected in block <i_pci_wbs_wbb3_2_wbb2>.
WARNING:Xst:1290 - Hierarchical block <isr_bit0_sync> is unconnected in block <configuration>.
   It will be removed from the design.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <do_del_request> is unconnected in block <wishbone_slave>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sync_data_out_0> is unconnected in block <command_bit_sync>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sync_command_bit> is unconnected in block <configuration>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <img_wallow> is unconnected in block <wishbone_slave>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <del_completion_allow> is unconnected in block <wishbone_slave>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <del_addr_hit> is unconnected in block <wishbone_slave>.
WARNING:Xst:1290 - Hierarchical block <command_bit_sync> is unconnected in block <configuration>.
   It will be removed from the design.

Synthesizing (advanced) Unit <fifo4>.
The following registers are absorbed into counter <rp>: 1 register on signal <rp>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <wp>            |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     addrB          | connected to signal <rp>            |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <fifo4> synthesized (advanced).

Synthesizing (advanced) Unit <glitc_conf_controller>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <glitc_conf_controller> synthesized (advanced).

Synthesizing (advanced) Unit <pci_conf_space>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2115> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 57-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <w_conf_address_in<8:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <pci_conf_space> synthesized (advanced).

Synthesizing (advanced) Unit <pci_delayed_sync>.
The following registers are absorbed into counter <comp_cycle_count>: 1 register on signal <comp_cycle_count>.
Unit <pci_delayed_sync> synthesized (advanced).

Synthesizing (advanced) Unit <pci_master32_sm>.
The following registers are absorbed into counter <latency_timer>: 1 register on signal <latency_timer>.
The following registers are absorbed into counter <decode_count>: 1 register on signal <decode_count>.
Unit <pci_master32_sm> synthesized (advanced).

Synthesizing (advanced) Unit <pci_master32_sm_if>.
The following registers are absorbed into counter <current_dword_address>: 1 register on signal <current_dword_address>.
The following registers are absorbed into counter <read_count>: 1 register on signal <read_count>.
Unit <pci_master32_sm_if> synthesized (advanced).

Synthesizing (advanced) Unit <pci_pci_tpram>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <do_reg_b>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 40-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_a>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr_a>        |          |
    |     diA            | connected to signal <di_a>          |          |
    -----------------------------------------------------------------------
    | optimization       | power 1                             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 40-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_b>         | rise     |
    |     enB            | connected to signal <ce_b>          | high     |
    |     addrB          | connected to signal <addr_b>        |          |
    |     doB            | connected to signal <do_reg_b>      |          |
    -----------------------------------------------------------------------
    | optimization       | power 1                             |          |
    -----------------------------------------------------------------------
Unit <pci_pci_tpram> synthesized (advanced).

Synthesizing (advanced) Unit <pci_pcir_fifo_control>.
The following registers are absorbed into counter <raddr_plus_one>: 1 register on signal <raddr_plus_one>.
The following registers are absorbed into counter <waddr>: 1 register on signal <waddr>.
Unit <pci_pcir_fifo_control> synthesized (advanced).

Synthesizing (advanced) Unit <pci_pciw_fifo_control>.
The following registers are absorbed into counter <raddr_plus_one>: 1 register on signal <raddr_plus_one>.
The following registers are absorbed into counter <waddr>: 1 register on signal <waddr>.
The following registers are absorbed into counter <waddr_plus1>: 1 register on signal <waddr_plus1>.
Unit <pci_pciw_fifo_control> synthesized (advanced).

Synthesizing (advanced) Unit <pci_pciw_pcir_fifos>.
The following registers are absorbed into counter <pciw_outTransactionCount>: 1 register on signal <pciw_outTransactionCount>.
The following registers are absorbed into counter <pciw_inTransactionCount>: 1 register on signal <pciw_inTransactionCount>.
Unit <pci_pciw_pcir_fifos> synthesized (advanced).

Synthesizing (advanced) Unit <pci_target32_interface>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_addr_burst_ok> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <strd_address<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <addr_burst_ok> |          |
    -----------------------------------------------------------------------
Unit <pci_target32_interface> synthesized (advanced).

Synthesizing (advanced) Unit <pci_wb_master>.
The following registers are absorbed into counter <read_count>: 1 register on signal <read_count>.
The following registers are absorbed into counter <rty_counter>: 1 register on signal <rty_counter>.
Unit <pci_wb_master> synthesized (advanced).

Synthesizing (advanced) Unit <pci_wb_slave>.
INFO:Xst:3217 - HDL ADVISOR - Register <bc_out> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_CAB_I_PWR_11_o_wide_mux_16_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(CAB_I_mrl_en_AND_54_o,pref_en)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <pci_wb_slave> synthesized (advanced).

Synthesizing (advanced) Unit <pci_wb_tpram>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <do_reg_b>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 40-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_a>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr_a>        |          |
    |     diA            | connected to signal <di_a>          |          |
    -----------------------------------------------------------------------
    | optimization       | power 1                             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 40-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_b>         | rise     |
    |     enB            | connected to signal <ce_b>          | high     |
    |     addrB          | connected to signal <addr_b>        |          |
    |     doB            | connected to signal <do_reg_b>      |          |
    -----------------------------------------------------------------------
    | optimization       | power 1                             |          |
    -----------------------------------------------------------------------
Unit <pci_wb_tpram> synthesized (advanced).

Synthesizing (advanced) Unit <pci_wbr_fifo_control>.
The following registers are absorbed into counter <raddr_plus_one>: 1 register on signal <raddr_plus_one>.
The following registers are absorbed into counter <waddr>: 1 register on signal <waddr>.
Unit <pci_wbr_fifo_control> synthesized (advanced).

Synthesizing (advanced) Unit <pci_wbw_fifo_control>.
The following registers are absorbed into counter <raddr_plus_one>: 1 register on signal <raddr_plus_one>.
The following registers are absorbed into counter <waddr>: 1 register on signal <waddr>.
Unit <pci_wbw_fifo_control> synthesized (advanced).

Synthesizing (advanced) Unit <pci_wbw_wbr_fifos>.
The following registers are absorbed into counter <wbw_inTransactionCount>: 1 register on signal <wbw_inTransactionCount>.
The following registers are absorbed into counter <wbw_outTransactionCount>: 1 register on signal <wbw_outTransactionCount>.
Unit <pci_wbw_wbr_fifos> synthesized (advanced).

Synthesizing (advanced) Unit <simple_spi_top>.
The following registers are absorbed into counter <bcnt>: 1 register on signal <bcnt>.
Unit <simple_spi_top> synthesized (advanced).
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_12> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_13> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_14> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_15> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_16> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_17> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_18> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_19> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_20> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_21> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_22> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_23> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_24> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_25> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_26> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_27> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_28> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_29> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_30> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_12> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_13> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_14> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_15> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_16> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_17> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_18> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_19> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_20> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_21> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_22> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_23> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_24> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_25> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_26> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_27> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_28> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_29> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_30> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_12> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_13> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_14> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_15> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_16> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_17> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_18> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_19> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_20> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_21> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_22> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_23> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_24> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_25> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_26> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_27> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_28> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_29> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_30> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_12> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_13> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_14> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_15> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_16> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_17> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_18> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_19> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_20> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_21> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_22> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_23> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_24> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_25> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_26> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_27> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_28> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_29> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_30> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_12> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_13> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_14> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_15> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_16> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_17> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_18> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_19> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_20> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_21> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_22> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_23> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_24> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_25> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_26> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_27> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_28> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_29> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_30> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_12> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_13> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_14> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_15> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_16> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_17> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_18> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_19> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_20> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_21> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_22> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_23> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_24> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_25> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_26> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_27> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_28> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_29> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_30> of sequential type is unconnected in block <pci_conf_space>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 128x57-bit single-port distributed Read Only RAM      : 1
 256x40-bit dual-port block RAM                        : 4
 4x1-bit single-port distributed Read Only RAM         : 1
 4x4-bit single-port distributed Read Only RAM         : 1
 4x8-bit dual-port distributed RAM                     : 2
# Adders/Subtractors                                   : 9
 2-bit adder                                           : 2
 3-bit adder                                           : 1
 30-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 2
# Counters                                             : 25
 17-bit up counter                                     : 2
 2-bit up counter                                      : 2
 3-bit down counter                                    : 3
 3-bit up counter                                      : 9
 30-bit up counter                                     : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 5
 8-bit down counter                                    : 1
 8-bit up counter                                      : 1
# Registers                                            : 1828
 Flip-Flops                                            : 1828
# Comparators                                          : 31
 2-bit comparator equal                                : 6
 2-bit comparator not equal                            : 1
 20-bit comparator equal                               : 1
 24-bit comparator equal                               : 1
 3-bit comparator equal                                : 9
 3-bit comparator not equal                            : 1
 32-bit comparator equal                               : 2
 4-bit comparator equal                                : 6
 4-bit comparator greater                              : 1
 4-bit comparator not equal                            : 1
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 498
 1-bit 2-to-1 multiplexer                              : 408
 1-bit 4-to-1 multiplexer                              : 3
 1-bit 6-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 4
 21-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 10
 32-bit 2-to-1 multiplexer                             : 45
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 18
 4-bit 3-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
 57-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 6
# Xors                                                 : 21
 1-bit xor2                                            : 6
 1-bit xor32                                           : 1
 1-bit xor36                                           : 1
 1-bit xor5                                            : 2
 2-bit xor2                                            : 7
 3-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <r_revision_id_1> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_revision_id_0> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_15> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_14> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_13> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_12> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_11> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_10> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_9> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_8> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_7> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_6> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_5> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_4> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_3> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_2> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_1> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_0> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_15> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_14> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_13> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_12> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_min_gnt_7> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_min_gnt_6> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_min_gnt_5> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_min_gnt_4> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_min_gnt_3> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_min_gnt_2> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_min_gnt_1> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_min_gnt_0> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_max_lat_7> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_max_lat_6> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_max_lat_5> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_max_lat_4> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_max_lat_3> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_max_lat_2> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_max_lat_1> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_max_lat_0> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_revision_id_7> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_revision_id_6> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_revision_id_5> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_revision_id_4> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_revision_id_3> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_revision_id_2> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_5> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_4> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_3> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_2> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_1> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_0> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_15> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_14> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_13> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_12> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_11> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_10> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_9> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_8> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_7> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_6> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_5> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_4> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_3> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_2> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_1> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_0> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_11> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_10> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_9> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_8> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_7> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_6> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_5> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_4> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_3> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_2> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_1> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_0> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_15> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_14> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_13> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_12> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_11> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_10> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_9> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_8> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_7> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_6> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wcol> (without init value) has a constant value of 0 in block <simple_spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lgnt3> has a constant value of 0 in block <arbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <pci_resets_and_interrupts/inta/dat_out> of sequential type is unconnected in block <pci_bridge32>.
WARNING:Xst:1710 - FF/Latch <wbs_dat_i_o_16> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_17> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_18> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_19> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_20> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_21> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_22> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_23> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_24> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_25> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_26> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_27> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_28> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_29> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_30> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_31> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_adr_o_1> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_adr_o_0> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_we_o> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_sel_o_0> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_sel_o_1> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_sel_o_2> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_sel_o_3> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_0> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_1> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_2> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_3> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_4> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_5> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_6> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_7> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_8> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_9> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_10> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_11> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_12> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_13> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_14> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_dat_i_o_15> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wbs_cyc_o> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbs_cab_o> (without init value) has a constant value of 0 in block <pci_wbs_wbb3_2_wbb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wbs_dat_i_o_valid> of sequential type is unconnected in block <pci_wbs_wbb3_2_wbb2>.
WARNING:Xst:1710 - FF/Latch <isr_bit0_sync/sync_data_out_0> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <isr_bit2_0_0> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lgnt2> has a constant value of 0 in block <arbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lmask1> has a constant value of 0 in block <arbiter>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_pci/pci_target_unit/wishbone_master/FSM_2> on signal <c_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 011   | 010
 101   | 011
 010   | 100
 100   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_pci/pci_target_unit/pci_target_sm/FSM_3> on signal <c_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_pci/wishbone_slave_unit/wishbone_slave/FSM_0> on signal <c_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 101   | 101
 100   | 100
 111   | 111
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_pci/wishbone_slave_unit/pci_initiator_sm/FSM_1> on signal <cur_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <tisc_ident/u_spi/FSM_5> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <gb_master/FSM_4> on signal <state[1:29]> with one-hot encoding.
----------------------------------------
 State | Encoding
----------------------------------------
 00000 | 00000000000000000000000000001
 10110 | 00000000000000000000000000010
 01111 | 00000000000000000000000000100
 00001 | 00000000000000000000000001000
 01110 | 00000000000000000000000010000
 11111 | 00000000000000000000000100000
 00010 | 00000000000000000000001000000
 00011 | 00000000000000000000010000000
 00100 | 00000000000000000000100000000
 00111 | 00000000000000000001000000000
 01000 | 00000000000000000010000000000
 01001 | 00000000000000000100000000000
 01010 | 00000000000000001000000000000
 01011 | unreached
 01100 | unreached
 00110 | 00000000000000010000000000000
 00101 | 00000000000000100000000000000
 10000 | 00000000000001000000000000000
 10001 | 00000000000010000000000000000
 10010 | 00000000000100000000000000000
 10011 | 00000000001000000000000000000
 10100 | 00000000010000000000000000000
 10101 | 00000000100000000000000000000
 10111 | 00000001000000000000000000000
 11000 | 00000010000000000000000000000
 11001 | 00000100000000000000000000000
 11010 | 00001000000000000000000000000
 11011 | 00010000000000000000000000000
 11100 | 00100000000000000000000000000
 11101 | 01000000000000000000000000000
 11110 | 10000000000000000000000000000
----------------------------------------
WARNING:Xst:1710 - FF/Latch <pcir_fifo_control_out_2> (without init value) has a constant value of 0 in block <pci_wb_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pcir_fifo_control_out_3> (without init value) has a constant value of 0 in block <pci_wb_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <pcir_fifo_ctrl_reg_0> of sequential type is unconnected in block <pci_target32_interface>.
WARNING:Xst:2677 - Node <pcir_fifo_ctrl_reg_2> of sequential type is unconnected in block <pci_target32_interface>.
WARNING:Xst:2677 - Node <pcir_fifo_ctrl_reg_3> of sequential type is unconnected in block <pci_target32_interface>.
WARNING:Xst:2677 - Node <pciw_outTransactionCount_2> of sequential type is unconnected in block <pci_pciw_pcir_fifos>.
WARNING:Xst:2677 - Node <pciw_inTransactionCount_2> of sequential type is unconnected in block <pci_pciw_pcir_fifos>.

Optimizing unit <pci_in_reg> ...

Optimizing unit <pci_delayed_write_reg> ...

Optimizing unit <TISC> ...

Optimizing unit <glitc_conf_controller> ...

Optimizing unit <pci_bridge32> ...

Optimizing unit <pci_target_unit> ...

Optimizing unit <pci_wb_master> ...
WARNING:Xst:1710 - FF/Latch <wb_cti_o_1> (without init value) has a constant value of 1 in block <pci_wb_master>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <pci_target32_interface> ...

Optimizing unit <pci_pci_decoder_2> ...

Optimizing unit <pci_target32_sm> ...

Optimizing unit <pci_pciw_pcir_fifos> ...

Optimizing unit <pci_pciw_fifo_control> ...

Optimizing unit <pci_pcir_fifo_control> ...

Optimizing unit <pci_delayed_sync> ...

Optimizing unit <pci_wbs_wbb3_2_wbb2> ...

Optimizing unit <pci_wb_slave_unit> ...

Optimizing unit <pci_wb_slave> ...

Optimizing unit <pci_master32_sm_if> ...

Optimizing unit <pci_master32_sm> ...

Optimizing unit <pci_wbw_wbr_fifos> ...

Optimizing unit <pci_wbw_fifo_control> ...

Optimizing unit <pci_wbr_fifo_control> ...

Optimizing unit <pci_conf_space> ...

Optimizing unit <pci_sync_module> ...

Optimizing unit <pci_io_mux> ...

Optimizing unit <pci_cur_out_reg> ...

Optimizing unit <pci_parity_check> ...

Optimizing unit <tisc_identification> ...

Optimizing unit <simple_spi_top> ...

Optimizing unit <fifo4> ...

Optimizing unit <tisc_intercon> ...

Optimizing unit <arbiter> ...

Optimizing unit <glitcbus_master_v2> ...

Optimizing unit <glitcbus_clock_generator> ...

Optimizing unit <wbvio_bridge> ...
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_17> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_18> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_19> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_20> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_21> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_22> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_23> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_24> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_25> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_26> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_27> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_28> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_29> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_30> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_31> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/del_write_req> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/img_hit_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/img_hit_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/img_hit_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/img_hit_3> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/img_hit_4> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/img_wallow> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/del_addr_hit> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/wb_conf_hit> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/do_del_request> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/mrl_en> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tisc_ident/u_spi/wfifo/gb> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tisc_ident/u_spi/wfifo/wp_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tisc_ident/u_spi/wfifo/wp_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tisc_ident/u_spi/wfifo/rp_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tisc_ident/u_spi/wfifo/rp_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tisc_ident/u_spi/rfifo/gb> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tisc_ident/u_spi/rfifo/wp_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tisc_ident/u_spi/rfifo/wp_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tisc_ident/u_spi/rfifo/rp_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tisc_ident/u_spi/rfifo/rp_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_3> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_4> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_5> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_6> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_7> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_8> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_9> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_10> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_11> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_12> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_13> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_14> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_15> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/delayed_write_data/comp_wdata_out_16> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_24> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_25> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_26> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_27> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_28> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_29> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_30> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_31> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_32> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_33> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_34> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_35> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/c_state_FSM_FFd3> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/c_state_FSM_FFd2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/c_state_FSM_FFd1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/burst_out> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/we_out> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/bc_out_3> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/bc_out_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/be_out_3> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/be_out_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/be_out_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/be_out_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pci_debug_err> has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/del_completion_allow> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/pref_en> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/map> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_3> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_4> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_5> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_6> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_7> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_8> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_9> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_10> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_11> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_12> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_13> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_14> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_15> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_16> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_17> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_18> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_19> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_20> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_21> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_22> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/d_incoming_23> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_pci/pci_target_unit/wishbone_master/wb_cti_o_2> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/pci_target_unit/wishbone_master/wb_cti_o_0> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/pci_target_unit/pci_target_if/strd_address_11> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/pci_target_unit/pci_target_if/strd_address_10> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/pci_target_unit/del_sync/status_out> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/pci_target_unit/del_sync/we_out> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/input_register/pci_gnt_reg_out> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_rty_o> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_err_o> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_ack_o> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_31> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_30> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_29> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_28> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_27> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_26> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_25> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_24> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_23> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_22> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_21> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_20> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_19> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_18> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_17> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_16> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_15> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_14> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_13> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_12> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_11> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_10> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_9> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_8> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_7> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_6> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_5> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_4> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_3> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_2> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_1> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_dat_o_o_0> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/del_sync/status_out> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/fifos/wbr_fifo_storage/Mram_mem1> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_31> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_30> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_29> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_28> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_27> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_26> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_25> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_24> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_23> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_22> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_21> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_20> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_19> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_18> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_17> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_16> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_15> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_14> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_13> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_12> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_11> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_10> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_9> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_8> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_7> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_6> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_5> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_4> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_3> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_2> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_1> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_data_0> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_sel_3> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_sel_2> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_sel_1> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_sel_0> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_adr_20> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_adr_19> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_adr_18> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_adr_17> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_adr_16> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_adr_15> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_adr_14> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_adr_13> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_adr_12> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_adr_11> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_adr_10> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_adr_9> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_adr_8> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_adr_7> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_adr_6> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_adr_5> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_adr_4> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_adr_3> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_adr_2> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_adr_1> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_adr_0> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_rty> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_ack> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_err> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_gnt_2> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_gnt_1> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_gnt_0> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_we> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_cyc> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_intercon/wbc_debug_stb> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_bridge/wb_adr_o_1> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_bridge/wb_adr_o_0> of sequential type is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/configuration/command_bit_sync/sync_data_out_0> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/configuration/sync_command_bit> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/configuration/i_wb_init_complete_sync/sync_data_out_0> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/configuration/wb_init_complete_out> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <tisc_ident/u_spi/wfre> is unconnected in block <TISC>.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_28> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_29> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_30> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_31> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/bc_out_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/bc_out_2> (without init value) has a constant value of 1 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/async_reset_as_wbr_flush/async_reset_data_out> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/wishbone_slave/wbw_data_out_sel_reg> (without init value) has a constant value of 1 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_inTransactionCount_0> (without init value) has a constant value of 1 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_inTransactionCount_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_inTransactionCount_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/fifos/inGreyCount_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/fifos/inGreyCount_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/isr_bit2_sync/sync_data_out_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/set_isr_bit2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_cs_bit9> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_cs_bit10> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_9> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_7> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_5> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_4> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_3> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_9> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_7> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_5> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_4> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_3> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_bridge/err> has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_15> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_14> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_13> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_12> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_11> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_10> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_9> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_8> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_7> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_6> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_5> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_4> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_3> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_31> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/pci_target_unit/wishbone_master/pcir_fifo_control_out_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/pci_target_unit/wishbone_master/retried> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/pci_target_unit/wishbone_master/c_state_FSM_FFd1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pci_debug_rty> has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_27> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_26> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_25> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_24> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_23> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_22> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_21> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_20> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_19> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_18> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_17> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/addr_out_16> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/fifos/i_synchronizer_reg_inGreyCount/sync_data_out_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/fifos/i_synchronizer_reg_inGreyCount/sync_data_out_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/isr_bit2_0_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/fifos/inGreyCount_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/fifos/i_synchronizer_reg_inGreyCount/sync_data_out_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/fifos/pci_clk_inGreyCount_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/fifos/pci_clk_inGreyCount_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/fifos/pci_clk_inGreyCount_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/pci_initiator_if/read_count_3> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/pci_initiator_if/read_count_2> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/pci_initiator_if/read_count_1> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/pci_initiator_if/read_count_0> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/pci_initiator_if/read_bound> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/fifos/wbr_fifo_ctrl/raddr_plus_one_3> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/fifos/wbr_fifo_ctrl/raddr_plus_one_2> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/fifos/wbr_fifo_ctrl/raddr_plus_one_0> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/fifos/wbr_fifo_ctrl/raddr_plus_one_1> of sequential type is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/pci_target_unit/wishbone_master/first_wb_data_access> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbr_fifo_storage/Mram_mem2> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbr_fifo_ctrl/i_synchronizer_reg_wgrey_addr/sync_data_out_1> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbr_fifo_ctrl/rclk_wgrey_addr_1> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbr_fifo_ctrl/wgrey_addr_1> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbr_fifo_ctrl/rgrey_addr_1> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbr_fifo_ctrl/i_synchronizer_reg_wgrey_addr/sync_data_out_0> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbr_fifo_ctrl/rclk_wgrey_addr_0> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbr_fifo_ctrl/wgrey_addr_0> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbr_fifo_ctrl/rgrey_addr_0> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbr_fifo_ctrl/i_synchronizer_reg_wgrey_addr/sync_data_out_3> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbr_fifo_ctrl/rclk_wgrey_addr_3> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbr_fifo_ctrl/wgrey_addr_3> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbr_fifo_ctrl/rgrey_addr_3> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbr_fifo_ctrl/i_synchronizer_reg_wgrey_addr/sync_data_out_2> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbr_fifo_ctrl/rclk_wgrey_addr_2> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbr_fifo_ctrl/wgrey_addr_2> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbr_fifo_ctrl/rgrey_addr_2> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/rgrey_addr_1> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/rgrey_minus1_1> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/i_synchronizer_reg_rgrey_minus1/sync_data_out_1> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/wclk_rgrey_minus1_1> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/wgrey_addr_1> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/rgrey_addr_0> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/rgrey_minus1_0> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/i_synchronizer_reg_rgrey_minus1/sync_data_out_0> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/wclk_rgrey_minus1_0> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/wgrey_addr_0> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/rgrey_addr_3> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/rgrey_minus1_3> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/i_synchronizer_reg_rgrey_minus1/sync_data_out_3> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/wclk_rgrey_minus1_3> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/wgrey_addr_3> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/rgrey_addr_2> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/rgrey_minus1_2> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/i_synchronizer_reg_rgrey_minus1/sync_data_out_2> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/wclk_rgrey_minus1_2> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/wgrey_addr_2> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/configuration/sync_isr_2/delayed_del_bit> is unconnected in block <TISC>.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_6> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_8> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_10> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_11> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_12> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_13> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_14> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_15> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_16> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_17> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_18> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_19> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_20> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_21> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_22> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_23> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_24> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_25> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_26> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_27> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_28> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_29> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_30> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_31> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_cs_bit31_24_24> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_cs_bit31_24_25> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_6> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_8> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_10> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_11> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_12> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_13> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_14> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_15> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_16> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_17> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_18> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_19> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_20> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_21> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_22> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_23> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_24> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_25> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_26> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_27> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_28> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_29> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_30> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_addr_31> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_data_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_28> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_25> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_27> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_26> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_24> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_23> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_20> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_22> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_21> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_19> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_18> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_15> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_17> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_16> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_14> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_13> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_10> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_12> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_11> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_9> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_8> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_5> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_7> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_6> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_4> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_3> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_cs_bit31_24_26> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_cs_bit31_24_27> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_cs_bit31_24_28> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_cs_bit31_24_29> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_cs_bit31_24_30> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_cs_bit31_24_31> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/set_pci_err_cs_bit8> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/pci_err_cs_bits_sync/sync_data_out_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/wgrey_next_0> (without init value) has a constant value of 1 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/wgrey_next_1> (without init value) has a constant value of 1 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/wgrey_next_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/waddr_1> (without init value) has a constant value of 1 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/waddr_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/waddr_3> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/waddr_0> (without init value) has a constant value of 1 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_30> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_29> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/wgrey_next_3> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/i_synchronizer_reg_wgrey_next/sync_data_out_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/i_synchronizer_reg_wgrey_next/sync_data_out_1> (without init value) has a constant value of 1 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/pci_err_cs_bit8> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/i_synchronizer_reg_wgrey_next/sync_data_out_0> (without init value) has a constant value of 1 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/rclk_wgrey_next_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/rclk_wgrey_next_1> (without init value) has a constant value of 1 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/rclk_wgrey_next_0> (without init value) has a constant value of 1 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/i_synchronizer_reg_wgrey_next/sync_data_out_3> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/rclk_wgrey_next_3> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_pci/pci_target_unit/wishbone_master/rty_counter_7> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/pci_target_unit/wishbone_master/rty_counter_6> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/pci_target_unit/wishbone_master/rty_counter_5> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/pci_target_unit/wishbone_master/rty_counter_4> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/pci_target_unit/wishbone_master/rty_counter_3> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/pci_target_unit/wishbone_master/rty_counter_2> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/pci_target_unit/wishbone_master/rty_counter_1> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/pci_target_unit/wishbone_master/rty_counter_0> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/pci_target_unit/wishbone_master/reset_rty_cnt> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/del_sync/comp_flush_out> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/fifos/wbr_fifo_ctrl/waddr_0> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/fifos/wbr_fifo_ctrl/waddr_3> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/fifos/wbr_fifo_ctrl/waddr_1> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/fifos/wbr_fifo_ctrl/waddr_2> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/fifos/wbr_fifo_ctrl/raddr_3> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/fifos/wbr_fifo_ctrl/raddr_2> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/fifos/wbr_fifo_ctrl/raddr_1> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/fifos/wbr_fifo_ctrl/raddr_0> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/configuration/sync_isr_2/delete_sync/sync_data_out_0> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/configuration/sync_isr_2/clear_delete_sync/sync_data_out_0> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/configuration/sync_isr_2/delayed_bckp_bit> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/configuration/sync_isr_2/sync_bckp_bit> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/configuration/sync_isr_2/sync_del_bit> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/configuration/sync_isr_2/del_bit> of sequential type is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/configuration/sync_pci_err_cs_8/delayed_del_bit> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/pci_target_unit/wishbone_master/bc_register_3> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/pci_target_unit/wishbone_master/bc_register_2> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/pci_target_unit/wishbone_master/bc_register_1> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/pci_target_unit/wishbone_master/bc_register_0> is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/pci_target_unit/wishbone_master/addr_cnt_out_31> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/pci_target_unit/wishbone_master/addr_cnt_out_30> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/pci_target_unit/wishbone_master/addr_cnt_out_29> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/pci_target_unit/wishbone_master/addr_cnt_out_28> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/pci_target_unit/wishbone_master/addr_cnt_out_27> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/pci_target_unit/wishbone_master/addr_cnt_out_26> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/pci_target_unit/wishbone_master/addr_cnt_out_25> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/pci_target_unit/wishbone_master/addr_cnt_out_24> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/pci_target_unit/wishbone_master/addr_cnt_out_23> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/pci_target_unit/wishbone_master/addr_cnt_out_22> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/pci_target_unit/wishbone_master/addr_cnt_out_21> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/configuration/sync_pci_err_cs_8/delete_sync/sync_data_out_0> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/configuration/sync_pci_err_cs_8/clear_delete_sync/sync_data_out_0> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/configuration/sync_pci_err_cs_8/delayed_bckp_bit> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/configuration/sync_pci_err_cs_8/sync_bckp_bit> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/configuration/sync_pci_err_cs_8/sync_del_bit> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/configuration/sync_pci_err_cs_8/del_bit> of sequential type is unconnected in block <TISC>.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/last_transfered> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/err_recovery> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/rdy_out> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/write_req_int> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/tabort_received_out> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_sm/cur_state_FSM_FFd2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_sm/decode_count_2> (without init value) has a constant value of 1 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_sm/decode_count_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_sm/decode_count_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_sm/rdata_selector_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_sm/rdata_selector_0> (without init value) has a constant value of 1 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_sm/mabort2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_sm/transfer> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_sm/timeout> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_sm/mabort1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_outTransactionCount_0> (without init value) has a constant value of 1 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_outTransactionCount_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_outTransactionCount_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/fifos/outGreyCount_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/fifos/outGreyCount_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/raddr_plus_one_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/raddr_plus_one_3> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/raddr_plus_one_2> (without init value) has a constant value of 1 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/raddr_plus_one_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/rgrey_next_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/rgrey_next_1> (without init value) has a constant value of 1 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/rgrey_next_0> (without init value) has a constant value of 1 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/raddr_3> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/raddr_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/raddr_1> (without init value) has a constant value of 1 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_15> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_14> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_13> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_12> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_11> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_10> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_9> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_8> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_7> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_6> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_5> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_4> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_3> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_be_3> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_be_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_be_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_be_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/bc_out_3> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/bc_out_2> (without init value) has a constant value of 1 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/bc_out_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/bc_out_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_byte_address_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_byte_address_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/del_read_req> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/posted_write_req> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_last> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_last> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_source> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_9> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_8> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_7> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_6> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_5> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_4> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_3> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_addr_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_addr_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/pci_io_mux/cbe_iob0/dat_out> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/pci_io_mux/cbe_iob1/dat_out> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/pci_io_mux/cbe_iob3/dat_out> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/pci_io_mux/frame_iob/dat_out> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/output_backup/frame_en_out> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/output_backup/cbe_out_2> (without init value) has a constant value of 1 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tisc_ident/u_spi/bcnt_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tisc_ident/u_spi/state_FSM_FFd1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tisc_ident/u_spi/state_FSM_FFd2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tisc_ident/u_spi/treg_7> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tisc_ident/u_spi/treg_6> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tisc_ident/u_spi/treg_5> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tisc_ident/u_spi/treg_4> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tisc_ident/u_spi/treg_3> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tisc_ident/u_spi/treg_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tisc_ident/u_spi/treg_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tisc_ident/u_spi/treg_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tisc_ident/u_spi/spif> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/raddr_0> (without init value) has a constant value of 1 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/isr_bit2_0_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_cs_bit9> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_cs_bit8> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/status_bit8> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/status_bit15_11_13> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_cs_bit31_24_31> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_cs_bit31_24_29> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_cs_bit31_24_28> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_31> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_30> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_29> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_28> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_27> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_26> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_25> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_24> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_23> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_22> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_21> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_20> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_19> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_18> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_17> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_16> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_15> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_14> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_13> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_12> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_11> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/configuration/wb_err_data_10> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_29> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_28> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_27> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_26> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_25> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_24> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_23> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_22> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_21> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_20> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_19> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_18> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_17> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_16> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_15> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_14> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_13> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_12> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_11> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_10> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_9> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_8> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_7> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_6> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_5> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_4> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_3> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/pci_resets_and_interrupts/inta/en_out> (without init value) has a constant value of 1 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/pci_target_unit/del_sync/rty_exp_back_prop_sync/sync_data_out_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/pci_target_unit/del_sync/req_rty_exp_clr> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/pci_target_unit/del_sync/comp_rty_exp_reg> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/req_req_pending> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/comp_comp_pending> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/comp_rty_exp_reg> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/req_rty_exp_clr> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/comp_req_pending> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/req_comp_pending> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/rty_exp_back_prop_sync/sync_data_out_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/comp_sync/sync_data_out_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/comp_cycle_count_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/comp_cycle_count_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/comp_cycle_count_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/comp_cycle_count_3> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/comp_cycle_count_4> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/comp_cycle_count_5> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/comp_cycle_count_6> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/comp_cycle_count_7> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/comp_cycle_count_8> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/comp_cycle_count_9> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/comp_cycle_count_10> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/comp_cycle_count_11> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/comp_cycle_count_12> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/comp_cycle_count_13> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/comp_cycle_count_14> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/del_sync/comp_cycle_count_15> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_16> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_17> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_18> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_19> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_20> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_21> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_22> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_23> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_24> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_25> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_26> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_27> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_28> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_29> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_30> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/intermediate_data_31> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/current_dword_address_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/be_out_3> (without init value) has a constant value of 1 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/be_out_2> (without init value) has a constant value of 1 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/be_out_1> (without init value) has a constant value of 1 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/be_out_0> (without init value) has a constant value of 1 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_10> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_11> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_12> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_13> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_14> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_15> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_16> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_17> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_18> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_19> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_20> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_21> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_22> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_23> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_24> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_25> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_26> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_27> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_28> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/pci_target_unit/del_sync/rty_exp_sync/sync_data_out_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_ctrl/rgrey_next_3> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/pci_target_unit/del_sync/comp_rty_exp_clr> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/fifos/outGreyCount_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/del_sync/comp_rty_exp_clr> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/del_sync/req_comp_pending_sample> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tisc_ident/u_spi/bcnt_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/parity_checker/frame_and_irdy_en_prev> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/output_backup/irdy_en_out> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_31> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_30> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/int_pin_sync/sync_data_out_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_3> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_4> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_5> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_6> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_7> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_8> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_9> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/del_sync/comp_cycle_count_16> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_12> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_13> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_14> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_15> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_16> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_17> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_18> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_19> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_20> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_sm/cur_state_FSM_FFd1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_21> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_cs_bit31_24_24> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_cs_bit31_24_25> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_cs_bit31_24_26> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_cs_bit31_24_27> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_22> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_23> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_cs_bit31_24_30> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_24> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_25> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/status_bit15_11_12> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_29> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_30> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/wb_err_addr_31> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/del_sync/rty_exp_sync/sync_data_out_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/del_sync/req_sync/sync_data_out_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_29> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_28> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_27> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_26> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_1> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_11> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_10> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_9> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_8> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_7> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_6> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_5> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_4> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/pci_initiator_if/data_out_3> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/del_sync/req_done_reg> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tisc_ident/u_spi/bcnt_2> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/configuration/interrupt_out> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/pci_target_unit/del_sync/req_rty_exp_reg> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/parity_checker/frame_and_irdy_en_prev_prev> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/del_sync/req_rty_exp_reg> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tisc_ident/u_spi/sck_o> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/del_sync/done_sync/sync_data_out_0> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/parity_checker/master_perr_report> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tisc_ident/u_spi/rfwe> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/del_sync/comp_done_reg_main> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_pci/wishbone_slave_unit/del_sync/comp_done_reg_clr> (without init value) has a constant value of 0 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/output_backup/perr_en_out> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/parity_checker/check_perr> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/parity_checker/perr_sampled> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <tisc_ident/u_spi/wfifo/Mram_mem8> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <tisc_ident/u_spi/wfifo/Mram_mem7> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <tisc_ident/u_spi/wfifo/Mram_mem6> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <tisc_ident/u_spi/wfifo/Mram_mem5> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <tisc_ident/u_spi/wfifo/Mram_mem4> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <tisc_ident/u_spi/wfifo/Mram_mem3> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <tisc_ident/u_spi/wfifo/Mram_mem2> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <tisc_ident/u_spi/wfifo/Mram_mem1> is unconnected in block <TISC>.
WARNING:Xst:1710 - FF/Latch <u_pci/pci_io_mux/frame_iob/en_out> (without init value) has a constant value of 1 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_pci/pci_io_mux/irdy_iob/en_out> (without init value) has a constant value of 1 in block <TISC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/fifos/wbw_fifo_storage/Mram_mem2> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/output_backup/irdy_out> of sequential type is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/input_register/pci_devsel_reg_out> is unconnected in block <TISC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_pci/wishbone_slave_unit/fifos/wbw_fifo_storage/Mram_mem1> is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/pci_initiator_sm/latency_timer_7> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/pci_initiator_sm/latency_timer_6> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/pci_initiator_sm/latency_timer_5> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/pci_initiator_sm/latency_timer_4> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/pci_initiator_sm/latency_timer_3> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/pci_initiator_sm/latency_timer_2> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/pci_initiator_sm/latency_timer_1> of sequential type is unconnected in block <TISC>.
WARNING:Xst:2677 - Node <u_pci/wishbone_slave_unit/pci_initiator_sm/latency_timer_0> of sequential type is unconnected in block <TISC>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TISC, actual ratio is 67.

Pipelining and Register Balancing Report ...

Processing Unit <TISC> :
	Register(s) u_bridge/cyc u_intercon/u_arbiter/lgnt1 u_pci/pci_target_unit/wishbone_master/wb_cyc_o u_intercon/u_arbiter/lgnt0 has(ve) been forward balanced into : u_intercon/out1_FRB.
	Register(s) u_bridge/stb u_intercon/u_arbiter/lgnt1 u_pci/pci_target_unit/wishbone_master/wb_stb_o u_intercon/u_arbiter/lgnt0 has(ve) been forward balanced into : u_intercon/out21_FRB.
	Register(s) u_pci/configuration/Mmux_w_conf_data_out10241_FRB u_pci/pci_target_unit/pci_target_if/strd_address_8 u_pci/configuration/Mmux_w_conf_data_out147221_FRB has(ve) been forward balanced into : u_pci/configuration/_n2636<8>1_FRB.
	Register(s) u_pci/configuration/Mmux_w_conf_data_out147221_FRB u_pci/pci_target_unit/pci_target_if/strd_address_3 u_pci/configuration/Mmux_w_conf_data_out491111_FRB has(ve) been forward balanced into : u_pci/configuration/_n2605<8>1_FRB.
	Register(s) u_pci/configuration/Mmux_w_conf_data_out451_FRB u_pci/configuration/Mmux_w_conf_data_out10241_FRB has(ve) been forward balanced into : u_pci/configuration/_n2672<8>1_FRB.
	Register(s) u_pci/configuration/Mmux_w_conf_data_out491111_FRB u_pci/configuration/Mmux_w_conf_data_out147221_FRB has(ve) been forward balanced into : u_pci/pci_target_unit/pci_target_if/Mmux_data_out2516_SW0_FRB.
	Register(s) u_pci/configuration/_n2660<8>1_FRB u_pci/configuration/Mmux_w_conf_data_out1142211_FRB u_pci/configuration/_n2649<8>11_FRB u_pci/pci_target_unit/pci_target_if/strd_address_4 u_pci/pci_target_unit/pci_target_if/strd_address_6 has(ve) been forward balanced into : u_pci/configuration/Mmux_w_conf_data_out14211_SW0_FRB.
	Register(s) u_pci/configuration/_n2672<8>1_FRB u_pci/configuration/_n2693<8>1_FRB u_pci/configuration/Mmux_w_conf_data_out106231_FRB u_pci/pci_target_unit/pci_target_if/strd_address_4 u_pci/configuration/Mmux_w_conf_data_out117121_FRB u_pci/pci_target_unit/pci_target_if/strd_address_3 has(ve) been forward balanced into : u_pci/configuration/Mmux_w_conf_data_out1421131_FRB.
	Register(s) u_pci/pci_target_unit/pci_target_if/strd_address_2 u_pci/pci_target_unit/pci_target_if/strd_address_3 u_pci/configuration/Mmux_w_conf_data_out114211_FRB has(ve) been forward balanced into : u_pci/configuration/_n2618<8>1_FRB.
	Register(s) u_pci/pci_target_unit/pci_target_if/strd_address_2 u_pci/pci_target_unit/pci_target_if/strd_address_3 u_pci/configuration/Mmux_w_conf_data_out451_FRB has(ve) been forward balanced into : u_pci/configuration/Mmux_w_conf_data_out106231_FRB.
	Register(s) u_pci/pci_target_unit/pci_target_if/strd_address_2 u_pci/pci_target_unit/pci_target_if/strd_address_3 u_pci/pci_target_unit/pci_target_if/strd_address_4 has(ve) been forward balanced into : u_pci/configuration/Mmux_w_conf_data_out1051122_FRB.
	Register(s) u_pci/pci_target_unit/pci_target_if/strd_address_2 u_pci/pci_target_unit/pci_target_if/strd_address_3 u_pci/pci_target_unit/pci_target_if/strd_address_8 u_pci/configuration/Mmux_w_conf_data_out114211_FRB has(ve) been forward balanced into : u_pci/configuration/_n2654<8>1_FRB.
	Register(s) u_pci/pci_target_unit/pci_target_if/strd_address_2 u_pci/pci_target_unit/pci_target_if/strd_address_4 u_pci/configuration/Mmux_w_conf_data_out451_FRB has(ve) been forward balanced into : u_pci/configuration/Mmux_w_conf_data_out117121_FRB.
	Register(s) u_pci/pci_target_unit/pci_target_if/strd_address_2 u_pci/pci_target_unit/pci_target_if/strd_address_4 u_pci/pci_target_unit/pci_target_if/strd_address_8 has(ve) been forward balanced into : u_pci/configuration/Mmux_w_conf_data_out491111_FRB.
	Register(s) u_pci/pci_target_unit/pci_target_if/strd_address_2 u_pci/pci_target_unit/pci_target_if/strd_address_7 u_pci/pci_target_unit/pci_target_if/strd_address_3 u_pci/configuration/Mmux_w_conf_data_out1343111_FRB has(ve) been forward balanced into : u_pci/configuration/_n2724<8>1_FRB.
	Register(s) u_pci/pci_target_unit/pci_target_if/strd_address_2 u_pci/pci_target_unit/pci_target_if/strd_address_8 u_pci/pci_target_unit/pci_target_if/strd_address_3 has(ve) been forward balanced into : u_pci/configuration/Mmux_w_conf_data_out1142211_FRB.
	Register(s) u_pci/pci_target_unit/pci_target_if/strd_address_3 u_pci/pci_target_unit/pci_target_if/strd_address_2 u_pci/configuration/Mmux_w_conf_data_out1343111_FRB u_pci/pci_target_unit/pci_target_if/strd_address_7 has(ve) been forward balanced into : u_pci/configuration/_n2660<8>1_FRB.
	Register(s) u_pci/pci_target_unit/pci_target_if/strd_address_3 u_pci/pci_target_unit/pci_target_if/strd_address_2 u_pci/pci_target_unit/pci_target_if/strd_address_4 u_pci/configuration/Mmux_w_conf_data_out451_FRB has(ve) been forward balanced into : u_pci/configuration/_n2693<8>1_FRB.
	Register(s) u_pci/pci_target_unit/pci_target_if/strd_address_3 u_pci/pci_target_unit/pci_target_if/strd_address_4 u_pci/pci_target_unit/pci_target_if/strd_address_2 has(ve) been forward balanced into : u_pci/configuration/Mmux_w_conf_data_out14621_FRB.
	Register(s) u_pci/pci_target_unit/pci_target_if/strd_address_3 u_pci/pci_target_unit/pci_target_if/strd_address_8 u_pci/configuration/Mmux_w_conf_data_out114211_FRB has(ve) been forward balanced into : u_pci/configuration/_n2649<8>11_FRB.
	Register(s) u_pci/pci_target_unit/pci_target_if/strd_address_4 u_pci/configuration/Mmux_w_conf_data_out147221_FRB has(ve) been forward balanced into : u_pci/configuration/Mmux_w_conf_data_out114211_FRB.
	Register(s) u_pci/pci_target_unit/pci_target_if/strd_address_4 u_pci/pci_target_unit/pci_target_if/strd_address_2 u_pci/pci_target_unit/pci_target_if/strd_address_3 has(ve) been forward balanced into : u_pci/configuration/Mmux_w_conf_data_out10231_FRB.
	Register(s) u_pci/pci_target_unit/pci_target_if/strd_address_4 u_pci/pci_target_unit/pci_target_if/strd_address_2 u_pci/pci_target_unit/pci_target_if/strd_address_5 u_pci/pci_target_unit/pci_target_if/strd_address_3 has(ve) been forward balanced into : u_pci/configuration/Mmux_w_conf_data_out1182111_FRB.
	Register(s) u_pci/pci_target_unit/pci_target_if/strd_address_4 u_pci/pci_target_unit/pci_target_if/strd_address_3 u_pci/pci_target_unit/pci_target_if/strd_address_2 has(ve) been forward balanced into : u_pci/configuration/Mmux_w_conf_data_out10241_FRB.
	Register(s) u_pci/pci_target_unit/pci_target_if/strd_address_4 u_pci/pci_target_unit/pci_target_if/strd_address_8 u_pci/pci_target_unit/pci_target_if/strd_address_6 u_pci/pci_target_unit/pci_target_if/strd_address_7 has(ve) been forward balanced into : u_pci/configuration/_n2707<8>11_FRB.
	Register(s) u_pci/pci_target_unit/pci_target_if/strd_address_5 u_pci/configuration/Mmux_w_conf_data_out1421111_FRB has(ve) been forward balanced into : u_pci/configuration/Mmux_w_conf_data_out451_FRB.
	Register(s) u_pci/pci_target_unit/pci_target_if/strd_address_5 u_pci/pci_target_unit/pci_target_if/strd_address_6 u_pci/pci_target_unit/pci_target_if/strd_address_7 has(ve) been forward balanced into : u_pci/configuration/Mmux_w_conf_data_out147221_FRB.
	Register(s) u_pci/pci_target_unit/pci_target_if/strd_address_6 u_pci/pci_target_unit/pci_target_if/strd_address_5 u_pci/pci_target_unit/pci_target_if/strd_address_7 has(ve) been forward balanced into : u_pci/configuration/Mmux_w_conf_data_out811121_SW2_FRB.
	Register(s) u_pci/pci_target_unit/pci_target_if/strd_address_7 u_pci/configuration/_n2707<8>11_FRB u_pci/pci_target_unit/pci_target_if/strd_address_2 u_pci/pci_target_unit/pci_target_if/strd_address_5 u_pci/configuration/Mmux_w_conf_data_out1343111_FRB u_pci/pci_target_unit/pci_target_if/strd_address_3 has(ve) been forward balanced into : u_pci/configuration/Mmux_w_conf_data_out10051_FRB.
	Register(s) u_pci/pci_target_unit/pci_target_if/strd_address_8 u_pci/pci_target_unit/pci_target_if/strd_address_2 u_pci/pci_target_unit/pci_target_if/strd_address_4 u_pci/pci_target_unit/pci_target_if/strd_address_7 u_pci/pci_target_unit/pci_target_if/strd_address_6 u_pci/pci_target_unit/pci_target_if/strd_address_5 has(ve) been forward balanced into : u_pci/configuration/Mmux_w_conf_data_out105112_FRB.
	Register(s) u_pci/pci_target_unit/pci_target_if/strd_address_8 u_pci/pci_target_unit/pci_target_if/strd_address_3 u_pci/configuration/Mmux_w_conf_data_out114211_FRB u_pci/configuration/Mmux_w_conf_data_out147221_FRB u_pci/configuration/Mmux_w_conf_data_out10241_FRB has(ve) been forward balanced into : u_pci/configuration/Mmux_w_conf_data_out39211_FRB.
	Register(s) u_pci/pci_target_unit/pci_target_if/strd_address_8 u_pci/pci_target_unit/pci_target_if/strd_address_4 u_pci/pci_target_unit/pci_target_if/strd_address_5 u_pci/pci_target_unit/pci_target_if/strd_address_6 has(ve) been forward balanced into : u_pci/configuration/Mmux_w_conf_data_out1343111_FRB.
	Register(s) u_pci/pci_target_unit/pci_target_if/strd_address_8 u_pci/pci_target_unit/pci_target_if/strd_address_4 u_pci/pci_target_unit/pci_target_if/strd_address_6 u_pci/pci_target_unit/pci_target_if/strd_address_7 u_pci/pci_target_unit/pci_target_if/strd_address_5 has(ve) been forward balanced into : u_pci/configuration/Mmux_w_conf_data_out703111_FRB.
	Register(s) u_pci/pci_target_unit/pci_target_if/strd_address_8 u_pci/pci_target_unit/pci_target_if/strd_address_6 u_pci/pci_target_unit/pci_target_if/strd_address_7 has(ve) been forward balanced into : u_pci/configuration/Mmux_w_conf_data_out1421111_FRB.
	Register(s) u_pci/configuration/cache_lsize_to_wb_bits_sync/sync_data_out_6 has(ve) been backward balanced into : u_pci/configuration/cache_lsize_to_wb_bits_sync/sync_data_out_6_BRB0 u_pci/configuration/cache_lsize_to_wb_bits_sync/sync_data_out_6_BRB1 u_pci/configuration/cache_lsize_to_wb_bits_sync/sync_data_out_6_BRB2 u_pci/configuration/cache_lsize_to_wb_bits_sync/sync_data_out_6_BRB3 u_pci/configuration/cache_lsize_to_wb_bits_sync/sync_data_out_6_BRB4 u_pci/configuration/cache_lsize_to_wb_bits_sync/sync_data_out_6_BRB5.
	Register(s) u_pci/output_backup/mas_ad_en_out has(ve) been backward balanced into : u_pci/output_backup/mas_ad_en_out_BRB0 u_pci/output_backup/mas_ad_en_out_BRB1 u_pci/output_backup/mas_ad_en_out_BRB2 u_pci/output_backup/mas_ad_en_out_BRB3.
	Register(s) u_pci/output_backup/tar_ad_en_out has(ve) been backward balanced into : u_pci/output_backup/tar_ad_en_out_BRB1 u_pci/output_backup/tar_ad_en_out_BRB2 u_pci/output_backup/tar_ad_en_out_BRB3 u_pci/output_backup/tar_ad_en_out_BRB4 u_pci/output_backup/tar_ad_en_out_BRB5 u_pci/output_backup/tar_ad_en_out_BRB6 u_pci/output_backup/tar_ad_en_out_BRB7.
	Register(s) u_pci/output_backup/trdy_en_out has(ve) been backward balanced into : u_pci/output_backup/trdy_en_out_BRB0 u_pci/output_backup/trdy_en_out_BRB1 u_pci/output_backup/trdy_en_out_BRB2 u_pci/output_backup/trdy_en_out_BRB3 u_pci/output_backup/trdy_en_out_BRB4 u_pci/output_backup/trdy_en_out_BRB5.
	Register(s) u_pci/pci_target_unit/pci_target_sm/c_state_FSM_FFd1 has(ve) been backward balanced into : u_pci/pci_target_unit/pci_target_sm/c_state_FSM_FFd1_BRB0 u_pci/pci_target_unit/pci_target_sm/c_state_FSM_FFd1_BRB1 u_pci/pci_target_unit/pci_target_sm/c_state_FSM_FFd1_BRB2 u_pci/pci_target_unit/pci_target_sm/c_state_FSM_FFd1_BRB3 u_pci/pci_target_unit/pci_target_sm/c_state_FSM_FFd1_BRB4 u_pci/pci_target_unit/pci_target_sm/c_state_FSM_FFd1_BRB5.
	Register(s) u_pci/pci_target_unit/pci_target_sm/c_state_FSM_FFd2 has(ve) been backward balanced into : u_pci/pci_target_unit/pci_target_sm/c_state_FSM_FFd2_BRB0 u_pci/pci_target_unit/pci_target_sm/c_state_FSM_FFd2_BRB1 u_pci/pci_target_unit/pci_target_sm/c_state_FSM_FFd2_BRB2 u_pci/pci_target_unit/pci_target_sm/c_state_FSM_FFd2_BRB3 u_pci/pci_target_unit/pci_target_sm/c_state_FSM_FFd2_BRB4.
	Register(s) u_pci/pci_target_unit/wishbone_master/wb_sel_o_0 has(ve) been backward balanced into : u_pci/pci_target_unit/wishbone_master/wb_sel_o_0_BRB0 u_pci/pci_target_unit/wishbone_master/wb_sel_o_0_BRB1 u_pci/pci_target_unit/wishbone_master/wb_sel_o_0_BRB2 u_pci/pci_target_unit/wishbone_master/wb_sel_o_0_BRB3 u_pci/pci_target_unit/wishbone_master/wb_sel_o_0_BRB4 u_pci/pci_target_unit/wishbone_master/wb_sel_o_0_BRB5.
	Register(s) u_pci/pci_target_unit/wishbone_master/wb_sel_o_1 has(ve) been backward balanced into : u_pci/pci_target_unit/wishbone_master/wb_sel_o_1_BRB0 u_pci/pci_target_unit/wishbone_master/wb_sel_o_1_BRB1 u_pci/pci_target_unit/wishbone_master/wb_sel_o_1_BRB2 u_pci/pci_target_unit/wishbone_master/wb_sel_o_1_BRB3 u_pci/pci_target_unit/wishbone_master/wb_sel_o_1_BRB4 u_pci/pci_target_unit/wishbone_master/wb_sel_o_1_BRB5.
	Register(s) u_pci/pci_target_unit/wishbone_master/wb_sel_o_2 has(ve) been backward balanced into : u_pci/pci_target_unit/wishbone_master/wb_sel_o_2_BRB0 u_pci/pci_target_unit/wishbone_master/wb_sel_o_2_BRB1 u_pci/pci_target_unit/wishbone_master/wb_sel_o_2_BRB2 u_pci/pci_target_unit/wishbone_master/wb_sel_o_2_BRB3 u_pci/pci_target_unit/wishbone_master/wb_sel_o_2_BRB4 u_pci/pci_target_unit/wishbone_master/wb_sel_o_2_BRB5.
	Register(s) u_pci/pci_target_unit/wishbone_master/wb_sel_o_3 has(ve) been backward balanced into : u_pci/pci_target_unit/wishbone_master/wb_sel_o_3_BRB0 u_pci/pci_target_unit/wishbone_master/wb_sel_o_3_BRB1 u_pci/pci_target_unit/wishbone_master/wb_sel_o_3_BRB2 u_pci/pci_target_unit/wishbone_master/wb_sel_o_3_BRB3 u_pci/pci_target_unit/wishbone_master/wb_sel_o_3_BRB4 u_pci/pci_target_unit/wishbone_master/wb_sel_o_3_BRB5.
Unit <TISC> processed.
Replicating register u_pci/pci_io_mux/IOB[31].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[30].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[29].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[28].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[27].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[26].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[25].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[24].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[23].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[22].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[21].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[20].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[19].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[18].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[17].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[16].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[15].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[14].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[13].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[12].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[11].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[10].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[9].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[8].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[7].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[6].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[5].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[4].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[3].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[2].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[1].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/IOB[0].ad_iob/dat_out to handle IOB=TRUE attribute
Replicating register u_pci/pci_io_mux/cbe_iob2/dat_out to handle IOB=TRUE attribute

FlipFlop gb_master/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop gb_master/state_FSM_FFd11 has been replicated 1 time(s)
FlipFlop gb_master/state_FSM_FFd12 has been replicated 1 time(s)
FlipFlop gb_master/state_FSM_FFd13 has been replicated 1 time(s)
FlipFlop gb_master/state_FSM_FFd14 has been replicated 1 time(s)
FlipFlop gb_master/state_FSM_FFd15 has been replicated 1 time(s)
FlipFlop gb_master/state_FSM_FFd17 has been replicated 1 time(s)
FlipFlop gb_master/state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop gb_master/state_FSM_FFd21 has been replicated 1 time(s)
FlipFlop gb_master/state_FSM_FFd25 has been replicated 1 time(s)
FlipFlop gb_master/state_FSM_FFd27 has been replicated 1 time(s)
FlipFlop gb_master/state_FSM_FFd28 has been replicated 1 time(s)
FlipFlop gb_master/state_FSM_FFd3 has been replicated 1 time(s)
FlipFlop gb_master/state_FSM_FFd4 has been replicated 1 time(s)
FlipFlop gb_master/state_FSM_FFd8 has been replicated 1 time(s)
FlipFlop gb_master/u_clkgen/clock_enable has been replicated 10 time(s)
FlipFlop u_bridge/wb_adr_o_2 has been replicated 1 time(s)
FlipFlop u_bridge/wb_adr_o_20 has been replicated 5 time(s)
FlipFlop u_bridge/wb_adr_o_3 has been replicated 1 time(s)
FlipFlop u_bridge/wb_adr_o_6 has been replicated 1 time(s)
FlipFlop u_intercon/u_arbiter/lgnt0 has been replicated 1 time(s)
FlipFlop u_intercon/u_arbiter/lgnt1 has been replicated 16 time(s)
FlipFlop u_pci/configuration/Mmux_w_conf_data_out114211_FRB has been replicated 1 time(s)
FlipFlop u_pci/configuration/Mmux_w_conf_data_out1343111_FRB has been replicated 1 time(s)
FlipFlop u_pci/configuration/Mmux_w_conf_data_out39211_FRB has been replicated 1 time(s)
FlipFlop u_pci/configuration/Mmux_w_conf_data_out703111_FRB has been replicated 1 time(s)
FlipFlop u_pci/configuration/_n2605<8>1_FRB has been replicated 2 time(s)
FlipFlop u_pci/configuration/_n2618<8>1_FRB has been replicated 2 time(s)
FlipFlop u_pci/configuration/_n2636<8>1_FRB has been replicated 1 time(s)
FlipFlop u_pci/configuration/_n2649<8>11_FRB has been replicated 1 time(s)
FlipFlop u_pci/configuration/_n2654<8>1_FRB has been replicated 3 time(s)
FlipFlop u_pci/configuration/_n2660<8>1_FRB has been replicated 1 time(s)
FlipFlop u_pci/configuration/_n2707<8>11_FRB has been replicated 1 time(s)
FlipFlop u_pci/configuration/_n2724<8>1_FRB has been replicated 2 time(s)
FlipFlop u_pci/configuration/init_complete has been replicated 6 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_0 has been replicated 1 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_1 has been replicated 1 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_10 has been replicated 1 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_12 has been replicated 1 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_13 has been replicated 1 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_14 has been replicated 1 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_15 has been replicated 1 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_16 has been replicated 1 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_17 has been replicated 1 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_18 has been replicated 1 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_19 has been replicated 1 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_2 has been replicated 4 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_20 has been replicated 1 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_21 has been replicated 1 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_22 has been replicated 1 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_23 has been replicated 1 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_24 has been replicated 1 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_25 has been replicated 1 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_26 has been replicated 1 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_27 has been replicated 1 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_28 has been replicated 1 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_29 has been replicated 1 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_3 has been replicated 3 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_30 has been replicated 1 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_31 has been replicated 1 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_4 has been replicated 3 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_5 has been replicated 3 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_6 has been replicated 3 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_7 has been replicated 3 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_8 has been replicated 3 time(s)
FlipFlop u_pci/input_register/pci_ad_reg_out_9 has been replicated 1 time(s)
FlipFlop u_pci/input_register/pci_cbe_reg_out_0 has been replicated 2 time(s)
FlipFlop u_pci/input_register/pci_cbe_reg_out_1 has been replicated 4 time(s)
FlipFlop u_pci/input_register/pci_cbe_reg_out_2 has been replicated 3 time(s)
FlipFlop u_pci/input_register/pci_cbe_reg_out_3 has been replicated 5 time(s)
FlipFlop u_pci/input_register/pci_frame_reg_out has been replicated 3 time(s)
FlipFlop u_pci/input_register/pci_irdy_reg_out has been replicated 2 time(s)
FlipFlop u_pci/output_backup/tar_ad_en_out_BRB1 has been replicated 2 time(s)
FlipFlop u_pci/output_backup/trdy_out has been replicated 3 time(s)
FlipFlop u_pci/pci_target_unit/del_sync/comp_cycle_count_16 has been replicated 1 time(s)
FlipFlop u_pci/pci_target_unit/del_sync/req_comp_pending has been replicated 3 time(s)
FlipFlop u_pci/pci_target_unit/del_sync/req_req_pending has been replicated 3 time(s)
FlipFlop u_pci/pci_target_unit/fifos/pcir_fifo_ctrl/rclk_wgrey_addr_0 has been replicated 1 time(s)
FlipFlop u_pci/pci_target_unit/fifos/pcir_fifo_ctrl/rgrey_addr_0 has been replicated 1 time(s)
FlipFlop u_pci/pci_target_unit/pci_target_if/async_reset_as_pcir_flush/async_reset_data_out has been replicated 1 time(s)
FlipFlop u_pci/pci_target_unit/pci_target_if/strd_address_2 has been replicated 7 time(s)
FlipFlop u_pci/pci_target_unit/pci_target_if/strd_address_3 has been replicated 8 time(s)
FlipFlop u_pci/pci_target_unit/pci_target_if/strd_address_4 has been replicated 4 time(s)
FlipFlop u_pci/pci_target_unit/pci_target_if/strd_address_5 has been replicated 5 time(s)
FlipFlop u_pci/pci_target_unit/pci_target_if/strd_address_6 has been replicated 3 time(s)
FlipFlop u_pci/pci_target_unit/pci_target_if/strd_address_7 has been replicated 4 time(s)
FlipFlop u_pci/pci_target_unit/pci_target_if/strd_address_8 has been replicated 4 time(s)
FlipFlop u_pci/pci_target_unit/pci_target_if/strd_address_9 has been replicated 4 time(s)
FlipFlop u_pci/pci_target_unit/pci_target_sm/backoff has been replicated 1 time(s)
FlipFlop u_pci/pci_target_unit/pci_target_sm/bckp_trdy_reg has been replicated 5 time(s)
FlipFlop u_pci/pci_target_unit/pci_target_sm/cnf_progress has been replicated 5 time(s)
FlipFlop u_pci/pci_target_unit/pci_target_sm/norm_access_to_conf_reg has been replicated 5 time(s)
FlipFlop u_pci/pci_target_unit/pci_target_sm/previous_frame has been replicated 1 time(s)
FlipFlop u_pci/pci_target_unit/pci_target_sm/rw_cbe0 has been replicated 2 time(s)
FlipFlop u_pci/pci_target_unit/wishbone_master/addr_cnt_out_2 has been replicated 1 time(s)
FlipFlop u_pci/pci_target_unit/wishbone_master/addr_cnt_out_20 has been replicated 5 time(s)
FlipFlop u_pci/pci_target_unit/wishbone_master/addr_cnt_out_3 has been replicated 1 time(s)
FlipFlop u_pci/pci_target_unit/wishbone_master/addr_cnt_out_6 has been replicated 1 time(s)
FlipFlop u_pci/pci_target_unit/wishbone_master/addr_into_cnt_reg has been replicated 4 time(s)
FlipFlop u_pci/pci_target_unit/wishbone_master/c_state_FSM_FFd2 has been replicated 5 time(s)
FlipFlop u_pci/pci_target_unit/wishbone_master/c_state_FSM_FFd3 has been replicated 4 time(s)
FlipFlop u_pci/pci_target_unit/wishbone_master/first_data_is_burst_reg has been replicated 1 time(s)
FlipFlop u_pci/pci_target_unit/wishbone_master/w_attempt has been replicated 4 time(s)
FlipFlop u_pci/pci_target_unit/wishbone_master/wb_we_o has been replicated 3 time(s)

Final Macro Processing ...

Processing Unit <TISC> :
	Found 2-bit shift register for signal <gb_master/gad_oe_b_debug_delayed>.
	Found 2-bit shift register for signal <gb_master/gsel_out_debug_delayed_3>.
	Found 2-bit shift register for signal <gb_master/gsel_out_debug_delayed_2>.
	Found 2-bit shift register for signal <gb_master/gsel_out_debug_delayed_1>.
	Found 2-bit shift register for signal <gb_master/gsel_out_debug_delayed_0>.
	Found 2-bit shift register for signal <gb_master/gad_out_debug_delayed_7>.
	Found 2-bit shift register for signal <gb_master/gad_out_debug_delayed_6>.
	Found 2-bit shift register for signal <gb_master/gad_out_debug_delayed_5>.
	Found 2-bit shift register for signal <gb_master/gad_out_debug_delayed_4>.
	Found 2-bit shift register for signal <gb_master/gad_out_debug_delayed_3>.
	Found 2-bit shift register for signal <gb_master/gad_out_debug_delayed_2>.
	Found 2-bit shift register for signal <gb_master/gad_out_debug_delayed_1>.
	Found 2-bit shift register for signal <gb_master/gad_out_debug_delayed_0>.
	Found 2-bit shift register for signal <gb_master/grdwr_b_out_debug_delayed>.
Unit <TISC> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1394
 Flip-Flops                                            : 1394
# Shift Registers                                      : 14
 2-bit shift register                                  : 14

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TISC.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3717
#      BUF                         : 396
#      GND                         : 5
#      INV                         : 182
#      LUT1                        : 430
#      LUT2                        : 232
#      LUT3                        : 633
#      LUT4                        : 308
#      LUT5                        : 206
#      LUT6                        : 618
#      MUXCY                       : 62
#      MUXCY_L                     : 449
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 28
#      MUXF8                       : 4
#      VCC                         : 5
#      XORCY                       : 156
# FlipFlops/Latches                : 4273
#      FD                          : 487
#      FDC                         : 491
#      FDCE                        : 536
#      FDE                         : 926
#      FDP                         : 1204
#      FDPE                        : 59
#      FDR                         : 203
#      FDRE                        : 337
#      FDS                         : 28
#      LDC                         : 2
# RAMS                             : 20
#      RAM16X1D                    : 8
#      RAMB16BWER                  : 8
#      RAMB8BWER                   : 4
# Shift Registers                  : 320
#      SRL16                       : 142
#      SRL16E                      : 2
#      SRLC16E                     : 112
#      SRLC32E                     : 64
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 85
#      IBUF                        : 10
#      IBUFG                       : 1
#      IOBUF                       : 55
#      OBUF                        : 15
#      OBUFT                       : 4
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 310
#      BSCAN_SPARTAN6              : 1
#      CFGLUT5                     : 288
#      glitcbus_ologic             : 8
#      IODELAY2                    : 13

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:            4174  out of  11440    36%  
 Number of Slice LUTs:                 2945  out of   5720    51%  
    Number used as Logic:              2609  out of   5720    45%  
    Number used as Memory:              336  out of   1440    23%  
       Number used as RAM:               16
       Number used as SRL:              320

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5776
   Number with an unused Flip Flop:    1602  out of   5776    27%  
   Number with an unused LUT:          2831  out of   5776    49%  
   Number of fully used LUT-FF pairs:  1343  out of   5776    23%  
   Number of unique control sets:       925

IO Utilization: 
 Number of IOs:                          86
 Number of bonded IOBs:                  85  out of    102    83%  
    IOB Flip Flops/Latches:              99

Specific Feature Utilization:
 Number of Block RAM/FIFO:               10  out of     32    31%  
    Number using Block RAM only:         10
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------+------------------------------------------------------------+-------+
Clock Signal                                                              | Clock buffer(FF name)                                      | Load  |
--------------------------------------------------------------------------+------------------------------------------------------------+-------+
pci_clk                                                                   | IBUFG+BUFG                                                 | 3805  |
pci_clk                                                                   | DCM_SP:CLK0                                                | 2     |
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                             | BUFG                                                       | 715   |
u_icon/CONTROL1<13>(u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE:O)| NONE(*)(u_ila1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)         | 1     |
u_icon/CONTROL0<13>(u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(u_ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)         | 1     |
MOSI_OBUF                                                                 | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_FALLING)| 30    |
u_bridge/done                                                             | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_FALLING)| 2     |
u_bridge/wb_dat_i_31                                                      | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/U_FALLING)| 2     |
u_bridge/wb_dat_i_30                                                      | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[30].SYNC_IN_CELL/U_FALLING)| 2     |
u_bridge/wb_dat_i_29                                                      | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/U_FALLING)| 2     |
u_bridge/wb_dat_i_28                                                      | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[28].SYNC_IN_CELL/U_FALLING)| 2     |
u_bridge/wb_dat_i_27                                                      | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[27].SYNC_IN_CELL/U_FALLING)| 2     |
u_bridge/wb_dat_i_26                                                      | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[26].SYNC_IN_CELL/U_FALLING)| 2     |
u_bridge/wb_dat_i_25                                                      | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/U_FALLING)| 2     |
u_bridge/wb_dat_i_24                                                      | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/U_FALLING)| 2     |
u_bridge/wb_dat_i_23                                                      | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/U_FALLING)| 2     |
u_bridge/wb_dat_i_22                                                      | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[22].SYNC_IN_CELL/U_FALLING)| 2     |
u_bridge/wb_dat_i_21                                                      | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[21].SYNC_IN_CELL/U_FALLING)| 2     |
u_bridge/wb_dat_i_20                                                      | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[20].SYNC_IN_CELL/U_FALLING)| 2     |
u_bridge/wb_dat_i_19                                                      | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[19].SYNC_IN_CELL/U_FALLING)| 2     |
u_bridge/wb_dat_i_18                                                      | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/U_FALLING)| 2     |
u_bridge/wb_dat_i_17                                                      | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[17].SYNC_IN_CELL/U_FALLING)| 2     |
u_bridge/wb_dat_i_16                                                      | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/U_FALLING)| 2     |
u_bridge/wb_dat_i_15                                                      | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/U_FALLING)| 2     |
u_bridge/wb_dat_i_14                                                      | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/U_FALLING)| 2     |
u_bridge/wb_dat_i_13                                                      | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/U_FALLING)| 2     |
u_bridge/wb_dat_i_12                                                      | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/U_FALLING)| 2     |
u_bridge/wb_dat_i_11                                                      | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/U_FALLING)| 2     |
u_bridge/wb_dat_i_10                                                      | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/U_FALLING)| 2     |
u_bridge/wb_dat_i_9                                                       | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/U_FALLING) | 2     |
u_bridge/wb_dat_i_8                                                       | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/U_FALLING) | 2     |
u_bridge/wb_dat_i_7                                                       | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/U_FALLING) | 2     |
u_bridge/wb_dat_i_6                                                       | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/U_FALLING) | 2     |
u_bridge/wb_dat_i_5                                                       | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/U_FALLING) | 2     |
u_bridge/wb_dat_i_4                                                       | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/U_FALLING) | 2     |
u_bridge/wb_dat_i_3                                                       | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/U_FALLING) | 2     |
u_bridge/wb_dat_i_2                                                       | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/U_FALLING) | 2     |
u_bridge/wb_dat_i_1                                                       | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/U_FALLING) | 2     |
u_bridge/wb_dat_i_0                                                       | NONE(u_vio/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/U_FALLING) | 2     |
u_icon/U0/iUPDATE_OUT                                                     | NONE(u_icon/U0/U_ICON/U_iDATA_CMD)                         | 1     |
--------------------------------------------------------------------------+------------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.240ns (Maximum Frequency: 121.356MHz)
   Minimum input arrival time before clock: 7.725ns
   Maximum output required time after clock: 6.851ns
   Maximum combinational path delay: 6.123ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'pci_clk'
  Clock period: 7.161ns (frequency: 139.637MHz)
  Total number of paths / destination ports: 59530 / 5229
-------------------------------------------------------------------------
Delay:               7.161ns (Levels of Logic = 5)
  Source:            u_bridge/wb_adr_o_20_1 (FF)
  Destination:       u_pci/pci_target_unit/wishbone_master/wb_sel_o_3_BRB0 (FF)
  Source Clock:      pci_clk rising
  Destination Clock: pci_clk rising

  Data Path: u_bridge/wb_adr_o_20_1 to u_pci/pci_target_unit/wishbone_master/wb_sel_o_3_BRB0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.447   0.943  u_bridge/wb_adr_o_20_1 (u_bridge/wb_adr_o_20_1)
     LUT3:I0->O            4   0.205   0.788  u_intercon/Mmux_adr131_1 (u_intercon/Mmux_adr131)
     LUT6:I4->O            9   0.203   1.077  u_intercon/Mmux_muxed_ack12 (u_intercon/Mmux_muxed_ack11)
     LUT6:I2->O           11   0.203   0.883  u_intercon/pcic_ack_o1 (pcic_ack_i)
     LUT6:I5->O            3   0.205   0.879  u_pci/pci_target_unit/wishbone_master/c_state_FSM_FFd3-In_1 (u_pci/pci_target_unit/wishbone_master/c_state_FSM_FFd3-In1)
     LUT5:I2->O            8   0.205   0.802  u_pci/pci_target_unit/wishbone_master/_n0404_inv1 (u_pci/pci_target_unit/wishbone_master/_n0404_inv)
     FDCE:CE                   0.322          u_pci/pci_target_unit/wishbone_master/wb_sel_o_1_BRB0
    ----------------------------------------
    Total                      7.161ns (1.790ns logic, 5.371ns route)
                                       (25.0% logic, 75.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 8.240ns (frequency: 121.356MHz)
  Total number of paths / destination ports: 10709 / 1201
-------------------------------------------------------------------------
Delay:               8.240ns (Levels of Logic = 8)
  Source:            u_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:       u_vio/U0/I_VIO/U_STATUS/U_TDO (FF)
  Source Clock:      u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: u_icon/U0/U_ICON/U_SYNC/U_SYNC to u_vio/U0/I_VIO/U_STATUS/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.721  U0/U_ICON/U_SYNC/U_SYNC (U0/U_ICON/iSYNC)
     LUT2:I0->O            9   0.203   0.829  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     BUF:I->O             10   0.206   1.104  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID_10 (U0/U_ICON/U_CTRL_OUT/U_DATA_VALID_10)
     LUT4:I0->O            7   0.203   0.773  U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[1].U_LCE (CONTROL2<5>)
     end scope: 'u_icon:CONTROL2<5>'
     begin scope: 'u_vio:CONTROL<5>'
     BUF:I->O             10   0.206   1.085  CONTROL<5>_29 (CONTROL<5>_29)
     LUT6:I3->O            1   0.205   0.827  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O25 (U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O24)
     LUT6:I2->O            1   0.203   0.924  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O29 (U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O28)
     LUT5:I0->O            1   0.203   0.000  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O210 (U0/I_VIO/U_STATUS/TDO_next)
     FDE:D                     0.102          U0/I_VIO/U_STATUS/U_TDO
    ----------------------------------------
    Total                      8.240ns (1.978ns logic, 6.262ns route)
                                       (24.0% logic, 76.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u_icon/U0/iUPDATE_OUT'
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      u_icon/U0/iUPDATE_OUT rising
  Destination Clock: u_icon/U0/iUPDATE_OUT rising

  Data Path: u_icon/U0/U_ICON/U_iDATA_CMD to u_icon/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.206   0.579  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.102          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pci_clk'
  Total number of paths / destination ports: 3443 / 2539
-------------------------------------------------------------------------
Offset:              6.553ns (Levels of Logic = 6)
  Source:            u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       u_ila1/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/F_TW[70].U_TREG (FF)
  Destination Clock: pci_clk rising

  Data Path: u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to u_ila1/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/F_TW[70].U_TREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.651  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O            9   0.205   0.829  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     BUF:I->O              9   0.206   1.077  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID_6 (U0/U_ICON/U_CTRL_OUT/U_DATA_VALID_6)
     LUT4:I0->O            9   0.203   0.829  U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_HCE (CONTROL1<21>)
     end scope: 'u_icon:CONTROL1<21>'
     begin scope: 'u_ila1:CONTROL<21>'
     BUF:I->O             10   0.206   0.856  CONTROL<21>_38 (CONTROL<21>_38)
     BUF:I->O             10   0.206   0.856  CONTROL<21>_4 (CONTROL<21>_4)
     FDP:PRE                   0.430          U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[9].U_IREG
    ----------------------------------------
    Total                      6.553ns (1.456ns logic, 5.097ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 838 / 781
-------------------------------------------------------------------------
Offset:              7.725ns (Levels of Logic = 8)
  Source:            u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       u_vio/U0/I_VIO/U_STATUS/U_TDO (FF)
  Destination Clock: u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to u_vio/U0/I_VIO/U_STATUS/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.651  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O            9   0.205   0.829  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     BUF:I->O             10   0.206   1.104  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID_10 (U0/U_ICON/U_CTRL_OUT/U_DATA_VALID_10)
     LUT4:I0->O            7   0.203   0.773  U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[1].U_LCE (CONTROL2<5>)
     end scope: 'u_icon:CONTROL2<5>'
     begin scope: 'u_vio:CONTROL<5>'
     BUF:I->O             10   0.206   1.085  CONTROL<5>_29 (CONTROL<5>_29)
     LUT6:I3->O            1   0.205   0.827  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O25 (U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O24)
     LUT6:I2->O            1   0.203   0.924  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O29 (U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O28)
     LUT5:I0->O            1   0.203   0.000  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O210 (U0/I_VIO/U_STATUS/TDO_next)
     FDE:D                     0.102          U0/I_VIO/U_STATUS/U_TDO
    ----------------------------------------
    Total                      7.725ns (1.533ns logic, 6.192ns route)
                                       (19.8% logic, 80.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_icon/U0/iUPDATE_OUT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.831ns (Levels of Logic = 1)
  Source:            u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL (PAD)
  Destination:       u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination Clock: u_icon/U0/iUPDATE_OUT rising

  Data Path: u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL to u_icon/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     2   0.000   0.616  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/U_ICON/iSEL)
     INV:I->O              1   0.206   0.579  U0/U_ICON/U_iSEL_n (U0/U_ICON/iSEL_n)
     FDC:CLR                   0.430          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.831ns (0.636ns logic, 1.195ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pci_clk'
  Total number of paths / destination ports: 1674 / 1226
-------------------------------------------------------------------------
Offset:              4.859ns (Levels of Logic = 4)
  Source:            gb_master/state_FSM_FFd25 (FF)
  Destination:       gb_master/LOOP[4].u_ologic:OFF_D1 (PAD)
  Source Clock:      pci_clk rising

  Data Path: gb_master/state_FSM_FFd25 to gb_master/LOOP[4].u_ologic:OFF_D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   1.174  gb_master/state_FSM_FFd25 (gb_master/state_FSM_FFd25)
     LUT5:I0->O            1   0.203   0.580  gb_master/glitcbus_data_out_mux<12>1 (gb_master/glitcbus_data_out_mux<12>)
     LUT6:I5->O            1   0.205   0.580  gb_master/glitcbus_data_out_mux<12>2 (gb_master/glitcbus_data_out_mux<12>1)
     LUT6:I5->O            1   0.205   0.684  gb_master/glitcbus_data_out_mux<12>3 (gb_master/glitcbus_data_out_mux<12>2)
     LUT6:I4->O            1   0.203   0.579  gb_master/glitcbus_data_out_mux<12>6 (gb_master/glitcbus_data_out_mux<4>)
    glitcbus_ologic:OFF_D1        0.000          gb_master/LOOP[4].u_ologic
    ----------------------------------------
    Total                      4.859ns (1.263ns logic, 3.596ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 3217 / 297
-------------------------------------------------------------------------
Offset:              6.851ns (Levels of Logic = 6)
  Source:            u_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:       u_ila1/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/U_G/I_TW_GTE16.F_TW[8].I_NO_RPM.U_SRLA:CE (PAD)
  Source Clock:      u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: u_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to u_ila1/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/U_G/I_TW_GTE16.F_TW[8].I_NO_RPM.U_SRLA:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.447   1.104  U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (U0/U_ICON/iCORE_ID<0>)
     LUT4:I0->O            8   0.203   0.802  U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT (U0/U_ICON/iCORE_ID_SEL<0>)
     BUF:I->O              9   0.206   0.934  U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT_3 (U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT_3)
     LUT4:I2->O            9   0.203   0.829  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE (CONTROL0<21>)
     end scope: 'u_icon:CONTROL0<21>'
     begin scope: 'u_ila0:CONTROL<21>'
     BUF:I->O             10   0.206   0.856  CONTROL<21>_37 (CONTROL<21>_37)
     BUF:I->O             10   0.206   0.856  CONTROL<21>_1 (CONTROL<21>_1)
    CFGLUT5:CE                 0.000          U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/U_G/I_TW_GTE16.F_TW[8].I_NO_RPM.U_SRLD
    ----------------------------------------
    Total                      6.851ns (1.471ns logic, 5.380ns route)
                                       (21.5% logic, 78.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 621 / 609
-------------------------------------------------------------------------
Delay:               6.123ns (Levels of Logic = 6)
  Source:            u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       u_ila1/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/U_G/I_TW_GTE16.F_TW[8].I_NO_RPM.U_SRLA:CE (PAD)

  Data Path: u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to u_ila1/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/U_G/I_TW_GTE16.F_TW[8].I_NO_RPM.U_SRLA:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.651  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O            9   0.205   0.829  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     BUF:I->O              9   0.206   1.077  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID_6 (U0/U_ICON/U_CTRL_OUT/U_DATA_VALID_6)
     LUT4:I0->O            9   0.203   0.829  U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_HCE (CONTROL1<21>)
     end scope: 'u_icon:CONTROL1<21>'
     begin scope: 'u_ila1:CONTROL<21>'
     BUF:I->O             10   0.206   0.856  CONTROL<21>_37 (CONTROL<21>_37)
     BUF:I->O             10   0.206   0.856  CONTROL<21>_1 (CONTROL<21>_1)
    CFGLUT5:CE                 0.000          U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/U_G/I_TW_GTE16.F_TW[8].I_NO_RPM.U_SRLD
    ----------------------------------------
    Total                      6.123ns (1.026ns logic, 5.097ns route)
                                       (16.8% logic, 83.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock MOSI_OBUF
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    3.775|         |    3.775|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pci_clk
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
pci_clk                                      |    7.161|         |         |         |
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    7.281|         |         |         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/done
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    3.775|         |    3.775|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_0
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    2.686|         |    2.686|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_1
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    2.741|         |    2.741|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_10
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    2.686|         |    2.686|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_11
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    2.686|         |    2.686|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_12
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    2.741|         |    2.741|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_13
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    2.741|         |    2.741|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_14
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    2.741|         |    2.741|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_15
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    2.741|         |    2.741|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_16
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    2.741|         |    2.741|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_17
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    2.741|         |    2.741|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_18
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    2.741|         |    2.741|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_19
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    2.741|         |    2.741|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_2
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    3.775|         |    3.775|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_20
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    2.741|         |    2.741|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_21
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    2.741|         |    2.741|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_22
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    2.741|         |    2.741|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_23
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    2.741|         |    2.741|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_24
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    3.775|         |    3.775|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_25
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    3.775|         |    3.775|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_26
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    3.775|         |    3.775|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_27
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    3.775|         |    3.775|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_28
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    3.775|         |    3.775|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_29
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    3.775|         |    3.775|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_3
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    3.775|         |    3.775|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_30
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    3.775|         |    3.775|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_31
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    3.775|         |    3.775|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_4
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    3.748|         |    3.748|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_5
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    3.748|         |    3.748|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_6
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    3.748|         |    3.748|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_7
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    3.748|         |    3.748|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_8
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    3.748|         |    3.748|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_bridge/wb_dat_i_9
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    3.748|         |    3.748|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_icon/CONTROL0<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pci_clk        |         |         |    2.795|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_icon/CONTROL1<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pci_clk        |         |         |    2.795|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
MOSI_OBUF                                    |    1.562|    1.562|         |         |
pci_clk                                      |    3.636|         |         |         |
u_bridge/done                                |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_0                          |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_1                          |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_10                         |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_11                         |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_12                         |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_13                         |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_14                         |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_15                         |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_16                         |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_17                         |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_18                         |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_19                         |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_2                          |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_20                         |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_21                         |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_22                         |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_23                         |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_24                         |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_25                         |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_26                         |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_27                         |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_28                         |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_29                         |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_3                          |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_30                         |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_31                         |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_4                          |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_5                          |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_6                          |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_7                          |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_8                          |    1.562|    1.562|         |         |
u_bridge/wb_dat_i_9                          |    1.562|    1.562|         |         |
u_icon/CONTROL0<13>                          |         |    4.267|         |         |
u_icon/CONTROL1<13>                          |         |    4.267|         |         |
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    8.240|         |         |         |
u_icon/U0/iUPDATE_OUT                        |    2.583|         |         |         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_icon/U0/iUPDATE_OUT
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
u_icon/U0/iUPDATE_OUT|    1.984|         |         |         |
---------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 55.00 secs
Total CPU time to Xst completion: 55.60 secs
 
--> 

Total memory usage is 324480 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1503 (   0 filtered)
Number of infos    :   45 (   0 filtered)

