Reading OpenROAD database at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/27-openroad-globalplacement/tiny_tonegen.odb'…
Reading library file at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting RC values…
[WARNING GRT-0097] No global routing found for nets.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053945    0.251389    0.130771    0.130771 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000    0.130771 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.009185    0.154802    0.750271    0.881042 v _227_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.154802    0.000010    0.881051 v _171_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005134    0.253055    0.201206    1.082257 ^ _171_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _083_ (net)
                      0.253055    0.000020    1.082276 ^ _172_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003152    0.153312    0.130634    1.212910 v _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.153312    0.000002    1.212912 v _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.212912   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053945    0.251389    0.130771    0.130771 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000    0.130771 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.380771   clock uncertainty
                                  0.000000    0.380771   clock reconvergence pessimism
                                  0.153714    0.534485   library hold time
                                              0.534485   data required time
---------------------------------------------------------------------------------------------
                                              0.534485   data required time
                                             -1.212912   data arrival time
---------------------------------------------------------------------------------------------
                                              0.678427   slack (MET)


Startpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053945    0.251389    0.130954    0.130954 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000    0.130954 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.012696    0.180138    0.773911    0.904865 v _225_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.180138    0.000059    0.904923 v _167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004165    0.244278    0.182416    1.087339 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _081_ (net)
                      0.244278    0.000001    1.087340 ^ _168_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003204    0.201011    0.169163    1.256503 v _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.201011    0.000003    1.256506 v _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.256506   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053945    0.251389    0.130954    0.130954 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000    0.130954 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.380954   clock uncertainty
                                  0.000000    0.380954   clock reconvergence pessimism
                                  0.144992    0.525946   library hold time
                                              0.525946   data required time
---------------------------------------------------------------------------------------------
                                              0.525946   data required time
                                             -1.256506   data arrival time
---------------------------------------------------------------------------------------------
                                              0.730561   slack (MET)


Startpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053945    0.251389    0.130971    0.130971 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000    0.130971 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.012368    0.177422    0.771699    0.902670 v _224_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.177422    0.000060    0.902729 v _164_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004215    0.236574    0.193635    1.096364 ^ _164_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _079_ (net)
                      0.236574    0.000002    1.096367 ^ _165_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003147    0.184322    0.167013    1.263380 v _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.184322    0.000002    1.263382 v _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.263382   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053945    0.251389    0.130971    0.130971 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000    0.130971 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.380971   clock uncertainty
                                  0.000000    0.380971   clock reconvergence pessimism
                                  0.148044    0.529014   library hold time
                                              0.529014   data required time
---------------------------------------------------------------------------------------------
                                              0.529014   data required time
                                             -1.263382   data arrival time
---------------------------------------------------------------------------------------------
                                              0.734368   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053945    0.251389    0.130823    0.130823 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000    0.130823 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.020733    0.420245    1.067950    1.198773 ^ _222_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.420245    0.000053    1.198826 ^ _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003226    0.162797    0.113969    1.312795 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.162797    0.000003    1.312797 v _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.312797   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053945    0.251389    0.130823    0.130823 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000    0.130823 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.380823   clock uncertainty
                                  0.000000    0.380823   clock reconvergence pessimism
                                  0.151980    0.532802   library hold time
                                              0.532802   data required time
---------------------------------------------------------------------------------------------
                                              0.532802   data required time
                                             -1.312797   data arrival time
---------------------------------------------------------------------------------------------
                                              0.779995   slack (MET)


Startpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053945    0.251389    0.130786    0.130786 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000    0.130786 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.017003    0.223264    0.802989    0.933775 v _226_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.223264    0.000009    0.933783 v _169_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005216    0.285733    0.264172    1.197955 ^ _169_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _082_ (net)
                      0.285733    0.000022    1.197978 ^ _170_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003112    0.161322    0.134603    1.332581 v _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.161322    0.000001    1.332582 v _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.332582   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053945    0.251389    0.130786    0.130786 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000    0.130786 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.380786   clock uncertainty
                                  0.000000    0.380786   clock reconvergence pessimism
                                  0.152249    0.533035   library hold time
                                              0.533035   data required time
---------------------------------------------------------------------------------------------
                                              0.533035   data required time
                                             -1.332582   data arrival time
---------------------------------------------------------------------------------------------
                                              0.799547   slack (MET)


Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053945    0.251389    0.130814    0.130814 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000    0.130814 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.020312    0.252573    0.824684    0.955498 v _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.252573    0.000006    0.955504 v _161_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004873    0.278531    0.266640    1.222144 ^ _161_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _077_ (net)
                      0.278531    0.000014    1.222158 ^ _162_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003253    0.161156    0.135149    1.357306 v _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.161156    0.000003    1.357310 v _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.357310   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053945    0.251389    0.130814    0.130814 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000    0.130814 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.380814   clock uncertainty
                                  0.000000    0.380814   clock reconvergence pessimism
                                  0.152280    0.533094   library hold time
                                              0.533094   data required time
---------------------------------------------------------------------------------------------
                                              0.533094   data required time
                                             -1.357310   data arrival time
---------------------------------------------------------------------------------------------
                                              0.824216   slack (MET)


Startpoint: _229_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053945    0.251389    0.130815    0.130815 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000    0.130815 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004675    0.172167    0.905826    1.036641 ^ _229_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.172167    0.000004    1.036645 ^ _155_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004876    0.126052    0.115578    1.152223 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _072_ (net)
                      0.126052    0.000007    1.152229 v _157_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.014498    0.523981    0.347381    1.499610 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _074_ (net)
                      0.523981    0.000028    1.499638 ^ _209_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003274    0.176592    0.105279    1.604917 v _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.176592    0.000004    1.604920 v _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.604920   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053945    0.251389    0.130919    0.130919 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000    0.130919 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.380919   clock uncertainty
                                  0.000000    0.380919   clock reconvergence pessimism
                                  0.149457    0.530376   library hold time
                                              0.530376   data required time
---------------------------------------------------------------------------------------------
                                              0.530376   data required time
                                             -1.604920   data arrival time
---------------------------------------------------------------------------------------------
                                              1.074544   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.028842    6.028842 ^ rst_n (in)
                                                         rst_n (net)
                      3.529378    0.000000    6.028842 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.028842   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053945    0.251389    0.130954    0.130954 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000    0.130954 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.380954   clock uncertainty
                                  0.000000    0.380954   clock reconvergence pessimism
                                  0.522974    0.903928   library removal time
                                              0.903928   data required time
---------------------------------------------------------------------------------------------
                                              0.903928   data required time
                                             -6.028842   data arrival time
---------------------------------------------------------------------------------------------
                                              5.124915   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.028972    6.028972 ^ rst_n (in)
                                                         rst_n (net)
                      3.529379    0.000000    6.028972 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.028972   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053945    0.251389    0.130971    0.130971 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000    0.130971 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.380971   clock uncertainty
                                  0.000000    0.380971   clock reconvergence pessimism
                                  0.522974    0.903945   library removal time
                                              0.903945   data required time
---------------------------------------------------------------------------------------------
                                              0.903945   data required time
                                             -6.028972   data arrival time
---------------------------------------------------------------------------------------------
                                              5.125028   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.028916    6.028916 ^ rst_n (in)
                                                         rst_n (net)
                      3.529378    0.000000    6.028916 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.028916   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053945    0.251389    0.130918    0.130918 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000    0.130918 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.380918   clock uncertainty
                                  0.000000    0.380918   clock reconvergence pessimism
                                  0.522974    0.903892   library removal time
                                              0.903892   data required time
---------------------------------------------------------------------------------------------
                                              0.903892   data required time
                                             -6.028916   data arrival time
---------------------------------------------------------------------------------------------
                                              5.125024   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.028952    6.028952 ^ rst_n (in)
                                                         rst_n (net)
                      3.529379    0.000000    6.028952 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.028952   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053945    0.251389    0.130919    0.130919 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000    0.130919 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.380919   clock uncertainty
                                  0.000000    0.380919   clock reconvergence pessimism
                                  0.522974    0.903893   library removal time
                                              0.903893   data required time
---------------------------------------------------------------------------------------------
                                              0.903893   data required time
                                             -6.028952   data arrival time
---------------------------------------------------------------------------------------------
                                              5.125059   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.029068    6.029068 ^ rst_n (in)
                                                         rst_n (net)
                      3.529380    0.000000    6.029068 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.029068   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053945    0.251389    0.130842    0.130842 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000    0.130842 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.380842   clock uncertainty
                                  0.000000    0.380842   clock reconvergence pessimism
                                  0.522974    0.903816   library removal time
                                              0.903816   data required time
---------------------------------------------------------------------------------------------
                                              0.903816   data required time
                                             -6.029068   data arrival time
---------------------------------------------------------------------------------------------
                                              5.125252   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.029088    6.029088 ^ rst_n (in)
                                                         rst_n (net)
                      3.529380    0.000000    6.029088 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.029088   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053945    0.251389    0.130833    0.130833 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000    0.130833 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.380833   clock uncertainty
                                  0.000000    0.380833   clock reconvergence pessimism
                                  0.522974    0.903807   library removal time
                                              0.903807   data required time
---------------------------------------------------------------------------------------------
                                              0.903807   data required time
                                             -6.029088   data arrival time
---------------------------------------------------------------------------------------------
                                              5.125281   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.029107    6.029107 ^ rst_n (in)
                                                         rst_n (net)
                      3.529380    0.000000    6.029107 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.029107   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053945    0.251389    0.130815    0.130815 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000    0.130815 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.380815   clock uncertainty
                                  0.000000    0.380815   clock reconvergence pessimism
                                  0.522974    0.903789   library removal time
                                              0.903789   data required time
---------------------------------------------------------------------------------------------
                                              0.903789   data required time
                                             -6.029107   data arrival time
---------------------------------------------------------------------------------------------
                                              5.125319   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.029167    6.029167 ^ rst_n (in)
                                                         rst_n (net)
                      3.529380    0.000000    6.029167 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.029167   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053945    0.251389    0.130823    0.130823 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000    0.130823 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.380823   clock uncertainty
                                  0.000000    0.380823   clock reconvergence pessimism
                                  0.522974    0.903797   library removal time
                                              0.903797   data required time
---------------------------------------------------------------------------------------------
                                              0.903797   data required time
                                             -6.029167   data arrival time
---------------------------------------------------------------------------------------------
                                              5.125370   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.029258    6.029259 ^ rst_n (in)
                                                         rst_n (net)
                      3.529381    0.000000    6.029259 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.029259   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053945    0.251389    0.130814    0.130814 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000    0.130814 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.380814   clock uncertainty
                                  0.000000    0.380814   clock reconvergence pessimism
                                  0.522974    0.903788   library removal time
                                              0.903788   data required time
---------------------------------------------------------------------------------------------
                                              0.903788   data required time
                                             -6.029259   data arrival time
---------------------------------------------------------------------------------------------
                                              5.125471   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.029325    6.029325 ^ rst_n (in)
                                                         rst_n (net)
                      3.529382    0.000000    6.029325 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.029325   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053945    0.251389    0.130786    0.130786 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000    0.130786 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.380786   clock uncertainty
                                  0.000000    0.380786   clock reconvergence pessimism
                                  0.522974    0.903760   library removal time
                                              0.903760   data required time
---------------------------------------------------------------------------------------------
                                              0.903760   data required time
                                             -6.029325   data arrival time
---------------------------------------------------------------------------------------------
                                              5.125565   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.029119    6.029119 ^ rst_n (in)
                                                         rst_n (net)
                      3.529380    0.000000    6.029119 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.029119   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053945    0.251389    0.130577    0.130577 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000    0.130577 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.380577   clock uncertainty
                                  0.000000    0.380577   clock reconvergence pessimism
                                  0.522974    0.903551   library removal time
                                              0.903551   data required time
---------------------------------------------------------------------------------------------
                                              0.903551   data required time
                                             -6.029119   data arrival time
---------------------------------------------------------------------------------------------
                                              5.125568   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.029343    6.029343 ^ rst_n (in)
                                                         rst_n (net)
                      3.529382    0.000000    6.029343 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.029343   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053945    0.251389    0.130771    0.130771 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000    0.130771 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.380771   clock uncertainty
                                  0.000000    0.380771   clock reconvergence pessimism
                                  0.522974    0.903745   library removal time
                                              0.903745   data required time
---------------------------------------------------------------------------------------------
                                              0.903745   data required time
                                             -6.029343   data arrival time
---------------------------------------------------------------------------------------------
                                              5.125598   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.029369    6.029369 ^ rst_n (in)
                                                         rst_n (net)
                      3.529382    0.000000    6.029369 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.029369   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053945    0.251389    0.130685    0.130685 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000    0.130685 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.380685   clock uncertainty
                                  0.000000    0.380685   clock reconvergence pessimism
                                  0.522974    0.903659   library removal time
                                              0.903659   data required time
---------------------------------------------------------------------------------------------
                                              0.903659   data required time
                                             -6.029369   data arrival time
---------------------------------------------------------------------------------------------
                                              5.125710   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.029369    6.029369 ^ rst_n (in)
                                                         rst_n (net)
                      3.529382    0.000000    6.029369 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.029369   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130685   20.130686 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130686 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880686   clock uncertainty
                                  0.000000   19.880686   clock reconvergence pessimism
                                 -0.913286   18.967402   library recovery time
                                             18.967402   data required time
---------------------------------------------------------------------------------------------
                                             18.967402   data required time
                                             -6.029369   data arrival time
---------------------------------------------------------------------------------------------
                                             12.938031   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.029343    6.029343 ^ rst_n (in)
                                                         rst_n (net)
                      3.529382    0.000000    6.029343 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.029343   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130770   20.130770 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130770 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880772   clock uncertainty
                                  0.000000   19.880772   clock reconvergence pessimism
                                 -0.913286   18.967485   library recovery time
                                             18.967485   data required time
---------------------------------------------------------------------------------------------
                                             18.967485   data required time
                                             -6.029343   data arrival time
---------------------------------------------------------------------------------------------
                                             12.938144   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.029325    6.029325 ^ rst_n (in)
                                                         rst_n (net)
                      3.529382    0.000000    6.029325 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.029325   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130786   20.130787 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130787 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880787   clock uncertainty
                                  0.000000   19.880787   clock reconvergence pessimism
                                 -0.913286   18.967503   library recovery time
                                             18.967503   data required time
---------------------------------------------------------------------------------------------
                                             18.967503   data required time
                                             -6.029325   data arrival time
---------------------------------------------------------------------------------------------
                                             12.938177   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.029119    6.029119 ^ rst_n (in)
                                                         rst_n (net)
                      3.529380    0.000000    6.029119 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.029119   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130576   20.130577 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130577 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880577   clock uncertainty
                                  0.000000   19.880577   clock reconvergence pessimism
                                 -0.913285   18.967293   library recovery time
                                             18.967293   data required time
---------------------------------------------------------------------------------------------
                                             18.967293   data required time
                                             -6.029119   data arrival time
---------------------------------------------------------------------------------------------
                                             12.938173   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.029258    6.029259 ^ rst_n (in)
                                                         rst_n (net)
                      3.529381    0.000000    6.029259 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.029259   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130814   20.130816 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130816 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880816   clock uncertainty
                                  0.000000   19.880816   clock reconvergence pessimism
                                 -0.913285   18.967531   library recovery time
                                             18.967531   data required time
---------------------------------------------------------------------------------------------
                                             18.967531   data required time
                                             -6.029259   data arrival time
---------------------------------------------------------------------------------------------
                                             12.938272   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.029167    6.029167 ^ rst_n (in)
                                                         rst_n (net)
                      3.529380    0.000000    6.029167 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.029167   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130823   20.130823 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130823 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880825   clock uncertainty
                                  0.000000   19.880825   clock reconvergence pessimism
                                 -0.913285   18.967539   library recovery time
                                             18.967539   data required time
---------------------------------------------------------------------------------------------
                                             18.967539   data required time
                                             -6.029167   data arrival time
---------------------------------------------------------------------------------------------
                                             12.938373   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.029107    6.029107 ^ rst_n (in)
                                                         rst_n (net)
                      3.529380    0.000000    6.029107 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.029107   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130814   20.130816 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130816 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880816   clock uncertainty
                                  0.000000   19.880816   clock reconvergence pessimism
                                 -0.913285   18.967531   library recovery time
                                             18.967531   data required time
---------------------------------------------------------------------------------------------
                                             18.967531   data required time
                                             -6.029107   data arrival time
---------------------------------------------------------------------------------------------
                                             12.938423   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.029088    6.029088 ^ rst_n (in)
                                                         rst_n (net)
                      3.529380    0.000000    6.029088 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.029088   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130834   20.130835 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130835 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880835   clock uncertainty
                                  0.000000   19.880835   clock reconvergence pessimism
                                 -0.913285   18.967550   library recovery time
                                             18.967550   data required time
---------------------------------------------------------------------------------------------
                                             18.967550   data required time
                                             -6.029088   data arrival time
---------------------------------------------------------------------------------------------
                                             12.938461   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.029068    6.029068 ^ rst_n (in)
                                                         rst_n (net)
                      3.529380    0.000000    6.029068 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.029068   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130843   20.130844 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130844 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880844   clock uncertainty
                                  0.000000   19.880844   clock reconvergence pessimism
                                 -0.913285   18.967558   library recovery time
                                             18.967558   data required time
---------------------------------------------------------------------------------------------
                                             18.967558   data required time
                                             -6.029068   data arrival time
---------------------------------------------------------------------------------------------
                                             12.938490   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.028952    6.028952 ^ rst_n (in)
                                                         rst_n (net)
                      3.529379    0.000000    6.028952 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.028952   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130919   20.130920 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130920 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880920   clock uncertainty
                                  0.000000   19.880920   clock reconvergence pessimism
                                 -0.913284   18.967636   library recovery time
                                             18.967636   data required time
---------------------------------------------------------------------------------------------
                                             18.967636   data required time
                                             -6.028952   data arrival time
---------------------------------------------------------------------------------------------
                                             12.938685   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.028972    6.028972 ^ rst_n (in)
                                                         rst_n (net)
                      3.529379    0.000000    6.028972 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.028972   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130971   20.130972 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130972 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880972   clock uncertainty
                                  0.000000   19.880972   clock reconvergence pessimism
                                 -0.913284   18.967688   library recovery time
                                             18.967688   data required time
---------------------------------------------------------------------------------------------
                                             18.967688   data required time
                                             -6.028972   data arrival time
---------------------------------------------------------------------------------------------
                                             12.938716   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.028916    6.028916 ^ rst_n (in)
                                                         rst_n (net)
                      3.529378    0.000000    6.028916 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.028916   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130918   20.130919 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130919 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880919   clock uncertainty
                                  0.000000   19.880919   clock reconvergence pessimism
                                 -0.913284   18.967634   library recovery time
                                             18.967634   data required time
---------------------------------------------------------------------------------------------
                                             18.967634   data required time
                                             -6.028916   data arrival time
---------------------------------------------------------------------------------------------
                                             12.938719   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.028842    6.028842 ^ rst_n (in)
                                                         rst_n (net)
                      3.529378    0.000000    6.028842 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.028842   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130953   20.130953 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130953 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880955   clock uncertainty
                                  0.000000   19.880955   clock reconvergence pessimism
                                 -0.913284   18.967670   library recovery time
                                             18.967670   data required time
---------------------------------------------------------------------------------------------
                                             18.967670   data required time
                                             -6.028842   data arrival time
---------------------------------------------------------------------------------------------
                                             12.938828   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011977    0.240989    0.115478    4.115478 ^ ena (in)
                                                         ena (net)
                      0.240989    0.000000    4.115478 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.029872    0.483070    0.347788    4.463266 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.483070    0.000060    4.463326 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003204    0.373619    0.311399    4.774725 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.373619    0.000003    4.774728 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.774728   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130953   20.130953 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130953 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880955   clock uncertainty
                                  0.000000   19.880955   clock reconvergence pessimism
                                 -0.318090   19.562864   library setup time
                                             19.562864   data required time
---------------------------------------------------------------------------------------------
                                             19.562864   data required time
                                             -4.774728   data arrival time
---------------------------------------------------------------------------------------------
                                             14.788136   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011977    0.240989    0.115478    4.115478 ^ ena (in)
                                                         ena (net)
                      0.240989    0.000000    4.115478 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.029872    0.483070    0.347788    4.463266 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.483070    0.000129    4.463395 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003147    0.371283    0.310030    4.773426 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.371283    0.000002    4.773427 ^ _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.773427   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130971   20.130972 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130972 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880972   clock uncertainty
                                  0.000000   19.880972   clock reconvergence pessimism
                                 -0.317751   19.563221   library setup time
                                             19.563221   data required time
---------------------------------------------------------------------------------------------
                                             19.563221   data required time
                                             -4.773427   data arrival time
---------------------------------------------------------------------------------------------
                                             14.789794   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011977    0.240989    0.115478    4.115478 ^ ena (in)
                                                         ena (net)
                      0.240989    0.000000    4.115478 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.029872    0.483070    0.347788    4.463266 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.483070    0.000248    4.463514 v _162_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003253    0.261041    0.251398    4.714912 ^ _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.261041    0.000004    4.714916 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.714916   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130814   20.130816 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130816 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880816   clock uncertainty
                                  0.000000   19.880816   clock reconvergence pessimism
                                 -0.297779   19.583036   library setup time
                                             19.583036   data required time
---------------------------------------------------------------------------------------------
                                             19.583036   data required time
                                             -4.714916   data arrival time
---------------------------------------------------------------------------------------------
                                             14.868119   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011977    0.240989    0.115478    4.115478 ^ ena (in)
                                                         ena (net)
                      0.240989    0.000000    4.115478 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.029872    0.483070    0.347788    4.463266 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.483070    0.000278    4.463544 v _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003152    0.258397    0.249487    4.713031 ^ _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.258397    0.000002    4.713033 ^ _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.713033   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130770   20.130770 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130770 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880772   clock uncertainty
                                  0.000000   19.880772   clock reconvergence pessimism
                                 -0.297238   19.583534   library setup time
                                             19.583534   data required time
---------------------------------------------------------------------------------------------
                                             19.583534   data required time
                                             -4.713033   data arrival time
---------------------------------------------------------------------------------------------
                                             14.870501   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011977    0.240989    0.115478    4.115478 ^ ena (in)
                                                         ena (net)
                      0.240989    0.000000    4.115478 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.029872    0.483070    0.347788    4.463266 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.483070    0.000274    4.463541 v _170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003112    0.257356    0.248734    4.712275 ^ _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.257356    0.000001    4.712276 ^ _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.712276   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130786   20.130787 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130787 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880787   clock uncertainty
                                  0.000000   19.880787   clock reconvergence pessimism
                                 -0.297025   19.583763   library setup time
                                             19.583763   data required time
---------------------------------------------------------------------------------------------
                                             19.583763   data required time
                                             -4.712276   data arrival time
---------------------------------------------------------------------------------------------
                                             14.871487   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011977    0.240989    0.115478    4.115478 ^ ena (in)
                                                         ena (net)
                      0.240989    0.000000    4.115478 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.029872    0.483070    0.347788    4.463266 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.483070    0.000226    4.463492 v _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003226    0.266961    0.231704    4.695196 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.266961    0.000003    4.695199 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.695199   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130823   20.130823 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130823 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880825   clock uncertainty
                                  0.000000   19.880825   clock reconvergence pessimism
                                 -0.298990   19.581835   library setup time
                                             19.581835   data required time
---------------------------------------------------------------------------------------------
                                             19.581835   data required time
                                             -4.695199   data arrival time
---------------------------------------------------------------------------------------------
                                             14.886637   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011977    0.240989    0.115482    4.115482 ^ ena (in)
                                                         ena (net)
                      0.240989    0.000000    4.115482 ^ _208_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004213    0.397660    0.169861    4.285343 v _208_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _105_ (net)
                      0.397660    0.000004    4.285347 v _209_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003274    0.339399    0.282597    4.567944 ^ _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.339399    0.000004    4.567947 ^ _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.567947   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130919   20.130920 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130920 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880920   clock uncertainty
                                  0.000000   19.880920   clock reconvergence pessimism
                                 -0.313130   19.567789   library setup time
                                             19.567789   data required time
---------------------------------------------------------------------------------------------
                                             19.567789   data required time
                                             -4.567947   data arrival time
---------------------------------------------------------------------------------------------
                                             14.999842   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.029369    6.029369 ^ rst_n (in)
                                                         rst_n (net)
                      3.529382    0.000000    6.029369 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.029369   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130685   20.130686 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130686 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880686   clock uncertainty
                                  0.000000   19.880686   clock reconvergence pessimism
                                 -0.913286   18.967402   library recovery time
                                             18.967402   data required time
---------------------------------------------------------------------------------------------
                                             18.967402   data required time
                                             -6.029369   data arrival time
---------------------------------------------------------------------------------------------
                                             12.938031   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011977    0.240989    0.115478    4.115478 ^ ena (in)
                                                         ena (net)
                      0.240989    0.000000    4.115478 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.029872    0.483070    0.347788    4.463266 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.483070    0.000060    4.463326 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003204    0.373619    0.311399    4.774725 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.373619    0.000003    4.774728 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.774728   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130953   20.130953 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130953 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880955   clock uncertainty
                                  0.000000   19.880955   clock reconvergence pessimism
                                 -0.318090   19.562864   library setup time
                                             19.562864   data required time
---------------------------------------------------------------------------------------------
                                             19.562864   data required time
                                             -4.774728   data arrival time
---------------------------------------------------------------------------------------------
                                             14.788136   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
_197_/ZN                                3.000000    3.584581   -0.584581 (VIOLATED)
_198_/A2                                3.000000    3.584581   -0.584581 (VIOLATED)
_199_/A2                                3.000000    3.584581   -0.584581 (VIOLATED)
_200_/A2                                3.000000    3.584581   -0.584581 (VIOLATED)
_201_/A2                                3.000000    3.584581   -0.584581 (VIOLATED)
_202_/A2                                3.000000    3.584581   -0.584581 (VIOLATED)
_203_/A2                                3.000000    3.584581   -0.584581 (VIOLATED)
_204_/A2                                3.000000    3.584581   -0.584581 (VIOLATED)
_205_/A2                                3.000000    3.584581   -0.584581 (VIOLATED)
_206_/A2                                3.000000    3.584581   -0.584581 (VIOLATED)
_207_/A2                                3.000000    3.584581   -0.584581 (VIOLATED)
_226_/RN                                3.000000    3.529382   -0.529382 (VIOLATED)
_227_/RN                                3.000000    3.529382   -0.529382 (VIOLATED)
_228_/RN                                3.000000    3.529382   -0.529382 (VIOLATED)
_223_/RN                                3.000000    3.529381   -0.529381 (VIOLATED)
_222_/RN                                3.000000    3.529380   -0.529380 (VIOLATED)
_229_/RN                                3.000000    3.529380   -0.529380 (VIOLATED)
_230_/RN                                3.000000    3.529380   -0.529380 (VIOLATED)
_232_/RN                                3.000000    3.529380   -0.529380 (VIOLATED)
_233_/RN                                3.000000    3.529380   -0.529380 (VIOLATED)
_224_/RN                                3.000000    3.529379   -0.529379 (VIOLATED)
_231_/RN                                3.000000    3.529378   -0.529379 (VIOLATED)
_253_/RN                                3.000000    3.529379   -0.529379 (VIOLATED)
_194_/A1                                3.000000    3.529378   -0.529378 (VIOLATED)
_210_/I                                 3.000000    3.529378   -0.529378 (VIOLATED)
_220_/I                                 3.000000    3.529378   -0.529378 (VIOLATED)
_221_/I                                 3.000000    3.529377   -0.529378 (VIOLATED)
_225_/RN                                3.000000    3.529378   -0.529378 (VIOLATED)
_211_/I                                 3.000000    3.529377   -0.529377 (VIOLATED)
_218_/I                                 3.000000    3.529376   -0.529376 (VIOLATED)
_219_/I                                 3.000000    3.529376   -0.529376 (VIOLATED)
_249_/RN                                3.000000    3.529377   -0.529377 (VIOLATED)
rst_n                                   3.000000    3.529364   -0.529365 (VIOLATED)
_127_/I                                 3.000000    3.529364   -0.529365 (VIOLATED)
_212_/I                                 3.000000    3.529364   -0.529365 (VIOLATED)
_213_/I                                 3.000000    3.529364   -0.529365 (VIOLATED)
_214_/I                                 3.000000    3.529364   -0.529365 (VIOLATED)
_215_/I                                 3.000000    3.529364   -0.529365 (VIOLATED)
_216_/I                                 3.000000    3.529364   -0.529365 (VIOLATED)
_217_/I                                 3.000000    3.529364   -0.529365 (VIOLATED)
_248_/RN                                3.000000    3.529364   -0.529365 (VIOLATED)
_250_/RN                                3.000000    3.529364   -0.529365 (VIOLATED)
_251_/SETN                              3.000000    3.529364   -0.529365 (VIOLATED)
_252_/RN                                3.000000    3.529364   -0.529365 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
rst_n                                    10     32    -22 (VIOLATED)
_253_/Q                                  10     21    -11 (VIOLATED)
clk                                      10     13     -3 (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
rst_n                                   0.200000    0.217393   -0.017393 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 44
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_5v00: 44
max fanout violation count 3
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_5v00: 3
max cap violation count 1
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_5v00: 1
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 19 unclocked register/latch pins.
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
  _247_/CLK
  _248_/CLK
  _249_/CLK
  _250_/CLK
  _251_/CLK
  _252_/CLK
Warning: There are 26 unconstrained endpoints.
  signal_bit_out
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
  _247_/D
  _248_/D
  _249_/D
  _250_/D
  _251_/D
  _252_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           5.407126e-04 6.753958e-05 1.371833e-08 6.082659e-04  88.3%
Combinational        6.097731e-05 1.980678e-05 1.154992e-08 8.079563e-05  11.7%
Clock                0.000000e+00 0.000000e+00 6.650000e-09 6.650000e-09   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                6.016899e-04 8.734637e-05 3.191822e-08 6.890682e-04 100.0%
                            87.3%        12.7%         0.0%
Writing metric power__internal__total: 0.0006016899133101106
Writing metric power__switching__total: 8.734636503504589e-5
Writing metric power__leakage__total: 3.1918215626092206e-8
Writing metric power__total: 0.0006890681688673794

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_tt_025C_5v00: -0.25039387938470103
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.130577 source latency _232_/CLK ^
-0.130971 target latency _224_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250394 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_tt_025C_5v00: 0.2501997013722024
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.130971 source latency _224_/CLK ^
-0.130771 target latency _227_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250200 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_tt_025C_5v00: 0.6784273890251564
nom_tt_025C_5v00: 0.6784273890251564
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_tt_025C_5v00: 12.938031456838024
nom_tt_025C_5v00: 12.938031456838024
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_tt_025C_5v00: 0
nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__hold_r2r__ws__corner:nom_tt_025C_5v00: 0.678427
Writing metric timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_r2r__ws__corner:nom_tt_025C_5v00: 1e30
Writing metric timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.130577         network latency _232_/CLK
        1.858451 network latency _251_/CLK
---------------
0.130577 1.858451 latency
        1.727875 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.381097         network latency _246_/CLK
        1.381775 network latency _251_/CLK
---------------
1.381097 1.381775 latency
        0.000677 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.080534         network latency _232_/CLK
        0.080928 network latency _224_/CLK
---------------
0.080534 0.080928 latency
        0.000394 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.96 fmax = 338.04
%OL_END_REPORT
