Analysis & Synthesis report for layer_test
Mon Nov 09 21:18:28 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |layer_test|r_sm
 11. State Machine - |layer_test|neuron_l1_n5:n5|r_sm
 12. State Machine - |layer_test|neuron_l1_n4:n4|r_sm
 13. State Machine - |layer_test|neuron_l1_n3:n3|r_sm
 14. State Machine - |layer_test|neuron_l1_n2:n2|r_sm
 15. State Machine - |layer_test|neuron_l1_n1:n1|r_sm
 16. State Machine - |layer_test|neuron_l1_n0:n0|r_sm
 17. Registers Removed During Synthesis
 18. General Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for neuron_l1_n0:n0|ram_l1_n0:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_e971:auto_generated
 22. Source assignments for neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_va71:auto_generated
 23. Source assignments for neuron_l1_n2:n2|ram_l1_n2:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_td71:auto_generated
 24. Source assignments for neuron_l1_n3:n3|ram_l1_n3:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_d871:auto_generated
 25. Source assignments for neuron_l1_n4:n4|ram_l1_n4:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_a871:auto_generated
 26. Source assignments for neuron_l1_n5:n5|ram_l1_n5:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_f971:auto_generated
 27. Parameter Settings for User Entity Instance: Top-level Entity: |layer_test
 28. Parameter Settings for User Entity Instance: neuron_l1_n0:n0
 29. Parameter Settings for User Entity Instance: neuron_l1_n0:n0|ram_l1_n0:ram_n1
 30. Parameter Settings for User Entity Instance: neuron_l1_n0:n0|mac:mac_n1
 31. Parameter Settings for User Entity Instance: neuron_l1_n0:n0|lut_relu:act_relu
 32. Parameter Settings for User Entity Instance: neuron_l1_n1:n1
 33. Parameter Settings for User Entity Instance: neuron_l1_n1:n1|ram_l1_n1:ram_n1
 34. Parameter Settings for User Entity Instance: neuron_l1_n1:n1|mac:mac_n1
 35. Parameter Settings for User Entity Instance: neuron_l1_n1:n1|lut_relu:act_relu
 36. Parameter Settings for User Entity Instance: neuron_l1_n2:n2
 37. Parameter Settings for User Entity Instance: neuron_l1_n2:n2|ram_l1_n2:ram_n1
 38. Parameter Settings for User Entity Instance: neuron_l1_n2:n2|mac:mac_n1
 39. Parameter Settings for User Entity Instance: neuron_l1_n2:n2|lut_relu:act_relu
 40. Parameter Settings for User Entity Instance: neuron_l1_n3:n3
 41. Parameter Settings for User Entity Instance: neuron_l1_n3:n3|ram_l1_n3:ram_n1
 42. Parameter Settings for User Entity Instance: neuron_l1_n3:n3|mac:mac_n1
 43. Parameter Settings for User Entity Instance: neuron_l1_n3:n3|lut_relu:act_relu
 44. Parameter Settings for User Entity Instance: neuron_l1_n4:n4
 45. Parameter Settings for User Entity Instance: neuron_l1_n4:n4|ram_l1_n4:ram_n1
 46. Parameter Settings for User Entity Instance: neuron_l1_n4:n4|mac:mac_n1
 47. Parameter Settings for User Entity Instance: neuron_l1_n4:n4|lut_relu:act_relu
 48. Parameter Settings for User Entity Instance: neuron_l1_n5:n5
 49. Parameter Settings for User Entity Instance: neuron_l1_n5:n5|ram_l1_n5:ram_n1
 50. Parameter Settings for User Entity Instance: neuron_l1_n5:n5|mac:mac_n1
 51. Parameter Settings for User Entity Instance: neuron_l1_n5:n5|lut_relu:act_relu
 52. Parameter Settings for Inferred Entity Instance: neuron_l1_n0:n0|ram_l1_n0:ram_n1|altsyncram:r_mem_rtl_0
 53. Parameter Settings for Inferred Entity Instance: neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0
 54. Parameter Settings for Inferred Entity Instance: neuron_l1_n2:n2|ram_l1_n2:ram_n1|altsyncram:r_mem_rtl_0
 55. Parameter Settings for Inferred Entity Instance: neuron_l1_n3:n3|ram_l1_n3:ram_n1|altsyncram:r_mem_rtl_0
 56. Parameter Settings for Inferred Entity Instance: neuron_l1_n4:n4|ram_l1_n4:ram_n1|altsyncram:r_mem_rtl_0
 57. Parameter Settings for Inferred Entity Instance: neuron_l1_n5:n5|ram_l1_n5:ram_n1|altsyncram:r_mem_rtl_0
 58. Parameter Settings for Inferred Entity Instance: neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0
 59. Parameter Settings for Inferred Entity Instance: neuron_l1_n1:n1|mac:mac_n1|lpm_mult:Mult0
 60. Parameter Settings for Inferred Entity Instance: neuron_l1_n2:n2|mac:mac_n1|lpm_mult:Mult0
 61. Parameter Settings for Inferred Entity Instance: neuron_l1_n3:n3|mac:mac_n1|lpm_mult:Mult0
 62. Parameter Settings for Inferred Entity Instance: neuron_l1_n4:n4|mac:mac_n1|lpm_mult:Mult0
 63. Parameter Settings for Inferred Entity Instance: neuron_l1_n5:n5|mac:mac_n1|lpm_mult:Mult0
 64. altsyncram Parameter Settings by Entity Instance
 65. lpm_mult Parameter Settings by Entity Instance
 66. Port Connectivity Checks: "neuron_l1_n5:n5|ram_l1_n5:ram_n1"
 67. Port Connectivity Checks: "neuron_l1_n5:n5"
 68. Port Connectivity Checks: "neuron_l1_n4:n4|ram_l1_n4:ram_n1"
 69. Port Connectivity Checks: "neuron_l1_n4:n4"
 70. Port Connectivity Checks: "neuron_l1_n3:n3|ram_l1_n3:ram_n1"
 71. Port Connectivity Checks: "neuron_l1_n3:n3"
 72. Port Connectivity Checks: "neuron_l1_n2:n2|ram_l1_n2:ram_n1"
 73. Port Connectivity Checks: "neuron_l1_n2:n2"
 74. Port Connectivity Checks: "neuron_l1_n1:n1|ram_l1_n1:ram_n1"
 75. Port Connectivity Checks: "neuron_l1_n1:n1"
 76. Port Connectivity Checks: "neuron_l1_n0:n0|ram_l1_n0:ram_n1"
 77. Port Connectivity Checks: "neuron_l1_n0:n0"
 78. Post-Synthesis Netlist Statistics for Top Partition
 79. Elapsed Time Per Partition
 80. Analysis & Synthesis Equations
 81. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 09 21:18:28 2020       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; layer_test                                  ;
; Top-level Entity Name              ; layer_test                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,190                                       ;
;     Total combinational functions  ; 1,082                                       ;
;     Dedicated logic registers      ; 439                                         ;
; Total registers                    ; 439                                         ;
; Total pins                         ; 117                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 3,072                                       ;
; Embedded Multiplier 9-bit elements ; 12                                          ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; layer_test         ; layer_test         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                        ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                              ; Library ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; ram_l1_n5.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n5.vhd                                 ;         ;
; ram_l1_n4.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n4.vhd                                 ;         ;
; ram_l1_n3.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n3.vhd                                 ;         ;
; ram_l1_n2.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n2.vhd                                 ;         ;
; ram_l1_n1.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n1.vhd                                 ;         ;
; ram_l1_n0.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n0.vhd                                 ;         ;
; neuron_l1_n5.vhd                              ; yes             ; User VHDL File                                        ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n5.vhd                              ;         ;
; neuron_l1_n4.vhd                              ; yes             ; User VHDL File                                        ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n4.vhd                              ;         ;
; neuron_l1_n3.vhd                              ; yes             ; User VHDL File                                        ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n3.vhd                              ;         ;
; neuron_l1_n2.vhd                              ; yes             ; User VHDL File                                        ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n2.vhd                              ;         ;
; neuron_l1_n1.vhd                              ; yes             ; User VHDL File                                        ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n1.vhd                              ;         ;
; neuron_l1_n0.vhd                              ; yes             ; User VHDL File                                        ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n0.vhd                              ;         ;
; mac.vhd                                       ; yes             ; User VHDL File                                        ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/mac.vhd                                       ;         ;
; lut_relu.vhd                                  ; yes             ; User VHDL File                                        ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/lut_relu.vhd                                  ;         ;
; ../ieee_proposed/fixed_pkg_c.vhdl             ; yes             ; User VHDL File                                        ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl                           ;         ;
; ../ieee_proposed/fixed_float_types_c.vhdl     ; yes             ; User VHDL File                                        ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_float_types_c.vhdl                   ;         ;
; layer_test.vhd                                ; yes             ; User VHDL File                                        ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd                                ;         ;
; altsyncram.tdf                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                     ;         ;
; stratix_ram_block.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;         ;
; lpm_mux.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                        ;         ;
; lpm_decode.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                     ;         ;
; aglobal201.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                     ;         ;
; a_rdenreg.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;         ;
; altrom.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                         ;         ;
; altram.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                         ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                       ;         ;
; db/altsyncram_e971.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_e971.tdf                        ;         ;
; db/layer_test.ram0_ram_l1_n0_747a30f2.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n0_747a30f2.hdl.mif ;         ;
; db/altsyncram_va71.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_va71.tdf                        ;         ;
; db/layer_test.ram0_ram_l1_n1_1e703c8c.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n1_1e703c8c.hdl.mif ;         ;
; db/altsyncram_td71.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_td71.tdf                        ;         ;
; db/layer_test.ram0_ram_l1_n2_4faacff.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n2_4faacff.hdl.mif  ;         ;
; db/altsyncram_d871.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_d871.tdf                        ;         ;
; db/layer_test.ram0_ram_l1_n3_65654c49.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n3_65654c49.hdl.mif ;         ;
; db/altsyncram_a871.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_a871.tdf                        ;         ;
; db/layer_test.ram0_ram_l1_n4_b4694616.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n4_b4694616.hdl.mif ;         ;
; db/altsyncram_f971.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_f971.tdf                        ;         ;
; db/layer_test.ram0_ram_l1_n5_138c6da.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n5_138c6da.hdl.mif  ;         ;
; lpm_mult.tdf                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                       ;         ;
; lpm_add_sub.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                    ;         ;
; multcore.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                       ;         ;
; bypassff.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                       ;         ;
; altshift.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                       ;         ;
; db/mult_36t.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/mult_36t.tdf                               ;         ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,190       ;
;                                             ;             ;
; Total combinational functions               ; 1082        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 151         ;
;     -- 3 input functions                    ; 547         ;
;     -- <=2 input functions                  ; 384         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 768         ;
;     -- arithmetic mode                      ; 314         ;
;                                             ;             ;
; Total registers                             ; 439         ;
;     -- Dedicated logic registers            ; 439         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 117         ;
; Total memory bits                           ; 3072        ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 12          ;
;                                             ;             ;
; Maximum fan-out node                        ; i_clk~input ;
; Maximum fan-out                             ; 535         ;
; Total fan-out                               ; 5184        ;
; Average fan-out                             ; 2.78        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                           ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+-----------------+--------------+
; |layer_test                                  ; 1082 (12)           ; 439 (11)                  ; 3072        ; 12           ; 0       ; 6         ; 117  ; 0            ; |layer_test                                                                                        ; layer_test      ; work         ;
;    |neuron_l1_n0:n0|                         ; 248 (116)           ; 113 (81)                  ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_test|neuron_l1_n0:n0                                                                        ; neuron_l1_n0    ; work         ;
;       |lut_relu:act_relu|                    ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_test|neuron_l1_n0:n0|lut_relu:act_relu                                                      ; lut_relu        ; work         ;
;       |mac:mac_n1|                           ; 111 (111)           ; 17 (17)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_test|neuron_l1_n0:n0|mac:mac_n1                                                             ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_test|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0                                              ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_test|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated                      ; mult_36t        ; work         ;
;       |ram_l1_n0:ram_n1|                     ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_test|neuron_l1_n0:n0|ram_l1_n0:ram_n1                                                       ; ram_l1_n0       ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_test|neuron_l1_n0:n0|ram_l1_n0:ram_n1|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_e971:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_test|neuron_l1_n0:n0|ram_l1_n0:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_e971:auto_generated ; altsyncram_e971 ; work         ;
;    |neuron_l1_n1:n1|                         ; 162 (30)            ; 63 (32)                   ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_test|neuron_l1_n1:n1                                                                        ; neuron_l1_n1    ; work         ;
;       |lut_relu:act_relu|                    ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_test|neuron_l1_n1:n1|lut_relu:act_relu                                                      ; lut_relu        ; work         ;
;       |mac:mac_n1|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_test|neuron_l1_n1:n1|mac:mac_n1                                                             ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_test|neuron_l1_n1:n1|mac:mac_n1|lpm_mult:Mult0                                              ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_test|neuron_l1_n1:n1|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated                      ; mult_36t        ; work         ;
;       |ram_l1_n1:ram_n1|                     ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_test|neuron_l1_n1:n1|ram_l1_n1:ram_n1                                                       ; ram_l1_n1       ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_test|neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_va71:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_test|neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_va71:auto_generated ; altsyncram_va71 ; work         ;
;    |neuron_l1_n2:n2|                         ; 164 (32)            ; 63 (32)                   ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_test|neuron_l1_n2:n2                                                                        ; neuron_l1_n2    ; work         ;
;       |lut_relu:act_relu|                    ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_test|neuron_l1_n2:n2|lut_relu:act_relu                                                      ; lut_relu        ; work         ;
;       |mac:mac_n1|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_test|neuron_l1_n2:n2|mac:mac_n1                                                             ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_test|neuron_l1_n2:n2|mac:mac_n1|lpm_mult:Mult0                                              ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_test|neuron_l1_n2:n2|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated                      ; mult_36t        ; work         ;
;       |ram_l1_n2:ram_n1|                     ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_test|neuron_l1_n2:n2|ram_l1_n2:ram_n1                                                       ; ram_l1_n2       ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_test|neuron_l1_n2:n2|ram_l1_n2:ram_n1|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_td71:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_test|neuron_l1_n2:n2|ram_l1_n2:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_td71:auto_generated ; altsyncram_td71 ; work         ;
;    |neuron_l1_n3:n3|                         ; 165 (33)            ; 63 (32)                   ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_test|neuron_l1_n3:n3                                                                        ; neuron_l1_n3    ; work         ;
;       |lut_relu:act_relu|                    ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_test|neuron_l1_n3:n3|lut_relu:act_relu                                                      ; lut_relu        ; work         ;
;       |mac:mac_n1|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_test|neuron_l1_n3:n3|mac:mac_n1                                                             ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_test|neuron_l1_n3:n3|mac:mac_n1|lpm_mult:Mult0                                              ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_test|neuron_l1_n3:n3|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated                      ; mult_36t        ; work         ;
;       |ram_l1_n3:ram_n1|                     ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_test|neuron_l1_n3:n3|ram_l1_n3:ram_n1                                                       ; ram_l1_n3       ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_test|neuron_l1_n3:n3|ram_l1_n3:ram_n1|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_d871:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_test|neuron_l1_n3:n3|ram_l1_n3:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_d871:auto_generated ; altsyncram_d871 ; work         ;
;    |neuron_l1_n4:n4|                         ; 165 (33)            ; 63 (32)                   ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_test|neuron_l1_n4:n4                                                                        ; neuron_l1_n4    ; work         ;
;       |lut_relu:act_relu|                    ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_test|neuron_l1_n4:n4|lut_relu:act_relu                                                      ; lut_relu        ; work         ;
;       |mac:mac_n1|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_test|neuron_l1_n4:n4|mac:mac_n1                                                             ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_test|neuron_l1_n4:n4|mac:mac_n1|lpm_mult:Mult0                                              ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_test|neuron_l1_n4:n4|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated                      ; mult_36t        ; work         ;
;       |ram_l1_n4:ram_n1|                     ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_test|neuron_l1_n4:n4|ram_l1_n4:ram_n1                                                       ; ram_l1_n4       ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_test|neuron_l1_n4:n4|ram_l1_n4:ram_n1|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_a871:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_test|neuron_l1_n4:n4|ram_l1_n4:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_a871:auto_generated ; altsyncram_a871 ; work         ;
;    |neuron_l1_n5:n5|                         ; 166 (33)            ; 63 (32)                   ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_test|neuron_l1_n5:n5                                                                        ; neuron_l1_n5    ; work         ;
;       |lut_relu:act_relu|                    ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_test|neuron_l1_n5:n5|lut_relu:act_relu                                                      ; lut_relu        ; work         ;
;       |mac:mac_n1|                           ; 112 (112)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_test|neuron_l1_n5:n5|mac:mac_n1                                                             ; mac             ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_test|neuron_l1_n5:n5|mac:mac_n1|lpm_mult:Mult0                                              ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |layer_test|neuron_l1_n5:n5|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated                      ; mult_36t        ; work         ;
;       |ram_l1_n5:ram_n1|                     ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_test|neuron_l1_n5:n5|ram_l1_n5:ram_n1                                                       ; ram_l1_n5       ; work         ;
;          |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_test|neuron_l1_n5:n5|ram_l1_n5:ram_n1|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_f971:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |layer_test|neuron_l1_n5:n5|ram_l1_n5:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_f971:auto_generated ; altsyncram_f971 ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+
; Name                                                                                              ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                           ;
+---------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+
; neuron_l1_n0:n0|ram_l1_n0:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_e971:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_test.ram0_ram_l1_n0_747a30f2.hdl.mif ;
; neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_va71:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_test.ram0_ram_l1_n1_1e703c8c.hdl.mif ;
; neuron_l1_n2:n2|ram_l1_n2:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_td71:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_test.ram0_ram_l1_n2_4faacff.hdl.mif  ;
; neuron_l1_n3:n3|ram_l1_n3:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_d871:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_test.ram0_ram_l1_n3_65654c49.hdl.mif ;
; neuron_l1_n4:n4|ram_l1_n4:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_a871:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_test.ram0_ram_l1_n4_b4694616.hdl.mif ;
; neuron_l1_n5:n5|ram_l1_n5:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_f971:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/layer_test.ram0_ram_l1_n5_138c6da.hdl.mif  ;
+---------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 12          ;
; Signed Embedded Multipliers           ; 6           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |layer_test|r_sm                                                                          ;
+---------------------+--------------+---------------------+----------------+-----------------+-------------+
; Name                ; r_sm.s_clear ; r_sm.s_wait_sinapse ; r_sm.s_sinapse ; r_sm.s_get_data ; r_sm.s_idle ;
+---------------------+--------------+---------------------+----------------+-----------------+-------------+
; r_sm.s_idle         ; 0            ; 0                   ; 0              ; 0               ; 0           ;
; r_sm.s_get_data     ; 0            ; 0                   ; 0              ; 1               ; 1           ;
; r_sm.s_sinapse      ; 0            ; 0                   ; 1              ; 0               ; 1           ;
; r_sm.s_wait_sinapse ; 0            ; 1                   ; 0              ; 0               ; 1           ;
; r_sm.s_clear        ; 1            ; 0                   ; 0              ; 0               ; 1           ;
+---------------------+--------------+---------------------+----------------+-----------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_test|neuron_l1_n5:n5|r_sm                                                                                                                                           ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name               ; r_sm.s_clear ; r_sm.s_wait_relu ; r_sm.s_relu ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle        ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight  ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac         ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac    ; 0            ; 0                ; 0           ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result  ; 0            ; 0                ; 0           ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias        ; 0            ; 0                ; 0           ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_relu        ; 0            ; 0                ; 1           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_relu   ; 0            ; 1                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear       ; 1            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_test|neuron_l1_n4:n4|r_sm                                                                                                                                           ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name               ; r_sm.s_clear ; r_sm.s_wait_relu ; r_sm.s_relu ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle        ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight  ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac         ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac    ; 0            ; 0                ; 0           ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result  ; 0            ; 0                ; 0           ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias        ; 0            ; 0                ; 0           ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_relu        ; 0            ; 0                ; 1           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_relu   ; 0            ; 1                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear       ; 1            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_test|neuron_l1_n3:n3|r_sm                                                                                                                                           ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name               ; r_sm.s_clear ; r_sm.s_wait_relu ; r_sm.s_relu ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle        ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight  ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac         ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac    ; 0            ; 0                ; 0           ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result  ; 0            ; 0                ; 0           ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias        ; 0            ; 0                ; 0           ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_relu        ; 0            ; 0                ; 1           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_relu   ; 0            ; 1                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear       ; 1            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_test|neuron_l1_n2:n2|r_sm                                                                                                                                           ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name               ; r_sm.s_clear ; r_sm.s_wait_relu ; r_sm.s_relu ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle        ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight  ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac         ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac    ; 0            ; 0                ; 0           ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result  ; 0            ; 0                ; 0           ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias        ; 0            ; 0                ; 0           ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_relu        ; 0            ; 0                ; 1           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_relu   ; 0            ; 1                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear       ; 1            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_test|neuron_l1_n1:n1|r_sm                                                                                                                                           ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name               ; r_sm.s_clear ; r_sm.s_wait_relu ; r_sm.s_relu ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle        ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight  ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac         ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac    ; 0            ; 0                ; 0           ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result  ; 0            ; 0                ; 0           ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias        ; 0            ; 0                ; 0           ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_relu        ; 0            ; 0                ; 1           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_relu   ; 0            ; 1                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear       ; 1            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |layer_test|neuron_l1_n0:n0|r_sm                                                                                                                                           ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name               ; r_sm.s_clear ; r_sm.s_wait_relu ; r_sm.s_relu ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle        ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight  ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac         ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac    ; 0            ; 0                ; 0           ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result  ; 0            ; 0                ; 0           ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias        ; 0            ; 0                ; 0           ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_relu        ; 0            ; 0                ; 1           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_relu   ; 0            ; 1                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear       ; 1            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


+-----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                            ;
+---------------------------------------------+-------------------------------------------------+
; Register name                               ; Reason for Removal                              ;
+---------------------------------------------+-------------------------------------------------+
; r_enable_n1                                 ; Merged with r_enable_n0                         ;
; r_enable_n2                                 ; Merged with r_enable_n0                         ;
; r_enable_n3                                 ; Merged with r_enable_n0                         ;
; r_enable_n4                                 ; Merged with r_enable_n0                         ;
; r_enable_n5                                 ; Merged with r_enable_n0                         ;
; neuron_l1_n0:n0|lut_relu:act_relu|r_out[15] ; Stuck at GND due to stuck port data_in          ;
; neuron_l1_n1:n1|lut_relu:act_relu|r_out[15] ; Stuck at GND due to stuck port data_in          ;
; neuron_l1_n2:n2|lut_relu:act_relu|r_out[15] ; Stuck at GND due to stuck port data_in          ;
; neuron_l1_n3:n3|lut_relu:act_relu|r_out[15] ; Stuck at GND due to stuck port data_in          ;
; neuron_l1_n4:n4|lut_relu:act_relu|r_out[15] ; Stuck at GND due to stuck port data_in          ;
; neuron_l1_n5:n5|lut_relu:act_relu|r_out[15] ; Stuck at GND due to stuck port data_in          ;
; neuron_l1_n1:n1|r_addr[0]                   ; Merged with neuron_l1_n0:n0|r_addr[0]           ;
; neuron_l1_n2:n2|r_addr[0]                   ; Merged with neuron_l1_n0:n0|r_addr[0]           ;
; neuron_l1_n3:n3|r_addr[0]                   ; Merged with neuron_l1_n0:n0|r_addr[0]           ;
; neuron_l1_n4:n4|r_addr[0]                   ; Merged with neuron_l1_n0:n0|r_addr[0]           ;
; neuron_l1_n5:n5|r_addr[0]                   ; Merged with neuron_l1_n0:n0|r_addr[0]           ;
; neuron_l1_n1:n1|r_addr[1]                   ; Merged with neuron_l1_n0:n0|r_addr[1]           ;
; neuron_l1_n2:n2|r_addr[1]                   ; Merged with neuron_l1_n0:n0|r_addr[1]           ;
; neuron_l1_n3:n3|r_addr[1]                   ; Merged with neuron_l1_n0:n0|r_addr[1]           ;
; neuron_l1_n4:n4|r_addr[1]                   ; Merged with neuron_l1_n0:n0|r_addr[1]           ;
; neuron_l1_n5:n5|r_addr[1]                   ; Merged with neuron_l1_n0:n0|r_addr[1]           ;
; neuron_l1_n1:n1|r_addr[2]                   ; Merged with neuron_l1_n0:n0|r_addr[2]           ;
; neuron_l1_n2:n2|r_addr[2]                   ; Merged with neuron_l1_n0:n0|r_addr[2]           ;
; neuron_l1_n3:n3|r_addr[2]                   ; Merged with neuron_l1_n0:n0|r_addr[2]           ;
; neuron_l1_n4:n4|r_addr[2]                   ; Merged with neuron_l1_n0:n0|r_addr[2]           ;
; neuron_l1_n5:n5|r_addr[2]                   ; Merged with neuron_l1_n0:n0|r_addr[2]           ;
; neuron_l1_n1:n1|r_addr[3]                   ; Merged with neuron_l1_n0:n0|r_addr[3]           ;
; neuron_l1_n2:n2|r_addr[3]                   ; Merged with neuron_l1_n0:n0|r_addr[3]           ;
; neuron_l1_n3:n3|r_addr[3]                   ; Merged with neuron_l1_n0:n0|r_addr[3]           ;
; neuron_l1_n4:n4|r_addr[3]                   ; Merged with neuron_l1_n0:n0|r_addr[3]           ;
; neuron_l1_n5:n5|r_addr[3]                   ; Merged with neuron_l1_n0:n0|r_addr[3]           ;
; neuron_l1_n1:n1|r_addr[4]                   ; Merged with neuron_l1_n0:n0|r_addr[4]           ;
; neuron_l1_n2:n2|r_addr[4]                   ; Merged with neuron_l1_n0:n0|r_addr[4]           ;
; neuron_l1_n3:n3|r_addr[4]                   ; Merged with neuron_l1_n0:n0|r_addr[4]           ;
; neuron_l1_n4:n4|r_addr[4]                   ; Merged with neuron_l1_n0:n0|r_addr[4]           ;
; neuron_l1_n5:n5|r_addr[4]                   ; Merged with neuron_l1_n0:n0|r_addr[4]           ;
; neuron_l1_n1:n1|mac:mac_n1|o_done           ; Merged with neuron_l1_n0:n0|mac:mac_n1|o_done   ;
; neuron_l1_n2:n2|mac:mac_n1|o_done           ; Merged with neuron_l1_n0:n0|mac:mac_n1|o_done   ;
; neuron_l1_n3:n3|mac:mac_n1|o_done           ; Merged with neuron_l1_n0:n0|mac:mac_n1|o_done   ;
; neuron_l1_n4:n4|mac:mac_n1|o_done           ; Merged with neuron_l1_n0:n0|mac:mac_n1|o_done   ;
; neuron_l1_n5:n5|mac:mac_n1|o_done           ; Merged with neuron_l1_n0:n0|mac:mac_n1|o_done   ;
; neuron_l1_n1:n1|r_relu_enable               ; Merged with neuron_l1_n0:n0|r_relu_enable       ;
; neuron_l1_n2:n2|r_relu_enable               ; Merged with neuron_l1_n0:n0|r_relu_enable       ;
; neuron_l1_n3:n3|r_relu_enable               ; Merged with neuron_l1_n0:n0|r_relu_enable       ;
; neuron_l1_n4:n4|r_relu_enable               ; Merged with neuron_l1_n0:n0|r_relu_enable       ;
; neuron_l1_n5:n5|r_relu_enable               ; Merged with neuron_l1_n0:n0|r_relu_enable       ;
; neuron_l1_n1:n1|r_sinapse_count[0]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]  ;
; neuron_l1_n2:n2|r_sinapse_count[0]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]  ;
; neuron_l1_n3:n3|r_sinapse_count[0]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]  ;
; neuron_l1_n4:n4|r_sinapse_count[0]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]  ;
; neuron_l1_n5:n5|r_sinapse_count[0]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[0]  ;
; neuron_l1_n1:n1|r_sm.s_get_weight           ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight   ;
; neuron_l1_n2:n2|r_sm.s_get_weight           ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight   ;
; neuron_l1_n3:n3|r_sm.s_get_weight           ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight   ;
; neuron_l1_n4:n4|r_sm.s_get_weight           ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight   ;
; neuron_l1_n5:n5|r_sm.s_get_weight           ; Merged with neuron_l1_n0:n0|r_sm.s_get_weight   ;
; neuron_l1_n1:n1|r_sinapse_count[1]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]  ;
; neuron_l1_n2:n2|r_sinapse_count[1]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]  ;
; neuron_l1_n3:n3|r_sinapse_count[1]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]  ;
; neuron_l1_n4:n4|r_sinapse_count[1]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]  ;
; neuron_l1_n5:n5|r_sinapse_count[1]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[1]  ;
; neuron_l1_n1:n1|r_sinapse_count[2]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]  ;
; neuron_l1_n2:n2|r_sinapse_count[2]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]  ;
; neuron_l1_n3:n3|r_sinapse_count[2]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]  ;
; neuron_l1_n4:n4|r_sinapse_count[2]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]  ;
; neuron_l1_n5:n5|r_sinapse_count[2]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[2]  ;
; neuron_l1_n1:n1|r_sinapse_count[3]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]  ;
; neuron_l1_n2:n2|r_sinapse_count[3]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]  ;
; neuron_l1_n3:n3|r_sinapse_count[3]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]  ;
; neuron_l1_n4:n4|r_sinapse_count[3]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]  ;
; neuron_l1_n5:n5|r_sinapse_count[3]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[3]  ;
; neuron_l1_n1:n1|r_sinapse_count[4]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]  ;
; neuron_l1_n2:n2|r_sinapse_count[4]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]  ;
; neuron_l1_n3:n3|r_sinapse_count[4]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]  ;
; neuron_l1_n4:n4|r_sinapse_count[4]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]  ;
; neuron_l1_n5:n5|r_sinapse_count[4]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[4]  ;
; neuron_l1_n1:n1|r_mac_enable                ; Merged with neuron_l1_n0:n0|r_mac_enable        ;
; neuron_l1_n2:n2|r_mac_enable                ; Merged with neuron_l1_n0:n0|r_mac_enable        ;
; neuron_l1_n3:n3|r_mac_enable                ; Merged with neuron_l1_n0:n0|r_mac_enable        ;
; neuron_l1_n4:n4|r_mac_enable                ; Merged with neuron_l1_n0:n0|r_mac_enable        ;
; neuron_l1_n5:n5|r_mac_enable                ; Merged with neuron_l1_n0:n0|r_mac_enable        ;
; neuron_l1_n1:n1|r_sm.s_relu                 ; Merged with neuron_l1_n0:n0|r_sm.s_relu         ;
; neuron_l1_n2:n2|r_sm.s_relu                 ; Merged with neuron_l1_n0:n0|r_sm.s_relu         ;
; neuron_l1_n3:n3|r_sm.s_relu                 ; Merged with neuron_l1_n0:n0|r_sm.s_relu         ;
; neuron_l1_n4:n4|r_sm.s_relu                 ; Merged with neuron_l1_n0:n0|r_sm.s_relu         ;
; neuron_l1_n5:n5|r_sm.s_relu                 ; Merged with neuron_l1_n0:n0|r_sm.s_relu         ;
; neuron_l1_n1:n1|r_sm.s_wait_relu            ; Merged with neuron_l1_n0:n0|r_sm.s_wait_relu    ;
; neuron_l1_n2:n2|r_sm.s_wait_relu            ; Merged with neuron_l1_n0:n0|r_sm.s_wait_relu    ;
; neuron_l1_n3:n3|r_sm.s_wait_relu            ; Merged with neuron_l1_n0:n0|r_sm.s_wait_relu    ;
; neuron_l1_n4:n4|r_sm.s_wait_relu            ; Merged with neuron_l1_n0:n0|r_sm.s_wait_relu    ;
; neuron_l1_n5:n5|r_sm.s_wait_relu            ; Merged with neuron_l1_n0:n0|r_sm.s_wait_relu    ;
; neuron_l1_n1:n1|r_sm.s_clear                ; Merged with neuron_l1_n0:n0|r_sm.s_clear        ;
; neuron_l1_n2:n2|r_sm.s_clear                ; Merged with neuron_l1_n0:n0|r_sm.s_clear        ;
; neuron_l1_n3:n3|r_sm.s_clear                ; Merged with neuron_l1_n0:n0|r_sm.s_clear        ;
; neuron_l1_n4:n4|r_sm.s_clear                ; Merged with neuron_l1_n0:n0|r_sm.s_clear        ;
; neuron_l1_n5:n5|r_sm.s_clear                ; Merged with neuron_l1_n0:n0|r_sm.s_clear        ;
; neuron_l1_n1:n1|r_sinapse_count[31]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[31] ;
; neuron_l1_n2:n2|r_sinapse_count[31]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[31] ;
; neuron_l1_n3:n3|r_sinapse_count[31]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[31] ;
; neuron_l1_n4:n4|r_sinapse_count[31]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[31] ;
; neuron_l1_n5:n5|r_sinapse_count[31]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[31] ;
; neuron_l1_n1:n1|r_sinapse_count[30]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[30] ;
; neuron_l1_n2:n2|r_sinapse_count[30]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[30] ;
; neuron_l1_n3:n3|r_sinapse_count[30]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[30] ;
; neuron_l1_n4:n4|r_sinapse_count[30]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[30] ;
; neuron_l1_n5:n5|r_sinapse_count[30]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[30] ;
; neuron_l1_n1:n1|r_sinapse_count[29]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[29] ;
; neuron_l1_n2:n2|r_sinapse_count[29]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[29] ;
; neuron_l1_n3:n3|r_sinapse_count[29]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[29] ;
; neuron_l1_n4:n4|r_sinapse_count[29]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[29] ;
; neuron_l1_n5:n5|r_sinapse_count[29]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[29] ;
; neuron_l1_n1:n1|r_sinapse_count[28]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[28] ;
; neuron_l1_n2:n2|r_sinapse_count[28]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[28] ;
; neuron_l1_n3:n3|r_sinapse_count[28]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[28] ;
; neuron_l1_n4:n4|r_sinapse_count[28]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[28] ;
; neuron_l1_n5:n5|r_sinapse_count[28]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[28] ;
; neuron_l1_n1:n1|r_sinapse_count[27]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[27] ;
; neuron_l1_n2:n2|r_sinapse_count[27]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[27] ;
; neuron_l1_n3:n3|r_sinapse_count[27]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[27] ;
; neuron_l1_n4:n4|r_sinapse_count[27]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[27] ;
; neuron_l1_n5:n5|r_sinapse_count[27]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[27] ;
; neuron_l1_n1:n1|r_sinapse_count[26]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[26] ;
; neuron_l1_n2:n2|r_sinapse_count[26]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[26] ;
; neuron_l1_n3:n3|r_sinapse_count[26]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[26] ;
; neuron_l1_n4:n4|r_sinapse_count[26]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[26] ;
; neuron_l1_n5:n5|r_sinapse_count[26]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[26] ;
; neuron_l1_n1:n1|r_sinapse_count[25]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[25] ;
; neuron_l1_n2:n2|r_sinapse_count[25]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[25] ;
; neuron_l1_n3:n3|r_sinapse_count[25]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[25] ;
; neuron_l1_n4:n4|r_sinapse_count[25]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[25] ;
; neuron_l1_n5:n5|r_sinapse_count[25]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[25] ;
; neuron_l1_n1:n1|r_sinapse_count[24]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[24] ;
; neuron_l1_n2:n2|r_sinapse_count[24]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[24] ;
; neuron_l1_n3:n3|r_sinapse_count[24]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[24] ;
; neuron_l1_n4:n4|r_sinapse_count[24]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[24] ;
; neuron_l1_n5:n5|r_sinapse_count[24]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[24] ;
; neuron_l1_n1:n1|r_sinapse_count[23]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[23] ;
; neuron_l1_n2:n2|r_sinapse_count[23]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[23] ;
; neuron_l1_n3:n3|r_sinapse_count[23]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[23] ;
; neuron_l1_n4:n4|r_sinapse_count[23]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[23] ;
; neuron_l1_n5:n5|r_sinapse_count[23]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[23] ;
; neuron_l1_n1:n1|r_sinapse_count[22]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[22] ;
; neuron_l1_n2:n2|r_sinapse_count[22]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[22] ;
; neuron_l1_n3:n3|r_sinapse_count[22]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[22] ;
; neuron_l1_n4:n4|r_sinapse_count[22]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[22] ;
; neuron_l1_n5:n5|r_sinapse_count[22]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[22] ;
; neuron_l1_n1:n1|r_sinapse_count[21]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[21] ;
; neuron_l1_n2:n2|r_sinapse_count[21]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[21] ;
; neuron_l1_n3:n3|r_sinapse_count[21]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[21] ;
; neuron_l1_n4:n4|r_sinapse_count[21]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[21] ;
; neuron_l1_n5:n5|r_sinapse_count[21]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[21] ;
; neuron_l1_n1:n1|r_sinapse_count[20]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[20] ;
; neuron_l1_n2:n2|r_sinapse_count[20]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[20] ;
; neuron_l1_n3:n3|r_sinapse_count[20]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[20] ;
; neuron_l1_n4:n4|r_sinapse_count[20]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[20] ;
; neuron_l1_n5:n5|r_sinapse_count[20]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[20] ;
; neuron_l1_n1:n1|r_sinapse_count[19]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[19] ;
; neuron_l1_n2:n2|r_sinapse_count[19]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[19] ;
; neuron_l1_n3:n3|r_sinapse_count[19]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[19] ;
; neuron_l1_n4:n4|r_sinapse_count[19]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[19] ;
; neuron_l1_n5:n5|r_sinapse_count[19]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[19] ;
; neuron_l1_n1:n1|r_sinapse_count[18]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[18] ;
; neuron_l1_n2:n2|r_sinapse_count[18]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[18] ;
; neuron_l1_n3:n3|r_sinapse_count[18]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[18] ;
; neuron_l1_n4:n4|r_sinapse_count[18]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[18] ;
; neuron_l1_n5:n5|r_sinapse_count[18]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[18] ;
; neuron_l1_n1:n1|r_sinapse_count[17]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[17] ;
; neuron_l1_n2:n2|r_sinapse_count[17]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[17] ;
; neuron_l1_n3:n3|r_sinapse_count[17]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[17] ;
; neuron_l1_n4:n4|r_sinapse_count[17]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[17] ;
; neuron_l1_n5:n5|r_sinapse_count[17]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[17] ;
; neuron_l1_n1:n1|r_sinapse_count[16]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[16] ;
; neuron_l1_n2:n2|r_sinapse_count[16]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[16] ;
; neuron_l1_n3:n3|r_sinapse_count[16]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[16] ;
; neuron_l1_n4:n4|r_sinapse_count[16]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[16] ;
; neuron_l1_n5:n5|r_sinapse_count[16]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[16] ;
; neuron_l1_n1:n1|r_sinapse_count[15]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[15] ;
; neuron_l1_n2:n2|r_sinapse_count[15]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[15] ;
; neuron_l1_n3:n3|r_sinapse_count[15]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[15] ;
; neuron_l1_n4:n4|r_sinapse_count[15]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[15] ;
; neuron_l1_n5:n5|r_sinapse_count[15]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[15] ;
; neuron_l1_n1:n1|r_sinapse_count[14]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[14] ;
; neuron_l1_n2:n2|r_sinapse_count[14]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[14] ;
; neuron_l1_n3:n3|r_sinapse_count[14]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[14] ;
; neuron_l1_n4:n4|r_sinapse_count[14]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[14] ;
; neuron_l1_n5:n5|r_sinapse_count[14]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[14] ;
; neuron_l1_n1:n1|r_sinapse_count[13]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[13] ;
; neuron_l1_n2:n2|r_sinapse_count[13]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[13] ;
; neuron_l1_n3:n3|r_sinapse_count[13]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[13] ;
; neuron_l1_n4:n4|r_sinapse_count[13]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[13] ;
; neuron_l1_n5:n5|r_sinapse_count[13]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[13] ;
; neuron_l1_n1:n1|r_sinapse_count[12]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[12] ;
; neuron_l1_n2:n2|r_sinapse_count[12]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[12] ;
; neuron_l1_n3:n3|r_sinapse_count[12]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[12] ;
; neuron_l1_n4:n4|r_sinapse_count[12]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[12] ;
; neuron_l1_n5:n5|r_sinapse_count[12]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[12] ;
; neuron_l1_n1:n1|r_sinapse_count[11]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[11] ;
; neuron_l1_n2:n2|r_sinapse_count[11]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[11] ;
; neuron_l1_n3:n3|r_sinapse_count[11]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[11] ;
; neuron_l1_n4:n4|r_sinapse_count[11]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[11] ;
; neuron_l1_n5:n5|r_sinapse_count[11]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[11] ;
; neuron_l1_n1:n1|r_sinapse_count[10]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[10] ;
; neuron_l1_n2:n2|r_sinapse_count[10]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[10] ;
; neuron_l1_n3:n3|r_sinapse_count[10]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[10] ;
; neuron_l1_n4:n4|r_sinapse_count[10]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[10] ;
; neuron_l1_n5:n5|r_sinapse_count[10]         ; Merged with neuron_l1_n0:n0|r_sinapse_count[10] ;
; neuron_l1_n1:n1|r_sinapse_count[9]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]  ;
; neuron_l1_n2:n2|r_sinapse_count[9]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]  ;
; neuron_l1_n3:n3|r_sinapse_count[9]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]  ;
; neuron_l1_n4:n4|r_sinapse_count[9]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]  ;
; neuron_l1_n5:n5|r_sinapse_count[9]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[9]  ;
; neuron_l1_n1:n1|r_sinapse_count[8]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]  ;
; neuron_l1_n2:n2|r_sinapse_count[8]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]  ;
; neuron_l1_n3:n3|r_sinapse_count[8]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]  ;
; neuron_l1_n4:n4|r_sinapse_count[8]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]  ;
; neuron_l1_n5:n5|r_sinapse_count[8]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[8]  ;
; neuron_l1_n1:n1|r_sinapse_count[7]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]  ;
; neuron_l1_n2:n2|r_sinapse_count[7]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]  ;
; neuron_l1_n3:n3|r_sinapse_count[7]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]  ;
; neuron_l1_n4:n4|r_sinapse_count[7]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]  ;
; neuron_l1_n5:n5|r_sinapse_count[7]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[7]  ;
; neuron_l1_n1:n1|r_sinapse_count[6]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]  ;
; neuron_l1_n2:n2|r_sinapse_count[6]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]  ;
; neuron_l1_n3:n3|r_sinapse_count[6]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]  ;
; neuron_l1_n4:n4|r_sinapse_count[6]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]  ;
; neuron_l1_n5:n5|r_sinapse_count[6]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[6]  ;
; neuron_l1_n1:n1|r_sinapse_count[5]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]  ;
; neuron_l1_n2:n2|r_sinapse_count[5]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]  ;
; neuron_l1_n3:n3|r_sinapse_count[5]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]  ;
; neuron_l1_n4:n4|r_sinapse_count[5]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]  ;
; neuron_l1_n5:n5|r_sinapse_count[5]          ; Merged with neuron_l1_n0:n0|r_sinapse_count[5]  ;
; neuron_l1_n1:n1|r_sm.s_mac_result           ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result   ;
; neuron_l1_n2:n2|r_sm.s_mac_result           ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result   ;
; neuron_l1_n3:n3|r_sm.s_mac_result           ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result   ;
; neuron_l1_n4:n4|r_sm.s_mac_result           ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result   ;
; neuron_l1_n5:n5|r_sm.s_mac_result           ; Merged with neuron_l1_n0:n0|r_sm.s_mac_result   ;
; neuron_l1_n1:n1|r_sm.s_idle                 ; Merged with neuron_l1_n0:n0|r_sm.s_idle         ;
; neuron_l1_n2:n2|r_sm.s_idle                 ; Merged with neuron_l1_n0:n0|r_sm.s_idle         ;
; neuron_l1_n3:n3|r_sm.s_idle                 ; Merged with neuron_l1_n0:n0|r_sm.s_idle         ;
; neuron_l1_n4:n4|r_sm.s_idle                 ; Merged with neuron_l1_n0:n0|r_sm.s_idle         ;
; neuron_l1_n5:n5|r_sm.s_idle                 ; Merged with neuron_l1_n0:n0|r_sm.s_idle         ;
; neuron_l1_n1:n1|r_sm.s_wait_mac             ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac     ;
; neuron_l1_n2:n2|r_sm.s_wait_mac             ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac     ;
; neuron_l1_n3:n3|r_sm.s_wait_mac             ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac     ;
; neuron_l1_n4:n4|r_sm.s_wait_mac             ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac     ;
; neuron_l1_n5:n5|r_sm.s_wait_mac             ; Merged with neuron_l1_n0:n0|r_sm.s_wait_mac     ;
; neuron_l1_n1:n1|r_sm.s_mac                  ; Merged with neuron_l1_n0:n0|r_sm.s_mac          ;
; neuron_l1_n2:n2|r_sm.s_mac                  ; Merged with neuron_l1_n0:n0|r_sm.s_mac          ;
; neuron_l1_n3:n3|r_sm.s_mac                  ; Merged with neuron_l1_n0:n0|r_sm.s_mac          ;
; neuron_l1_n4:n4|r_sm.s_mac                  ; Merged with neuron_l1_n0:n0|r_sm.s_mac          ;
; neuron_l1_n5:n5|r_sm.s_mac                  ; Merged with neuron_l1_n0:n0|r_sm.s_mac          ;
; neuron_l1_n1:n1|r_sm.s_bias                 ; Merged with neuron_l1_n0:n0|r_sm.s_bias         ;
; neuron_l1_n2:n2|r_sm.s_bias                 ; Merged with neuron_l1_n0:n0|r_sm.s_bias         ;
; neuron_l1_n3:n3|r_sm.s_bias                 ; Merged with neuron_l1_n0:n0|r_sm.s_bias         ;
; neuron_l1_n4:n4|r_sm.s_bias                 ; Merged with neuron_l1_n0:n0|r_sm.s_bias         ;
; neuron_l1_n5:n5|r_sm.s_bias                 ; Merged with neuron_l1_n0:n0|r_sm.s_bias         ;
; neuron_l1_n1:n1|r_sm.s_wait_weight          ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight  ;
; neuron_l1_n2:n2|r_sm.s_wait_weight          ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight  ;
; neuron_l1_n3:n3|r_sm.s_wait_weight          ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight  ;
; neuron_l1_n4:n4|r_sm.s_wait_weight          ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight  ;
; neuron_l1_n5:n5|r_sm.s_wait_weight          ; Merged with neuron_l1_n0:n0|r_sm.s_wait_weight  ;
; Total Number of Removed Registers = 261     ;                                                 ;
+---------------------------------------------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 439   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 96    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 338   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                         ;
+------------------------------------------------+----------------------------------------------+------+
; Register Name                                  ; Megafunction                                 ; Type ;
+------------------------------------------------+----------------------------------------------+------+
; neuron_l1_n0:n0|ram_l1_n0:ram_n1|o_data[0..15] ; neuron_l1_n0:n0|ram_l1_n0:ram_n1|r_mem_rtl_0 ; RAM  ;
; neuron_l1_n1:n1|ram_l1_n1:ram_n1|o_data[0..15] ; neuron_l1_n1:n1|ram_l1_n1:ram_n1|r_mem_rtl_0 ; RAM  ;
; neuron_l1_n2:n2|ram_l1_n2:ram_n1|o_data[0..15] ; neuron_l1_n2:n2|ram_l1_n2:ram_n1|r_mem_rtl_0 ; RAM  ;
; neuron_l1_n3:n3|ram_l1_n3:ram_n1|o_data[0..15] ; neuron_l1_n3:n3|ram_l1_n3:ram_n1|r_mem_rtl_0 ; RAM  ;
; neuron_l1_n4:n4|ram_l1_n4:ram_n1|o_data[0..15] ; neuron_l1_n4:n4|ram_l1_n4:ram_n1|r_mem_rtl_0 ; RAM  ;
; neuron_l1_n5:n5|ram_l1_n5:ram_n1|o_data[0..15] ; neuron_l1_n5:n5|ram_l1_n5:ram_n1|r_mem_rtl_0 ; RAM  ;
+------------------------------------------------+----------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |layer_test|neuron_l1_n0:n0|lut_relu:act_relu|r_out[2]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |layer_test|neuron_l1_n1:n1|lut_relu:act_relu|r_out[6]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |layer_test|neuron_l1_n2:n2|lut_relu:act_relu|r_out[15] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |layer_test|neuron_l1_n3:n3|lut_relu:act_relu|r_out[4]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |layer_test|neuron_l1_n4:n4|lut_relu:act_relu|r_out[5]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |layer_test|neuron_l1_n5:n5|lut_relu:act_relu|r_out[8]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |layer_test|r_sm                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_test|neuron_l1_n0:n0|mac:mac_n1|r_mult[-3]       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_test|neuron_l1_n1:n1|mac:mac_n1|r_mult[-1]       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_test|neuron_l1_n2:n2|mac:mac_n1|r_mult[0]        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_test|neuron_l1_n3:n3|mac:mac_n1|r_mult[-2]       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_test|neuron_l1_n4:n4|mac:mac_n1|r_mult[-9]       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |layer_test|neuron_l1_n5:n5|mac:mac_n1|r_mult[3]        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n0:n0|ram_l1_n0:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_e971:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_va71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n2:n2|ram_l1_n2:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_td71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n3:n3|ram_l1_n3:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_d871:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n4:n4|ram_l1_n4:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_a871:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron_l1_n5:n5|ram_l1_n5:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_f971:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |layer_test ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                    ;
; g_fxp_high     ; 4     ; Signed Integer                                    ;
; g_fxp_low      ; -11   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n0:n0 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; g_bits_data    ; 16    ; Signed Integer                      ;
; g_fxp_high     ; 4     ; Signed Integer                      ;
; g_fxp_low      ; -11   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n0:n0|ram_l1_n0:ram_n1 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                       ;
; g_depth        ; 50    ; Signed Integer                                       ;
; g_addr_bits    ; 5     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n0:n0|mac:mac_n1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n0:n0|lut_relu:act_relu ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                        ;
; g_fxp_high     ; 4     ; Signed Integer                                        ;
; g_fxp_low      ; -11   ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n1:n1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; g_bits_data    ; 16    ; Signed Integer                      ;
; g_fxp_high     ; 4     ; Signed Integer                      ;
; g_fxp_low      ; -11   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n1:n1|ram_l1_n1:ram_n1 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                       ;
; g_depth        ; 50    ; Signed Integer                                       ;
; g_addr_bits    ; 5     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n1:n1|mac:mac_n1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n1:n1|lut_relu:act_relu ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                        ;
; g_fxp_high     ; 4     ; Signed Integer                                        ;
; g_fxp_low      ; -11   ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n2:n2 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; g_bits_data    ; 16    ; Signed Integer                      ;
; g_fxp_high     ; 4     ; Signed Integer                      ;
; g_fxp_low      ; -11   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n2:n2|ram_l1_n2:ram_n1 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                       ;
; g_depth        ; 50    ; Signed Integer                                       ;
; g_addr_bits    ; 5     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n2:n2|mac:mac_n1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n2:n2|lut_relu:act_relu ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                        ;
; g_fxp_high     ; 4     ; Signed Integer                                        ;
; g_fxp_low      ; -11   ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n3:n3 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; g_bits_data    ; 16    ; Signed Integer                      ;
; g_fxp_high     ; 4     ; Signed Integer                      ;
; g_fxp_low      ; -11   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n3:n3|ram_l1_n3:ram_n1 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                       ;
; g_depth        ; 50    ; Signed Integer                                       ;
; g_addr_bits    ; 5     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n3:n3|mac:mac_n1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n3:n3|lut_relu:act_relu ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                        ;
; g_fxp_high     ; 4     ; Signed Integer                                        ;
; g_fxp_low      ; -11   ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n4:n4 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; g_bits_data    ; 16    ; Signed Integer                      ;
; g_fxp_high     ; 4     ; Signed Integer                      ;
; g_fxp_low      ; -11   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n4:n4|ram_l1_n4:ram_n1 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                       ;
; g_depth        ; 50    ; Signed Integer                                       ;
; g_addr_bits    ; 5     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n4:n4|mac:mac_n1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n4:n4|lut_relu:act_relu ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                        ;
; g_fxp_high     ; 4     ; Signed Integer                                        ;
; g_fxp_low      ; -11   ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n5:n5 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; g_bits_data    ; 16    ; Signed Integer                      ;
; g_fxp_high     ; 4     ; Signed Integer                      ;
; g_fxp_low      ; -11   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n5:n5|ram_l1_n5:ram_n1 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                       ;
; g_depth        ; 50    ; Signed Integer                                       ;
; g_addr_bits    ; 5     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n5:n5|mac:mac_n1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron_l1_n5:n5|lut_relu:act_relu ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                        ;
; g_fxp_high     ; 4     ; Signed Integer                                        ;
; g_fxp_low      ; -11   ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n0:n0|ram_l1_n0:ram_n1|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------------+---------------------+
; Parameter Name                     ; Value                                         ; Type                ;
+------------------------------------+-----------------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped             ;
; OPERATION_MODE                     ; ROM                                           ; Untyped             ;
; WIDTH_A                            ; 16                                            ; Untyped             ;
; WIDTHAD_A                          ; 6                                             ; Untyped             ;
; NUMWORDS_A                         ; 50                                            ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped             ;
; WIDTH_B                            ; 1                                             ; Untyped             ;
; WIDTHAD_B                          ; 1                                             ; Untyped             ;
; NUMWORDS_B                         ; 1                                             ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped             ;
; BYTE_SIZE                          ; 8                                             ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped             ;
; INIT_FILE                          ; db/layer_test.ram0_ram_l1_n0_747a30f2.hdl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                  ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_e971                               ; Untyped             ;
+------------------------------------+-----------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------------+---------------------+
; Parameter Name                     ; Value                                         ; Type                ;
+------------------------------------+-----------------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped             ;
; OPERATION_MODE                     ; ROM                                           ; Untyped             ;
; WIDTH_A                            ; 16                                            ; Untyped             ;
; WIDTHAD_A                          ; 6                                             ; Untyped             ;
; NUMWORDS_A                         ; 50                                            ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped             ;
; WIDTH_B                            ; 1                                             ; Untyped             ;
; WIDTHAD_B                          ; 1                                             ; Untyped             ;
; NUMWORDS_B                         ; 1                                             ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped             ;
; BYTE_SIZE                          ; 8                                             ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped             ;
; INIT_FILE                          ; db/layer_test.ram0_ram_l1_n1_1e703c8c.hdl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                  ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_va71                               ; Untyped             ;
+------------------------------------+-----------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n2:n2|ram_l1_n2:ram_n1|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------+
; Parameter Name                     ; Value                                        ; Type                 ;
+------------------------------------+----------------------------------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped              ;
; OPERATION_MODE                     ; ROM                                          ; Untyped              ;
; WIDTH_A                            ; 16                                           ; Untyped              ;
; WIDTHAD_A                          ; 6                                            ; Untyped              ;
; NUMWORDS_A                         ; 50                                           ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped              ;
; WIDTH_B                            ; 1                                            ; Untyped              ;
; WIDTHAD_B                          ; 1                                            ; Untyped              ;
; NUMWORDS_B                         ; 1                                            ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped              ;
; BYTE_SIZE                          ; 8                                            ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped              ;
; INIT_FILE                          ; db/layer_test.ram0_ram_l1_n2_4faacff.hdl.mif ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped              ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_td71                              ; Untyped              ;
+------------------------------------+----------------------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n3:n3|ram_l1_n3:ram_n1|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------------+---------------------+
; Parameter Name                     ; Value                                         ; Type                ;
+------------------------------------+-----------------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped             ;
; OPERATION_MODE                     ; ROM                                           ; Untyped             ;
; WIDTH_A                            ; 16                                            ; Untyped             ;
; WIDTHAD_A                          ; 6                                             ; Untyped             ;
; NUMWORDS_A                         ; 50                                            ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped             ;
; WIDTH_B                            ; 1                                             ; Untyped             ;
; WIDTHAD_B                          ; 1                                             ; Untyped             ;
; NUMWORDS_B                         ; 1                                             ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped             ;
; BYTE_SIZE                          ; 8                                             ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped             ;
; INIT_FILE                          ; db/layer_test.ram0_ram_l1_n3_65654c49.hdl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                  ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_d871                               ; Untyped             ;
+------------------------------------+-----------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n4:n4|ram_l1_n4:ram_n1|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------------+---------------------+
; Parameter Name                     ; Value                                         ; Type                ;
+------------------------------------+-----------------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped             ;
; OPERATION_MODE                     ; ROM                                           ; Untyped             ;
; WIDTH_A                            ; 16                                            ; Untyped             ;
; WIDTHAD_A                          ; 6                                             ; Untyped             ;
; NUMWORDS_A                         ; 50                                            ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped             ;
; WIDTH_B                            ; 1                                             ; Untyped             ;
; WIDTHAD_B                          ; 1                                             ; Untyped             ;
; NUMWORDS_B                         ; 1                                             ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped             ;
; BYTE_SIZE                          ; 8                                             ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped             ;
; INIT_FILE                          ; db/layer_test.ram0_ram_l1_n4_b4694616.hdl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                  ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_a871                               ; Untyped             ;
+------------------------------------+-----------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n5:n5|ram_l1_n5:ram_n1|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------+
; Parameter Name                     ; Value                                        ; Type                 ;
+------------------------------------+----------------------------------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped              ;
; OPERATION_MODE                     ; ROM                                          ; Untyped              ;
; WIDTH_A                            ; 16                                           ; Untyped              ;
; WIDTHAD_A                          ; 6                                            ; Untyped              ;
; NUMWORDS_A                         ; 50                                           ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped              ;
; WIDTH_B                            ; 1                                            ; Untyped              ;
; WIDTHAD_B                          ; 1                                            ; Untyped              ;
; NUMWORDS_B                         ; 1                                            ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped              ;
; BYTE_SIZE                          ; 8                                            ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped              ;
; INIT_FILE                          ; db/layer_test.ram0_ram_l1_n5_138c6da.hdl.mif ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped              ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_f971                              ; Untyped              ;
+------------------------------------+----------------------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n1:n1|mac:mac_n1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n2:n2|mac:mac_n1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n3:n3|mac:mac_n1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n4:n4|mac:mac_n1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_l1_n5:n5|mac:mac_n1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 6                                                       ;
; Entity Instance                           ; neuron_l1_n0:n0|ram_l1_n0:ram_n1|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 16                                                      ;
;     -- NUMWORDS_A                         ; 50                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 16                                                      ;
;     -- NUMWORDS_A                         ; 50                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; neuron_l1_n2:n2|ram_l1_n2:ram_n1|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 16                                                      ;
;     -- NUMWORDS_A                         ; 50                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; neuron_l1_n3:n3|ram_l1_n3:ram_n1|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 16                                                      ;
;     -- NUMWORDS_A                         ; 50                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; neuron_l1_n4:n4|ram_l1_n4:ram_n1|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 16                                                      ;
;     -- NUMWORDS_A                         ; 50                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; neuron_l1_n5:n5|ram_l1_n5:ram_n1|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 16                                                      ;
;     -- NUMWORDS_A                         ; 50                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                    ;
+---------------------------------------+-------------------------------------------+
; Name                                  ; Value                                     ;
+---------------------------------------+-------------------------------------------+
; Number of entity instances            ; 6                                         ;
; Entity Instance                       ; neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                        ;
;     -- LPM_WIDTHB                     ; 16                                        ;
;     -- LPM_WIDTHP                     ; 32                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                        ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
; Entity Instance                       ; neuron_l1_n1:n1|mac:mac_n1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                        ;
;     -- LPM_WIDTHB                     ; 16                                        ;
;     -- LPM_WIDTHP                     ; 32                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                        ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
; Entity Instance                       ; neuron_l1_n2:n2|mac:mac_n1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                        ;
;     -- LPM_WIDTHB                     ; 16                                        ;
;     -- LPM_WIDTHP                     ; 32                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                        ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
; Entity Instance                       ; neuron_l1_n3:n3|mac:mac_n1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                        ;
;     -- LPM_WIDTHB                     ; 16                                        ;
;     -- LPM_WIDTHP                     ; 32                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                        ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
; Entity Instance                       ; neuron_l1_n4:n4|mac:mac_n1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                        ;
;     -- LPM_WIDTHB                     ; 16                                        ;
;     -- LPM_WIDTHP                     ; 32                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                        ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
; Entity Instance                       ; neuron_l1_n5:n5|mac:mac_n1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                        ;
;     -- LPM_WIDTHB                     ; 16                                        ;
;     -- LPM_WIDTHP                     ; 32                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                        ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
+---------------------------------------+-------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n5:n5|ram_l1_n5:ram_n1" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                     ;
; i_data ; Input ; Info     ; Stuck at GND                     ;
+--------+-------+----------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n5:n5"                                                                          ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_mac_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_done     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n4:n4|ram_l1_n4:ram_n1" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                     ;
; i_data ; Input ; Info     ; Stuck at GND                     ;
+--------+-------+----------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n4:n4"                                                                          ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_mac_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_done     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n3:n3|ram_l1_n3:ram_n1" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                     ;
; i_data ; Input ; Info     ; Stuck at GND                     ;
+--------+-------+----------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n3:n3"                                                                          ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_mac_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_done     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n2:n2|ram_l1_n2:ram_n1" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                     ;
; i_data ; Input ; Info     ; Stuck at GND                     ;
+--------+-------+----------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n2:n2"                                                                          ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_mac_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_done     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n1:n1|ram_l1_n1:ram_n1" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                     ;
; i_data ; Input ; Info     ; Stuck at GND                     ;
+--------+-------+----------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n1:n1"                                                                          ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_mac_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_done     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n0:n0|ram_l1_n0:ram_n1" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                     ;
; i_data ; Input ; Info     ; Stuck at GND                     ;
+--------+-------+----------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_l1_n0:n0"                                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 117                         ;
; cycloneiii_ff         ; 439                         ;
;     ENA               ; 210                         ;
;     ENA CLR           ; 96                          ;
;     ENA SLD           ; 32                          ;
;     plain             ; 101                         ;
; cycloneiii_lcell_comb ; 1083                        ;
;     arith             ; 314                         ;
;         2 data inputs ; 218                         ;
;         3 data inputs ; 96                          ;
;     normal            ; 769                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 140                         ;
;         3 data inputs ; 451                         ;
;         4 data inputs ; 151                         ;
; cycloneiii_mac_mult   ; 6                           ;
; cycloneiii_mac_out    ; 6                           ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 14.10                       ;
; Average LUT depth     ; 6.69                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/output_files/layer_test.map.eqn.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Nov 09 21:18:09 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off layer_test -c layer_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file ram_l1_n5.vhd
    Info (12022): Found design unit 1: ram_l1_n5-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n5.vhd Line: 19
    Info (12023): Found entity 1: ram_l1_n5 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n5.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram_l1_n4.vhd
    Info (12022): Found design unit 1: ram_l1_n4-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n4.vhd Line: 19
    Info (12023): Found entity 1: ram_l1_n4 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n4.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram_l1_n3.vhd
    Info (12022): Found design unit 1: ram_l1_n3-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n3.vhd Line: 19
    Info (12023): Found entity 1: ram_l1_n3 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n3.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram_l1_n2.vhd
    Info (12022): Found design unit 1: ram_l1_n2-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n2.vhd Line: 19
    Info (12023): Found entity 1: ram_l1_n2 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram_l1_n1.vhd
    Info (12022): Found design unit 1: ram_l1_n1-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n1.vhd Line: 19
    Info (12023): Found entity 1: ram_l1_n1 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram_l1_n0.vhd
    Info (12022): Found design unit 1: ram_l1_n0-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n0.vhd Line: 19
    Info (12023): Found entity 1: ram_l1_n0 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n0.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file neuron_l1_n5.vhd
    Info (12022): Found design unit 1: neuron_l1_n5-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n5.vhd Line: 27
    Info (12023): Found entity 1: neuron_l1_n5 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n5.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file neuron_l1_n4.vhd
    Info (12022): Found design unit 1: neuron_l1_n4-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n4.vhd Line: 27
    Info (12023): Found entity 1: neuron_l1_n4 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n4.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file neuron_l1_n3.vhd
    Info (12022): Found design unit 1: neuron_l1_n3-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n3.vhd Line: 27
    Info (12023): Found entity 1: neuron_l1_n3 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n3.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file neuron_l1_n2.vhd
    Info (12022): Found design unit 1: neuron_l1_n2-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n2.vhd Line: 27
    Info (12023): Found entity 1: neuron_l1_n2 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n2.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file neuron_l1_n1.vhd
    Info (12022): Found design unit 1: neuron_l1_n1-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n1.vhd Line: 27
    Info (12023): Found entity 1: neuron_l1_n1 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n1.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file neuron_l1_n0.vhd
    Info (12022): Found design unit 1: neuron_l1_n0-rtl File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n0.vhd Line: 27
    Info (12023): Found entity 1: neuron_l1_n0 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n0.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file mac.vhd
    Info (12022): Found design unit 1: mac-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/mac.vhd Line: 24
    Info (12023): Found entity 1: mac File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/mac.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file lut_relu.vhd
    Info (12022): Found design unit 1: lut_relu-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/lut_relu.vhd Line: 19
    Info (12023): Found entity 1: lut_relu File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/lut_relu.vhd Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file layer_test_tb.vhd
Info (12021): Found 2 design units, including 0 entities, in source file /users/adeni/documents/mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl
    Info (12022): Found design unit 1: fixed_pkg File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 25
    Info (12022): Found design unit 2: fixed_pkg-body File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 1466
Info (12021): Found 1 design units, including 0 entities, in source file /users/adeni/documents/mestrado/amc_vhdl/study/ieee_proposed/fixed_float_types_c.vhdl
    Info (12022): Found design unit 1: fixed_float_types File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_float_types_c.vhdl Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file layer_test.vhd
    Info (12022): Found design unit 1: layer_test-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd Line: 28
    Info (12023): Found entity 1: layer_test File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd Line: 8
Info (12127): Elaborating entity "layer_test" for the top level hierarchy
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 1470
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 1471
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 1472
Warning (10036): Verilog HDL or VHDL warning at layer_test.vhd(41): object "r_mac_n1" assigned a value but never read File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd Line: 41
Warning (10036): Verilog HDL or VHDL warning at layer_test.vhd(42): object "r_mac_n2" assigned a value but never read File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd Line: 42
Warning (10036): Verilog HDL or VHDL warning at layer_test.vhd(43): object "r_mac_n3" assigned a value but never read File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd Line: 43
Warning (10036): Verilog HDL or VHDL warning at layer_test.vhd(44): object "r_mac_n4" assigned a value but never read File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd Line: 44
Warning (10036): Verilog HDL or VHDL warning at layer_test.vhd(45): object "r_mac_n5" assigned a value but never read File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd Line: 45
Warning (10036): Verilog HDL or VHDL warning at layer_test.vhd(48): object "r_done_n0" assigned a value but never read File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd Line: 48
Warning (10036): Verilog HDL or VHDL warning at layer_test.vhd(49): object "r_done_n1" assigned a value but never read File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd Line: 49
Warning (10036): Verilog HDL or VHDL warning at layer_test.vhd(50): object "r_done_n2" assigned a value but never read File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd Line: 50
Warning (10036): Verilog HDL or VHDL warning at layer_test.vhd(51): object "r_done_n3" assigned a value but never read File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd Line: 51
Warning (10036): Verilog HDL or VHDL warning at layer_test.vhd(52): object "r_done_n4" assigned a value but never read File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd Line: 52
Warning (10036): Verilog HDL or VHDL warning at layer_test.vhd(53): object "r_done_n5" assigned a value but never read File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd Line: 53
Info (12128): Elaborating entity "neuron_l1_n0" for hierarchy "neuron_l1_n0:n0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd Line: 163
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 1470
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 1471
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 1472
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n0.vhd(38): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n0.vhd Line: 38
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n0.vhd(40): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n0.vhd Line: 40
Info (12128): Elaborating entity "ram_l1_n0" for hierarchy "neuron_l1_n0:n0|ram_l1_n0:ram_n1" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n0.vhd Line: 97
Info (12128): Elaborating entity "mac" for hierarchy "neuron_l1_n0:n0|mac:mac_n1" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n0.vhd Line: 98
Info (12128): Elaborating entity "lut_relu" for hierarchy "neuron_l1_n0:n0|lut_relu:act_relu" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n0.vhd Line: 99
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'U'" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'X'" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'Z'" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'W'" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'-'" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Info (12128): Elaborating entity "neuron_l1_n1" for hierarchy "neuron_l1_n1:n1" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd Line: 164
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n1.vhd(38): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n1.vhd Line: 38
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n1.vhd(40): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n1.vhd Line: 40
Info (12128): Elaborating entity "ram_l1_n1" for hierarchy "neuron_l1_n1:n1|ram_l1_n1:ram_n1" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n1.vhd Line: 97
Info (12128): Elaborating entity "neuron_l1_n2" for hierarchy "neuron_l1_n2:n2" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd Line: 165
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n2.vhd(38): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n2.vhd Line: 38
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n2.vhd(40): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n2.vhd Line: 40
Info (12128): Elaborating entity "ram_l1_n2" for hierarchy "neuron_l1_n2:n2|ram_l1_n2:ram_n1" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n2.vhd Line: 97
Info (12128): Elaborating entity "neuron_l1_n3" for hierarchy "neuron_l1_n3:n3" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd Line: 166
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n3.vhd(38): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n3.vhd Line: 38
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n3.vhd(40): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n3.vhd Line: 40
Info (12128): Elaborating entity "ram_l1_n3" for hierarchy "neuron_l1_n3:n3|ram_l1_n3:ram_n1" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n3.vhd Line: 97
Info (12128): Elaborating entity "neuron_l1_n4" for hierarchy "neuron_l1_n4:n4" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd Line: 167
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n4.vhd(38): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n4.vhd Line: 38
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n4.vhd(40): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n4.vhd Line: 40
Info (12128): Elaborating entity "ram_l1_n4" for hierarchy "neuron_l1_n4:n4|ram_l1_n4:ram_n1" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n4.vhd Line: 97
Info (12128): Elaborating entity "neuron_l1_n5" for hierarchy "neuron_l1_n5:n5" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd Line: 168
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n5.vhd(38): used explicit default value for signal "r_wr" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n5.vhd Line: 38
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n5.vhd(40): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n5.vhd Line: 40
Info (12128): Elaborating entity "ram_l1_n5" for hierarchy "neuron_l1_n5:n5|ram_l1_n5:ram_n1" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n5.vhd Line: 97
Info (19000): Inferred 6 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n0:n0|ram_l1_n0:ram_n1|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_test.ram0_ram_l1_n0_747a30f2.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n1:n1|ram_l1_n1:ram_n1|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_test.ram0_ram_l1_n1_1e703c8c.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n2:n2|ram_l1_n2:ram_n1|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_test.ram0_ram_l1_n2_4faacff.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n3:n3|ram_l1_n3:ram_n1|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_test.ram0_ram_l1_n3_65654c49.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n4:n4|ram_l1_n4:ram_n1|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_test.ram0_ram_l1_n4_b4694616.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron_l1_n5:n5|ram_l1_n5:ram_n1|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/layer_test.ram0_ram_l1_n5_138c6da.hdl.mif
Info (278001): Inferred 6 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n0:n0|mac:mac_n1|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n1:n1|mac:mac_n1|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n2:n2|mac:mac_n1|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n3:n3|mac:mac_n1|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n4:n4|mac:mac_n1|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_l1_n5:n5|mac:mac_n1|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
Info (12130): Elaborated megafunction instantiation "neuron_l1_n0:n0|ram_l1_n0:ram_n1|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n0:n0|ram_l1_n0:ram_n1|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_test.ram0_ram_l1_n0_747a30f2.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e971.tdf
    Info (12023): Found entity 1: altsyncram_e971 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_e971.tdf Line: 28
Warning (113028): 14 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n0_747a30f2.hdl.mif Line: 1
    Warning (113027): Addresses ranging from 50 to 63 are not initialized File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n0_747a30f2.hdl.mif Line: 1
Critical Warning (127004): Memory depth (50) in the design file differs from memory depth (64) in the Memory Initialization File "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n0_747a30f2.hdl.mif" -- truncated remaining initial content value to fit RAM File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_test.ram0_ram_l1_n1_1e703c8c.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_va71.tdf
    Info (12023): Found entity 1: altsyncram_va71 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_va71.tdf Line: 28
Warning (113028): 14 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n1_1e703c8c.hdl.mif Line: 1
    Warning (113027): Addresses ranging from 50 to 63 are not initialized File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n1_1e703c8c.hdl.mif Line: 1
Critical Warning (127004): Memory depth (50) in the design file differs from memory depth (64) in the Memory Initialization File "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n1_1e703c8c.hdl.mif" -- truncated remaining initial content value to fit RAM File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "neuron_l1_n2:n2|ram_l1_n2:ram_n1|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n2:n2|ram_l1_n2:ram_n1|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_test.ram0_ram_l1_n2_4faacff.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_td71.tdf
    Info (12023): Found entity 1: altsyncram_td71 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_td71.tdf Line: 28
Warning (113028): 14 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n2_4faacff.hdl.mif Line: 1
    Warning (113027): Addresses ranging from 50 to 63 are not initialized File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n2_4faacff.hdl.mif Line: 1
Critical Warning (127004): Memory depth (50) in the design file differs from memory depth (64) in the Memory Initialization File "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n2_4faacff.hdl.mif" -- truncated remaining initial content value to fit RAM File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "neuron_l1_n3:n3|ram_l1_n3:ram_n1|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n3:n3|ram_l1_n3:ram_n1|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_test.ram0_ram_l1_n3_65654c49.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d871.tdf
    Info (12023): Found entity 1: altsyncram_d871 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_d871.tdf Line: 28
Warning (113028): 14 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n3_65654c49.hdl.mif Line: 1
    Warning (113027): Addresses ranging from 50 to 63 are not initialized File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n3_65654c49.hdl.mif Line: 1
Critical Warning (127004): Memory depth (50) in the design file differs from memory depth (64) in the Memory Initialization File "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n3_65654c49.hdl.mif" -- truncated remaining initial content value to fit RAM File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "neuron_l1_n4:n4|ram_l1_n4:ram_n1|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n4:n4|ram_l1_n4:ram_n1|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_test.ram0_ram_l1_n4_b4694616.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a871.tdf
    Info (12023): Found entity 1: altsyncram_a871 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_a871.tdf Line: 28
Warning (113028): 14 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n4_b4694616.hdl.mif Line: 1
    Warning (113027): Addresses ranging from 50 to 63 are not initialized File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n4_b4694616.hdl.mif Line: 1
Critical Warning (127004): Memory depth (50) in the design file differs from memory depth (64) in the Memory Initialization File "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n4_b4694616.hdl.mif" -- truncated remaining initial content value to fit RAM File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "neuron_l1_n5:n5|ram_l1_n5:ram_n1|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "neuron_l1_n5:n5|ram_l1_n5:ram_n1|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/layer_test.ram0_ram_l1_n5_138c6da.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f971.tdf
    Info (12023): Found entity 1: altsyncram_f971 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_f971.tdf Line: 28
Warning (113028): 14 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n5_138c6da.hdl.mif Line: 1
    Warning (113027): Addresses ranging from 50 to 63 are not initialized File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n5_138c6da.hdl.mif Line: 1
Critical Warning (127004): Memory depth (50) in the design file differs from memory depth (64) in the Memory Initialization File "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n5_138c6da.hdl.mif" -- truncated remaining initial content value to fit RAM File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
Info (12133): Instantiated megafunction "neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0" with the following parameter: File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_36t.tdf
    Info (12023): Found entity 1: mult_36t File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/mult_36t.tdf Line: 29
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "o_fxp_n0[15]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd Line: 20
    Warning (13410): Pin "o_fxp_n1[15]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd Line: 21
    Warning (13410): Pin "o_fxp_n2[15]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd Line: 22
    Warning (13410): Pin "o_fxp_n3[15]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd Line: 23
    Warning (13410): Pin "o_fxp_n4[15]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd Line: 24
    Warning (13410): Pin "o_fxp_n5[15]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "neuron_l1_n0:n0|ram_l1_n0:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_e971:auto_generated|ALTSYNCRAM" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_e971.tdf Line: 35
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_va71:auto_generated|ALTSYNCRAM" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_va71.tdf Line: 35
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "neuron_l1_n2:n2|ram_l1_n2:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_td71:auto_generated|ALTSYNCRAM" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_td71.tdf Line: 35
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "neuron_l1_n3:n3|ram_l1_n3:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_d871:auto_generated|ALTSYNCRAM" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_d871.tdf Line: 35
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "neuron_l1_n4:n4|ram_l1_n4:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_a871:auto_generated|ALTSYNCRAM" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_a871.tdf Line: 35
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "neuron_l1_n5:n5|ram_l1_n5:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_f971:auto_generated|ALTSYNCRAM" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_f971.tdf Line: 35
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1415 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 98 output pins
    Info (21061): Implemented 1190 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21062): Implemented 12 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 4840 megabytes
    Info: Processing ended: Mon Nov 09 21:18:28 2020
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:23


