vendor_name = ModelSim
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/signExtenderR.v
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform1.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/signExtenderJ.v
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform2.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/registerBench.v
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform3.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform4.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxRegDest.v
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform5.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform6.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxMemtoReg.v
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform7.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxJump.v
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform8.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxInSignal.v
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform9.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxALUScr.v
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform10.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/dataMemory.v
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform11.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform12.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/andmux.v
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform15.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform16.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxPCScr.v
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform17.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/outModule.v
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/display.v
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/binToBCD.v
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform18.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform19.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform20.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform21.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform22.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform23.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform24.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform25.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform26.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform27.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform28.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform29.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform30.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform31.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform32.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform33.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform34.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform35.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform36.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform37.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform38.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform39.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform40.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform41.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform42.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform43.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform44.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform45.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform46.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform47.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform48.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform49.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform50.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform51.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform52.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform53.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform54.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform55.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform56.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform57.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform58.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform59.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform60.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform61.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform62.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform63.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform64.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform65.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform66.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform67.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform68.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform69.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform70.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform71.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform72.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform73.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform74.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform75.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform76.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform77.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform78.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform79.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform80.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform81.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform82.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform83.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform84.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform85.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform86.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform87.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform88.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform89.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform90.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform91.vwf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/deBouncer.v
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/enterButton.v
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/timer.v
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/Waveform92.vwf
source_file = 1, d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc
source_file = 1, d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_kcc1.tdf
source_file = 1, d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/lpm_divide_kcm.tdf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/sign_div_unsign_9nh.tdf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/alt_u_div_6af.tdf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/add_sub_7pc.tdf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/add_sub_8pc.tdf
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/lpm_divide_hkm.tdf
source_file = 1, d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.inc
source_file = 1, d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.inc
source_file = 1, d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/mult_7dt.tdf
design_name = bbtronenhancedCPU
instance = comp, \wire_out1[0]~output , wire_out1[0]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out1[1]~output , wire_out1[1]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out1[2]~output , wire_out1[2]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out1[3]~output , wire_out1[3]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out1[4]~output , wire_out1[4]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out1[5]~output , wire_out1[5]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out1[6]~output , wire_out1[6]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out2[0]~output , wire_out2[0]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out2[1]~output , wire_out2[1]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out2[2]~output , wire_out2[2]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out2[3]~output , wire_out2[3]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out2[4]~output , wire_out2[4]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out2[5]~output , wire_out2[5]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out2[6]~output , wire_out2[6]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out3[0]~output , wire_out3[0]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out3[1]~output , wire_out3[1]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out3[2]~output , wire_out3[2]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out3[3]~output , wire_out3[3]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out3[4]~output , wire_out3[4]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out3[5]~output , wire_out3[5]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out3[6]~output , wire_out3[6]~output, bbtronenhancedCPU, 1
instance = comp, \wire_negative~output , wire_negative~output, bbtronenhancedCPU, 1
instance = comp, \auto_clock~input , auto_clock~input, bbtronenhancedCPU, 1
instance = comp, \auto_clock~inputclkctrl , auto_clock~inputclkctrl, bbtronenhancedCPU, 1
instance = comp, \inst_timer|Add0~0 , inst_timer|Add0~0, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont~0 , inst_timer|cont~0, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont[0] , inst_timer|cont[0], bbtronenhancedCPU, 1
instance = comp, \inst_timer|Add0~2 , inst_timer|Add0~2, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont[1] , inst_timer|cont[1], bbtronenhancedCPU, 1
instance = comp, \inst_timer|Add0~4 , inst_timer|Add0~4, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont[2] , inst_timer|cont[2], bbtronenhancedCPU, 1
instance = comp, \inst_timer|Add0~6 , inst_timer|Add0~6, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont[3] , inst_timer|cont[3], bbtronenhancedCPU, 1
instance = comp, \inst_timer|Add0~8 , inst_timer|Add0~8, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont~1 , inst_timer|cont~1, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont[4] , inst_timer|cont[4], bbtronenhancedCPU, 1
instance = comp, \inst_timer|Add0~10 , inst_timer|Add0~10, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont[5] , inst_timer|cont[5], bbtronenhancedCPU, 1
instance = comp, \inst_timer|Add0~12 , inst_timer|Add0~12, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont[6] , inst_timer|cont[6], bbtronenhancedCPU, 1
instance = comp, \inst_timer|Add0~14 , inst_timer|Add0~14, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont[7] , inst_timer|cont[7], bbtronenhancedCPU, 1
instance = comp, \inst_timer|Add0~16 , inst_timer|Add0~16, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont~2 , inst_timer|cont~2, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont[8] , inst_timer|cont[8], bbtronenhancedCPU, 1
instance = comp, \inst_timer|Add0~18 , inst_timer|Add0~18, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont~3 , inst_timer|cont~3, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont[9] , inst_timer|cont[9], bbtronenhancedCPU, 1
instance = comp, \inst_timer|Add0~20 , inst_timer|Add0~20, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont~4 , inst_timer|cont~4, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont[10] , inst_timer|cont[10], bbtronenhancedCPU, 1
instance = comp, \inst_timer|Add0~22 , inst_timer|Add0~22, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont[11] , inst_timer|cont[11], bbtronenhancedCPU, 1
instance = comp, \inst_timer|Add0~24 , inst_timer|Add0~24, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont[12] , inst_timer|cont[12], bbtronenhancedCPU, 1
instance = comp, \inst_timer|Add0~26 , inst_timer|Add0~26, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont~5 , inst_timer|cont~5, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont[13] , inst_timer|cont[13], bbtronenhancedCPU, 1
instance = comp, \inst_timer|Add0~28 , inst_timer|Add0~28, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont[14] , inst_timer|cont[14], bbtronenhancedCPU, 1
instance = comp, \inst_timer|Add0~30 , inst_timer|Add0~30, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont[15] , inst_timer|cont[15], bbtronenhancedCPU, 1
instance = comp, \inst_timer|Add0~32 , inst_timer|Add0~32, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont[16] , inst_timer|cont[16], bbtronenhancedCPU, 1
instance = comp, \inst_timer|Add0~34 , inst_timer|Add0~34, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont[17] , inst_timer|cont[17], bbtronenhancedCPU, 1
instance = comp, \inst_timer|Add0~36 , inst_timer|Add0~36, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont[18] , inst_timer|cont[18], bbtronenhancedCPU, 1
instance = comp, \inst_timer|Add0~38 , inst_timer|Add0~38, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont[19] , inst_timer|cont[19], bbtronenhancedCPU, 1
instance = comp, \inst_timer|Add0~40 , inst_timer|Add0~40, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont[20] , inst_timer|cont[20], bbtronenhancedCPU, 1
instance = comp, \inst_timer|Add0~42 , inst_timer|Add0~42, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont[21] , inst_timer|cont[21], bbtronenhancedCPU, 1
instance = comp, \inst_timer|Add0~44 , inst_timer|Add0~44, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont[22] , inst_timer|cont[22], bbtronenhancedCPU, 1
instance = comp, \inst_timer|Add0~46 , inst_timer|Add0~46, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont[23] , inst_timer|cont[23], bbtronenhancedCPU, 1
instance = comp, \inst_timer|Add0~48 , inst_timer|Add0~48, bbtronenhancedCPU, 1
instance = comp, \inst_timer|cont[24] , inst_timer|cont[24], bbtronenhancedCPU, 1
instance = comp, \inst_timer|Equal0~6 , inst_timer|Equal0~6, bbtronenhancedCPU, 1
instance = comp, \inst_timer|Equal0~5 , inst_timer|Equal0~5, bbtronenhancedCPU, 1
instance = comp, \inst_timer|Equal0~1 , inst_timer|Equal0~1, bbtronenhancedCPU, 1
instance = comp, \inst_timer|Equal0~0 , inst_timer|Equal0~0, bbtronenhancedCPU, 1
instance = comp, \inst_timer|Equal0~2 , inst_timer|Equal0~2, bbtronenhancedCPU, 1
instance = comp, \inst_timer|Equal0~3 , inst_timer|Equal0~3, bbtronenhancedCPU, 1
instance = comp, \inst_timer|Equal0~4 , inst_timer|Equal0~4, bbtronenhancedCPU, 1
instance = comp, \inst_timer|Equal0~7 , inst_timer|Equal0~7, bbtronenhancedCPU, 1
instance = comp, \inst_timer|clock~0 , inst_timer|clock~0, bbtronenhancedCPU, 1
instance = comp, \inst_timer|clock~feeder , inst_timer|clock~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_timer|clock , inst_timer|clock, bbtronenhancedCPU, 1
instance = comp, \inst_timer|clock~clkctrl , inst_timer|clock~clkctrl, bbtronenhancedCPU, 1
instance = comp, \switches[2]~input , switches[2]~input, bbtronenhancedCPU, 1
instance = comp, \switches[0]~input , switches[0]~input, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[0]~0 , inst_muxALUScr|out[0]~0, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy~6 , inst_programCounter|outAddy~6, bbtronenhancedCPU, 1
instance = comp, \inst_controlUnity|WideOr14~8 , inst_controlUnity|WideOr14~8, bbtronenhancedCPU, 1
instance = comp, \inst_controlUnity|Mux0~5 , inst_controlUnity|Mux0~5, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux4~1 , inst_ALU|Mux4~1, bbtronenhancedCPU, 1
instance = comp, \inst_instructionMemory|Mux8~0 , inst_instructionMemory|Mux8~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux51~13 , inst_registerBench|Mux51~13, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux4~0 , inst_ALU|Mux4~0, bbtronenhancedCPU, 1
instance = comp, \inst_instructionMemory|Mux7~0 , inst_instructionMemory|Mux7~0, bbtronenhancedCPU, 1
instance = comp, \inst_instructionMemory|Mux9~0 , inst_instructionMemory|Mux9~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux25~0 , inst_registerBench|Mux25~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux51~14 , inst_registerBench|Mux51~14, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux63~7 , inst_registerBench|Mux63~7, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux32~7 , inst_registerBench|Mux32~7, bbtronenhancedCPU, 1
instance = comp, \inst_instructionMemory|Mux13~0 , inst_instructionMemory|Mux13~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Decoder0~32 , inst_registerBench|Decoder0~32, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][2] , inst_registerBench|regBench[21][2], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[31][0]~17 , inst_registerBench|regBench[31][0]~17, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[31][1]~19 , inst_registerBench|regBench[31][1]~19, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[31][2]~21 , inst_registerBench|regBench[31][2]~21, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|always0~8 , inst_registerBench|always0~8, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[31][2] , inst_registerBench|regBench[31][2], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux61~7 , inst_registerBench|Mux61~7, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][2]~feeder , inst_registerBench|regBench[7][2]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Decoder0~35 , inst_registerBench|Decoder0~35, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][2] , inst_registerBench|regBench[7][2], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Decoder0~34 , inst_registerBench|Decoder0~34, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][2] , inst_registerBench|regBench[3][2], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux61~10 , inst_registerBench|Mux61~10, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux61~11 , inst_registerBench|Mux61~11, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux61~8 , inst_registerBench|Mux61~8, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux61~9 , inst_registerBench|Mux61~9, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[13] , inst_dataMemory|RAM_rtl_0_bypass[13], bbtronenhancedCPU, 1
instance = comp, \inst_controlUnity|Decoder0~2 , inst_controlUnity|Decoder0~2, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][0]~feeder , inst_registerBench|regBench[7][0]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][0] , inst_registerBench|regBench[7][0], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][0] , inst_registerBench|regBench[3][0], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux31~0 , inst_registerBench|Mux31~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux31~1 , inst_registerBench|Mux31~1, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~0 , inst_ALU|Add0~0, bbtronenhancedCPU, 1
instance = comp, \inst_controlUnity|WideOr10~8 , inst_controlUnity|WideOr10~8, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[0]~1 , inst_muxALUScr|out[0]~1, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[0]~2 , inst_muxALUScr|out[0]~2, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~1 , inst_ALU|Add0~1, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux0~9 , inst_ALU|Mux0~9, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Decoder0~33 , inst_registerBench|Decoder0~33, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][1] , inst_registerBench|regBench[11][1], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][1] , inst_registerBench|regBench[21][1], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[31][1] , inst_registerBench|regBench[31][1], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux62~7 , inst_registerBench|Mux62~7, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][1] , inst_registerBench|regBench[3][1], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux62~10 , inst_registerBench|Mux62~10, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux62~11 , inst_registerBench|Mux62~11, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux62~8 , inst_registerBench|Mux62~8, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux62~9 , inst_registerBench|Mux62~9, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[12] , inst_dataMemory|RAM_rtl_0_bypass[12], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][3] , inst_registerBench|regBench[11][3], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][3]~feeder , inst_registerBench|regBench[21][3]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][3] , inst_registerBench|regBench[21][3], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[31][3]~23 , inst_registerBench|regBench[31][3]~23, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[31][3] , inst_registerBench|regBench[31][3], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux60~0 , inst_registerBench|Mux60~0, bbtronenhancedCPU, 1
instance = comp, \inst_instructionMemory|Mux15~0 , inst_instructionMemory|Mux15~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][3] , inst_registerBench|regBench[7][3], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux60~1 , inst_registerBench|Mux60~1, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux60~2 , inst_registerBench|Mux60~2, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux60~3 , inst_registerBench|Mux60~3, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux60~4 , inst_registerBench|Mux60~4, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[14]~feeder , inst_dataMemory|RAM_rtl_0_bypass[14]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[14] , inst_dataMemory|RAM_rtl_0_bypass[14], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][4] , inst_registerBench|regBench[11][4], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][4]~feeder , inst_registerBench|regBench[3][4]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][4] , inst_registerBench|regBench[3][4], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux59~10 , inst_registerBench|Mux59~10, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux59~11 , inst_registerBench|Mux59~11, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][4] , inst_registerBench|regBench[21][4], bbtronenhancedCPU, 1
instance = comp, \switches[4]~input , switches[4]~input, bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~4 , inst_muxPCScr|Add0~4, bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~6 , inst_muxPCScr|Add0~6, bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~8 , inst_muxPCScr|Add0~8, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy~12 , inst_programCounter|outAddy~12, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy~13 , inst_programCounter|outAddy~13, bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|q_reg[0]~11 , inst_deBouncer|q_reg[0]~11, bbtronenhancedCPU, 1
instance = comp, \enterButton~input , enterButton~input, bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|DFF1~0 , inst_deBouncer|DFF1~0, bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|DFF1~feeder , inst_deBouncer|DFF1~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|DFF1 , inst_deBouncer|DFF1, bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|DFF2~feeder , inst_deBouncer|DFF2~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|DFF2 , inst_deBouncer|DFF2, bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|q_reset , inst_deBouncer|q_reset, bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|q_reg[0] , inst_deBouncer|q_reg[0], bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|q_reg[1]~13 , inst_deBouncer|q_reg[1]~13, bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|q_reg[1] , inst_deBouncer|q_reg[1], bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|q_reg[2]~15 , inst_deBouncer|q_reg[2]~15, bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|q_reg[2] , inst_deBouncer|q_reg[2], bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|q_reg[3]~17 , inst_deBouncer|q_reg[3]~17, bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|q_reg[3] , inst_deBouncer|q_reg[3], bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|q_reg[4]~19 , inst_deBouncer|q_reg[4]~19, bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|q_reg[4] , inst_deBouncer|q_reg[4], bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|q_reg[5]~21 , inst_deBouncer|q_reg[5]~21, bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|q_reg[5] , inst_deBouncer|q_reg[5], bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|q_reg[6]~23 , inst_deBouncer|q_reg[6]~23, bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|q_reg[6] , inst_deBouncer|q_reg[6], bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|q_reg[7]~25 , inst_deBouncer|q_reg[7]~25, bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|q_reg[7] , inst_deBouncer|q_reg[7], bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|q_reg[8]~27 , inst_deBouncer|q_reg[8]~27, bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|q_reg[8] , inst_deBouncer|q_reg[8], bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|q_reg[9]~29 , inst_deBouncer|q_reg[9]~29, bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|q_reg[9] , inst_deBouncer|q_reg[9], bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|q_reg[10]~31 , inst_deBouncer|q_reg[10]~31, bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|q_reg[10] , inst_deBouncer|q_reg[10], bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|DB_out~0 , inst_deBouncer|DB_out~0, bbtronenhancedCPU, 1
instance = comp, \inst_deBouncer|DB_out , inst_deBouncer|DB_out, bbtronenhancedCPU, 1
instance = comp, \inst_enterButton|state~0 , inst_enterButton|state~0, bbtronenhancedCPU, 1
instance = comp, \inst_enterButton|state , inst_enterButton|state, bbtronenhancedCPU, 1
instance = comp, \inst_enterButton|enterFlag~0 , inst_enterButton|enterFlag~0, bbtronenhancedCPU, 1
instance = comp, \inst_enterButton|enterFlag , inst_enterButton|enterFlag, bbtronenhancedCPU, 1
instance = comp, \inst_controlUnity|Selector4~8 , inst_controlUnity|Selector4~8, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[4] , inst_programCounter|outAddy[4], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[31][4]~25 , inst_registerBench|regBench[31][4]~25, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[31][4] , inst_registerBench|regBench[31][4], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux59~7 , inst_registerBench|Mux59~7, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux59~8 , inst_registerBench|Mux59~8, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux59~9 , inst_registerBench|Mux59~9, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[15] , inst_dataMemory|RAM_rtl_0_bypass[15], bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|regAddy[0] , inst_dataMemory|regAddy[0], bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|regAddy~0 , inst_dataMemory|regAddy~0, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|regAddy[1] , inst_dataMemory|regAddy[1], bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|regAddy~1 , inst_dataMemory|regAddy~1, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|regAddy[2] , inst_dataMemory|regAddy[2], bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|regAddy~2 , inst_dataMemory|regAddy~2, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|regAddy[3] , inst_dataMemory|regAddy[3], bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|regAddy~3 , inst_dataMemory|regAddy~3, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|regAddy[4] , inst_dataMemory|regAddy[4], bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|regAddy~4 , inst_dataMemory|regAddy~4, bbtronenhancedCPU, 1
instance = comp, \switches[5]~input , switches[5]~input, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[5]~32 , inst_muxALUScr|out[5]~32, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][5] , inst_registerBench|regBench[3][5], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][5] , inst_registerBench|regBench[7][5], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux26~0 , inst_registerBench|Mux26~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux26~1 , inst_registerBench|Mux26~1, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[4]~31 , inst_muxALUScr|out[4]~31, bbtronenhancedCPU, 1
instance = comp, \switches[3]~input , switches[3]~input, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[3]~6 , inst_muxALUScr|out[3]~6, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[2]~7 , inst_muxALUScr|out[2]~7, bbtronenhancedCPU, 1
instance = comp, \switches[1]~input , switches[1]~input, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[1]~8 , inst_muxALUScr|out[1]~8, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~3 , inst_ALU|Add0~3, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~5 , inst_ALU|Add0~5, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~7 , inst_ALU|Add0~7, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~9 , inst_ALU|Add0~9, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~11 , inst_ALU|Add0~11, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux5~0 , inst_ALU|Mux5~0, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux5~1 , inst_ALU|Mux5~1, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][6] , inst_registerBench|regBench[7][6], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][6] , inst_registerBench|regBench[3][6], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux25~1 , inst_registerBench|Mux25~1, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux25~2 , inst_registerBench|Mux25~2, bbtronenhancedCPU, 1
instance = comp, \switches[6]~input , switches[6]~input, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[6]~33 , inst_muxALUScr|out[6]~33, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~13 , inst_ALU|Add0~13, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux6~0 , inst_ALU|Mux6~0, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux6~1 , inst_ALU|Mux6~1, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[17]~feeder , inst_dataMemory|RAM_rtl_0_bypass[17]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[17] , inst_dataMemory|RAM_rtl_0_bypass[17], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][7]~feeder , inst_registerBench|regBench[7][7]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][7] , inst_registerBench|regBench[7][7], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][7] , inst_registerBench|regBench[3][7], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux24~0 , inst_registerBench|Mux24~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux24~1 , inst_registerBench|Mux24~1, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux7~0 , inst_ALU|Mux7~0, bbtronenhancedCPU, 1
instance = comp, \switches[7]~input , switches[7]~input, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[7]~9 , inst_muxALUScr|out[7]~9, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~15 , inst_ALU|Add0~15, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux7~1 , inst_ALU|Mux7~1, bbtronenhancedCPU, 1
instance = comp, \switches[8]~input , switches[8]~input, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[8]~10 , inst_muxALUScr|out[8]~10, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][8] , inst_registerBench|regBench[7][8], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][8] , inst_registerBench|regBench[3][8], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux23~0 , inst_registerBench|Mux23~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux23~1 , inst_registerBench|Mux23~1, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~17 , inst_ALU|Add0~17, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux8~0 , inst_ALU|Mux8~0, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux8~1 , inst_ALU|Mux8~1, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[19] , inst_dataMemory|RAM_rtl_0_bypass[19], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux56~3 , inst_registerBench|Mux56~3, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][9] , inst_registerBench|regBench[11][9], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][9] , inst_registerBench|regBench[7][9], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][9] , inst_registerBench|regBench[3][9], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux22~0 , inst_registerBench|Mux22~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux22~1 , inst_registerBench|Mux22~1, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux9~0 , inst_ALU|Mux9~0, bbtronenhancedCPU, 1
instance = comp, \switches[9]~input , switches[9]~input, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[9]~11 , inst_muxALUScr|out[9]~11, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~19 , inst_ALU|Add0~19, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux9~1 , inst_ALU|Mux9~1, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[20] , inst_dataMemory|RAM_rtl_0_bypass[20], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux56~13 , inst_registerBench|Mux56~13, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][10]~feeder , inst_registerBench|regBench[11][10]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][10] , inst_registerBench|regBench[11][10], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][10] , inst_registerBench|regBench[3][10], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux21~0 , inst_registerBench|Mux21~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux21~1 , inst_registerBench|Mux21~1, bbtronenhancedCPU, 1
instance = comp, \switches[10]~input , switches[10]~input, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[10]~30 , inst_muxALUScr|out[10]~30, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~21 , inst_ALU|Add0~21, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux10~0 , inst_ALU|Mux10~0, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux10~1 , inst_ALU|Mux10~1, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[21] , inst_dataMemory|RAM_rtl_0_bypass[21], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][11]~feeder , inst_registerBench|regBench[11][11]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][11] , inst_registerBench|regBench[11][11], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][11] , inst_registerBench|regBench[3][11], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux20~0 , inst_registerBench|Mux20~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux20~1 , inst_registerBench|Mux20~1, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux11~0 , inst_ALU|Mux11~0, bbtronenhancedCPU, 1
instance = comp, \switches[11]~input , switches[11]~input, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[11]~28 , inst_muxALUScr|out[11]~28, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~23 , inst_ALU|Add0~23, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux11~1 , inst_ALU|Mux11~1, bbtronenhancedCPU, 1
instance = comp, \switches[12]~input , switches[12]~input, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[12]~29 , inst_muxALUScr|out[12]~29, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][12]~feeder , inst_registerBench|regBench[11][12]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][12] , inst_registerBench|regBench[11][12], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][12] , inst_registerBench|regBench[7][12], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][12] , inst_registerBench|regBench[3][12], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux19~0 , inst_registerBench|Mux19~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux19~1 , inst_registerBench|Mux19~1, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~25 , inst_ALU|Add0~25, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux12~0 , inst_ALU|Mux12~0, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux12~1 , inst_ALU|Mux12~1, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[23] , inst_dataMemory|RAM_rtl_0_bypass[23], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][13] , inst_registerBench|regBench[11][13], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][13]~feeder , inst_registerBench|regBench[3][13]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][13] , inst_registerBench|regBench[3][13], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux18~0 , inst_registerBench|Mux18~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux18~1 , inst_registerBench|Mux18~1, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux13~0 , inst_ALU|Mux13~0, bbtronenhancedCPU, 1
instance = comp, \switches[13]~input , switches[13]~input, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[13]~26 , inst_muxALUScr|out[13]~26, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~27 , inst_ALU|Add0~27, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux13~1 , inst_ALU|Mux13~1, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][14]~feeder , inst_registerBench|regBench[11][14]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][14] , inst_registerBench|regBench[11][14], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][14] , inst_registerBench|regBench[3][14], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][14] , inst_registerBench|regBench[7][14], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux17~0 , inst_registerBench|Mux17~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux17~1 , inst_registerBench|Mux17~1, bbtronenhancedCPU, 1
instance = comp, \switches[14]~input , switches[14]~input, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[14]~27 , inst_muxALUScr|out[14]~27, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~29 , inst_ALU|Add0~29, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux14~0 , inst_ALU|Mux14~0, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux14~1 , inst_ALU|Mux14~1, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][15] , inst_registerBench|regBench[11][15], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][15] , inst_registerBench|regBench[7][15], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][15]~feeder , inst_registerBench|regBench[3][15]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][15] , inst_registerBench|regBench[3][15], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux16~0 , inst_registerBench|Mux16~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux16~1 , inst_registerBench|Mux16~1, bbtronenhancedCPU, 1
instance = comp, \switches[15]~input , switches[15]~input, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[15]~25 , inst_muxALUScr|out[15]~25, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~31 , inst_ALU|Add0~31, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux15~0 , inst_ALU|Mux15~0, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux15~1 , inst_ALU|Mux15~1, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[26] , inst_dataMemory|RAM_rtl_0_bypass[26], bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[16]~22 , inst_muxALUScr|out[16]~22, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][16] , inst_registerBench|regBench[11][16], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][16] , inst_registerBench|regBench[3][16], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux15~0 , inst_registerBench|Mux15~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux15~1 , inst_registerBench|Mux15~1, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~33 , inst_ALU|Add0~33, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux16~0 , inst_ALU|Mux16~0, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux16~1 , inst_ALU|Mux16~1, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[27] , inst_dataMemory|RAM_rtl_0_bypass[27], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][17]~feeder , inst_registerBench|regBench[11][17]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][17] , inst_registerBench|regBench[11][17], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][17] , inst_registerBench|regBench[7][17], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][17] , inst_registerBench|regBench[3][17], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux14~0 , inst_registerBench|Mux14~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux14~1 , inst_registerBench|Mux14~1, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[17]~23 , inst_muxALUScr|out[17]~23, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~35 , inst_ALU|Add0~35, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux17~0 , inst_ALU|Mux17~0, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux17~1 , inst_ALU|Mux17~1, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[28] , inst_dataMemory|RAM_rtl_0_bypass[28], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][18] , inst_registerBench|regBench[3][18], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][18] , inst_registerBench|regBench[7][18], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux13~0 , inst_registerBench|Mux13~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux13~1 , inst_registerBench|Mux13~1, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux18~0 , inst_ALU|Mux18~0, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[18]~24 , inst_muxALUScr|out[18]~24, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~37 , inst_ALU|Add0~37, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux18~1 , inst_ALU|Mux18~1, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][19] , inst_registerBench|regBench[11][19], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][19] , inst_registerBench|regBench[7][19], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][19] , inst_registerBench|regBench[3][19], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux12~0 , inst_registerBench|Mux12~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux12~1 , inst_registerBench|Mux12~1, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux19~0 , inst_ALU|Mux19~0, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[19]~12 , inst_muxALUScr|out[19]~12, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~39 , inst_ALU|Add0~39, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux19~1 , inst_ALU|Mux19~1, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][20]~feeder , inst_registerBench|regBench[11][20]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][20] , inst_registerBench|regBench[11][20], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux43~8 , inst_registerBench|Mux43~8, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux43~10 , inst_registerBench|Mux43~10, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][20] , inst_registerBench|regBench[7][20], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux43~11 , inst_registerBench|Mux43~11, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][20] , inst_registerBench|regBench[21][20], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux43~7 , inst_registerBench|Mux43~7, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux43~9 , inst_registerBench|Mux43~9, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[32] , inst_dataMemory|RAM_rtl_0_bypass[32], bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[33] , inst_dataMemory|RAM_rtl_0_bypass[33], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][23] , inst_registerBench|regBench[7][23], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][23] , inst_registerBench|regBench[3][23], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux8~0 , inst_registerBench|Mux8~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux8~1 , inst_registerBench|Mux8~1, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux23~0 , inst_ALU|Mux23~0, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[23]~19 , inst_muxALUScr|out[23]~19, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][22] , inst_registerBench|regBench[3][22], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux9~0 , inst_registerBench|Mux9~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][22] , inst_registerBench|regBench[11][22], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux9~1 , inst_registerBench|Mux9~1, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[22]~21 , inst_muxALUScr|out[22]~21, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][21] , inst_registerBench|regBench[7][21], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][21] , inst_registerBench|regBench[3][21], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux10~0 , inst_registerBench|Mux10~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux10~1 , inst_registerBench|Mux10~1, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[21]~14 , inst_muxALUScr|out[21]~14, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[20]~13 , inst_muxALUScr|out[20]~13, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~41 , inst_ALU|Add0~41, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~43 , inst_ALU|Add0~43, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~45 , inst_ALU|Add0~45, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~47 , inst_ALU|Add0~47, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux23~1 , inst_ALU|Mux23~1, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[34] , inst_dataMemory|RAM_rtl_0_bypass[34], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][24] , inst_registerBench|regBench[11][24], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][24]~feeder , inst_registerBench|regBench[3][24]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][24] , inst_registerBench|regBench[3][24], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux7~0 , inst_registerBench|Mux7~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux7~1 , inst_registerBench|Mux7~1, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux24~0 , inst_ALU|Mux24~0, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[24]~20 , inst_muxALUScr|out[24]~20, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~49 , inst_ALU|Add0~49, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux24~1 , inst_ALU|Mux24~1, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[35] , inst_dataMemory|RAM_rtl_0_bypass[35], bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[36] , inst_dataMemory|RAM_rtl_0_bypass[36], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][26] , inst_registerBench|regBench[11][26], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][26]~feeder , inst_registerBench|regBench[3][26]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][26] , inst_registerBench|regBench[3][26], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux5~0 , inst_registerBench|Mux5~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux5~1 , inst_registerBench|Mux5~1, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux26~0 , inst_ALU|Mux26~0, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[26]~18 , inst_muxALUScr|out[26]~18, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][25] , inst_registerBench|regBench[3][25], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][25]~feeder , inst_registerBench|regBench[7][25]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][25] , inst_registerBench|regBench[7][25], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux6~0 , inst_registerBench|Mux6~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux6~1 , inst_registerBench|Mux6~1, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[25]~17 , inst_muxALUScr|out[25]~17, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~51 , inst_ALU|Add0~51, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~53 , inst_ALU|Add0~53, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux26~1 , inst_ALU|Mux26~1, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[37] , inst_dataMemory|RAM_rtl_0_bypass[37], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][27]~feeder , inst_registerBench|regBench[11][27]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][27] , inst_registerBench|regBench[11][27], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][27] , inst_registerBench|regBench[7][27], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux4~0 , inst_registerBench|Mux4~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux4~1 , inst_registerBench|Mux4~1, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux27~0 , inst_ALU|Mux27~0, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[27]~16 , inst_muxALUScr|out[27]~16, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~55 , inst_ALU|Add0~55, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux27~1 , inst_ALU|Mux27~1, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][28] , inst_registerBench|regBench[11][28], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][28]~feeder , inst_registerBench|regBench[7][28]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][28] , inst_registerBench|regBench[7][28], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][28] , inst_registerBench|regBench[3][28], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux3~0 , inst_registerBench|Mux3~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux3~1 , inst_registerBench|Mux3~1, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[28]~15 , inst_muxALUScr|out[28]~15, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~57 , inst_ALU|Add0~57, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux28~0 , inst_ALU|Mux28~0, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux28~1 , inst_ALU|Mux28~1, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[39] , inst_dataMemory|RAM_rtl_0_bypass[39], bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[29]~3 , inst_muxALUScr|out[29]~3, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][29]~feeder , inst_registerBench|regBench[3][29]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][29] , inst_registerBench|regBench[3][29], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux2~0 , inst_registerBench|Mux2~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][29] , inst_registerBench|regBench[11][29], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux2~1 , inst_registerBench|Mux2~1, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~59 , inst_ALU|Add0~59, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux29~0 , inst_ALU|Mux29~0, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux29~1 , inst_ALU|Mux29~1, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][30] , inst_registerBench|regBench[7][30], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux1~0 , inst_registerBench|Mux1~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][30] , inst_registerBench|regBench[11][30], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux1~1 , inst_registerBench|Mux1~1, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux4~4 , inst_ALU|Mux4~4, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[30]~4 , inst_muxALUScr|out[30]~4, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|aluOut~0 , inst_ALU|aluOut~0, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux31~2 , inst_ALU|Mux31~2, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~61 , inst_ALU|Add0~61, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux30~0 , inst_ALU|Mux30~0, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux30~1 , inst_ALU|Mux30~1, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[41] , inst_dataMemory|RAM_rtl_0_bypass[41], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux32~9 , inst_registerBench|Mux32~9, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][31] , inst_registerBench|regBench[21][31], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux32~8 , inst_registerBench|Mux32~8, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][31] , inst_registerBench|regBench[3][31], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux32~11 , inst_registerBench|Mux32~11, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][31] , inst_registerBench|regBench[7][31], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux32~12 , inst_registerBench|Mux32~12, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux32~10 , inst_registerBench|Mux32~10, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0|auto_generated|ram_block1a0 , inst_dataMemory|RAM_rtl_0|auto_generated|ram_block1a0, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[30]~6 , inst_muxMemtoReg|out[30]~6, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[30]~7 , inst_muxMemtoReg|out[30]~7, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][30] , inst_registerBench|regBench[3][30], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux33~10 , inst_registerBench|Mux33~10, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux33~11 , inst_registerBench|Mux33~11, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][30] , inst_registerBench|regBench[21][30], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux33~7 , inst_registerBench|Mux33~7, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux33~8 , inst_registerBench|Mux33~8, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux33~9 , inst_registerBench|Mux33~9, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[40] , inst_dataMemory|RAM_rtl_0_bypass[40], bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[29]~4 , inst_muxMemtoReg|out[29]~4, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[29]~5 , inst_muxMemtoReg|out[29]~5, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][29]~feeder , inst_registerBench|regBench[7][29]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][29] , inst_registerBench|regBench[7][29], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux34~10 , inst_registerBench|Mux34~10, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux34~11 , inst_registerBench|Mux34~11, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][29]~feeder , inst_registerBench|regBench[21][29]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][29] , inst_registerBench|regBench[21][29], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux34~7 , inst_registerBench|Mux34~7, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux34~8 , inst_registerBench|Mux34~8, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux34~9 , inst_registerBench|Mux34~9, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[28]~26 , inst_muxMemtoReg|out[28]~26, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[28]~27 , inst_muxMemtoReg|out[28]~27, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][28] , inst_registerBench|regBench[21][28], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux35~7 , inst_registerBench|Mux35~7, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux35~10 , inst_registerBench|Mux35~10, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux35~11 , inst_registerBench|Mux35~11, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux35~8 , inst_registerBench|Mux35~8, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux35~9 , inst_registerBench|Mux35~9, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[38] , inst_dataMemory|RAM_rtl_0_bypass[38], bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[27]~28 , inst_muxMemtoReg|out[27]~28, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[27]~29 , inst_muxMemtoReg|out[27]~29, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][27] , inst_registerBench|regBench[3][27], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux36~10 , inst_registerBench|Mux36~10, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux36~11 , inst_registerBench|Mux36~11, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][27] , inst_registerBench|regBench[21][27], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux36~7 , inst_registerBench|Mux36~7, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux36~8 , inst_registerBench|Mux36~8, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux36~9 , inst_registerBench|Mux36~9, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[26]~32 , inst_muxMemtoReg|out[26]~32, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[26]~33 , inst_muxMemtoReg|out[26]~33, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][26] , inst_registerBench|regBench[7][26], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux37~10 , inst_registerBench|Mux37~10, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux37~11 , inst_registerBench|Mux37~11, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux37~8 , inst_registerBench|Mux37~8, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][26] , inst_registerBench|regBench[21][26], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux37~7 , inst_registerBench|Mux37~7, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux37~9 , inst_registerBench|Mux37~9, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[25]~30 , inst_muxMemtoReg|out[25]~30, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux25~0 , inst_ALU|Mux25~0, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux25~1 , inst_ALU|Mux25~1, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[25]~31 , inst_muxMemtoReg|out[25]~31, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][25]~feeder , inst_registerBench|regBench[11][25]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][25] , inst_registerBench|regBench[11][25], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux38~8 , inst_registerBench|Mux38~8, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux38~10 , inst_registerBench|Mux38~10, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux38~11 , inst_registerBench|Mux38~11, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][25]~feeder , inst_registerBench|regBench[21][25]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][25] , inst_registerBench|regBench[21][25], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux38~7 , inst_registerBench|Mux38~7, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux38~9 , inst_registerBench|Mux38~9, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[24]~36 , inst_muxMemtoReg|out[24]~36, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[24]~37 , inst_muxMemtoReg|out[24]~37, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][24] , inst_registerBench|regBench[7][24], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux39~10 , inst_registerBench|Mux39~10, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux39~11 , inst_registerBench|Mux39~11, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux39~8 , inst_registerBench|Mux39~8, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][24]~feeder , inst_registerBench|regBench[21][24]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][24] , inst_registerBench|regBench[21][24], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux39~7 , inst_registerBench|Mux39~7, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux39~9 , inst_registerBench|Mux39~9, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[23]~34 , inst_muxMemtoReg|out[23]~34, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[23]~35 , inst_muxMemtoReg|out[23]~35, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][23] , inst_registerBench|regBench[11][23], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux40~8 , inst_registerBench|Mux40~8, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][23] , inst_registerBench|regBench[21][23], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux40~7 , inst_registerBench|Mux40~7, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux40~10 , inst_registerBench|Mux40~10, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux40~11 , inst_registerBench|Mux40~11, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux40~9 , inst_registerBench|Mux40~9, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[22]~38 , inst_muxMemtoReg|out[22]~38, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux22~0 , inst_ALU|Mux22~0, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux22~1 , inst_ALU|Mux22~1, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[22]~39 , inst_muxMemtoReg|out[22]~39, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][22] , inst_registerBench|regBench[7][22], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux41~10 , inst_registerBench|Mux41~10, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux41~11 , inst_registerBench|Mux41~11, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux41~8 , inst_registerBench|Mux41~8, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][22] , inst_registerBench|regBench[21][22], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux41~7 , inst_registerBench|Mux41~7, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux41~9 , inst_registerBench|Mux41~9, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[21]~24 , inst_muxMemtoReg|out[21]~24, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux21~0 , inst_ALU|Mux21~0, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux21~1 , inst_ALU|Mux21~1, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[21]~25 , inst_muxMemtoReg|out[21]~25, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][21]~feeder , inst_registerBench|regBench[11][21]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][21] , inst_registerBench|regBench[11][21], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux42~8 , inst_registerBench|Mux42~8, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux42~10 , inst_registerBench|Mux42~10, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux42~11 , inst_registerBench|Mux42~11, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][21] , inst_registerBench|regBench[21][21], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux42~7 , inst_registerBench|Mux42~7, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux42~9 , inst_registerBench|Mux42~9, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[30] , inst_dataMemory|RAM_rtl_0_bypass[30], bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[19]~20 , inst_muxMemtoReg|out[19]~20, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[19]~21 , inst_muxMemtoReg|out[19]~21, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][19] , inst_registerBench|regBench[21][19], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux44~7 , inst_registerBench|Mux44~7, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux44~8 , inst_registerBench|Mux44~8, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux44~10 , inst_registerBench|Mux44~10, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux44~11 , inst_registerBench|Mux44~11, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux44~9 , inst_registerBench|Mux44~9, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[29] , inst_dataMemory|RAM_rtl_0_bypass[29], bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[18]~44 , inst_muxMemtoReg|out[18]~44, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[18]~45 , inst_muxMemtoReg|out[18]~45, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][18] , inst_registerBench|regBench[11][18], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux45~8 , inst_registerBench|Mux45~8, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][18] , inst_registerBench|regBench[21][18], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux45~7 , inst_registerBench|Mux45~7, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux45~10 , inst_registerBench|Mux45~10, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux45~11 , inst_registerBench|Mux45~11, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux45~9 , inst_registerBench|Mux45~9, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[17]~42 , inst_muxMemtoReg|out[17]~42, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[17]~43 , inst_muxMemtoReg|out[17]~43, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][17] , inst_registerBench|regBench[21][17], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux46~7 , inst_registerBench|Mux46~7, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux46~8 , inst_registerBench|Mux46~8, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux46~10 , inst_registerBench|Mux46~10, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux46~11 , inst_registerBench|Mux46~11, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux46~9 , inst_registerBench|Mux46~9, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[16]~40 , inst_muxMemtoReg|out[16]~40, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[16]~41 , inst_muxMemtoReg|out[16]~41, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][16] , inst_registerBench|regBench[7][16], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux47~21 , inst_registerBench|Mux47~21, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux47~22 , inst_registerBench|Mux47~22, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux47~18 , inst_registerBench|Mux47~18, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][16] , inst_registerBench|regBench[21][16], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux47~20 , inst_registerBench|Mux47~20, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux47~19 , inst_registerBench|Mux47~19, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[15]~46 , inst_muxMemtoReg|out[15]~46, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[15]~47 , inst_muxMemtoReg|out[15]~47, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][15] , inst_registerBench|regBench[21][15], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux48~15 , inst_registerBench|Mux48~15, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux48~16 , inst_registerBench|Mux48~16, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux48~17 , inst_registerBench|Mux48~17, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux48~13 , inst_registerBench|Mux48~13, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux48~14 , inst_registerBench|Mux48~14, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[25] , inst_dataMemory|RAM_rtl_0_bypass[25], bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[14]~50 , inst_muxMemtoReg|out[14]~50, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[14]~51 , inst_muxMemtoReg|out[14]~51, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][14] , inst_registerBench|regBench[21][14], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux49~15 , inst_registerBench|Mux49~15, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux49~13 , inst_registerBench|Mux49~13, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux49~16 , inst_registerBench|Mux49~16, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux49~17 , inst_registerBench|Mux49~17, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux49~14 , inst_registerBench|Mux49~14, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[24] , inst_dataMemory|RAM_rtl_0_bypass[24], bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[13]~48 , inst_muxMemtoReg|out[13]~48, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[13]~49 , inst_muxMemtoReg|out[13]~49, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][13]~feeder , inst_registerBench|regBench[7][13]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][13] , inst_registerBench|regBench[7][13], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux50~16 , inst_registerBench|Mux50~16, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux50~17 , inst_registerBench|Mux50~17, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][13] , inst_registerBench|regBench[21][13], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux50~15 , inst_registerBench|Mux50~15, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux50~13 , inst_registerBench|Mux50~13, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux50~14 , inst_registerBench|Mux50~14, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[12]~54 , inst_muxMemtoReg|out[12]~54, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[12]~55 , inst_muxMemtoReg|out[12]~55, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][12] , inst_registerBench|regBench[21][12], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux51~17 , inst_registerBench|Mux51~17, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux51~15 , inst_registerBench|Mux51~15, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux51~18 , inst_registerBench|Mux51~18, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux51~19 , inst_registerBench|Mux51~19, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux51~16 , inst_registerBench|Mux51~16, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[22] , inst_dataMemory|RAM_rtl_0_bypass[22], bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[11]~52 , inst_muxMemtoReg|out[11]~52, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[11]~53 , inst_muxMemtoReg|out[11]~53, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][11] , inst_registerBench|regBench[7][11], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux52~16 , inst_registerBench|Mux52~16, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux52~17 , inst_registerBench|Mux52~17, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][11] , inst_registerBench|regBench[21][11], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux52~15 , inst_registerBench|Mux52~15, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux52~13 , inst_registerBench|Mux52~13, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux52~14 , inst_registerBench|Mux52~14, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[10]~56 , inst_muxMemtoReg|out[10]~56, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[10]~57 , inst_muxMemtoReg|out[10]~57, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][10] , inst_registerBench|regBench[7][10], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux53~16 , inst_registerBench|Mux53~16, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux53~17 , inst_registerBench|Mux53~17, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][10] , inst_registerBench|regBench[21][10], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux53~15 , inst_registerBench|Mux53~15, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux53~13 , inst_registerBench|Mux53~13, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux53~14 , inst_registerBench|Mux53~14, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[9]~18 , inst_muxMemtoReg|out[9]~18, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[9]~19 , inst_muxMemtoReg|out[9]~19, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][9] , inst_registerBench|regBench[21][9], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux54~15 , inst_registerBench|Mux54~15, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux54~16 , inst_registerBench|Mux54~16, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux54~17 , inst_registerBench|Mux54~17, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux54~13 , inst_registerBench|Mux54~13, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux54~14 , inst_registerBench|Mux54~14, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[8]~16 , inst_muxMemtoReg|out[8]~16, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[8]~17 , inst_muxMemtoReg|out[8]~17, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][8] , inst_registerBench|regBench[11][8], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux55~13 , inst_registerBench|Mux55~13, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][8] , inst_registerBench|regBench[21][8], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux55~15 , inst_registerBench|Mux55~15, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux55~16 , inst_registerBench|Mux55~16, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux55~17 , inst_registerBench|Mux55~17, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux55~14 , inst_registerBench|Mux55~14, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[18]~feeder , inst_dataMemory|RAM_rtl_0_bypass[18]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[18] , inst_dataMemory|RAM_rtl_0_bypass[18], bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[7]~14 , inst_muxMemtoReg|out[7]~14, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[7]~15 , inst_muxMemtoReg|out[7]~15, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][7] , inst_registerBench|regBench[11][7], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux56~14 , inst_registerBench|Mux56~14, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][7] , inst_registerBench|regBench[21][7], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux56~16 , inst_registerBench|Mux56~16, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux56~17 , inst_registerBench|Mux56~17, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux56~18 , inst_registerBench|Mux56~18, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux56~15 , inst_registerBench|Mux56~15, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[6]~62 , inst_muxMemtoReg|out[6]~62, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[6]~63 , inst_muxMemtoReg|out[6]~63, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][6] , inst_registerBench|regBench[11][6], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][6] , inst_registerBench|regBench[21][6], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~10 , inst_muxPCScr|Add0~10, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy~10 , inst_programCounter|outAddy~10, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy~11 , inst_programCounter|outAddy~11, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[5] , inst_programCounter|outAddy[5], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~12 , inst_muxPCScr|Add0~12, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy~8 , inst_programCounter|outAddy~8, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy~9 , inst_programCounter|outAddy~9, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[6] , inst_programCounter|outAddy[6], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[31][5]~27 , inst_registerBench|regBench[31][5]~27, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[31][6]~29 , inst_registerBench|regBench[31][6]~29, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[31][6] , inst_registerBench|regBench[31][6], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux57~7 , inst_registerBench|Mux57~7, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux57~10 , inst_registerBench|Mux57~10, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux57~11 , inst_registerBench|Mux57~11, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux57~8 , inst_registerBench|Mux57~8, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux57~9 , inst_registerBench|Mux57~9, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[16] , inst_dataMemory|RAM_rtl_0_bypass[16], bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[5]~60 , inst_muxMemtoReg|out[5]~60, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[5]~61 , inst_muxMemtoReg|out[5]~61, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][5]~feeder , inst_registerBench|regBench[11][5]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][5] , inst_registerBench|regBench[11][5], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][5] , inst_registerBench|regBench[21][5], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[31][5] , inst_registerBench|regBench[31][5], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux58~7 , inst_registerBench|Mux58~7, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux58~10 , inst_registerBench|Mux58~10, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux58~11 , inst_registerBench|Mux58~11, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux58~8 , inst_registerBench|Mux58~8, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux58~9 , inst_registerBench|Mux58~9, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[4]~58 , inst_muxMemtoReg|out[4]~58, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[4]~59 , inst_muxMemtoReg|out[4]~59, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][4] , inst_registerBench|regBench[7][4], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux27~0 , inst_registerBench|Mux27~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux27~1 , inst_registerBench|Mux27~1, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux4~2 , inst_ALU|Mux4~2, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux4~3 , inst_ALU|Mux4~3, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[3]~0 , inst_muxMemtoReg|out[3]~0, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[3]~1 , inst_muxMemtoReg|out[3]~1, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][3] , inst_registerBench|regBench[3][3], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux28~0 , inst_registerBench|Mux28~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux28~1 , inst_registerBench|Mux28~1, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux3~2 , inst_ALU|Mux3~2, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux3~3 , inst_ALU|Mux3~3, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[1]~12 , inst_muxMemtoReg|out[1]~12, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[1]~13 , inst_muxMemtoReg|out[1]~13, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[7][1] , inst_registerBench|regBench[7][1], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux30~0 , inst_registerBench|Mux30~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux30~1 , inst_registerBench|Mux30~1, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux1~8 , inst_ALU|Mux1~8, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux1~8_wirecell , inst_ALU|Mux1~8_wirecell, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[42] , inst_dataMemory|RAM_rtl_0_bypass[42], bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[31]~8 , inst_muxMemtoReg|out[31]~8, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[31]~5 , inst_muxALUScr|out[31]~5, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~63 , inst_ALU|Add0~63, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux31~3 , inst_ALU|Mux31~3, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux31~4 , inst_ALU|Mux31~4, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux31~5 , inst_ALU|Mux31~5, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[31]~9 , inst_muxMemtoReg|out[31]~9, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][31] , inst_registerBench|regBench[11][31], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux0~0 , inst_registerBench|Mux0~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux0~1 , inst_registerBench|Mux0~1, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~1 , inst_ALU|LessThan1~1, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~3 , inst_ALU|LessThan1~3, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~5 , inst_ALU|LessThan1~5, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~7 , inst_ALU|LessThan1~7, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~9 , inst_ALU|LessThan1~9, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~11 , inst_ALU|LessThan1~11, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~13 , inst_ALU|LessThan1~13, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~15 , inst_ALU|LessThan1~15, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~17 , inst_ALU|LessThan1~17, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~19 , inst_ALU|LessThan1~19, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~21 , inst_ALU|LessThan1~21, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~23 , inst_ALU|LessThan1~23, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~25 , inst_ALU|LessThan1~25, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~27 , inst_ALU|LessThan1~27, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~29 , inst_ALU|LessThan1~29, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~31 , inst_ALU|LessThan1~31, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~33 , inst_ALU|LessThan1~33, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~35 , inst_ALU|LessThan1~35, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~37 , inst_ALU|LessThan1~37, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~39 , inst_ALU|LessThan1~39, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~41 , inst_ALU|LessThan1~41, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~43 , inst_ALU|LessThan1~43, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~45 , inst_ALU|LessThan1~45, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~47 , inst_ALU|LessThan1~47, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~49 , inst_ALU|LessThan1~49, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~51 , inst_ALU|LessThan1~51, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~53 , inst_ALU|LessThan1~53, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~55 , inst_ALU|LessThan1~55, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~57 , inst_ALU|LessThan1~57, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~59 , inst_ALU|LessThan1~59, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~61 , inst_ALU|LessThan1~61, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan1~62 , inst_ALU|LessThan1~62, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~1 , inst_ALU|LessThan0~1, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~3 , inst_ALU|LessThan0~3, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~5 , inst_ALU|LessThan0~5, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~7 , inst_ALU|LessThan0~7, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~9 , inst_ALU|LessThan0~9, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~11 , inst_ALU|LessThan0~11, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~13 , inst_ALU|LessThan0~13, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~15 , inst_ALU|LessThan0~15, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~17 , inst_ALU|LessThan0~17, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~19 , inst_ALU|LessThan0~19, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~21 , inst_ALU|LessThan0~21, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~23 , inst_ALU|LessThan0~23, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~25 , inst_ALU|LessThan0~25, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~27 , inst_ALU|LessThan0~27, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~29 , inst_ALU|LessThan0~29, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~31 , inst_ALU|LessThan0~31, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~33 , inst_ALU|LessThan0~33, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~35 , inst_ALU|LessThan0~35, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~37 , inst_ALU|LessThan0~37, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~39 , inst_ALU|LessThan0~39, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~41 , inst_ALU|LessThan0~41, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~43 , inst_ALU|LessThan0~43, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~45 , inst_ALU|LessThan0~45, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~47 , inst_ALU|LessThan0~47, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~49 , inst_ALU|LessThan0~49, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~51 , inst_ALU|LessThan0~51, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~53 , inst_ALU|LessThan0~53, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~55 , inst_ALU|LessThan0~55, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~57 , inst_ALU|LessThan0~57, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~59 , inst_ALU|LessThan0~59, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~61 , inst_ALU|LessThan0~61, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|LessThan0~62 , inst_ALU|LessThan0~62, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux0~8 , inst_ALU|Mux0~8, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux0~10 , inst_ALU|Mux0~10, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[11] , inst_dataMemory|RAM_rtl_0_bypass[11], bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[0]~2 , inst_muxMemtoReg|out[0]~2, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[0]~3 , inst_muxMemtoReg|out[0]~3, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][0] , inst_registerBench|regBench[11][0], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux63~11 , inst_registerBench|Mux63~11, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux63~12 , inst_registerBench|Mux63~12, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[21][0] , inst_registerBench|regBench[21][0], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[31][0] , inst_registerBench|regBench[31][0], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux63~8 , inst_registerBench|Mux63~8, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux63~9 , inst_registerBench|Mux63~9, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux63~10 , inst_registerBench|Mux63~10, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[2]~10 , inst_muxMemtoReg|out[2]~10, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[2]~11 , inst_muxMemtoReg|out[2]~11, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[11][2] , inst_registerBench|regBench[11][2], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux29~0 , inst_registerBench|Mux29~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux29~1 , inst_registerBench|Mux29~1, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux2~2 , inst_ALU|Mux2~2, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux2~3 , inst_ALU|Mux2~3, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[5] , inst_dataMemory|RAM_rtl_0_bypass[5], bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[8]~feeder , inst_dataMemory|RAM_rtl_0_bypass[8]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[8] , inst_dataMemory|RAM_rtl_0_bypass[8], bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[6] , inst_dataMemory|RAM_rtl_0_bypass[6], bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[7] , inst_dataMemory|RAM_rtl_0_bypass[7], bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM~1 , inst_dataMemory|RAM~1, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[9] , inst_dataMemory|RAM_rtl_0_bypass[9], bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[10] , inst_dataMemory|RAM_rtl_0_bypass[10], bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[0] , inst_dataMemory|RAM_rtl_0_bypass[0], bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM~2 , inst_dataMemory|RAM~2, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[4] , inst_dataMemory|RAM_rtl_0_bypass[4], bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[1] , inst_dataMemory|RAM_rtl_0_bypass[1], bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[2] , inst_dataMemory|RAM_rtl_0_bypass[2], bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[3]~0 , inst_dataMemory|RAM_rtl_0_bypass[3]~0, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[3] , inst_dataMemory|RAM_rtl_0_bypass[3], bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM~0 , inst_dataMemory|RAM~0, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM~3 , inst_dataMemory|RAM~3, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|RAM_rtl_0_bypass[31] , inst_dataMemory|RAM_rtl_0_bypass[31], bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[20]~22 , inst_muxMemtoReg|out[20]~22, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[20]~23 , inst_muxMemtoReg|out[20]~23, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[3][20] , inst_registerBench|regBench[3][20], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux11~0 , inst_registerBench|Mux11~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux11~1 , inst_registerBench|Mux11~1, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux20~0 , inst_ALU|Mux20~0, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux20~1 , inst_ALU|Mux20~1, bbtronenhancedCPU, 1
instance = comp, \inst_andmux|pcScr~8 , inst_andmux|pcScr~8, bbtronenhancedCPU, 1
instance = comp, \inst_andmux|pcScr~7 , inst_andmux|pcScr~7, bbtronenhancedCPU, 1
instance = comp, \inst_andmux|pcScr~10 , inst_andmux|pcScr~10, bbtronenhancedCPU, 1
instance = comp, \inst_andmux|pcScr~9 , inst_andmux|pcScr~9, bbtronenhancedCPU, 1
instance = comp, \inst_andmux|pcScr~11 , inst_andmux|pcScr~11, bbtronenhancedCPU, 1
instance = comp, \inst_andmux|pcScr~3 , inst_andmux|pcScr~3, bbtronenhancedCPU, 1
instance = comp, \inst_andmux|pcScr~4 , inst_andmux|pcScr~4, bbtronenhancedCPU, 1
instance = comp, \inst_andmux|pcScr~5 , inst_andmux|pcScr~5, bbtronenhancedCPU, 1
instance = comp, \inst_andmux|pcScr~2 , inst_andmux|pcScr~2, bbtronenhancedCPU, 1
instance = comp, \inst_andmux|pcScr~6 , inst_andmux|pcScr~6, bbtronenhancedCPU, 1
instance = comp, \inst_andmux|pcScr~12 , inst_andmux|pcScr~12, bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~0 , inst_muxPCScr|Add0~0, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy~7 , inst_programCounter|outAddy~7, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[0] , inst_programCounter|outAddy[0], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~2 , inst_muxPCScr|Add0~2, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy~0 , inst_programCounter|outAddy~0, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy~1 , inst_programCounter|outAddy~1, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[2] , inst_programCounter|outAddy[2], bbtronenhancedCPU, 1
instance = comp, \inst_controlUnity|Decoder0~1 , inst_controlUnity|Decoder0~1, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy~2 , inst_programCounter|outAddy~2, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy~3 , inst_programCounter|outAddy~3, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[1] , inst_programCounter|outAddy[1], bbtronenhancedCPU, 1
instance = comp, \inst_controlUnity|cu_Jump~8 , inst_controlUnity|cu_Jump~8, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy~4 , inst_programCounter|outAddy~4, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy~5 , inst_programCounter|outAddy~5, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[3] , inst_programCounter|outAddy[3], bbtronenhancedCPU, 1
instance = comp, \inst_controlUnity|Decoder0~0 , inst_controlUnity|Decoder0~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add0~1 , inst_outModule|comb_3|Add0~1, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add0~2 , inst_outModule|comb_3|Add0~2, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add0~4 , inst_outModule|comb_3|Add0~4, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add0~6 , inst_outModule|comb_3|Add0~6, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add0~8 , inst_outModule|comb_3|Add0~8, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add0~10 , inst_outModule|comb_3|Add0~10, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|centena[1]~0 , inst_outModule|comb_3|centena[1]~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add0~12 , inst_outModule|comb_3|Add0~12, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add0~14 , inst_outModule|comb_3|Add0~14, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add1~0 , inst_outModule|comb_3|Add1~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d1|Saida[0]~0 , inst_outModule|d1|Saida[0]~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|LessThan3~0 , inst_outModule|comb_3|LessThan3~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add1~1 , inst_outModule|comb_3|Add1~1, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~4 , inst_outModule|comb_3|unidade~4, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~5 , inst_outModule|comb_3|unidade~5, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|in2[5]~0 , inst_outModule|comb_3|in2[5]~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~3 , inst_outModule|comb_3|unidade~3, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|in2[4]~1 , inst_outModule|comb_3|in2[4]~1, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add2~0 , inst_outModule|comb_3|Add2~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|centena[1]~1 , inst_outModule|comb_3|centena[1]~1, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~7 , inst_outModule|comb_3|unidade~7, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|in2[3]~2 , inst_outModule|comb_3|in2[3]~2, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~19 , inst_outModule|comb_3|unidade~19, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~2 , inst_outModule|comb_3|unidade~2, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~6 , inst_outModule|comb_3|unidade~6, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~8 , inst_outModule|comb_3|unidade~8, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|centena[1]~2 , inst_outModule|comb_3|centena[1]~2, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~10 , inst_outModule|comb_3|unidade~10, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|in2[2]~3 , inst_outModule|comb_3|in2[2]~3, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~9 , inst_outModule|comb_3|unidade~9, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~11 , inst_outModule|comb_3|unidade~11, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~12 , inst_outModule|comb_3|unidade~12, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add6~0 , inst_outModule|comb_3|Add6~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d1|Decoder0~0 , inst_outModule|d1|Decoder0~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d1|Saida[1]~1 , inst_outModule|d1|Saida[1]~1, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d1|Saida[2]~2 , inst_outModule|d1|Saida[2]~2, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d1|Saida[3]~3 , inst_outModule|d1|Saida[3]~3, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d1|Saida[4]~4 , inst_outModule|d1|Saida[4]~4, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|dezena[3]~6 , inst_outModule|comb_3|dezena[3]~6, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|dezena~4 , inst_outModule|comb_3|dezena~4, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|LessThan5~0 , inst_outModule|comb_3|LessThan5~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|dezena[2]~2 , inst_outModule|comb_3|dezena[2]~2, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|dezena[2]~3 , inst_outModule|comb_3|dezena[2]~3, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|dezena[2]~5 , inst_outModule|comb_3|dezena[2]~5, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~13 , inst_outModule|comb_3|unidade~13, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|in2[1]~4 , inst_outModule|comb_3|in2[1]~4, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~15 , inst_outModule|comb_3|unidade~15, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~14 , inst_outModule|comb_3|unidade~14, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|dezena[0]~0 , inst_outModule|comb_3|dezena[0]~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|dezena[1]~1 , inst_outModule|comb_3|dezena[1]~1, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|WideOr6~0 , inst_outModule|d2|WideOr6~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|Saida[0]~0 , inst_outModule|d2|Saida[0]~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|WideOr5~0 , inst_outModule|d2|WideOr5~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|Saida[1]~1 , inst_outModule|d2|Saida[1]~1, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|WideOr4~0 , inst_outModule|d2|WideOr4~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|Saida[2]~2 , inst_outModule|d2|Saida[2]~2, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|WideOr3~0 , inst_outModule|d2|WideOr3~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|Saida[3]~3 , inst_outModule|d2|Saida[3]~3, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|WideOr2~0 , inst_outModule|d2|WideOr2~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|Saida[4]~4 , inst_outModule|d2|Saida[4]~4, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|WideOr1~0 , inst_outModule|d2|WideOr1~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|Saida[5]~5 , inst_outModule|d2|Saida[5]~5, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|WideOr0~0 , inst_outModule|d2|WideOr0~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|Saida[6]~6 , inst_outModule|d2|Saida[6]~6, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade[2]~17 , inst_outModule|comb_3|unidade[2]~17, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade[3]~18 , inst_outModule|comb_3|unidade[3]~18, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade[1]~16 , inst_outModule|comb_3|unidade[1]~16, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d3|WideOr6~0 , inst_outModule|d3|WideOr6~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d3|Saida[0]~0 , inst_outModule|d3|Saida[0]~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d3|WideOr5~0 , inst_outModule|d3|WideOr5~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d3|Saida[1]~1 , inst_outModule|d3|Saida[1]~1, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d3|WideOr4~0 , inst_outModule|d3|WideOr4~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d3|Saida[2]~2 , inst_outModule|d3|Saida[2]~2, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d3|WideOr3~0 , inst_outModule|d3|WideOr3~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d3|Saida[3]~3 , inst_outModule|d3|Saida[3]~3, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d3|WideOr2~0 , inst_outModule|d3|WideOr2~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d3|Saida[4]~4 , inst_outModule|d3|Saida[4]~4, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d3|WideOr1~0 , inst_outModule|d3|WideOr1~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d3|Saida[5]~5 , inst_outModule|d3|Saida[5]~5, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d3|WideOr0~0 , inst_outModule|d3|WideOr0~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d3|Saida[6]~6 , inst_outModule|d3|Saida[6]~6, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|negative~0 , inst_outModule|negative~0, bbtronenhancedCPU, 1
instance = comp, \reset~input , reset~input, bbtronenhancedCPU, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
