

================================================================
== Vivado HLS Report for 'hnn_fpga'
================================================================
* Date:           Wed Jul 21 19:46:30 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hnn_fpga
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.807 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      118|      118| 1.180 us | 1.180 us |  118|  118|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 119
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%U_addr = getelementptr [64 x float]* %U, i64 0, i64 1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 120 'getelementptr' 'U_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [2/2] (2.32ns)   --->   "%U_load = load float* %U_addr, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 121 'load' 'U_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 122 [1/2] (2.32ns)   --->   "%U_load = load float* %U_addr, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 122 'load' 'U_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%U_addr_1 = getelementptr [64 x float]* %U, i64 0, i64 2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 123 'getelementptr' 'U_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [2/2] (2.32ns)   --->   "%U_load_1 = load float* %U_addr_1, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 124 'load' 'U_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 7.88>
ST_3 : Operation 125 [1/1] (1.00ns)   --->   "%l_read = call float @_ssdm_op_Read.s_axilite.float(float %l) nounwind" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:4]   --->   Operation 125 'read' 'l_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast float %U_load to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 126 'bitcast' 'bitcast_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.99ns)   --->   "%xor_ln21 = xor i32 %bitcast_ln21, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 127 'xor' 'xor_ln21' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln21_1 = bitcast i32 %xor_ln21 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 128 'bitcast' 'bitcast_ln21_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [4/4] (6.88ns)   --->   "%tmp_2_0_1 = fmul float %bitcast_ln21_1, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 129 'fmul' 'tmp_2_0_1' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/2] (2.32ns)   --->   "%U_load_1 = load float* %U_addr_1, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 130 'load' 'U_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%U_addr_2 = getelementptr [64 x float]* %U, i64 0, i64 3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 131 'getelementptr' 'U_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [2/2] (2.32ns)   --->   "%U_load_2 = load float* %U_addr_2, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 132 'load' 'U_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 7.88>
ST_4 : Operation 133 [3/4] (5.70ns)   --->   "%tmp_2_0_1 = fmul float %bitcast_ln21_1, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 133 'fmul' 'tmp_2_0_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln21_2 = bitcast float %U_load_1 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 134 'bitcast' 'bitcast_ln21_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.99ns)   --->   "%xor_ln21_1 = xor i32 %bitcast_ln21_2, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 135 'xor' 'xor_ln21_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln21_3 = bitcast i32 %xor_ln21_1 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 136 'bitcast' 'bitcast_ln21_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [4/4] (6.88ns)   --->   "%tmp_2_0_2 = fmul float %bitcast_ln21_3, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 137 'fmul' 'tmp_2_0_2' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/2] (2.32ns)   --->   "%U_load_2 = load float* %U_addr_2, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 138 'load' 'U_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%U_addr_3 = getelementptr [64 x float]* %U, i64 0, i64 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 139 'getelementptr' 'U_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [2/2] (2.32ns)   --->   "%U_load_3 = load float* %U_addr_3, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 140 'load' 'U_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 7.88>
ST_5 : Operation 141 [2/4] (5.70ns)   --->   "%tmp_2_0_1 = fmul float %bitcast_ln21_1, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 141 'fmul' 'tmp_2_0_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [3/4] (5.70ns)   --->   "%tmp_2_0_2 = fmul float %bitcast_ln21_3, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 142 'fmul' 'tmp_2_0_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln21_4 = bitcast float %U_load_2 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 143 'bitcast' 'bitcast_ln21_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.99ns)   --->   "%xor_ln21_2 = xor i32 %bitcast_ln21_4, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 144 'xor' 'xor_ln21_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln21_5 = bitcast i32 %xor_ln21_2 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 145 'bitcast' 'bitcast_ln21_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [4/4] (6.88ns)   --->   "%tmp_2_0_3 = fmul float %bitcast_ln21_5, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 146 'fmul' 'tmp_2_0_3' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/2] (2.32ns)   --->   "%U_load_3 = load float* %U_addr_3, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 147 'load' 'U_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%U_addr_4 = getelementptr [64 x float]* %U, i64 0, i64 5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 148 'getelementptr' 'U_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [2/2] (2.32ns)   --->   "%U_load_4 = load float* %U_addr_4, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 149 'load' 'U_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 7.88>
ST_6 : Operation 150 [1/4] (5.70ns)   --->   "%tmp_2_0_1 = fmul float %bitcast_ln21_1, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 150 'fmul' 'tmp_2_0_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [2/4] (5.70ns)   --->   "%tmp_2_0_2 = fmul float %bitcast_ln21_3, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 151 'fmul' 'tmp_2_0_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [3/4] (5.70ns)   --->   "%tmp_2_0_3 = fmul float %bitcast_ln21_5, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 152 'fmul' 'tmp_2_0_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%bitcast_ln21_6 = bitcast float %U_load_3 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 153 'bitcast' 'bitcast_ln21_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.99ns)   --->   "%xor_ln21_3 = xor i32 %bitcast_ln21_6, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 154 'xor' 'xor_ln21_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln21_7 = bitcast i32 %xor_ln21_3 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 155 'bitcast' 'bitcast_ln21_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [4/4] (6.88ns)   --->   "%tmp_2_0_4 = fmul float %bitcast_ln21_7, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 156 'fmul' 'tmp_2_0_4' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/2] (2.32ns)   --->   "%U_load_4 = load float* %U_addr_4, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 157 'load' 'U_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%U_addr_5 = getelementptr [64 x float]* %U, i64 0, i64 6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 158 'getelementptr' 'U_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [2/2] (2.32ns)   --->   "%U_load_5 = load float* %U_addr_5, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 159 'load' 'U_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 7.88>
ST_7 : Operation 160 [2/2] (4.43ns)   --->   "%tmp_3_0_1 = fpext float %tmp_2_0_1 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 160 'fpext' 'tmp_3_0_1' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 161 [1/4] (5.70ns)   --->   "%tmp_2_0_2 = fmul float %bitcast_ln21_3, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 161 'fmul' 'tmp_2_0_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [2/4] (5.70ns)   --->   "%tmp_2_0_3 = fmul float %bitcast_ln21_5, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 162 'fmul' 'tmp_2_0_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [3/4] (5.70ns)   --->   "%tmp_2_0_4 = fmul float %bitcast_ln21_7, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 163 'fmul' 'tmp_2_0_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%bitcast_ln21_8 = bitcast float %U_load_4 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 164 'bitcast' 'bitcast_ln21_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.99ns)   --->   "%xor_ln21_4 = xor i32 %bitcast_ln21_8, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 165 'xor' 'xor_ln21_4' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%bitcast_ln21_9 = bitcast i32 %xor_ln21_4 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 166 'bitcast' 'bitcast_ln21_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [4/4] (6.88ns)   --->   "%tmp_2_0_5 = fmul float %bitcast_ln21_9, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 167 'fmul' 'tmp_2_0_5' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/2] (2.32ns)   --->   "%U_load_5 = load float* %U_addr_5, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 168 'load' 'U_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%U_addr_6 = getelementptr [64 x float]* %U, i64 0, i64 7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 169 'getelementptr' 'U_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [2/2] (2.32ns)   --->   "%U_load_6 = load float* %U_addr_6, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 170 'load' 'U_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 7.88>
ST_8 : Operation 171 [1/2] (4.43ns)   --->   "%tmp_3_0_1 = fpext float %tmp_2_0_1 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 171 'fpext' 'tmp_3_0_1' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 172 [2/2] (4.43ns)   --->   "%tmp_3_0_2 = fpext float %tmp_2_0_2 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 172 'fpext' 'tmp_3_0_2' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 173 [1/4] (5.70ns)   --->   "%tmp_2_0_3 = fmul float %bitcast_ln21_5, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 173 'fmul' 'tmp_2_0_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [2/4] (5.70ns)   --->   "%tmp_2_0_4 = fmul float %bitcast_ln21_7, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 174 'fmul' 'tmp_2_0_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [3/4] (5.70ns)   --->   "%tmp_2_0_5 = fmul float %bitcast_ln21_9, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 175 'fmul' 'tmp_2_0_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln21_10 = bitcast float %U_load_5 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 176 'bitcast' 'bitcast_ln21_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.99ns)   --->   "%xor_ln21_5 = xor i32 %bitcast_ln21_10, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 177 'xor' 'xor_ln21_5' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%bitcast_ln21_11 = bitcast i32 %xor_ln21_5 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 178 'bitcast' 'bitcast_ln21_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [4/4] (6.88ns)   --->   "%tmp_2_0_6 = fmul float %bitcast_ln21_11, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 179 'fmul' 'tmp_2_0_6' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/2] (2.32ns)   --->   "%U_load_6 = load float* %U_addr_6, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 180 'load' 'U_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%U_addr_7 = getelementptr [64 x float]* %U, i64 0, i64 8" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 181 'getelementptr' 'U_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [2/2] (2.32ns)   --->   "%U_load_7 = load float* %U_addr_7, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 182 'load' 'U_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 9 <SV = 8> <Delay = 7.88>
ST_9 : Operation 183 [18/18] (7.32ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 183 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 184 [1/2] (4.43ns)   --->   "%tmp_3_0_2 = fpext float %tmp_2_0_2 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 184 'fpext' 'tmp_3_0_2' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 185 [2/2] (4.43ns)   --->   "%tmp_3_0_3 = fpext float %tmp_2_0_3 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 185 'fpext' 'tmp_3_0_3' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 186 [1/4] (5.70ns)   --->   "%tmp_2_0_4 = fmul float %bitcast_ln21_7, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 186 'fmul' 'tmp_2_0_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [2/4] (5.70ns)   --->   "%tmp_2_0_5 = fmul float %bitcast_ln21_9, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 187 'fmul' 'tmp_2_0_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [3/4] (5.70ns)   --->   "%tmp_2_0_6 = fmul float %bitcast_ln21_11, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 188 'fmul' 'tmp_2_0_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%bitcast_ln21_12 = bitcast float %U_load_6 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 189 'bitcast' 'bitcast_ln21_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.99ns)   --->   "%xor_ln21_6 = xor i32 %bitcast_ln21_12, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 190 'xor' 'xor_ln21_6' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln21_13 = bitcast i32 %xor_ln21_6 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 191 'bitcast' 'bitcast_ln21_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [4/4] (6.88ns)   --->   "%tmp_2_0_7 = fmul float %bitcast_ln21_13, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 192 'fmul' 'tmp_2_0_7' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [1/2] (2.32ns)   --->   "%U_load_7 = load float* %U_addr_7, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 193 'load' 'U_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%U_addr_8 = getelementptr [64 x float]* %U, i64 0, i64 10" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 194 'getelementptr' 'U_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [2/2] (2.32ns)   --->   "%U_load_8 = load float* %U_addr_8, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 195 'load' 'U_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 10 <SV = 9> <Delay = 7.88>
ST_10 : Operation 196 [17/18] (7.32ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 196 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 197 [18/18] (7.32ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 197 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 198 [1/2] (4.43ns)   --->   "%tmp_3_0_3 = fpext float %tmp_2_0_3 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 198 'fpext' 'tmp_3_0_3' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 199 [2/2] (4.43ns)   --->   "%tmp_3_0_4 = fpext float %tmp_2_0_4 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 199 'fpext' 'tmp_3_0_4' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 200 [1/4] (5.70ns)   --->   "%tmp_2_0_5 = fmul float %bitcast_ln21_9, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 200 'fmul' 'tmp_2_0_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [2/4] (5.70ns)   --->   "%tmp_2_0_6 = fmul float %bitcast_ln21_11, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 201 'fmul' 'tmp_2_0_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 202 [3/4] (5.70ns)   --->   "%tmp_2_0_7 = fmul float %bitcast_ln21_13, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 202 'fmul' 'tmp_2_0_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%bitcast_ln21_14 = bitcast float %U_load_7 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 203 'bitcast' 'bitcast_ln21_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.99ns)   --->   "%xor_ln21_7 = xor i32 %bitcast_ln21_14, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 204 'xor' 'xor_ln21_7' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%bitcast_ln21_15 = bitcast i32 %xor_ln21_7 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 205 'bitcast' 'bitcast_ln21_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 206 [4/4] (6.88ns)   --->   "%tmp_2_1 = fmul float %bitcast_ln21_15, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 206 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [1/2] (2.32ns)   --->   "%U_load_8 = load float* %U_addr_8, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 207 'load' 'U_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%U_addr_9 = getelementptr [64 x float]* %U, i64 0, i64 11" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 208 'getelementptr' 'U_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [2/2] (2.32ns)   --->   "%U_load_9 = load float* %U_addr_9, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 209 'load' 'U_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 11 <SV = 10> <Delay = 7.88>
ST_11 : Operation 210 [16/18] (7.32ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 210 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 211 [17/18] (7.32ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 211 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 212 [18/18] (7.32ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 212 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 213 [1/2] (4.43ns)   --->   "%tmp_3_0_4 = fpext float %tmp_2_0_4 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 213 'fpext' 'tmp_3_0_4' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 214 [2/2] (4.43ns)   --->   "%tmp_3_0_5 = fpext float %tmp_2_0_5 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 214 'fpext' 'tmp_3_0_5' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 215 [1/4] (5.70ns)   --->   "%tmp_2_0_6 = fmul float %bitcast_ln21_11, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 215 'fmul' 'tmp_2_0_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 216 [2/4] (5.70ns)   --->   "%tmp_2_0_7 = fmul float %bitcast_ln21_13, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 216 'fmul' 'tmp_2_0_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 217 [3/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %bitcast_ln21_15, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 217 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%bitcast_ln21_16 = bitcast float %U_load_8 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 218 'bitcast' 'bitcast_ln21_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.99ns)   --->   "%xor_ln21_8 = xor i32 %bitcast_ln21_16, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 219 'xor' 'xor_ln21_8' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%bitcast_ln21_17 = bitcast i32 %xor_ln21_8 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 220 'bitcast' 'bitcast_ln21_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 221 [4/4] (6.88ns)   --->   "%tmp_2_1_2 = fmul float %bitcast_ln21_17, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 221 'fmul' 'tmp_2_1_2' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [1/2] (2.32ns)   --->   "%U_load_9 = load float* %U_addr_9, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 222 'load' 'U_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%U_addr_10 = getelementptr [64 x float]* %U, i64 0, i64 12" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 223 'getelementptr' 'U_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 224 [2/2] (2.32ns)   --->   "%U_load_10 = load float* %U_addr_10, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 224 'load' 'U_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 12 <SV = 11> <Delay = 7.88>
ST_12 : Operation 225 [15/18] (7.32ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 225 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 226 [16/18] (7.32ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 226 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 227 [17/18] (7.32ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 227 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 228 [18/18] (7.32ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 228 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 229 [1/2] (4.43ns)   --->   "%tmp_3_0_5 = fpext float %tmp_2_0_5 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 229 'fpext' 'tmp_3_0_5' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 230 [2/2] (4.43ns)   --->   "%tmp_3_0_6 = fpext float %tmp_2_0_6 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 230 'fpext' 'tmp_3_0_6' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 231 [1/4] (5.70ns)   --->   "%tmp_2_0_7 = fmul float %bitcast_ln21_13, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 231 'fmul' 'tmp_2_0_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 232 [2/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %bitcast_ln21_15, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 232 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 233 [3/4] (5.70ns)   --->   "%tmp_2_1_2 = fmul float %bitcast_ln21_17, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 233 'fmul' 'tmp_2_1_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 234 [1/1] (0.00ns)   --->   "%bitcast_ln21_18 = bitcast float %U_load_9 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 234 'bitcast' 'bitcast_ln21_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 235 [1/1] (0.99ns)   --->   "%xor_ln21_9 = xor i32 %bitcast_ln21_18, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 235 'xor' 'xor_ln21_9' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%bitcast_ln21_19 = bitcast i32 %xor_ln21_9 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 236 'bitcast' 'bitcast_ln21_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 237 [4/4] (6.88ns)   --->   "%tmp_2_1_3 = fmul float %bitcast_ln21_19, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 237 'fmul' 'tmp_2_1_3' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 238 [1/2] (2.32ns)   --->   "%U_load_10 = load float* %U_addr_10, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 238 'load' 'U_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "%U_addr_11 = getelementptr [64 x float]* %U, i64 0, i64 13" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 239 'getelementptr' 'U_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 240 [2/2] (2.32ns)   --->   "%U_load_11 = load float* %U_addr_11, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 240 'load' 'U_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 13 <SV = 12> <Delay = 7.88>
ST_13 : Operation 241 [14/18] (7.32ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 241 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 242 [15/18] (7.32ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 242 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 243 [16/18] (7.32ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 243 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 244 [17/18] (7.32ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 244 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 245 [18/18] (7.32ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 245 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 246 [1/2] (4.43ns)   --->   "%tmp_3_0_6 = fpext float %tmp_2_0_6 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 246 'fpext' 'tmp_3_0_6' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 247 [2/2] (4.43ns)   --->   "%tmp_3_0_7 = fpext float %tmp_2_0_7 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 247 'fpext' 'tmp_3_0_7' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 248 [1/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %bitcast_ln21_15, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 248 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 249 [2/4] (5.70ns)   --->   "%tmp_2_1_2 = fmul float %bitcast_ln21_17, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 249 'fmul' 'tmp_2_1_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 250 [3/4] (5.70ns)   --->   "%tmp_2_1_3 = fmul float %bitcast_ln21_19, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 250 'fmul' 'tmp_2_1_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%bitcast_ln21_20 = bitcast float %U_load_10 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 251 'bitcast' 'bitcast_ln21_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 252 [1/1] (0.99ns)   --->   "%xor_ln21_10 = xor i32 %bitcast_ln21_20, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 252 'xor' 'xor_ln21_10' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 253 [1/1] (0.00ns)   --->   "%bitcast_ln21_21 = bitcast i32 %xor_ln21_10 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 253 'bitcast' 'bitcast_ln21_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 254 [4/4] (6.88ns)   --->   "%tmp_2_1_4 = fmul float %bitcast_ln21_21, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 254 'fmul' 'tmp_2_1_4' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 255 [1/2] (2.32ns)   --->   "%U_load_11 = load float* %U_addr_11, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 255 'load' 'U_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 256 [1/1] (0.00ns)   --->   "%U_addr_12 = getelementptr [64 x float]* %U, i64 0, i64 14" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 256 'getelementptr' 'U_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 257 [2/2] (2.32ns)   --->   "%U_load_12 = load float* %U_addr_12, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 257 'load' 'U_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 14 <SV = 13> <Delay = 7.88>
ST_14 : Operation 258 [13/18] (7.32ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 258 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 259 [14/18] (7.32ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 259 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 260 [15/18] (7.32ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 260 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 261 [16/18] (7.32ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 261 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 262 [17/18] (7.32ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 262 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 263 [18/18] (7.32ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 263 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 264 [1/2] (4.43ns)   --->   "%tmp_3_0_7 = fpext float %tmp_2_0_7 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 264 'fpext' 'tmp_3_0_7' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 265 [2/2] (4.43ns)   --->   "%tmp_3_1 = fpext float %tmp_2_1 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 265 'fpext' 'tmp_3_1' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 266 [1/4] (5.70ns)   --->   "%tmp_2_1_2 = fmul float %bitcast_ln21_17, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 266 'fmul' 'tmp_2_1_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 267 [2/4] (5.70ns)   --->   "%tmp_2_1_3 = fmul float %bitcast_ln21_19, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 267 'fmul' 'tmp_2_1_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 268 [3/4] (5.70ns)   --->   "%tmp_2_1_4 = fmul float %bitcast_ln21_21, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 268 'fmul' 'tmp_2_1_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 269 [1/1] (0.00ns)   --->   "%bitcast_ln21_22 = bitcast float %U_load_11 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 269 'bitcast' 'bitcast_ln21_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 270 [1/1] (0.99ns)   --->   "%xor_ln21_11 = xor i32 %bitcast_ln21_22, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 270 'xor' 'xor_ln21_11' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 271 [1/1] (0.00ns)   --->   "%bitcast_ln21_23 = bitcast i32 %xor_ln21_11 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 271 'bitcast' 'bitcast_ln21_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 272 [4/4] (6.88ns)   --->   "%tmp_2_1_5 = fmul float %bitcast_ln21_23, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 272 'fmul' 'tmp_2_1_5' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 273 [1/2] (2.32ns)   --->   "%U_load_12 = load float* %U_addr_12, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 273 'load' 'U_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 274 [1/1] (0.00ns)   --->   "%U_addr_13 = getelementptr [64 x float]* %U, i64 0, i64 15" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 274 'getelementptr' 'U_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 275 [2/2] (2.32ns)   --->   "%U_load_13 = load float* %U_addr_13, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 275 'load' 'U_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 15 <SV = 14> <Delay = 7.88>
ST_15 : Operation 276 [12/18] (7.32ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 276 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 277 [13/18] (7.32ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 277 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 278 [14/18] (7.32ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 278 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 279 [15/18] (7.32ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 279 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 280 [16/18] (7.32ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 280 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 281 [17/18] (7.32ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 281 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 282 [18/18] (7.32ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 282 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 283 [1/2] (4.43ns)   --->   "%tmp_3_1 = fpext float %tmp_2_1 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 283 'fpext' 'tmp_3_1' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 284 [2/2] (4.43ns)   --->   "%tmp_3_1_2 = fpext float %tmp_2_1_2 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 284 'fpext' 'tmp_3_1_2' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 285 [1/4] (5.70ns)   --->   "%tmp_2_1_3 = fmul float %bitcast_ln21_19, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 285 'fmul' 'tmp_2_1_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 286 [2/4] (5.70ns)   --->   "%tmp_2_1_4 = fmul float %bitcast_ln21_21, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 286 'fmul' 'tmp_2_1_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 287 [3/4] (5.70ns)   --->   "%tmp_2_1_5 = fmul float %bitcast_ln21_23, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 287 'fmul' 'tmp_2_1_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 288 [1/1] (0.00ns)   --->   "%bitcast_ln21_24 = bitcast float %U_load_12 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 288 'bitcast' 'bitcast_ln21_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 289 [1/1] (0.99ns)   --->   "%xor_ln21_12 = xor i32 %bitcast_ln21_24, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 289 'xor' 'xor_ln21_12' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln21_25 = bitcast i32 %xor_ln21_12 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 290 'bitcast' 'bitcast_ln21_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 291 [4/4] (6.88ns)   --->   "%tmp_2_1_6 = fmul float %bitcast_ln21_25, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 291 'fmul' 'tmp_2_1_6' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 292 [1/2] (2.32ns)   --->   "%U_load_13 = load float* %U_addr_13, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 292 'load' 'U_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 293 [1/1] (0.00ns)   --->   "%U_addr_14 = getelementptr [64 x float]* %U, i64 0, i64 16" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 293 'getelementptr' 'U_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 294 [2/2] (2.32ns)   --->   "%U_load_14 = load float* %U_addr_14, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 294 'load' 'U_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 16 <SV = 15> <Delay = 7.88>
ST_16 : Operation 295 [11/18] (7.32ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 295 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 296 [12/18] (7.32ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 296 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 297 [13/18] (7.32ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 297 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 298 [14/18] (7.32ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 298 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 299 [15/18] (7.32ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 299 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 300 [16/18] (7.32ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 300 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 301 [17/18] (7.32ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 301 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 302 [18/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 302 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 303 [1/2] (4.43ns)   --->   "%tmp_3_1_2 = fpext float %tmp_2_1_2 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 303 'fpext' 'tmp_3_1_2' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 304 [2/2] (4.43ns)   --->   "%tmp_3_1_3 = fpext float %tmp_2_1_3 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 304 'fpext' 'tmp_3_1_3' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 305 [1/4] (5.70ns)   --->   "%tmp_2_1_4 = fmul float %bitcast_ln21_21, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 305 'fmul' 'tmp_2_1_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 306 [2/4] (5.70ns)   --->   "%tmp_2_1_5 = fmul float %bitcast_ln21_23, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 306 'fmul' 'tmp_2_1_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 307 [3/4] (5.70ns)   --->   "%tmp_2_1_6 = fmul float %bitcast_ln21_25, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 307 'fmul' 'tmp_2_1_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 308 [1/1] (0.00ns)   --->   "%bitcast_ln21_26 = bitcast float %U_load_13 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 308 'bitcast' 'bitcast_ln21_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 309 [1/1] (0.99ns)   --->   "%xor_ln21_13 = xor i32 %bitcast_ln21_26, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 309 'xor' 'xor_ln21_13' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 310 [1/1] (0.00ns)   --->   "%bitcast_ln21_27 = bitcast i32 %xor_ln21_13 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 310 'bitcast' 'bitcast_ln21_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 311 [4/4] (6.88ns)   --->   "%tmp_2_1_7 = fmul float %bitcast_ln21_27, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 311 'fmul' 'tmp_2_1_7' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 312 [1/2] (2.32ns)   --->   "%U_load_14 = load float* %U_addr_14, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 312 'load' 'U_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 313 [1/1] (0.00ns)   --->   "%U_addr_15 = getelementptr [64 x float]* %U, i64 0, i64 17" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 313 'getelementptr' 'U_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 314 [2/2] (2.32ns)   --->   "%U_load_15 = load float* %U_addr_15, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 314 'load' 'U_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 17 <SV = 16> <Delay = 7.88>
ST_17 : Operation 315 [10/18] (7.32ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 315 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 316 [11/18] (7.32ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 316 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 317 [12/18] (7.32ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 317 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 318 [13/18] (7.32ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 318 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 319 [14/18] (7.32ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 319 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 320 [15/18] (7.32ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 320 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 321 [16/18] (7.32ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 321 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 322 [17/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 322 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 323 [18/18] (7.32ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 323 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 324 [1/2] (4.43ns)   --->   "%tmp_3_1_3 = fpext float %tmp_2_1_3 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 324 'fpext' 'tmp_3_1_3' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 325 [2/2] (4.43ns)   --->   "%tmp_3_1_4 = fpext float %tmp_2_1_4 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 325 'fpext' 'tmp_3_1_4' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 326 [1/4] (5.70ns)   --->   "%tmp_2_1_5 = fmul float %bitcast_ln21_23, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 326 'fmul' 'tmp_2_1_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 327 [2/4] (5.70ns)   --->   "%tmp_2_1_6 = fmul float %bitcast_ln21_25, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 327 'fmul' 'tmp_2_1_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 328 [3/4] (5.70ns)   --->   "%tmp_2_1_7 = fmul float %bitcast_ln21_27, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 328 'fmul' 'tmp_2_1_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 329 [1/1] (0.00ns)   --->   "%bitcast_ln21_28 = bitcast float %U_load_14 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 329 'bitcast' 'bitcast_ln21_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 330 [1/1] (0.99ns)   --->   "%xor_ln21_14 = xor i32 %bitcast_ln21_28, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 330 'xor' 'xor_ln21_14' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 331 [1/1] (0.00ns)   --->   "%bitcast_ln21_29 = bitcast i32 %xor_ln21_14 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 331 'bitcast' 'bitcast_ln21_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 332 [4/4] (6.88ns)   --->   "%tmp_2_2 = fmul float %bitcast_ln21_29, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 332 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 333 [1/2] (2.32ns)   --->   "%U_load_15 = load float* %U_addr_15, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 333 'load' 'U_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 334 [1/1] (0.00ns)   --->   "%U_addr_16 = getelementptr [64 x float]* %U, i64 0, i64 19" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 334 'getelementptr' 'U_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 335 [2/2] (2.32ns)   --->   "%U_load_16 = load float* %U_addr_16, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 335 'load' 'U_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 18 <SV = 17> <Delay = 7.88>
ST_18 : Operation 336 [9/18] (7.32ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 336 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 337 [10/18] (7.32ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 337 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 338 [11/18] (7.32ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 338 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 339 [12/18] (7.32ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 339 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 340 [13/18] (7.32ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 340 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 341 [14/18] (7.32ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 341 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 342 [15/18] (7.32ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 342 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 343 [16/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 343 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 344 [17/18] (7.32ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 344 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 345 [18/18] (7.32ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 345 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 346 [1/2] (4.43ns)   --->   "%tmp_3_1_4 = fpext float %tmp_2_1_4 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 346 'fpext' 'tmp_3_1_4' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 347 [2/2] (4.43ns)   --->   "%tmp_3_1_5 = fpext float %tmp_2_1_5 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 347 'fpext' 'tmp_3_1_5' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 348 [1/4] (5.70ns)   --->   "%tmp_2_1_6 = fmul float %bitcast_ln21_25, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 348 'fmul' 'tmp_2_1_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 349 [2/4] (5.70ns)   --->   "%tmp_2_1_7 = fmul float %bitcast_ln21_27, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 349 'fmul' 'tmp_2_1_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 350 [3/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %bitcast_ln21_29, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 350 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 351 [1/1] (0.00ns)   --->   "%bitcast_ln21_30 = bitcast float %U_load_15 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 351 'bitcast' 'bitcast_ln21_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 352 [1/1] (0.99ns)   --->   "%xor_ln21_15 = xor i32 %bitcast_ln21_30, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 352 'xor' 'xor_ln21_15' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 353 [1/1] (0.00ns)   --->   "%bitcast_ln21_31 = bitcast i32 %xor_ln21_15 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 353 'bitcast' 'bitcast_ln21_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 354 [4/4] (6.88ns)   --->   "%tmp_2_2_1 = fmul float %bitcast_ln21_31, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 354 'fmul' 'tmp_2_2_1' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 355 [1/2] (2.32ns)   --->   "%U_load_16 = load float* %U_addr_16, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 355 'load' 'U_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 356 [1/1] (0.00ns)   --->   "%U_addr_17 = getelementptr [64 x float]* %U, i64 0, i64 20" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 356 'getelementptr' 'U_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 357 [2/2] (2.32ns)   --->   "%U_load_17 = load float* %U_addr_17, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 357 'load' 'U_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 19 <SV = 18> <Delay = 7.88>
ST_19 : Operation 358 [8/18] (7.32ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 358 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 359 [9/18] (7.32ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 359 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 360 [10/18] (7.32ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 360 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 361 [11/18] (7.32ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 361 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 362 [12/18] (7.32ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 362 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 363 [13/18] (7.32ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 363 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 364 [14/18] (7.32ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 364 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 365 [15/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 365 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 366 [16/18] (7.32ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 366 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 367 [17/18] (7.32ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 367 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 368 [18/18] (7.32ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 368 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 369 [1/2] (4.43ns)   --->   "%tmp_3_1_5 = fpext float %tmp_2_1_5 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 369 'fpext' 'tmp_3_1_5' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 370 [2/2] (4.43ns)   --->   "%tmp_3_1_6 = fpext float %tmp_2_1_6 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 370 'fpext' 'tmp_3_1_6' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 371 [1/4] (5.70ns)   --->   "%tmp_2_1_7 = fmul float %bitcast_ln21_27, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 371 'fmul' 'tmp_2_1_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 372 [2/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %bitcast_ln21_29, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 372 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 373 [3/4] (5.70ns)   --->   "%tmp_2_2_1 = fmul float %bitcast_ln21_31, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 373 'fmul' 'tmp_2_2_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 374 [1/1] (0.00ns)   --->   "%bitcast_ln21_32 = bitcast float %U_load_16 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 374 'bitcast' 'bitcast_ln21_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 375 [1/1] (0.99ns)   --->   "%xor_ln21_16 = xor i32 %bitcast_ln21_32, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 375 'xor' 'xor_ln21_16' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 376 [1/1] (0.00ns)   --->   "%bitcast_ln21_33 = bitcast i32 %xor_ln21_16 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 376 'bitcast' 'bitcast_ln21_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 377 [4/4] (6.88ns)   --->   "%tmp_2_2_3 = fmul float %bitcast_ln21_33, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 377 'fmul' 'tmp_2_2_3' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 378 [1/2] (2.32ns)   --->   "%U_load_17 = load float* %U_addr_17, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 378 'load' 'U_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 379 [1/1] (0.00ns)   --->   "%U_addr_18 = getelementptr [64 x float]* %U, i64 0, i64 21" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 379 'getelementptr' 'U_addr_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 380 [2/2] (2.32ns)   --->   "%U_load_18 = load float* %U_addr_18, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 380 'load' 'U_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 20 <SV = 19> <Delay = 7.88>
ST_20 : Operation 381 [7/18] (7.32ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 381 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 382 [8/18] (7.32ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 382 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 383 [9/18] (7.32ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 383 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 384 [10/18] (7.32ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 384 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 385 [11/18] (7.32ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 385 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 386 [12/18] (7.32ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 386 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 387 [13/18] (7.32ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 387 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 388 [14/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 388 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 389 [15/18] (7.32ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 389 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 390 [16/18] (7.32ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 390 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 391 [17/18] (7.32ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 391 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 392 [18/18] (7.32ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 392 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 393 [1/2] (4.43ns)   --->   "%tmp_3_1_6 = fpext float %tmp_2_1_6 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 393 'fpext' 'tmp_3_1_6' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 394 [2/2] (4.43ns)   --->   "%tmp_3_1_7 = fpext float %tmp_2_1_7 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 394 'fpext' 'tmp_3_1_7' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 395 [1/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %bitcast_ln21_29, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 395 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 396 [2/4] (5.70ns)   --->   "%tmp_2_2_1 = fmul float %bitcast_ln21_31, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 396 'fmul' 'tmp_2_2_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 397 [3/4] (5.70ns)   --->   "%tmp_2_2_3 = fmul float %bitcast_ln21_33, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 397 'fmul' 'tmp_2_2_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 398 [1/1] (0.00ns)   --->   "%bitcast_ln21_34 = bitcast float %U_load_17 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 398 'bitcast' 'bitcast_ln21_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 399 [1/1] (0.99ns)   --->   "%xor_ln21_17 = xor i32 %bitcast_ln21_34, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 399 'xor' 'xor_ln21_17' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 400 [1/1] (0.00ns)   --->   "%bitcast_ln21_35 = bitcast i32 %xor_ln21_17 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 400 'bitcast' 'bitcast_ln21_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 401 [4/4] (6.88ns)   --->   "%tmp_2_2_4 = fmul float %bitcast_ln21_35, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 401 'fmul' 'tmp_2_2_4' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 402 [1/2] (2.32ns)   --->   "%U_load_18 = load float* %U_addr_18, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 402 'load' 'U_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 403 [1/1] (0.00ns)   --->   "%U_addr_19 = getelementptr [64 x float]* %U, i64 0, i64 22" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 403 'getelementptr' 'U_addr_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 404 [2/2] (2.32ns)   --->   "%U_load_19 = load float* %U_addr_19, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 404 'load' 'U_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 21 <SV = 20> <Delay = 7.88>
ST_21 : Operation 405 [6/18] (7.32ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 405 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 406 [7/18] (7.32ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 406 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 407 [8/18] (7.32ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 407 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 408 [9/18] (7.32ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 408 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 409 [10/18] (7.32ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 409 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 410 [11/18] (7.32ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 410 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 411 [12/18] (7.32ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 411 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 412 [13/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 412 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 413 [14/18] (7.32ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 413 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 414 [15/18] (7.32ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 414 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 415 [16/18] (7.32ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 415 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 416 [17/18] (7.32ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 416 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 417 [18/18] (7.32ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 417 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 418 [1/2] (4.43ns)   --->   "%tmp_3_1_7 = fpext float %tmp_2_1_7 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 418 'fpext' 'tmp_3_1_7' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 419 [2/2] (4.43ns)   --->   "%tmp_3_2 = fpext float %tmp_2_2 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 419 'fpext' 'tmp_3_2' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 420 [1/4] (5.70ns)   --->   "%tmp_2_2_1 = fmul float %bitcast_ln21_31, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 420 'fmul' 'tmp_2_2_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 421 [2/4] (5.70ns)   --->   "%tmp_2_2_3 = fmul float %bitcast_ln21_33, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 421 'fmul' 'tmp_2_2_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 422 [3/4] (5.70ns)   --->   "%tmp_2_2_4 = fmul float %bitcast_ln21_35, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 422 'fmul' 'tmp_2_2_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 423 [1/1] (0.00ns)   --->   "%bitcast_ln21_36 = bitcast float %U_load_18 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 423 'bitcast' 'bitcast_ln21_36' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 424 [1/1] (0.99ns)   --->   "%xor_ln21_18 = xor i32 %bitcast_ln21_36, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 424 'xor' 'xor_ln21_18' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 425 [1/1] (0.00ns)   --->   "%bitcast_ln21_37 = bitcast i32 %xor_ln21_18 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 425 'bitcast' 'bitcast_ln21_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 426 [4/4] (6.88ns)   --->   "%tmp_2_2_5 = fmul float %bitcast_ln21_37, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 426 'fmul' 'tmp_2_2_5' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 427 [1/2] (2.32ns)   --->   "%U_load_19 = load float* %U_addr_19, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 427 'load' 'U_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 428 [1/1] (0.00ns)   --->   "%U_addr_20 = getelementptr [64 x float]* %U, i64 0, i64 23" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 428 'getelementptr' 'U_addr_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 429 [2/2] (2.32ns)   --->   "%U_load_20 = load float* %U_addr_20, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 429 'load' 'U_load_20' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 22 <SV = 21> <Delay = 7.88>
ST_22 : Operation 430 [5/18] (7.32ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 430 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 431 [6/18] (7.32ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 431 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 432 [7/18] (7.32ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 432 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 433 [8/18] (7.32ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 433 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 434 [9/18] (7.32ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 434 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 435 [10/18] (7.32ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 435 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 436 [11/18] (7.32ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 436 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 437 [12/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 437 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 438 [13/18] (7.32ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 438 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 439 [14/18] (7.32ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 439 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 440 [15/18] (7.32ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 440 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 441 [16/18] (7.32ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 441 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 442 [17/18] (7.32ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 442 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 443 [18/18] (7.32ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 443 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 444 [1/2] (4.43ns)   --->   "%tmp_3_2 = fpext float %tmp_2_2 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 444 'fpext' 'tmp_3_2' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 445 [2/2] (4.43ns)   --->   "%tmp_3_2_1 = fpext float %tmp_2_2_1 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 445 'fpext' 'tmp_3_2_1' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 446 [1/4] (5.70ns)   --->   "%tmp_2_2_3 = fmul float %bitcast_ln21_33, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 446 'fmul' 'tmp_2_2_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 447 [2/4] (5.70ns)   --->   "%tmp_2_2_4 = fmul float %bitcast_ln21_35, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 447 'fmul' 'tmp_2_2_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 448 [3/4] (5.70ns)   --->   "%tmp_2_2_5 = fmul float %bitcast_ln21_37, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 448 'fmul' 'tmp_2_2_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 449 [1/1] (0.00ns)   --->   "%bitcast_ln21_38 = bitcast float %U_load_19 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 449 'bitcast' 'bitcast_ln21_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 450 [1/1] (0.99ns)   --->   "%xor_ln21_19 = xor i32 %bitcast_ln21_38, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 450 'xor' 'xor_ln21_19' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 451 [1/1] (0.00ns)   --->   "%bitcast_ln21_39 = bitcast i32 %xor_ln21_19 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 451 'bitcast' 'bitcast_ln21_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 452 [4/4] (6.88ns)   --->   "%tmp_2_2_6 = fmul float %bitcast_ln21_39, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 452 'fmul' 'tmp_2_2_6' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 453 [1/2] (2.32ns)   --->   "%U_load_20 = load float* %U_addr_20, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 453 'load' 'U_load_20' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 454 [1/1] (0.00ns)   --->   "%U_addr_21 = getelementptr [64 x float]* %U, i64 0, i64 24" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 454 'getelementptr' 'U_addr_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 455 [2/2] (2.32ns)   --->   "%U_load_21 = load float* %U_addr_21, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 455 'load' 'U_load_21' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 23 <SV = 22> <Delay = 7.88>
ST_23 : Operation 456 [4/18] (7.32ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 456 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 457 [5/18] (7.32ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 457 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 458 [6/18] (7.32ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 458 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 459 [7/18] (7.32ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 459 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 460 [8/18] (7.32ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 460 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 461 [9/18] (7.32ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 461 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 462 [10/18] (7.32ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 462 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 463 [11/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 463 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 464 [12/18] (7.32ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 464 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 465 [13/18] (7.32ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 465 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 466 [14/18] (7.32ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 466 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 467 [15/18] (7.32ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 467 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 468 [16/18] (7.32ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 468 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 469 [17/18] (7.32ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 469 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 470 [18/18] (7.32ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 470 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 471 [1/2] (4.43ns)   --->   "%tmp_3_2_1 = fpext float %tmp_2_2_1 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 471 'fpext' 'tmp_3_2_1' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 472 [2/2] (4.43ns)   --->   "%tmp_3_2_3 = fpext float %tmp_2_2_3 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 472 'fpext' 'tmp_3_2_3' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 473 [1/4] (5.70ns)   --->   "%tmp_2_2_4 = fmul float %bitcast_ln21_35, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 473 'fmul' 'tmp_2_2_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 474 [2/4] (5.70ns)   --->   "%tmp_2_2_5 = fmul float %bitcast_ln21_37, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 474 'fmul' 'tmp_2_2_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 475 [3/4] (5.70ns)   --->   "%tmp_2_2_6 = fmul float %bitcast_ln21_39, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 475 'fmul' 'tmp_2_2_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 476 [1/1] (0.00ns)   --->   "%bitcast_ln21_40 = bitcast float %U_load_20 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 476 'bitcast' 'bitcast_ln21_40' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 477 [1/1] (0.99ns)   --->   "%xor_ln21_20 = xor i32 %bitcast_ln21_40, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 477 'xor' 'xor_ln21_20' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 478 [1/1] (0.00ns)   --->   "%bitcast_ln21_41 = bitcast i32 %xor_ln21_20 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 478 'bitcast' 'bitcast_ln21_41' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 479 [4/4] (6.88ns)   --->   "%tmp_2_2_7 = fmul float %bitcast_ln21_41, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 479 'fmul' 'tmp_2_2_7' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 480 [1/2] (2.32ns)   --->   "%U_load_21 = load float* %U_addr_21, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 480 'load' 'U_load_21' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 481 [1/1] (0.00ns)   --->   "%U_addr_22 = getelementptr [64 x float]* %U, i64 0, i64 25" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 481 'getelementptr' 'U_addr_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 482 [2/2] (2.32ns)   --->   "%U_load_22 = load float* %U_addr_22, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 482 'load' 'U_load_22' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 24 <SV = 23> <Delay = 7.88>
ST_24 : Operation 483 [3/18] (7.32ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 483 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 484 [4/18] (7.32ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 484 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 485 [5/18] (7.32ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 485 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 486 [6/18] (7.32ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 486 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 487 [7/18] (7.32ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 487 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 488 [8/18] (7.32ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 488 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 489 [9/18] (7.32ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 489 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 490 [10/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 490 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 491 [11/18] (7.32ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 491 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 492 [12/18] (7.32ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 492 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 493 [13/18] (7.32ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 493 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 494 [14/18] (7.32ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 494 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 495 [15/18] (7.32ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 495 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 496 [16/18] (7.32ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 496 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 497 [17/18] (7.32ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 497 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 498 [18/18] (7.32ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 498 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 499 [1/2] (4.43ns)   --->   "%tmp_3_2_3 = fpext float %tmp_2_2_3 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 499 'fpext' 'tmp_3_2_3' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 500 [2/2] (4.43ns)   --->   "%tmp_3_2_4 = fpext float %tmp_2_2_4 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 500 'fpext' 'tmp_3_2_4' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 501 [1/4] (5.70ns)   --->   "%tmp_2_2_5 = fmul float %bitcast_ln21_37, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 501 'fmul' 'tmp_2_2_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 502 [2/4] (5.70ns)   --->   "%tmp_2_2_6 = fmul float %bitcast_ln21_39, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 502 'fmul' 'tmp_2_2_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 503 [3/4] (5.70ns)   --->   "%tmp_2_2_7 = fmul float %bitcast_ln21_41, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 503 'fmul' 'tmp_2_2_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 504 [1/1] (0.00ns)   --->   "%bitcast_ln21_42 = bitcast float %U_load_21 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 504 'bitcast' 'bitcast_ln21_42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 505 [1/1] (0.99ns)   --->   "%xor_ln21_21 = xor i32 %bitcast_ln21_42, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 505 'xor' 'xor_ln21_21' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 506 [1/1] (0.00ns)   --->   "%bitcast_ln21_43 = bitcast i32 %xor_ln21_21 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 506 'bitcast' 'bitcast_ln21_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 507 [4/4] (6.88ns)   --->   "%tmp_2_3 = fmul float %bitcast_ln21_43, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 507 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 508 [1/2] (2.32ns)   --->   "%U_load_22 = load float* %U_addr_22, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 508 'load' 'U_load_22' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 509 [1/1] (0.00ns)   --->   "%U_addr_23 = getelementptr [64 x float]* %U, i64 0, i64 26" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 509 'getelementptr' 'U_addr_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 510 [2/2] (2.32ns)   --->   "%U_load_23 = load float* %U_addr_23, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 510 'load' 'U_load_23' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 25 <SV = 24> <Delay = 7.88>
ST_25 : Operation 511 [2/18] (7.32ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 511 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 512 [3/18] (7.32ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 512 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 513 [4/18] (7.32ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 513 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 514 [5/18] (7.32ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 514 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 515 [6/18] (7.32ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 515 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 516 [7/18] (7.32ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 516 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 517 [8/18] (7.32ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 517 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 518 [9/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 518 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 519 [10/18] (7.32ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 519 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 520 [11/18] (7.32ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 520 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 521 [12/18] (7.32ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 521 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 522 [13/18] (7.32ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 522 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 523 [14/18] (7.32ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 523 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 524 [15/18] (7.32ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 524 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 525 [16/18] (7.32ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 525 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 526 [17/18] (7.32ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 526 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 527 [18/18] (7.32ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 527 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 528 [1/2] (4.43ns)   --->   "%tmp_3_2_4 = fpext float %tmp_2_2_4 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 528 'fpext' 'tmp_3_2_4' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 529 [2/2] (4.43ns)   --->   "%tmp_3_2_5 = fpext float %tmp_2_2_5 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 529 'fpext' 'tmp_3_2_5' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 530 [1/4] (5.70ns)   --->   "%tmp_2_2_6 = fmul float %bitcast_ln21_39, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 530 'fmul' 'tmp_2_2_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 531 [2/4] (5.70ns)   --->   "%tmp_2_2_7 = fmul float %bitcast_ln21_41, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 531 'fmul' 'tmp_2_2_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 532 [3/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %bitcast_ln21_43, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 532 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 533 [1/1] (0.00ns)   --->   "%bitcast_ln21_44 = bitcast float %U_load_22 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 533 'bitcast' 'bitcast_ln21_44' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 534 [1/1] (0.99ns)   --->   "%xor_ln21_22 = xor i32 %bitcast_ln21_44, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 534 'xor' 'xor_ln21_22' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 535 [1/1] (0.00ns)   --->   "%bitcast_ln21_45 = bitcast i32 %xor_ln21_22 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 535 'bitcast' 'bitcast_ln21_45' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 536 [4/4] (6.88ns)   --->   "%tmp_2_3_1 = fmul float %bitcast_ln21_45, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 536 'fmul' 'tmp_2_3_1' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 537 [1/2] (2.32ns)   --->   "%U_load_23 = load float* %U_addr_23, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 537 'load' 'U_load_23' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 538 [1/1] (0.00ns)   --->   "%U_addr_24 = getelementptr [64 x float]* %U, i64 0, i64 28" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 538 'getelementptr' 'U_addr_24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 539 [2/2] (2.32ns)   --->   "%U_load_24 = load float* %U_addr_24, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 539 'load' 'U_load_24' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 26 <SV = 25> <Delay = 7.88>
ST_26 : Operation 540 [1/18] (7.32ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 540 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 541 [2/18] (7.32ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 541 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 542 [3/18] (7.32ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 542 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 543 [4/18] (7.32ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 543 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 544 [5/18] (7.32ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 544 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 545 [6/18] (7.32ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 545 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 546 [7/18] (7.32ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 546 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 547 [8/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 547 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 548 [9/18] (7.32ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 548 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 549 [10/18] (7.32ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 549 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 550 [11/18] (7.32ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 550 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 551 [12/18] (7.32ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 551 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 552 [13/18] (7.32ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 552 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 553 [14/18] (7.32ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 553 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 554 [15/18] (7.32ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 554 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 555 [16/18] (7.32ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 555 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 556 [17/18] (7.32ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 556 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 557 [18/18] (7.32ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 557 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 558 [1/2] (4.43ns)   --->   "%tmp_3_2_5 = fpext float %tmp_2_2_5 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 558 'fpext' 'tmp_3_2_5' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 559 [2/2] (4.43ns)   --->   "%tmp_3_2_6 = fpext float %tmp_2_2_6 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 559 'fpext' 'tmp_3_2_6' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 560 [1/4] (5.70ns)   --->   "%tmp_2_2_7 = fmul float %bitcast_ln21_41, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 560 'fmul' 'tmp_2_2_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 561 [2/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %bitcast_ln21_43, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 561 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 562 [3/4] (5.70ns)   --->   "%tmp_2_3_1 = fmul float %bitcast_ln21_45, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 562 'fmul' 'tmp_2_3_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 563 [1/1] (0.00ns)   --->   "%bitcast_ln21_46 = bitcast float %U_load_23 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 563 'bitcast' 'bitcast_ln21_46' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 564 [1/1] (0.99ns)   --->   "%xor_ln21_23 = xor i32 %bitcast_ln21_46, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 564 'xor' 'xor_ln21_23' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 565 [1/1] (0.00ns)   --->   "%bitcast_ln21_47 = bitcast i32 %xor_ln21_23 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 565 'bitcast' 'bitcast_ln21_47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 566 [4/4] (6.88ns)   --->   "%tmp_2_3_2 = fmul float %bitcast_ln21_47, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 566 'fmul' 'tmp_2_3_2' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 567 [1/2] (2.32ns)   --->   "%U_load_24 = load float* %U_addr_24, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 567 'load' 'U_load_24' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 568 [1/1] (0.00ns)   --->   "%U_addr_25 = getelementptr [64 x float]* %U, i64 0, i64 29" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 568 'getelementptr' 'U_addr_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 569 [2/2] (2.32ns)   --->   "%U_load_25 = load float* %U_addr_25, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 569 'load' 'U_load_25' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 27 <SV = 26> <Delay = 9.41>
ST_27 : Operation 570 [5/5] (9.41ns)   --->   "%tmp_5_0_1 = fadd double %tmp_4_0_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 570 'dadd' 'tmp_5_0_1' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 571 [1/18] (7.32ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 571 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 572 [2/18] (7.32ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 572 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 573 [3/18] (7.32ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 573 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 574 [4/18] (7.32ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 574 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 575 [5/18] (7.32ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 575 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 576 [6/18] (7.32ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 576 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 577 [7/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 577 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 578 [8/18] (7.32ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 578 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 579 [9/18] (7.32ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 579 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 580 [10/18] (7.32ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 580 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 581 [11/18] (7.32ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 581 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 582 [12/18] (7.32ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 582 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 583 [13/18] (7.32ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 583 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 584 [14/18] (7.32ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 584 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 585 [15/18] (7.32ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 585 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 586 [16/18] (7.32ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 586 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 587 [17/18] (7.32ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 587 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 588 [18/18] (7.32ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 588 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 589 [1/2] (4.43ns)   --->   "%tmp_3_2_6 = fpext float %tmp_2_2_6 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 589 'fpext' 'tmp_3_2_6' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 590 [2/2] (4.43ns)   --->   "%tmp_3_2_7 = fpext float %tmp_2_2_7 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 590 'fpext' 'tmp_3_2_7' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 591 [1/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %bitcast_ln21_43, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 591 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 592 [2/4] (5.70ns)   --->   "%tmp_2_3_1 = fmul float %bitcast_ln21_45, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 592 'fmul' 'tmp_2_3_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 593 [3/4] (5.70ns)   --->   "%tmp_2_3_2 = fmul float %bitcast_ln21_47, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 593 'fmul' 'tmp_2_3_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 594 [1/1] (0.00ns)   --->   "%bitcast_ln21_48 = bitcast float %U_load_24 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 594 'bitcast' 'bitcast_ln21_48' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 595 [1/1] (0.99ns)   --->   "%xor_ln21_24 = xor i32 %bitcast_ln21_48, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 595 'xor' 'xor_ln21_24' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 596 [1/1] (0.00ns)   --->   "%bitcast_ln21_49 = bitcast i32 %xor_ln21_24 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 596 'bitcast' 'bitcast_ln21_49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 597 [4/4] (6.88ns)   --->   "%tmp_2_3_4 = fmul float %bitcast_ln21_49, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 597 'fmul' 'tmp_2_3_4' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 598 [1/2] (2.32ns)   --->   "%U_load_25 = load float* %U_addr_25, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 598 'load' 'U_load_25' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 599 [1/1] (0.00ns)   --->   "%U_addr_26 = getelementptr [64 x float]* %U, i64 0, i64 30" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 599 'getelementptr' 'U_addr_26' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 600 [2/2] (2.32ns)   --->   "%U_load_26 = load float* %U_addr_26, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 600 'load' 'U_load_26' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 28 <SV = 27> <Delay = 9.41>
ST_28 : Operation 601 [4/5] (8.23ns)   --->   "%tmp_5_0_1 = fadd double %tmp_4_0_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 601 'dadd' 'tmp_5_0_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 602 [5/5] (9.41ns)   --->   "%tmp_5_0_2 = fadd double %tmp_4_0_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 602 'dadd' 'tmp_5_0_2' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 603 [1/18] (7.32ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 603 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 604 [2/18] (7.32ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 604 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 605 [3/18] (7.32ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 605 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 606 [4/18] (7.32ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 606 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 607 [5/18] (7.32ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 607 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 608 [6/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 608 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 609 [7/18] (7.32ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 609 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 610 [8/18] (7.32ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 610 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 611 [9/18] (7.32ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 611 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 612 [10/18] (7.32ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 612 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 613 [11/18] (7.32ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 613 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 614 [12/18] (7.32ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 614 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 615 [13/18] (7.32ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 615 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 616 [14/18] (7.32ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 616 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 617 [15/18] (7.32ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 617 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 618 [16/18] (7.32ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 618 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 619 [17/18] (7.32ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 619 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 620 [18/18] (7.32ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 620 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 621 [1/2] (4.43ns)   --->   "%tmp_3_2_7 = fpext float %tmp_2_2_7 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 621 'fpext' 'tmp_3_2_7' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 622 [2/2] (4.43ns)   --->   "%tmp_3_3 = fpext float %tmp_2_3 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 622 'fpext' 'tmp_3_3' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 623 [1/4] (5.70ns)   --->   "%tmp_2_3_1 = fmul float %bitcast_ln21_45, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 623 'fmul' 'tmp_2_3_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 624 [2/4] (5.70ns)   --->   "%tmp_2_3_2 = fmul float %bitcast_ln21_47, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 624 'fmul' 'tmp_2_3_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 625 [3/4] (5.70ns)   --->   "%tmp_2_3_4 = fmul float %bitcast_ln21_49, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 625 'fmul' 'tmp_2_3_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 626 [1/1] (0.00ns)   --->   "%bitcast_ln21_50 = bitcast float %U_load_25 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 626 'bitcast' 'bitcast_ln21_50' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 627 [1/1] (0.99ns)   --->   "%xor_ln21_25 = xor i32 %bitcast_ln21_50, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 627 'xor' 'xor_ln21_25' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 628 [1/1] (0.00ns)   --->   "%bitcast_ln21_51 = bitcast i32 %xor_ln21_25 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 628 'bitcast' 'bitcast_ln21_51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 629 [4/4] (6.88ns)   --->   "%tmp_2_3_5 = fmul float %bitcast_ln21_51, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 629 'fmul' 'tmp_2_3_5' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 630 [1/2] (2.32ns)   --->   "%U_load_26 = load float* %U_addr_26, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 630 'load' 'U_load_26' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 631 [1/1] (0.00ns)   --->   "%U_addr_27 = getelementptr [64 x float]* %U, i64 0, i64 31" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 631 'getelementptr' 'U_addr_27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 632 [2/2] (2.32ns)   --->   "%U_load_27 = load float* %U_addr_27, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 632 'load' 'U_load_27' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 29 <SV = 28> <Delay = 9.41>
ST_29 : Operation 633 [3/5] (8.23ns)   --->   "%tmp_5_0_1 = fadd double %tmp_4_0_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 633 'dadd' 'tmp_5_0_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 634 [4/5] (8.23ns)   --->   "%tmp_5_0_2 = fadd double %tmp_4_0_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 634 'dadd' 'tmp_5_0_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 635 [5/5] (9.41ns)   --->   "%tmp_5_0_3 = fadd double %tmp_4_0_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 635 'dadd' 'tmp_5_0_3' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 636 [1/18] (7.32ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 636 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 637 [2/18] (7.32ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 637 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 638 [3/18] (7.32ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 638 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 639 [4/18] (7.32ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 639 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 640 [5/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 640 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 641 [6/18] (7.32ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 641 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 642 [7/18] (7.32ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 642 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 643 [8/18] (7.32ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 643 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 644 [9/18] (7.32ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 644 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 645 [10/18] (7.32ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 645 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 646 [11/18] (7.32ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 646 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 647 [12/18] (7.32ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 647 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 648 [13/18] (7.32ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 648 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 649 [14/18] (7.32ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 649 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 650 [15/18] (7.32ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 650 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 651 [16/18] (7.32ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 651 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 652 [17/18] (7.32ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 652 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 653 [18/18] (7.32ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 653 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 654 [1/2] (4.43ns)   --->   "%tmp_3_3 = fpext float %tmp_2_3 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 654 'fpext' 'tmp_3_3' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 655 [2/2] (4.43ns)   --->   "%tmp_3_3_1 = fpext float %tmp_2_3_1 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 655 'fpext' 'tmp_3_3_1' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 656 [1/4] (5.70ns)   --->   "%tmp_2_3_2 = fmul float %bitcast_ln21_47, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 656 'fmul' 'tmp_2_3_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 657 [2/4] (5.70ns)   --->   "%tmp_2_3_4 = fmul float %bitcast_ln21_49, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 657 'fmul' 'tmp_2_3_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 658 [3/4] (5.70ns)   --->   "%tmp_2_3_5 = fmul float %bitcast_ln21_51, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 658 'fmul' 'tmp_2_3_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 659 [1/1] (0.00ns)   --->   "%bitcast_ln21_52 = bitcast float %U_load_26 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 659 'bitcast' 'bitcast_ln21_52' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 660 [1/1] (0.99ns)   --->   "%xor_ln21_26 = xor i32 %bitcast_ln21_52, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 660 'xor' 'xor_ln21_26' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 661 [1/1] (0.00ns)   --->   "%bitcast_ln21_53 = bitcast i32 %xor_ln21_26 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 661 'bitcast' 'bitcast_ln21_53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 662 [4/4] (6.88ns)   --->   "%tmp_2_3_6 = fmul float %bitcast_ln21_53, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 662 'fmul' 'tmp_2_3_6' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 663 [1/2] (2.32ns)   --->   "%U_load_27 = load float* %U_addr_27, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 663 'load' 'U_load_27' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 664 [1/1] (0.00ns)   --->   "%U_addr_28 = getelementptr [64 x float]* %U, i64 0, i64 32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 664 'getelementptr' 'U_addr_28' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 665 [2/2] (2.32ns)   --->   "%U_load_28 = load float* %U_addr_28, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 665 'load' 'U_load_28' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 30 <SV = 29> <Delay = 9.41>
ST_30 : Operation 666 [2/5] (8.23ns)   --->   "%tmp_5_0_1 = fadd double %tmp_4_0_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 666 'dadd' 'tmp_5_0_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 667 [3/5] (8.23ns)   --->   "%tmp_5_0_2 = fadd double %tmp_4_0_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 667 'dadd' 'tmp_5_0_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 668 [4/5] (8.23ns)   --->   "%tmp_5_0_3 = fadd double %tmp_4_0_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 668 'dadd' 'tmp_5_0_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 669 [5/5] (9.41ns)   --->   "%tmp_5_0_4 = fadd double %tmp_4_0_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 669 'dadd' 'tmp_5_0_4' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 670 [1/18] (7.32ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 670 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 671 [2/18] (7.32ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 671 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 672 [3/18] (7.32ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 672 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 673 [4/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 673 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 674 [5/18] (7.32ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 674 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 675 [6/18] (7.32ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 675 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 676 [7/18] (7.32ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 676 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 677 [8/18] (7.32ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 677 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 678 [9/18] (7.32ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 678 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 679 [10/18] (7.32ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 679 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 680 [11/18] (7.32ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 680 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 681 [12/18] (7.32ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 681 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 682 [13/18] (7.32ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 682 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 683 [14/18] (7.32ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 683 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 684 [15/18] (7.32ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 684 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 685 [16/18] (7.32ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 685 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 686 [17/18] (7.32ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 686 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 687 [18/18] (7.32ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 687 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 688 [1/2] (4.43ns)   --->   "%tmp_3_3_1 = fpext float %tmp_2_3_1 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 688 'fpext' 'tmp_3_3_1' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 689 [2/2] (4.43ns)   --->   "%tmp_3_3_2 = fpext float %tmp_2_3_2 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 689 'fpext' 'tmp_3_3_2' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 690 [1/4] (5.70ns)   --->   "%tmp_2_3_4 = fmul float %bitcast_ln21_49, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 690 'fmul' 'tmp_2_3_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 691 [2/4] (5.70ns)   --->   "%tmp_2_3_5 = fmul float %bitcast_ln21_51, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 691 'fmul' 'tmp_2_3_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 692 [3/4] (5.70ns)   --->   "%tmp_2_3_6 = fmul float %bitcast_ln21_53, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 692 'fmul' 'tmp_2_3_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 693 [1/1] (0.00ns)   --->   "%bitcast_ln21_54 = bitcast float %U_load_27 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 693 'bitcast' 'bitcast_ln21_54' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 694 [1/1] (0.99ns)   --->   "%xor_ln21_27 = xor i32 %bitcast_ln21_54, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 694 'xor' 'xor_ln21_27' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 695 [1/1] (0.00ns)   --->   "%bitcast_ln21_55 = bitcast i32 %xor_ln21_27 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 695 'bitcast' 'bitcast_ln21_55' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 696 [4/4] (6.88ns)   --->   "%tmp_2_3_7 = fmul float %bitcast_ln21_55, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 696 'fmul' 'tmp_2_3_7' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 697 [1/2] (2.32ns)   --->   "%U_load_28 = load float* %U_addr_28, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 697 'load' 'U_load_28' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 698 [1/1] (0.00ns)   --->   "%U_addr_29 = getelementptr [64 x float]* %U, i64 0, i64 33" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 698 'getelementptr' 'U_addr_29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 699 [2/2] (2.32ns)   --->   "%U_load_29 = load float* %U_addr_29, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 699 'load' 'U_load_29' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 31 <SV = 30> <Delay = 9.41>
ST_31 : Operation 700 [1/5] (8.23ns)   --->   "%tmp_5_0_1 = fadd double %tmp_4_0_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 700 'dadd' 'tmp_5_0_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 701 [2/5] (8.23ns)   --->   "%tmp_5_0_2 = fadd double %tmp_4_0_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 701 'dadd' 'tmp_5_0_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 702 [3/5] (8.23ns)   --->   "%tmp_5_0_3 = fadd double %tmp_4_0_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 702 'dadd' 'tmp_5_0_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 703 [4/5] (8.23ns)   --->   "%tmp_5_0_4 = fadd double %tmp_4_0_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 703 'dadd' 'tmp_5_0_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 704 [5/5] (9.41ns)   --->   "%tmp_5_0_5 = fadd double %tmp_4_0_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 704 'dadd' 'tmp_5_0_5' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 705 [1/18] (7.32ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 705 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 706 [2/18] (7.32ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 706 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 707 [3/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 707 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 708 [4/18] (7.32ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 708 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 709 [5/18] (7.32ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 709 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 710 [6/18] (7.32ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 710 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 711 [7/18] (7.32ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 711 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 712 [8/18] (7.32ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 712 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 713 [9/18] (7.32ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 713 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 714 [10/18] (7.32ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 714 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 715 [11/18] (7.32ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 715 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 716 [12/18] (7.32ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 716 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 717 [13/18] (7.32ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 717 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 718 [14/18] (7.32ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 718 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 719 [15/18] (7.32ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 719 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 720 [16/18] (7.32ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 720 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 721 [17/18] (7.32ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 721 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 722 [18/18] (7.32ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 722 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 723 [1/2] (4.43ns)   --->   "%tmp_3_3_2 = fpext float %tmp_2_3_2 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 723 'fpext' 'tmp_3_3_2' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 724 [2/2] (4.43ns)   --->   "%tmp_3_3_4 = fpext float %tmp_2_3_4 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 724 'fpext' 'tmp_3_3_4' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 725 [1/4] (5.70ns)   --->   "%tmp_2_3_5 = fmul float %bitcast_ln21_51, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 725 'fmul' 'tmp_2_3_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 726 [2/4] (5.70ns)   --->   "%tmp_2_3_6 = fmul float %bitcast_ln21_53, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 726 'fmul' 'tmp_2_3_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 727 [3/4] (5.70ns)   --->   "%tmp_2_3_7 = fmul float %bitcast_ln21_55, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 727 'fmul' 'tmp_2_3_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 728 [1/1] (0.00ns)   --->   "%bitcast_ln21_56 = bitcast float %U_load_28 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 728 'bitcast' 'bitcast_ln21_56' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 729 [1/1] (0.99ns)   --->   "%xor_ln21_28 = xor i32 %bitcast_ln21_56, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 729 'xor' 'xor_ln21_28' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 730 [1/1] (0.00ns)   --->   "%bitcast_ln21_57 = bitcast i32 %xor_ln21_28 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 730 'bitcast' 'bitcast_ln21_57' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 731 [4/4] (6.88ns)   --->   "%tmp_2_4 = fmul float %bitcast_ln21_57, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 731 'fmul' 'tmp_2_4' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 732 [1/2] (2.32ns)   --->   "%U_load_29 = load float* %U_addr_29, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 732 'load' 'U_load_29' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 733 [1/1] (0.00ns)   --->   "%U_addr_30 = getelementptr [64 x float]* %U, i64 0, i64 34" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 733 'getelementptr' 'U_addr_30' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 734 [2/2] (2.32ns)   --->   "%U_load_30 = load float* %U_addr_30, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 734 'load' 'U_load_30' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 32 <SV = 31> <Delay = 9.80>
ST_32 : Operation 735 [31/31] (9.80ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 735 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 736 [1/5] (8.23ns)   --->   "%tmp_5_0_2 = fadd double %tmp_4_0_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 736 'dadd' 'tmp_5_0_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 737 [2/5] (8.23ns)   --->   "%tmp_5_0_3 = fadd double %tmp_4_0_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 737 'dadd' 'tmp_5_0_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 738 [3/5] (8.23ns)   --->   "%tmp_5_0_4 = fadd double %tmp_4_0_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 738 'dadd' 'tmp_5_0_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 739 [4/5] (8.23ns)   --->   "%tmp_5_0_5 = fadd double %tmp_4_0_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 739 'dadd' 'tmp_5_0_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 740 [5/5] (9.41ns)   --->   "%tmp_5_0_6 = fadd double %tmp_4_0_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 740 'dadd' 'tmp_5_0_6' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 741 [1/18] (7.32ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 741 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 742 [2/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 742 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 743 [3/18] (7.32ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 743 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 744 [4/18] (7.32ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 744 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 745 [5/18] (7.32ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 745 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 746 [6/18] (7.32ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 746 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 747 [7/18] (7.32ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 747 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 748 [8/18] (7.32ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 748 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 749 [9/18] (7.32ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 749 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 750 [10/18] (7.32ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 750 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 751 [11/18] (7.32ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 751 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 752 [12/18] (7.32ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 752 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 753 [13/18] (7.32ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 753 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 754 [14/18] (7.32ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 754 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 755 [15/18] (7.32ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 755 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 756 [16/18] (7.32ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 756 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 757 [17/18] (7.32ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 757 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 758 [18/18] (7.32ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 758 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 759 [1/2] (4.43ns)   --->   "%tmp_3_3_4 = fpext float %tmp_2_3_4 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 759 'fpext' 'tmp_3_3_4' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 760 [2/2] (4.43ns)   --->   "%tmp_3_3_5 = fpext float %tmp_2_3_5 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 760 'fpext' 'tmp_3_3_5' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 761 [1/4] (5.70ns)   --->   "%tmp_2_3_6 = fmul float %bitcast_ln21_53, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 761 'fmul' 'tmp_2_3_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 762 [2/4] (5.70ns)   --->   "%tmp_2_3_7 = fmul float %bitcast_ln21_55, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 762 'fmul' 'tmp_2_3_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 763 [3/4] (5.70ns)   --->   "%tmp_2_4 = fmul float %bitcast_ln21_57, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 763 'fmul' 'tmp_2_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 764 [1/1] (0.00ns)   --->   "%bitcast_ln21_58 = bitcast float %U_load_29 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 764 'bitcast' 'bitcast_ln21_58' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 765 [1/1] (0.99ns)   --->   "%xor_ln21_29 = xor i32 %bitcast_ln21_58, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 765 'xor' 'xor_ln21_29' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 766 [1/1] (0.00ns)   --->   "%bitcast_ln21_59 = bitcast i32 %xor_ln21_29 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 766 'bitcast' 'bitcast_ln21_59' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 767 [4/4] (6.88ns)   --->   "%tmp_2_4_1 = fmul float %bitcast_ln21_59, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 767 'fmul' 'tmp_2_4_1' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 768 [1/2] (2.32ns)   --->   "%U_load_30 = load float* %U_addr_30, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 768 'load' 'U_load_30' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 769 [1/1] (0.00ns)   --->   "%U_addr_31 = getelementptr [64 x float]* %U, i64 0, i64 35" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 769 'getelementptr' 'U_addr_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 770 [2/2] (2.32ns)   --->   "%U_load_31 = load float* %U_addr_31, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 770 'load' 'U_load_31' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 33 <SV = 32> <Delay = 9.80>
ST_33 : Operation 771 [30/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 771 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 772 [31/31] (9.80ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 772 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 773 [1/5] (8.23ns)   --->   "%tmp_5_0_3 = fadd double %tmp_4_0_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 773 'dadd' 'tmp_5_0_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 774 [2/5] (8.23ns)   --->   "%tmp_5_0_4 = fadd double %tmp_4_0_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 774 'dadd' 'tmp_5_0_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 775 [3/5] (8.23ns)   --->   "%tmp_5_0_5 = fadd double %tmp_4_0_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 775 'dadd' 'tmp_5_0_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 776 [4/5] (8.23ns)   --->   "%tmp_5_0_6 = fadd double %tmp_4_0_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 776 'dadd' 'tmp_5_0_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 777 [5/5] (9.41ns)   --->   "%tmp_5_0_7 = fadd double %tmp_4_0_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 777 'dadd' 'tmp_5_0_7' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 778 [1/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 778 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 779 [2/18] (7.32ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 779 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 780 [3/18] (7.32ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 780 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 781 [4/18] (7.32ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 781 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 782 [5/18] (7.32ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 782 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 783 [6/18] (7.32ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 783 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 784 [7/18] (7.32ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 784 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 785 [8/18] (7.32ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 785 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 786 [9/18] (7.32ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 786 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 787 [10/18] (7.32ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 787 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 788 [11/18] (7.32ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 788 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 789 [12/18] (7.32ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 789 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 790 [13/18] (7.32ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 790 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 791 [14/18] (7.32ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 791 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 792 [15/18] (7.32ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 792 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 793 [16/18] (7.32ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 793 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 794 [17/18] (7.32ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 794 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 795 [18/18] (7.32ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 795 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 796 [1/2] (4.43ns)   --->   "%tmp_3_3_5 = fpext float %tmp_2_3_5 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 796 'fpext' 'tmp_3_3_5' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 797 [2/2] (4.43ns)   --->   "%tmp_3_3_6 = fpext float %tmp_2_3_6 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 797 'fpext' 'tmp_3_3_6' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 798 [1/4] (5.70ns)   --->   "%tmp_2_3_7 = fmul float %bitcast_ln21_55, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 798 'fmul' 'tmp_2_3_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 799 [2/4] (5.70ns)   --->   "%tmp_2_4 = fmul float %bitcast_ln21_57, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 799 'fmul' 'tmp_2_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 800 [3/4] (5.70ns)   --->   "%tmp_2_4_1 = fmul float %bitcast_ln21_59, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 800 'fmul' 'tmp_2_4_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 801 [1/1] (0.00ns)   --->   "%bitcast_ln21_60 = bitcast float %U_load_30 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 801 'bitcast' 'bitcast_ln21_60' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 802 [1/1] (0.99ns)   --->   "%xor_ln21_30 = xor i32 %bitcast_ln21_60, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 802 'xor' 'xor_ln21_30' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 803 [1/1] (0.00ns)   --->   "%bitcast_ln21_61 = bitcast i32 %xor_ln21_30 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 803 'bitcast' 'bitcast_ln21_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 804 [4/4] (6.88ns)   --->   "%tmp_2_4_2 = fmul float %bitcast_ln21_61, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 804 'fmul' 'tmp_2_4_2' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 805 [1/2] (2.32ns)   --->   "%U_load_31 = load float* %U_addr_31, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 805 'load' 'U_load_31' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 806 [1/1] (0.00ns)   --->   "%U_addr_32 = getelementptr [64 x float]* %U, i64 0, i64 37" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 806 'getelementptr' 'U_addr_32' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 807 [2/2] (2.32ns)   --->   "%U_load_32 = load float* %U_addr_32, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 807 'load' 'U_load_32' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 34 <SV = 33> <Delay = 9.80>
ST_34 : Operation 808 [29/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 808 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 809 [30/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 809 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 810 [31/31] (9.80ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 810 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 811 [1/5] (8.23ns)   --->   "%tmp_5_0_4 = fadd double %tmp_4_0_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 811 'dadd' 'tmp_5_0_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 812 [2/5] (8.23ns)   --->   "%tmp_5_0_5 = fadd double %tmp_4_0_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 812 'dadd' 'tmp_5_0_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 813 [3/5] (8.23ns)   --->   "%tmp_5_0_6 = fadd double %tmp_4_0_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 813 'dadd' 'tmp_5_0_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 814 [4/5] (8.23ns)   --->   "%tmp_5_0_7 = fadd double %tmp_4_0_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 814 'dadd' 'tmp_5_0_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 815 [5/5] (9.41ns)   --->   "%tmp_5_1 = fadd double %tmp_4_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 815 'dadd' 'tmp_5_1' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 816 [1/18] (7.32ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 816 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 817 [2/18] (7.32ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 817 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 818 [3/18] (7.32ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 818 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 819 [4/18] (7.32ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 819 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 820 [5/18] (7.32ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 820 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 821 [6/18] (7.32ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 821 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 822 [7/18] (7.32ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 822 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 823 [8/18] (7.32ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 823 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 824 [9/18] (7.32ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 824 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 825 [10/18] (7.32ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 825 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 826 [11/18] (7.32ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 826 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 827 [12/18] (7.32ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 827 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 828 [13/18] (7.32ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 828 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 829 [14/18] (7.32ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 829 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 830 [15/18] (7.32ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 830 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 831 [16/18] (7.32ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 831 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 832 [17/18] (7.32ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 832 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 833 [18/18] (7.32ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 833 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 834 [1/2] (4.43ns)   --->   "%tmp_3_3_6 = fpext float %tmp_2_3_6 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 834 'fpext' 'tmp_3_3_6' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 835 [2/2] (4.43ns)   --->   "%tmp_3_3_7 = fpext float %tmp_2_3_7 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 835 'fpext' 'tmp_3_3_7' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 836 [1/4] (5.70ns)   --->   "%tmp_2_4 = fmul float %bitcast_ln21_57, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 836 'fmul' 'tmp_2_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 837 [2/4] (5.70ns)   --->   "%tmp_2_4_1 = fmul float %bitcast_ln21_59, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 837 'fmul' 'tmp_2_4_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 838 [3/4] (5.70ns)   --->   "%tmp_2_4_2 = fmul float %bitcast_ln21_61, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 838 'fmul' 'tmp_2_4_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 839 [1/1] (0.00ns)   --->   "%bitcast_ln21_62 = bitcast float %U_load_31 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 839 'bitcast' 'bitcast_ln21_62' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 840 [1/1] (0.99ns)   --->   "%xor_ln21_31 = xor i32 %bitcast_ln21_62, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 840 'xor' 'xor_ln21_31' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 841 [1/1] (0.00ns)   --->   "%bitcast_ln21_63 = bitcast i32 %xor_ln21_31 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 841 'bitcast' 'bitcast_ln21_63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 842 [4/4] (6.88ns)   --->   "%tmp_2_4_3 = fmul float %bitcast_ln21_63, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 842 'fmul' 'tmp_2_4_3' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 843 [1/2] (2.32ns)   --->   "%U_load_32 = load float* %U_addr_32, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 843 'load' 'U_load_32' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 844 [1/1] (0.00ns)   --->   "%U_addr_33 = getelementptr [64 x float]* %U, i64 0, i64 38" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 844 'getelementptr' 'U_addr_33' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 845 [2/2] (2.32ns)   --->   "%U_load_33 = load float* %U_addr_33, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 845 'load' 'U_load_33' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 35 <SV = 34> <Delay = 9.80>
ST_35 : Operation 846 [28/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 846 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 847 [29/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 847 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 848 [30/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 848 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 849 [31/31] (9.80ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 849 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 850 [1/5] (8.23ns)   --->   "%tmp_5_0_5 = fadd double %tmp_4_0_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 850 'dadd' 'tmp_5_0_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 851 [2/5] (8.23ns)   --->   "%tmp_5_0_6 = fadd double %tmp_4_0_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 851 'dadd' 'tmp_5_0_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 852 [3/5] (8.23ns)   --->   "%tmp_5_0_7 = fadd double %tmp_4_0_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 852 'dadd' 'tmp_5_0_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 853 [4/5] (8.23ns)   --->   "%tmp_5_1 = fadd double %tmp_4_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 853 'dadd' 'tmp_5_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 854 [5/5] (9.41ns)   --->   "%tmp_5_1_2 = fadd double %tmp_4_1_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 854 'dadd' 'tmp_5_1_2' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 855 [1/18] (7.32ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 855 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 856 [2/18] (7.32ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 856 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 857 [3/18] (7.32ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 857 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 858 [4/18] (7.32ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 858 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 859 [5/18] (7.32ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 859 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 860 [6/18] (7.32ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 860 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 861 [7/18] (7.32ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 861 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 862 [8/18] (7.32ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 862 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 863 [9/18] (7.32ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 863 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 864 [10/18] (7.32ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 864 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 865 [11/18] (7.32ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 865 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 866 [12/18] (7.32ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 866 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 867 [13/18] (7.32ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 867 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 868 [14/18] (7.32ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 868 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 869 [15/18] (7.32ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 869 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 870 [16/18] (7.32ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 870 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 871 [17/18] (7.32ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 871 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 872 [18/18] (7.32ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 872 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 873 [1/2] (4.43ns)   --->   "%tmp_3_3_7 = fpext float %tmp_2_3_7 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 873 'fpext' 'tmp_3_3_7' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 874 [2/2] (4.43ns)   --->   "%tmp_3_4 = fpext float %tmp_2_4 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 874 'fpext' 'tmp_3_4' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 875 [1/4] (5.70ns)   --->   "%tmp_2_4_1 = fmul float %bitcast_ln21_59, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 875 'fmul' 'tmp_2_4_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 876 [2/4] (5.70ns)   --->   "%tmp_2_4_2 = fmul float %bitcast_ln21_61, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 876 'fmul' 'tmp_2_4_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 877 [3/4] (5.70ns)   --->   "%tmp_2_4_3 = fmul float %bitcast_ln21_63, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 877 'fmul' 'tmp_2_4_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 878 [1/1] (0.00ns)   --->   "%bitcast_ln21_64 = bitcast float %U_load_32 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 878 'bitcast' 'bitcast_ln21_64' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 879 [1/1] (0.99ns)   --->   "%xor_ln21_32 = xor i32 %bitcast_ln21_64, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 879 'xor' 'xor_ln21_32' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 880 [1/1] (0.00ns)   --->   "%bitcast_ln21_65 = bitcast i32 %xor_ln21_32 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 880 'bitcast' 'bitcast_ln21_65' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 881 [4/4] (6.88ns)   --->   "%tmp_2_4_5 = fmul float %bitcast_ln21_65, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 881 'fmul' 'tmp_2_4_5' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 882 [1/2] (2.32ns)   --->   "%U_load_33 = load float* %U_addr_33, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 882 'load' 'U_load_33' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 883 [1/1] (0.00ns)   --->   "%U_addr_34 = getelementptr [64 x float]* %U, i64 0, i64 39" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 883 'getelementptr' 'U_addr_34' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 884 [2/2] (2.32ns)   --->   "%U_load_34 = load float* %U_addr_34, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 884 'load' 'U_load_34' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 36 <SV = 35> <Delay = 9.80>
ST_36 : Operation 885 [27/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 885 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 886 [28/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 886 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 887 [29/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 887 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 888 [30/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 888 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 889 [31/31] (9.80ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 889 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 890 [1/5] (8.23ns)   --->   "%tmp_5_0_6 = fadd double %tmp_4_0_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 890 'dadd' 'tmp_5_0_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 891 [2/5] (8.23ns)   --->   "%tmp_5_0_7 = fadd double %tmp_4_0_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 891 'dadd' 'tmp_5_0_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 892 [3/5] (8.23ns)   --->   "%tmp_5_1 = fadd double %tmp_4_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 892 'dadd' 'tmp_5_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 893 [4/5] (8.23ns)   --->   "%tmp_5_1_2 = fadd double %tmp_4_1_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 893 'dadd' 'tmp_5_1_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 894 [5/5] (9.41ns)   --->   "%tmp_5_1_3 = fadd double %tmp_4_1_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 894 'dadd' 'tmp_5_1_3' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 895 [1/18] (7.32ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 895 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 896 [2/18] (7.32ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 896 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 897 [3/18] (7.32ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 897 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 898 [4/18] (7.32ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 898 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 899 [5/18] (7.32ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 899 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 900 [6/18] (7.32ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 900 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 901 [7/18] (7.32ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 901 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 902 [8/18] (7.32ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 902 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 903 [9/18] (7.32ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 903 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 904 [10/18] (7.32ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 904 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 905 [11/18] (7.32ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 905 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 906 [12/18] (7.32ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 906 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 907 [13/18] (7.32ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 907 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 908 [14/18] (7.32ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 908 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 909 [15/18] (7.32ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 909 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 910 [16/18] (7.32ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 910 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 911 [17/18] (7.32ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 911 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 912 [18/18] (7.32ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 912 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 913 [1/2] (4.43ns)   --->   "%tmp_3_4 = fpext float %tmp_2_4 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 913 'fpext' 'tmp_3_4' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 914 [2/2] (4.43ns)   --->   "%tmp_3_4_1 = fpext float %tmp_2_4_1 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 914 'fpext' 'tmp_3_4_1' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 915 [1/4] (5.70ns)   --->   "%tmp_2_4_2 = fmul float %bitcast_ln21_61, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 915 'fmul' 'tmp_2_4_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 916 [2/4] (5.70ns)   --->   "%tmp_2_4_3 = fmul float %bitcast_ln21_63, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 916 'fmul' 'tmp_2_4_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 917 [3/4] (5.70ns)   --->   "%tmp_2_4_5 = fmul float %bitcast_ln21_65, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 917 'fmul' 'tmp_2_4_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 918 [1/1] (0.00ns)   --->   "%bitcast_ln21_66 = bitcast float %U_load_33 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 918 'bitcast' 'bitcast_ln21_66' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 919 [1/1] (0.99ns)   --->   "%xor_ln21_33 = xor i32 %bitcast_ln21_66, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 919 'xor' 'xor_ln21_33' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 920 [1/1] (0.00ns)   --->   "%bitcast_ln21_67 = bitcast i32 %xor_ln21_33 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 920 'bitcast' 'bitcast_ln21_67' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 921 [4/4] (6.88ns)   --->   "%tmp_2_4_6 = fmul float %bitcast_ln21_67, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 921 'fmul' 'tmp_2_4_6' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 922 [1/2] (2.32ns)   --->   "%U_load_34 = load float* %U_addr_34, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 922 'load' 'U_load_34' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 923 [1/1] (0.00ns)   --->   "%U_addr_35 = getelementptr [64 x float]* %U, i64 0, i64 40" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 923 'getelementptr' 'U_addr_35' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 924 [2/2] (2.32ns)   --->   "%U_load_35 = load float* %U_addr_35, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 924 'load' 'U_load_35' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 37 <SV = 36> <Delay = 9.80>
ST_37 : Operation 925 [26/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 925 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 926 [27/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 926 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 927 [28/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 927 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 928 [29/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 928 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 929 [30/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 929 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 930 [31/31] (9.80ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 930 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 931 [1/5] (8.23ns)   --->   "%tmp_5_0_7 = fadd double %tmp_4_0_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 931 'dadd' 'tmp_5_0_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 932 [2/5] (8.23ns)   --->   "%tmp_5_1 = fadd double %tmp_4_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 932 'dadd' 'tmp_5_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 933 [3/5] (8.23ns)   --->   "%tmp_5_1_2 = fadd double %tmp_4_1_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 933 'dadd' 'tmp_5_1_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 934 [4/5] (8.23ns)   --->   "%tmp_5_1_3 = fadd double %tmp_4_1_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 934 'dadd' 'tmp_5_1_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 935 [5/5] (9.41ns)   --->   "%tmp_5_1_4 = fadd double %tmp_4_1_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 935 'dadd' 'tmp_5_1_4' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 936 [1/18] (7.32ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 936 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 937 [2/18] (7.32ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 937 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 938 [3/18] (7.32ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 938 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 939 [4/18] (7.32ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 939 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 940 [5/18] (7.32ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 940 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 941 [6/18] (7.32ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 941 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 942 [7/18] (7.32ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 942 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 943 [8/18] (7.32ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 943 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 944 [9/18] (7.32ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 944 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 945 [10/18] (7.32ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 945 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 946 [11/18] (7.32ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 946 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 947 [12/18] (7.32ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 947 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 948 [13/18] (7.32ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 948 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 949 [14/18] (7.32ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 949 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 950 [15/18] (7.32ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 950 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 951 [16/18] (7.32ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 951 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 952 [17/18] (7.32ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 952 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 953 [18/18] (7.32ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 953 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 954 [1/2] (4.43ns)   --->   "%tmp_3_4_1 = fpext float %tmp_2_4_1 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 954 'fpext' 'tmp_3_4_1' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 955 [2/2] (4.43ns)   --->   "%tmp_3_4_2 = fpext float %tmp_2_4_2 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 955 'fpext' 'tmp_3_4_2' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 956 [1/4] (5.70ns)   --->   "%tmp_2_4_3 = fmul float %bitcast_ln21_63, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 956 'fmul' 'tmp_2_4_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 957 [2/4] (5.70ns)   --->   "%tmp_2_4_5 = fmul float %bitcast_ln21_65, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 957 'fmul' 'tmp_2_4_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 958 [3/4] (5.70ns)   --->   "%tmp_2_4_6 = fmul float %bitcast_ln21_67, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 958 'fmul' 'tmp_2_4_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 959 [1/1] (0.00ns)   --->   "%bitcast_ln21_68 = bitcast float %U_load_34 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 959 'bitcast' 'bitcast_ln21_68' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 960 [1/1] (0.99ns)   --->   "%xor_ln21_34 = xor i32 %bitcast_ln21_68, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 960 'xor' 'xor_ln21_34' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 961 [1/1] (0.00ns)   --->   "%bitcast_ln21_69 = bitcast i32 %xor_ln21_34 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 961 'bitcast' 'bitcast_ln21_69' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 962 [4/4] (6.88ns)   --->   "%tmp_2_4_7 = fmul float %bitcast_ln21_69, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 962 'fmul' 'tmp_2_4_7' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 963 [1/2] (2.32ns)   --->   "%U_load_35 = load float* %U_addr_35, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 963 'load' 'U_load_35' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 964 [1/1] (0.00ns)   --->   "%U_addr_36 = getelementptr [64 x float]* %U, i64 0, i64 41" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 964 'getelementptr' 'U_addr_36' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 965 [2/2] (2.32ns)   --->   "%U_load_36 = load float* %U_addr_36, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 965 'load' 'U_load_36' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 38 <SV = 37> <Delay = 9.80>
ST_38 : Operation 966 [25/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 966 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 967 [26/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 967 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 968 [27/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 968 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 969 [28/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 969 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 970 [29/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 970 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 971 [30/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 971 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 972 [31/31] (9.80ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 972 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 973 [1/5] (8.23ns)   --->   "%tmp_5_1 = fadd double %tmp_4_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 973 'dadd' 'tmp_5_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 974 [2/5] (8.23ns)   --->   "%tmp_5_1_2 = fadd double %tmp_4_1_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 974 'dadd' 'tmp_5_1_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 975 [3/5] (8.23ns)   --->   "%tmp_5_1_3 = fadd double %tmp_4_1_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 975 'dadd' 'tmp_5_1_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 976 [4/5] (8.23ns)   --->   "%tmp_5_1_4 = fadd double %tmp_4_1_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 976 'dadd' 'tmp_5_1_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 977 [5/5] (9.41ns)   --->   "%tmp_5_1_5 = fadd double %tmp_4_1_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 977 'dadd' 'tmp_5_1_5' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 978 [1/18] (7.32ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 978 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 979 [2/18] (7.32ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 979 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 980 [3/18] (7.32ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 980 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 981 [4/18] (7.32ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 981 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 982 [5/18] (7.32ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 982 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 983 [6/18] (7.32ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 983 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 984 [7/18] (7.32ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 984 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 985 [8/18] (7.32ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 985 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 986 [9/18] (7.32ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 986 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 987 [10/18] (7.32ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 987 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 988 [11/18] (7.32ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 988 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 989 [12/18] (7.32ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 989 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 990 [13/18] (7.32ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 990 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 991 [14/18] (7.32ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 991 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 992 [15/18] (7.32ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 992 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 993 [16/18] (7.32ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 993 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 994 [17/18] (7.32ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 994 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 995 [18/18] (7.32ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 995 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 996 [1/2] (4.43ns)   --->   "%tmp_3_4_2 = fpext float %tmp_2_4_2 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 996 'fpext' 'tmp_3_4_2' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 997 [2/2] (4.43ns)   --->   "%tmp_3_4_3 = fpext float %tmp_2_4_3 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 997 'fpext' 'tmp_3_4_3' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 998 [1/4] (5.70ns)   --->   "%tmp_2_4_5 = fmul float %bitcast_ln21_65, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 998 'fmul' 'tmp_2_4_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 999 [2/4] (5.70ns)   --->   "%tmp_2_4_6 = fmul float %bitcast_ln21_67, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 999 'fmul' 'tmp_2_4_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1000 [3/4] (5.70ns)   --->   "%tmp_2_4_7 = fmul float %bitcast_ln21_69, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1000 'fmul' 'tmp_2_4_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1001 [1/1] (0.00ns)   --->   "%bitcast_ln21_70 = bitcast float %U_load_35 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1001 'bitcast' 'bitcast_ln21_70' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1002 [1/1] (0.99ns)   --->   "%xor_ln21_35 = xor i32 %bitcast_ln21_70, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1002 'xor' 'xor_ln21_35' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1003 [1/1] (0.00ns)   --->   "%bitcast_ln21_71 = bitcast i32 %xor_ln21_35 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1003 'bitcast' 'bitcast_ln21_71' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1004 [4/4] (6.88ns)   --->   "%tmp_2_5 = fmul float %bitcast_ln21_71, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1004 'fmul' 'tmp_2_5' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1005 [1/2] (2.32ns)   --->   "%U_load_36 = load float* %U_addr_36, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1005 'load' 'U_load_36' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1006 [1/1] (0.00ns)   --->   "%U_addr_37 = getelementptr [64 x float]* %U, i64 0, i64 42" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1006 'getelementptr' 'U_addr_37' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1007 [2/2] (2.32ns)   --->   "%U_load_37 = load float* %U_addr_37, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1007 'load' 'U_load_37' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 39 <SV = 38> <Delay = 9.80>
ST_39 : Operation 1008 [24/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1008 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1009 [25/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1009 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1010 [26/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1010 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1011 [27/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1011 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1012 [28/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1012 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1013 [29/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1013 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1014 [30/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1014 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1015 [31/31] (9.80ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1015 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1016 [1/5] (8.23ns)   --->   "%tmp_5_1_2 = fadd double %tmp_4_1_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1016 'dadd' 'tmp_5_1_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1017 [2/5] (8.23ns)   --->   "%tmp_5_1_3 = fadd double %tmp_4_1_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1017 'dadd' 'tmp_5_1_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1018 [3/5] (8.23ns)   --->   "%tmp_5_1_4 = fadd double %tmp_4_1_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1018 'dadd' 'tmp_5_1_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1019 [4/5] (8.23ns)   --->   "%tmp_5_1_5 = fadd double %tmp_4_1_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1019 'dadd' 'tmp_5_1_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1020 [5/5] (9.41ns)   --->   "%tmp_5_1_6 = fadd double %tmp_4_1_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1020 'dadd' 'tmp_5_1_6' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1021 [1/18] (7.32ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1021 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1022 [2/18] (7.32ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1022 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1023 [3/18] (7.32ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1023 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1024 [4/18] (7.32ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1024 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1025 [5/18] (7.32ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1025 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1026 [6/18] (7.32ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1026 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1027 [7/18] (7.32ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1027 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1028 [8/18] (7.32ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1028 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1029 [9/18] (7.32ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1029 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1030 [10/18] (7.32ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1030 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1031 [11/18] (7.32ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1031 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1032 [12/18] (7.32ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1032 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1033 [13/18] (7.32ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1033 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1034 [14/18] (7.32ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1034 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1035 [15/18] (7.32ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1035 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1036 [16/18] (7.32ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1036 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1037 [17/18] (7.32ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1037 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1038 [18/18] (7.32ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1038 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1039 [1/2] (4.43ns)   --->   "%tmp_3_4_3 = fpext float %tmp_2_4_3 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1039 'fpext' 'tmp_3_4_3' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1040 [2/2] (4.43ns)   --->   "%tmp_3_4_5 = fpext float %tmp_2_4_5 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1040 'fpext' 'tmp_3_4_5' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1041 [1/4] (5.70ns)   --->   "%tmp_2_4_6 = fmul float %bitcast_ln21_67, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1041 'fmul' 'tmp_2_4_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1042 [2/4] (5.70ns)   --->   "%tmp_2_4_7 = fmul float %bitcast_ln21_69, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1042 'fmul' 'tmp_2_4_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1043 [3/4] (5.70ns)   --->   "%tmp_2_5 = fmul float %bitcast_ln21_71, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1043 'fmul' 'tmp_2_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1044 [1/1] (0.00ns)   --->   "%bitcast_ln21_72 = bitcast float %U_load_36 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1044 'bitcast' 'bitcast_ln21_72' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1045 [1/1] (0.99ns)   --->   "%xor_ln21_36 = xor i32 %bitcast_ln21_72, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1045 'xor' 'xor_ln21_36' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1046 [1/1] (0.00ns)   --->   "%bitcast_ln21_73 = bitcast i32 %xor_ln21_36 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1046 'bitcast' 'bitcast_ln21_73' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1047 [4/4] (6.88ns)   --->   "%tmp_2_5_1 = fmul float %bitcast_ln21_73, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1047 'fmul' 'tmp_2_5_1' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1048 [1/2] (2.32ns)   --->   "%U_load_37 = load float* %U_addr_37, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1048 'load' 'U_load_37' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 1049 [1/1] (0.00ns)   --->   "%U_addr_38 = getelementptr [64 x float]* %U, i64 0, i64 43" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1049 'getelementptr' 'U_addr_38' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1050 [2/2] (2.32ns)   --->   "%U_load_38 = load float* %U_addr_38, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1050 'load' 'U_load_38' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 40 <SV = 39> <Delay = 9.80>
ST_40 : Operation 1051 [23/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1051 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1052 [24/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1052 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1053 [25/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1053 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1054 [26/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1054 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1055 [27/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1055 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1056 [28/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1056 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1057 [29/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1057 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1058 [30/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1058 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1059 [31/31] (9.80ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1059 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1060 [1/5] (8.23ns)   --->   "%tmp_5_1_3 = fadd double %tmp_4_1_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1060 'dadd' 'tmp_5_1_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1061 [2/5] (8.23ns)   --->   "%tmp_5_1_4 = fadd double %tmp_4_1_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1061 'dadd' 'tmp_5_1_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1062 [3/5] (8.23ns)   --->   "%tmp_5_1_5 = fadd double %tmp_4_1_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1062 'dadd' 'tmp_5_1_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1063 [4/5] (8.23ns)   --->   "%tmp_5_1_6 = fadd double %tmp_4_1_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1063 'dadd' 'tmp_5_1_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1064 [5/5] (9.41ns)   --->   "%tmp_5_1_7 = fadd double %tmp_4_1_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1064 'dadd' 'tmp_5_1_7' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1065 [1/18] (7.32ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1065 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1066 [2/18] (7.32ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1066 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1067 [3/18] (7.32ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1067 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1068 [4/18] (7.32ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1068 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1069 [5/18] (7.32ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1069 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1070 [6/18] (7.32ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1070 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1071 [7/18] (7.32ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1071 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1072 [8/18] (7.32ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1072 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1073 [9/18] (7.32ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1073 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1074 [10/18] (7.32ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1074 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1075 [11/18] (7.32ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1075 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1076 [12/18] (7.32ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1076 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1077 [13/18] (7.32ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1077 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1078 [14/18] (7.32ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1078 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1079 [15/18] (7.32ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1079 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1080 [16/18] (7.32ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1080 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1081 [17/18] (7.32ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1081 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1082 [18/18] (7.32ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1082 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1083 [1/2] (4.43ns)   --->   "%tmp_3_4_5 = fpext float %tmp_2_4_5 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1083 'fpext' 'tmp_3_4_5' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1084 [2/2] (4.43ns)   --->   "%tmp_3_4_6 = fpext float %tmp_2_4_6 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1084 'fpext' 'tmp_3_4_6' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1085 [1/4] (5.70ns)   --->   "%tmp_2_4_7 = fmul float %bitcast_ln21_69, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1085 'fmul' 'tmp_2_4_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1086 [2/4] (5.70ns)   --->   "%tmp_2_5 = fmul float %bitcast_ln21_71, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1086 'fmul' 'tmp_2_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1087 [3/4] (5.70ns)   --->   "%tmp_2_5_1 = fmul float %bitcast_ln21_73, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1087 'fmul' 'tmp_2_5_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1088 [1/1] (0.00ns)   --->   "%bitcast_ln21_74 = bitcast float %U_load_37 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1088 'bitcast' 'bitcast_ln21_74' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1089 [1/1] (0.99ns)   --->   "%xor_ln21_37 = xor i32 %bitcast_ln21_74, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1089 'xor' 'xor_ln21_37' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1090 [1/1] (0.00ns)   --->   "%bitcast_ln21_75 = bitcast i32 %xor_ln21_37 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1090 'bitcast' 'bitcast_ln21_75' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1091 [4/4] (6.88ns)   --->   "%tmp_2_5_2 = fmul float %bitcast_ln21_75, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1091 'fmul' 'tmp_2_5_2' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1092 [1/2] (2.32ns)   --->   "%U_load_38 = load float* %U_addr_38, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1092 'load' 'U_load_38' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 1093 [1/1] (0.00ns)   --->   "%U_addr_39 = getelementptr [64 x float]* %U, i64 0, i64 44" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1093 'getelementptr' 'U_addr_39' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1094 [2/2] (2.32ns)   --->   "%U_load_39 = load float* %U_addr_39, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1094 'load' 'U_load_39' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 41 <SV = 40> <Delay = 9.80>
ST_41 : Operation 1095 [22/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1095 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1096 [23/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1096 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1097 [24/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1097 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1098 [25/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1098 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1099 [26/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1099 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1100 [27/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1100 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1101 [28/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1101 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1102 [29/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1102 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1103 [30/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1103 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1104 [31/31] (9.80ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1104 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1105 [1/5] (8.23ns)   --->   "%tmp_5_1_4 = fadd double %tmp_4_1_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1105 'dadd' 'tmp_5_1_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1106 [2/5] (8.23ns)   --->   "%tmp_5_1_5 = fadd double %tmp_4_1_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1106 'dadd' 'tmp_5_1_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1107 [3/5] (8.23ns)   --->   "%tmp_5_1_6 = fadd double %tmp_4_1_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1107 'dadd' 'tmp_5_1_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1108 [4/5] (8.23ns)   --->   "%tmp_5_1_7 = fadd double %tmp_4_1_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1108 'dadd' 'tmp_5_1_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1109 [5/5] (9.41ns)   --->   "%tmp_5_2 = fadd double %tmp_4_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1109 'dadd' 'tmp_5_2' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1110 [1/18] (7.32ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1110 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1111 [2/18] (7.32ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1111 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1112 [3/18] (7.32ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1112 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1113 [4/18] (7.32ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1113 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1114 [5/18] (7.32ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1114 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1115 [6/18] (7.32ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1115 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1116 [7/18] (7.32ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1116 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1117 [8/18] (7.32ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1117 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1118 [9/18] (7.32ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1118 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1119 [10/18] (7.32ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1119 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1120 [11/18] (7.32ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1120 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1121 [12/18] (7.32ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1121 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1122 [13/18] (7.32ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1122 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1123 [14/18] (7.32ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1123 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1124 [15/18] (7.32ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1124 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1125 [16/18] (7.32ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1125 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1126 [17/18] (7.32ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1126 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1127 [18/18] (7.32ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1127 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1128 [1/2] (4.43ns)   --->   "%tmp_3_4_6 = fpext float %tmp_2_4_6 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1128 'fpext' 'tmp_3_4_6' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1129 [2/2] (4.43ns)   --->   "%tmp_3_4_7 = fpext float %tmp_2_4_7 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1129 'fpext' 'tmp_3_4_7' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1130 [1/4] (5.70ns)   --->   "%tmp_2_5 = fmul float %bitcast_ln21_71, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1130 'fmul' 'tmp_2_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1131 [2/4] (5.70ns)   --->   "%tmp_2_5_1 = fmul float %bitcast_ln21_73, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1131 'fmul' 'tmp_2_5_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1132 [3/4] (5.70ns)   --->   "%tmp_2_5_2 = fmul float %bitcast_ln21_75, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1132 'fmul' 'tmp_2_5_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1133 [1/1] (0.00ns)   --->   "%bitcast_ln21_76 = bitcast float %U_load_38 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1133 'bitcast' 'bitcast_ln21_76' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1134 [1/1] (0.99ns)   --->   "%xor_ln21_38 = xor i32 %bitcast_ln21_76, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1134 'xor' 'xor_ln21_38' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1135 [1/1] (0.00ns)   --->   "%bitcast_ln21_77 = bitcast i32 %xor_ln21_38 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1135 'bitcast' 'bitcast_ln21_77' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1136 [4/4] (6.88ns)   --->   "%tmp_2_5_3 = fmul float %bitcast_ln21_77, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1136 'fmul' 'tmp_2_5_3' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1137 [1/2] (2.32ns)   --->   "%U_load_39 = load float* %U_addr_39, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1137 'load' 'U_load_39' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 1138 [1/1] (0.00ns)   --->   "%U_addr_40 = getelementptr [64 x float]* %U, i64 0, i64 46" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1138 'getelementptr' 'U_addr_40' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1139 [2/2] (2.32ns)   --->   "%U_load_40 = load float* %U_addr_40, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1139 'load' 'U_load_40' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 42 <SV = 41> <Delay = 9.80>
ST_42 : Operation 1140 [21/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1140 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1141 [22/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1141 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1142 [23/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1142 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1143 [24/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1143 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1144 [25/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1144 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1145 [26/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1145 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1146 [27/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1146 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1147 [28/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1147 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1148 [29/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1148 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1149 [30/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1149 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1150 [31/31] (9.80ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1150 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1151 [1/5] (8.23ns)   --->   "%tmp_5_1_5 = fadd double %tmp_4_1_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1151 'dadd' 'tmp_5_1_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1152 [2/5] (8.23ns)   --->   "%tmp_5_1_6 = fadd double %tmp_4_1_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1152 'dadd' 'tmp_5_1_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1153 [3/5] (8.23ns)   --->   "%tmp_5_1_7 = fadd double %tmp_4_1_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1153 'dadd' 'tmp_5_1_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1154 [4/5] (8.23ns)   --->   "%tmp_5_2 = fadd double %tmp_4_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1154 'dadd' 'tmp_5_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1155 [5/5] (9.41ns)   --->   "%tmp_5_2_1 = fadd double %tmp_4_2_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1155 'dadd' 'tmp_5_2_1' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1156 [1/18] (7.32ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1156 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1157 [2/18] (7.32ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1157 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1158 [3/18] (7.32ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1158 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1159 [4/18] (7.32ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1159 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1160 [5/18] (7.32ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1160 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1161 [6/18] (7.32ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1161 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1162 [7/18] (7.32ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1162 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1163 [8/18] (7.32ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1163 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1164 [9/18] (7.32ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1164 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1165 [10/18] (7.32ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1165 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1166 [11/18] (7.32ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1166 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1167 [12/18] (7.32ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1167 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1168 [13/18] (7.32ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1168 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1169 [14/18] (7.32ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1169 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1170 [15/18] (7.32ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1170 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1171 [16/18] (7.32ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1171 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1172 [17/18] (7.32ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1172 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1173 [18/18] (7.32ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1173 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1174 [1/2] (4.43ns)   --->   "%tmp_3_4_7 = fpext float %tmp_2_4_7 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1174 'fpext' 'tmp_3_4_7' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1175 [2/2] (4.43ns)   --->   "%tmp_3_5 = fpext float %tmp_2_5 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1175 'fpext' 'tmp_3_5' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1176 [1/4] (5.70ns)   --->   "%tmp_2_5_1 = fmul float %bitcast_ln21_73, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1176 'fmul' 'tmp_2_5_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1177 [2/4] (5.70ns)   --->   "%tmp_2_5_2 = fmul float %bitcast_ln21_75, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1177 'fmul' 'tmp_2_5_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1178 [3/4] (5.70ns)   --->   "%tmp_2_5_3 = fmul float %bitcast_ln21_77, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1178 'fmul' 'tmp_2_5_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1179 [1/1] (0.00ns)   --->   "%bitcast_ln21_78 = bitcast float %U_load_39 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1179 'bitcast' 'bitcast_ln21_78' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1180 [1/1] (0.99ns)   --->   "%xor_ln21_39 = xor i32 %bitcast_ln21_78, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1180 'xor' 'xor_ln21_39' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1181 [1/1] (0.00ns)   --->   "%bitcast_ln21_79 = bitcast i32 %xor_ln21_39 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1181 'bitcast' 'bitcast_ln21_79' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1182 [4/4] (6.88ns)   --->   "%tmp_2_5_4 = fmul float %bitcast_ln21_79, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1182 'fmul' 'tmp_2_5_4' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1183 [1/2] (2.32ns)   --->   "%U_load_40 = load float* %U_addr_40, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1183 'load' 'U_load_40' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 1184 [1/1] (0.00ns)   --->   "%U_addr_41 = getelementptr [64 x float]* %U, i64 0, i64 47" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1184 'getelementptr' 'U_addr_41' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1185 [2/2] (2.32ns)   --->   "%U_load_41 = load float* %U_addr_41, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1185 'load' 'U_load_41' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 43 <SV = 42> <Delay = 9.80>
ST_43 : Operation 1186 [20/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1186 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1187 [21/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1187 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1188 [22/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1188 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1189 [23/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1189 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1190 [24/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1190 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1191 [25/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1191 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1192 [26/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1192 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1193 [27/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1193 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1194 [28/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1194 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1195 [29/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1195 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1196 [30/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1196 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1197 [31/31] (9.80ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1197 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1198 [1/5] (8.23ns)   --->   "%tmp_5_1_6 = fadd double %tmp_4_1_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1198 'dadd' 'tmp_5_1_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1199 [2/5] (8.23ns)   --->   "%tmp_5_1_7 = fadd double %tmp_4_1_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1199 'dadd' 'tmp_5_1_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1200 [3/5] (8.23ns)   --->   "%tmp_5_2 = fadd double %tmp_4_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1200 'dadd' 'tmp_5_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1201 [4/5] (8.23ns)   --->   "%tmp_5_2_1 = fadd double %tmp_4_2_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1201 'dadd' 'tmp_5_2_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1202 [5/5] (9.41ns)   --->   "%tmp_5_2_3 = fadd double %tmp_4_2_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1202 'dadd' 'tmp_5_2_3' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1203 [1/18] (7.32ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1203 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1204 [2/18] (7.32ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1204 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1205 [3/18] (7.32ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1205 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1206 [4/18] (7.32ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1206 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1207 [5/18] (7.32ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1207 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1208 [6/18] (7.32ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1208 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1209 [7/18] (7.32ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1209 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1210 [8/18] (7.32ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1210 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1211 [9/18] (7.32ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1211 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1212 [10/18] (7.32ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1212 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1213 [11/18] (7.32ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1213 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1214 [12/18] (7.32ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1214 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1215 [13/18] (7.32ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1215 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1216 [14/18] (7.32ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1216 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1217 [15/18] (7.32ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1217 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1218 [16/18] (7.32ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1218 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1219 [17/18] (7.32ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1219 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1220 [18/18] (7.32ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1220 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1221 [1/2] (4.43ns)   --->   "%tmp_3_5 = fpext float %tmp_2_5 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1221 'fpext' 'tmp_3_5' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1222 [2/2] (4.43ns)   --->   "%tmp_3_5_1 = fpext float %tmp_2_5_1 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1222 'fpext' 'tmp_3_5_1' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1223 [1/4] (5.70ns)   --->   "%tmp_2_5_2 = fmul float %bitcast_ln21_75, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1223 'fmul' 'tmp_2_5_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1224 [2/4] (5.70ns)   --->   "%tmp_2_5_3 = fmul float %bitcast_ln21_77, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1224 'fmul' 'tmp_2_5_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1225 [3/4] (5.70ns)   --->   "%tmp_2_5_4 = fmul float %bitcast_ln21_79, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1225 'fmul' 'tmp_2_5_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1226 [1/1] (0.00ns)   --->   "%bitcast_ln21_80 = bitcast float %U_load_40 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1226 'bitcast' 'bitcast_ln21_80' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1227 [1/1] (0.99ns)   --->   "%xor_ln21_40 = xor i32 %bitcast_ln21_80, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1227 'xor' 'xor_ln21_40' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1228 [1/1] (0.00ns)   --->   "%bitcast_ln21_81 = bitcast i32 %xor_ln21_40 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1228 'bitcast' 'bitcast_ln21_81' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1229 [4/4] (6.88ns)   --->   "%tmp_2_5_6 = fmul float %bitcast_ln21_81, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1229 'fmul' 'tmp_2_5_6' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1230 [1/2] (2.32ns)   --->   "%U_load_41 = load float* %U_addr_41, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1230 'load' 'U_load_41' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 1231 [1/1] (0.00ns)   --->   "%U_addr_42 = getelementptr [64 x float]* %U, i64 0, i64 48" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1231 'getelementptr' 'U_addr_42' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1232 [2/2] (2.32ns)   --->   "%U_load_42 = load float* %U_addr_42, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1232 'load' 'U_load_42' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 44 <SV = 43> <Delay = 9.80>
ST_44 : Operation 1233 [19/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1233 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1234 [20/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1234 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1235 [21/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1235 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1236 [22/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1236 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1237 [23/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1237 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1238 [24/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1238 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1239 [25/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1239 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1240 [26/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1240 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1241 [27/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1241 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1242 [28/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1242 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1243 [29/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1243 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1244 [30/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1244 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1245 [31/31] (9.80ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1245 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1246 [1/5] (8.23ns)   --->   "%tmp_5_1_7 = fadd double %tmp_4_1_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1246 'dadd' 'tmp_5_1_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1247 [2/5] (8.23ns)   --->   "%tmp_5_2 = fadd double %tmp_4_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1247 'dadd' 'tmp_5_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1248 [3/5] (8.23ns)   --->   "%tmp_5_2_1 = fadd double %tmp_4_2_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1248 'dadd' 'tmp_5_2_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1249 [4/5] (8.23ns)   --->   "%tmp_5_2_3 = fadd double %tmp_4_2_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1249 'dadd' 'tmp_5_2_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1250 [5/5] (9.41ns)   --->   "%tmp_5_2_4 = fadd double %tmp_4_2_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1250 'dadd' 'tmp_5_2_4' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1251 [1/18] (7.32ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1251 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1252 [2/18] (7.32ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1252 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1253 [3/18] (7.32ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1253 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1254 [4/18] (7.32ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1254 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1255 [5/18] (7.32ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1255 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1256 [6/18] (7.32ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1256 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1257 [7/18] (7.32ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1257 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1258 [8/18] (7.32ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1258 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1259 [9/18] (7.32ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1259 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1260 [10/18] (7.32ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1260 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1261 [11/18] (7.32ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1261 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1262 [12/18] (7.32ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1262 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1263 [13/18] (7.32ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1263 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1264 [14/18] (7.32ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1264 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1265 [15/18] (7.32ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1265 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1266 [16/18] (7.32ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1266 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1267 [17/18] (7.32ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1267 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1268 [18/18] (7.32ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1268 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1269 [1/2] (4.43ns)   --->   "%tmp_3_5_1 = fpext float %tmp_2_5_1 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1269 'fpext' 'tmp_3_5_1' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1270 [2/2] (4.43ns)   --->   "%tmp_3_5_2 = fpext float %tmp_2_5_2 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1270 'fpext' 'tmp_3_5_2' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1271 [1/4] (5.70ns)   --->   "%tmp_2_5_3 = fmul float %bitcast_ln21_77, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1271 'fmul' 'tmp_2_5_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1272 [2/4] (5.70ns)   --->   "%tmp_2_5_4 = fmul float %bitcast_ln21_79, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1272 'fmul' 'tmp_2_5_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1273 [3/4] (5.70ns)   --->   "%tmp_2_5_6 = fmul float %bitcast_ln21_81, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1273 'fmul' 'tmp_2_5_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1274 [1/1] (0.00ns)   --->   "%bitcast_ln21_82 = bitcast float %U_load_41 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1274 'bitcast' 'bitcast_ln21_82' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1275 [1/1] (0.99ns)   --->   "%xor_ln21_41 = xor i32 %bitcast_ln21_82, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1275 'xor' 'xor_ln21_41' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1276 [1/1] (0.00ns)   --->   "%bitcast_ln21_83 = bitcast i32 %xor_ln21_41 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1276 'bitcast' 'bitcast_ln21_83' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1277 [4/4] (6.88ns)   --->   "%tmp_2_5_7 = fmul float %bitcast_ln21_83, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1277 'fmul' 'tmp_2_5_7' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1278 [1/2] (2.32ns)   --->   "%U_load_42 = load float* %U_addr_42, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1278 'load' 'U_load_42' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_44 : Operation 1279 [1/1] (0.00ns)   --->   "%U_addr_43 = getelementptr [64 x float]* %U, i64 0, i64 49" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1279 'getelementptr' 'U_addr_43' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1280 [2/2] (2.32ns)   --->   "%U_load_43 = load float* %U_addr_43, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1280 'load' 'U_load_43' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 45 <SV = 44> <Delay = 9.80>
ST_45 : Operation 1281 [18/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1281 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1282 [19/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1282 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1283 [20/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1283 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1284 [21/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1284 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1285 [22/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1285 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1286 [23/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1286 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1287 [24/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1287 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1288 [25/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1288 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1289 [26/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1289 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1290 [27/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1290 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1291 [28/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1291 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1292 [29/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1292 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1293 [30/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1293 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1294 [31/31] (9.80ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1294 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1295 [1/5] (8.23ns)   --->   "%tmp_5_2 = fadd double %tmp_4_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1295 'dadd' 'tmp_5_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1296 [2/5] (8.23ns)   --->   "%tmp_5_2_1 = fadd double %tmp_4_2_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1296 'dadd' 'tmp_5_2_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1297 [3/5] (8.23ns)   --->   "%tmp_5_2_3 = fadd double %tmp_4_2_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1297 'dadd' 'tmp_5_2_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1298 [4/5] (8.23ns)   --->   "%tmp_5_2_4 = fadd double %tmp_4_2_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1298 'dadd' 'tmp_5_2_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1299 [5/5] (9.41ns)   --->   "%tmp_5_2_5 = fadd double %tmp_4_2_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1299 'dadd' 'tmp_5_2_5' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1300 [1/18] (7.32ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1300 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1301 [2/18] (7.32ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1301 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1302 [3/18] (7.32ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1302 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1303 [4/18] (7.32ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1303 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1304 [5/18] (7.32ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1304 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1305 [6/18] (7.32ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1305 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1306 [7/18] (7.32ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1306 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1307 [8/18] (7.32ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1307 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1308 [9/18] (7.32ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1308 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1309 [10/18] (7.32ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1309 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1310 [11/18] (7.32ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1310 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1311 [12/18] (7.32ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1311 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1312 [13/18] (7.32ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1312 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1313 [14/18] (7.32ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1313 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1314 [15/18] (7.32ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1314 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1315 [16/18] (7.32ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1315 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1316 [17/18] (7.32ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1316 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1317 [18/18] (7.32ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1317 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1318 [1/2] (4.43ns)   --->   "%tmp_3_5_2 = fpext float %tmp_2_5_2 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1318 'fpext' 'tmp_3_5_2' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1319 [2/2] (4.43ns)   --->   "%tmp_3_5_3 = fpext float %tmp_2_5_3 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1319 'fpext' 'tmp_3_5_3' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1320 [1/4] (5.70ns)   --->   "%tmp_2_5_4 = fmul float %bitcast_ln21_79, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1320 'fmul' 'tmp_2_5_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1321 [2/4] (5.70ns)   --->   "%tmp_2_5_6 = fmul float %bitcast_ln21_81, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1321 'fmul' 'tmp_2_5_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1322 [3/4] (5.70ns)   --->   "%tmp_2_5_7 = fmul float %bitcast_ln21_83, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1322 'fmul' 'tmp_2_5_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1323 [1/1] (0.00ns)   --->   "%bitcast_ln21_84 = bitcast float %U_load_42 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1323 'bitcast' 'bitcast_ln21_84' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1324 [1/1] (0.99ns)   --->   "%xor_ln21_42 = xor i32 %bitcast_ln21_84, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1324 'xor' 'xor_ln21_42' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1325 [1/1] (0.00ns)   --->   "%bitcast_ln21_85 = bitcast i32 %xor_ln21_42 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1325 'bitcast' 'bitcast_ln21_85' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1326 [4/4] (6.88ns)   --->   "%tmp_2_6 = fmul float %bitcast_ln21_85, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1326 'fmul' 'tmp_2_6' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1327 [1/2] (2.32ns)   --->   "%U_load_43 = load float* %U_addr_43, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1327 'load' 'U_load_43' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 1328 [1/1] (0.00ns)   --->   "%U_addr_44 = getelementptr [64 x float]* %U, i64 0, i64 50" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1328 'getelementptr' 'U_addr_44' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1329 [2/2] (2.32ns)   --->   "%U_load_44 = load float* %U_addr_44, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1329 'load' 'U_load_44' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 46 <SV = 45> <Delay = 9.80>
ST_46 : Operation 1330 [17/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1330 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1331 [18/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1331 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1332 [19/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1332 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1333 [20/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1333 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1334 [21/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1334 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1335 [22/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1335 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1336 [23/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1336 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1337 [24/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1337 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1338 [25/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1338 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1339 [26/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1339 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1340 [27/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1340 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1341 [28/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1341 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1342 [29/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1342 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1343 [30/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1343 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1344 [31/31] (9.80ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1344 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1345 [1/5] (8.23ns)   --->   "%tmp_5_2_1 = fadd double %tmp_4_2_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1345 'dadd' 'tmp_5_2_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1346 [2/5] (8.23ns)   --->   "%tmp_5_2_3 = fadd double %tmp_4_2_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1346 'dadd' 'tmp_5_2_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1347 [3/5] (8.23ns)   --->   "%tmp_5_2_4 = fadd double %tmp_4_2_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1347 'dadd' 'tmp_5_2_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1348 [4/5] (8.23ns)   --->   "%tmp_5_2_5 = fadd double %tmp_4_2_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1348 'dadd' 'tmp_5_2_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1349 [5/5] (9.41ns)   --->   "%tmp_5_2_6 = fadd double %tmp_4_2_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1349 'dadd' 'tmp_5_2_6' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1350 [1/18] (7.32ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1350 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1351 [2/18] (7.32ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1351 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1352 [3/18] (7.32ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1352 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1353 [4/18] (7.32ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1353 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1354 [5/18] (7.32ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1354 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1355 [6/18] (7.32ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1355 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1356 [7/18] (7.32ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1356 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1357 [8/18] (7.32ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1357 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1358 [9/18] (7.32ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1358 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1359 [10/18] (7.32ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1359 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1360 [11/18] (7.32ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1360 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1361 [12/18] (7.32ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1361 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1362 [13/18] (7.32ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1362 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1363 [14/18] (7.32ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1363 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1364 [15/18] (7.32ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1364 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1365 [16/18] (7.32ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1365 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1366 [17/18] (7.32ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1366 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1367 [18/18] (7.32ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1367 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1368 [1/2] (4.43ns)   --->   "%tmp_3_5_3 = fpext float %tmp_2_5_3 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1368 'fpext' 'tmp_3_5_3' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1369 [2/2] (4.43ns)   --->   "%tmp_3_5_4 = fpext float %tmp_2_5_4 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1369 'fpext' 'tmp_3_5_4' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1370 [1/4] (5.70ns)   --->   "%tmp_2_5_6 = fmul float %bitcast_ln21_81, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1370 'fmul' 'tmp_2_5_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1371 [2/4] (5.70ns)   --->   "%tmp_2_5_7 = fmul float %bitcast_ln21_83, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1371 'fmul' 'tmp_2_5_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1372 [3/4] (5.70ns)   --->   "%tmp_2_6 = fmul float %bitcast_ln21_85, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1372 'fmul' 'tmp_2_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1373 [1/1] (0.00ns)   --->   "%bitcast_ln21_86 = bitcast float %U_load_43 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1373 'bitcast' 'bitcast_ln21_86' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1374 [1/1] (0.99ns)   --->   "%xor_ln21_43 = xor i32 %bitcast_ln21_86, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1374 'xor' 'xor_ln21_43' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1375 [1/1] (0.00ns)   --->   "%bitcast_ln21_87 = bitcast i32 %xor_ln21_43 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1375 'bitcast' 'bitcast_ln21_87' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1376 [4/4] (6.88ns)   --->   "%tmp_2_6_1 = fmul float %bitcast_ln21_87, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1376 'fmul' 'tmp_2_6_1' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1377 [1/2] (2.32ns)   --->   "%U_load_44 = load float* %U_addr_44, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1377 'load' 'U_load_44' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 1378 [1/1] (0.00ns)   --->   "%U_addr_45 = getelementptr [64 x float]* %U, i64 0, i64 51" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1378 'getelementptr' 'U_addr_45' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1379 [2/2] (2.32ns)   --->   "%U_load_45 = load float* %U_addr_45, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1379 'load' 'U_load_45' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 47 <SV = 46> <Delay = 9.80>
ST_47 : Operation 1380 [16/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1380 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1381 [17/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1381 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1382 [18/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1382 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1383 [19/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1383 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1384 [20/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1384 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1385 [21/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1385 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1386 [22/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1386 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1387 [23/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1387 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1388 [24/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1388 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1389 [25/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1389 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1390 [26/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1390 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1391 [27/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1391 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1392 [28/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1392 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1393 [29/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1393 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1394 [30/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1394 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1395 [31/31] (9.80ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1395 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1396 [1/5] (8.23ns)   --->   "%tmp_5_2_3 = fadd double %tmp_4_2_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1396 'dadd' 'tmp_5_2_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1397 [2/5] (8.23ns)   --->   "%tmp_5_2_4 = fadd double %tmp_4_2_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1397 'dadd' 'tmp_5_2_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1398 [3/5] (8.23ns)   --->   "%tmp_5_2_5 = fadd double %tmp_4_2_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1398 'dadd' 'tmp_5_2_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1399 [4/5] (8.23ns)   --->   "%tmp_5_2_6 = fadd double %tmp_4_2_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1399 'dadd' 'tmp_5_2_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1400 [5/5] (9.41ns)   --->   "%tmp_5_2_7 = fadd double %tmp_4_2_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1400 'dadd' 'tmp_5_2_7' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1401 [1/18] (7.32ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1401 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1402 [2/18] (7.32ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1402 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1403 [3/18] (7.32ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1403 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1404 [4/18] (7.32ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1404 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1405 [5/18] (7.32ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1405 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1406 [6/18] (7.32ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1406 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1407 [7/18] (7.32ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1407 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1408 [8/18] (7.32ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1408 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1409 [9/18] (7.32ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1409 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1410 [10/18] (7.32ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1410 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1411 [11/18] (7.32ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1411 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1412 [12/18] (7.32ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1412 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1413 [13/18] (7.32ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1413 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1414 [14/18] (7.32ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1414 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1415 [15/18] (7.32ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1415 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1416 [16/18] (7.32ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1416 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1417 [17/18] (7.32ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1417 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1418 [18/18] (7.32ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1418 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1419 [1/2] (4.43ns)   --->   "%tmp_3_5_4 = fpext float %tmp_2_5_4 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1419 'fpext' 'tmp_3_5_4' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1420 [2/2] (4.43ns)   --->   "%tmp_3_5_6 = fpext float %tmp_2_5_6 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1420 'fpext' 'tmp_3_5_6' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1421 [1/4] (5.70ns)   --->   "%tmp_2_5_7 = fmul float %bitcast_ln21_83, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1421 'fmul' 'tmp_2_5_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1422 [2/4] (5.70ns)   --->   "%tmp_2_6 = fmul float %bitcast_ln21_85, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1422 'fmul' 'tmp_2_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1423 [3/4] (5.70ns)   --->   "%tmp_2_6_1 = fmul float %bitcast_ln21_87, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1423 'fmul' 'tmp_2_6_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1424 [1/1] (0.00ns)   --->   "%bitcast_ln21_88 = bitcast float %U_load_44 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1424 'bitcast' 'bitcast_ln21_88' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1425 [1/1] (0.99ns)   --->   "%xor_ln21_44 = xor i32 %bitcast_ln21_88, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1425 'xor' 'xor_ln21_44' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1426 [1/1] (0.00ns)   --->   "%bitcast_ln21_89 = bitcast i32 %xor_ln21_44 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1426 'bitcast' 'bitcast_ln21_89' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1427 [4/4] (6.88ns)   --->   "%tmp_2_6_2 = fmul float %bitcast_ln21_89, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1427 'fmul' 'tmp_2_6_2' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1428 [1/2] (2.32ns)   --->   "%U_load_45 = load float* %U_addr_45, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1428 'load' 'U_load_45' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_47 : Operation 1429 [1/1] (0.00ns)   --->   "%U_addr_46 = getelementptr [64 x float]* %U, i64 0, i64 52" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1429 'getelementptr' 'U_addr_46' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1430 [2/2] (2.32ns)   --->   "%U_load_46 = load float* %U_addr_46, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1430 'load' 'U_load_46' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 48 <SV = 47> <Delay = 9.80>
ST_48 : Operation 1431 [15/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1431 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1432 [16/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1432 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1433 [17/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1433 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1434 [18/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1434 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1435 [19/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1435 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1436 [20/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1436 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1437 [21/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1437 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1438 [22/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1438 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1439 [23/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1439 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1440 [24/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1440 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1441 [25/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1441 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1442 [26/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1442 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1443 [27/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1443 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1444 [28/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1444 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1445 [29/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1445 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1446 [30/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1446 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1447 [31/31] (9.80ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1447 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1448 [1/5] (8.23ns)   --->   "%tmp_5_2_4 = fadd double %tmp_4_2_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1448 'dadd' 'tmp_5_2_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1449 [2/5] (8.23ns)   --->   "%tmp_5_2_5 = fadd double %tmp_4_2_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1449 'dadd' 'tmp_5_2_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1450 [3/5] (8.23ns)   --->   "%tmp_5_2_6 = fadd double %tmp_4_2_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1450 'dadd' 'tmp_5_2_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1451 [4/5] (8.23ns)   --->   "%tmp_5_2_7 = fadd double %tmp_4_2_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1451 'dadd' 'tmp_5_2_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1452 [5/5] (9.41ns)   --->   "%tmp_5_3 = fadd double %tmp_4_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1452 'dadd' 'tmp_5_3' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1453 [1/18] (7.32ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1453 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1454 [2/18] (7.32ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1454 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1455 [3/18] (7.32ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1455 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1456 [4/18] (7.32ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1456 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1457 [5/18] (7.32ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1457 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1458 [6/18] (7.32ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1458 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1459 [7/18] (7.32ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1459 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1460 [8/18] (7.32ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1460 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1461 [9/18] (7.32ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1461 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1462 [10/18] (7.32ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1462 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1463 [11/18] (7.32ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1463 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1464 [12/18] (7.32ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1464 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1465 [13/18] (7.32ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1465 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1466 [14/18] (7.32ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1466 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1467 [15/18] (7.32ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1467 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1468 [16/18] (7.32ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1468 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1469 [17/18] (7.32ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1469 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1470 [18/18] (7.32ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1470 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1471 [1/2] (4.43ns)   --->   "%tmp_3_5_6 = fpext float %tmp_2_5_6 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1471 'fpext' 'tmp_3_5_6' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1472 [2/2] (4.43ns)   --->   "%tmp_3_5_7 = fpext float %tmp_2_5_7 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1472 'fpext' 'tmp_3_5_7' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1473 [1/4] (5.70ns)   --->   "%tmp_2_6 = fmul float %bitcast_ln21_85, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1473 'fmul' 'tmp_2_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1474 [2/4] (5.70ns)   --->   "%tmp_2_6_1 = fmul float %bitcast_ln21_87, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1474 'fmul' 'tmp_2_6_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1475 [3/4] (5.70ns)   --->   "%tmp_2_6_2 = fmul float %bitcast_ln21_89, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1475 'fmul' 'tmp_2_6_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1476 [1/1] (0.00ns)   --->   "%bitcast_ln21_90 = bitcast float %U_load_45 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1476 'bitcast' 'bitcast_ln21_90' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1477 [1/1] (0.99ns)   --->   "%xor_ln21_45 = xor i32 %bitcast_ln21_90, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1477 'xor' 'xor_ln21_45' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1478 [1/1] (0.00ns)   --->   "%bitcast_ln21_91 = bitcast i32 %xor_ln21_45 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1478 'bitcast' 'bitcast_ln21_91' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1479 [4/4] (6.88ns)   --->   "%tmp_2_6_3 = fmul float %bitcast_ln21_91, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1479 'fmul' 'tmp_2_6_3' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1480 [1/2] (2.32ns)   --->   "%U_load_46 = load float* %U_addr_46, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1480 'load' 'U_load_46' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_48 : Operation 1481 [1/1] (0.00ns)   --->   "%U_addr_47 = getelementptr [64 x float]* %U, i64 0, i64 53" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1481 'getelementptr' 'U_addr_47' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1482 [2/2] (2.32ns)   --->   "%U_load_47 = load float* %U_addr_47, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1482 'load' 'U_load_47' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 49 <SV = 48> <Delay = 9.80>
ST_49 : Operation 1483 [14/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1483 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1484 [15/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1484 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1485 [16/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1485 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1486 [17/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1486 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1487 [18/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1487 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1488 [19/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1488 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1489 [20/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1489 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1490 [21/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1490 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1491 [22/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1491 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1492 [23/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1492 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1493 [24/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1493 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1494 [25/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1494 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1495 [26/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1495 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1496 [27/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1496 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1497 [28/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1497 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1498 [29/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1498 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1499 [30/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1499 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1500 [31/31] (9.80ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1500 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1501 [1/5] (8.23ns)   --->   "%tmp_5_2_5 = fadd double %tmp_4_2_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1501 'dadd' 'tmp_5_2_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1502 [2/5] (8.23ns)   --->   "%tmp_5_2_6 = fadd double %tmp_4_2_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1502 'dadd' 'tmp_5_2_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1503 [3/5] (8.23ns)   --->   "%tmp_5_2_7 = fadd double %tmp_4_2_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1503 'dadd' 'tmp_5_2_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1504 [4/5] (8.23ns)   --->   "%tmp_5_3 = fadd double %tmp_4_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1504 'dadd' 'tmp_5_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1505 [5/5] (9.41ns)   --->   "%tmp_5_3_1 = fadd double %tmp_4_3_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1505 'dadd' 'tmp_5_3_1' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1506 [1/18] (7.32ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1506 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1507 [2/18] (7.32ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1507 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1508 [3/18] (7.32ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1508 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1509 [4/18] (7.32ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1509 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1510 [5/18] (7.32ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1510 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1511 [6/18] (7.32ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1511 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1512 [7/18] (7.32ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1512 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1513 [8/18] (7.32ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1513 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1514 [9/18] (7.32ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1514 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1515 [10/18] (7.32ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1515 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1516 [11/18] (7.32ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1516 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1517 [12/18] (7.32ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1517 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1518 [13/18] (7.32ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1518 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1519 [14/18] (7.32ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1519 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1520 [15/18] (7.32ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1520 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1521 [16/18] (7.32ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1521 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1522 [17/18] (7.32ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1522 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1523 [18/18] (7.32ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1523 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1524 [1/2] (4.43ns)   --->   "%tmp_3_5_7 = fpext float %tmp_2_5_7 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1524 'fpext' 'tmp_3_5_7' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1525 [2/2] (4.43ns)   --->   "%tmp_3_6 = fpext float %tmp_2_6 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1525 'fpext' 'tmp_3_6' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1526 [1/4] (5.70ns)   --->   "%tmp_2_6_1 = fmul float %bitcast_ln21_87, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1526 'fmul' 'tmp_2_6_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1527 [2/4] (5.70ns)   --->   "%tmp_2_6_2 = fmul float %bitcast_ln21_89, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1527 'fmul' 'tmp_2_6_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1528 [3/4] (5.70ns)   --->   "%tmp_2_6_3 = fmul float %bitcast_ln21_91, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1528 'fmul' 'tmp_2_6_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1529 [1/1] (0.00ns)   --->   "%bitcast_ln21_92 = bitcast float %U_load_46 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1529 'bitcast' 'bitcast_ln21_92' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1530 [1/1] (0.99ns)   --->   "%xor_ln21_46 = xor i32 %bitcast_ln21_92, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1530 'xor' 'xor_ln21_46' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1531 [1/1] (0.00ns)   --->   "%bitcast_ln21_93 = bitcast i32 %xor_ln21_46 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1531 'bitcast' 'bitcast_ln21_93' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1532 [4/4] (6.88ns)   --->   "%tmp_2_6_4 = fmul float %bitcast_ln21_93, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1532 'fmul' 'tmp_2_6_4' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1533 [1/2] (2.32ns)   --->   "%U_load_47 = load float* %U_addr_47, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1533 'load' 'U_load_47' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_49 : Operation 1534 [1/1] (0.00ns)   --->   "%U_addr_48 = getelementptr [64 x float]* %U, i64 0, i64 55" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1534 'getelementptr' 'U_addr_48' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1535 [2/2] (2.32ns)   --->   "%U_load_48 = load float* %U_addr_48, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1535 'load' 'U_load_48' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 50 <SV = 49> <Delay = 9.80>
ST_50 : Operation 1536 [13/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1536 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1537 [14/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1537 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1538 [15/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1538 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1539 [16/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1539 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1540 [17/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1540 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1541 [18/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1541 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1542 [19/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1542 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1543 [20/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1543 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1544 [21/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1544 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1545 [22/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1545 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1546 [23/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1546 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1547 [24/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1547 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1548 [25/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1548 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1549 [26/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1549 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1550 [27/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1550 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1551 [28/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1551 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1552 [29/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1552 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1553 [30/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1553 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1554 [31/31] (9.80ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1554 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1555 [1/5] (8.23ns)   --->   "%tmp_5_2_6 = fadd double %tmp_4_2_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1555 'dadd' 'tmp_5_2_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1556 [2/5] (8.23ns)   --->   "%tmp_5_2_7 = fadd double %tmp_4_2_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1556 'dadd' 'tmp_5_2_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1557 [3/5] (8.23ns)   --->   "%tmp_5_3 = fadd double %tmp_4_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1557 'dadd' 'tmp_5_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1558 [4/5] (8.23ns)   --->   "%tmp_5_3_1 = fadd double %tmp_4_3_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1558 'dadd' 'tmp_5_3_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1559 [5/5] (9.41ns)   --->   "%tmp_5_3_2 = fadd double %tmp_4_3_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1559 'dadd' 'tmp_5_3_2' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1560 [1/18] (7.32ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1560 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1561 [2/18] (7.32ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1561 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1562 [3/18] (7.32ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1562 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1563 [4/18] (7.32ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1563 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1564 [5/18] (7.32ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1564 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1565 [6/18] (7.32ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1565 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1566 [7/18] (7.32ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1566 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1567 [8/18] (7.32ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1567 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1568 [9/18] (7.32ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1568 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1569 [10/18] (7.32ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1569 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1570 [11/18] (7.32ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1570 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1571 [12/18] (7.32ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1571 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1572 [13/18] (7.32ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1572 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1573 [14/18] (7.32ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1573 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1574 [15/18] (7.32ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1574 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1575 [16/18] (7.32ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1575 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1576 [17/18] (7.32ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1576 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1577 [18/18] (7.32ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1577 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1578 [1/2] (4.43ns)   --->   "%tmp_3_6 = fpext float %tmp_2_6 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1578 'fpext' 'tmp_3_6' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1579 [2/2] (4.43ns)   --->   "%tmp_3_6_1 = fpext float %tmp_2_6_1 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1579 'fpext' 'tmp_3_6_1' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1580 [1/4] (5.70ns)   --->   "%tmp_2_6_2 = fmul float %bitcast_ln21_89, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1580 'fmul' 'tmp_2_6_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1581 [2/4] (5.70ns)   --->   "%tmp_2_6_3 = fmul float %bitcast_ln21_91, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1581 'fmul' 'tmp_2_6_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1582 [3/4] (5.70ns)   --->   "%tmp_2_6_4 = fmul float %bitcast_ln21_93, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1582 'fmul' 'tmp_2_6_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1583 [1/1] (0.00ns)   --->   "%bitcast_ln21_94 = bitcast float %U_load_47 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1583 'bitcast' 'bitcast_ln21_94' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1584 [1/1] (0.99ns)   --->   "%xor_ln21_47 = xor i32 %bitcast_ln21_94, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1584 'xor' 'xor_ln21_47' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1585 [1/1] (0.00ns)   --->   "%bitcast_ln21_95 = bitcast i32 %xor_ln21_47 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1585 'bitcast' 'bitcast_ln21_95' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1586 [4/4] (6.88ns)   --->   "%tmp_2_6_5 = fmul float %bitcast_ln21_95, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1586 'fmul' 'tmp_2_6_5' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1587 [1/2] (2.32ns)   --->   "%U_load_48 = load float* %U_addr_48, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1587 'load' 'U_load_48' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_50 : Operation 1588 [1/1] (0.00ns)   --->   "%U_addr_49 = getelementptr [64 x float]* %U, i64 0, i64 56" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1588 'getelementptr' 'U_addr_49' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1589 [2/2] (2.32ns)   --->   "%U_load_49 = load float* %U_addr_49, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1589 'load' 'U_load_49' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 51 <SV = 50> <Delay = 9.80>
ST_51 : Operation 1590 [12/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1590 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1591 [13/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1591 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1592 [14/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1592 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1593 [15/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1593 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1594 [16/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1594 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1595 [17/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1595 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1596 [18/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1596 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1597 [19/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1597 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1598 [20/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1598 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1599 [21/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1599 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1600 [22/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1600 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1601 [23/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1601 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1602 [24/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1602 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1603 [25/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1603 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1604 [26/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1604 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1605 [27/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1605 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1606 [28/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1606 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1607 [29/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1607 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1608 [30/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1608 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1609 [31/31] (9.80ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1609 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1610 [1/5] (8.23ns)   --->   "%tmp_5_2_7 = fadd double %tmp_4_2_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1610 'dadd' 'tmp_5_2_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1611 [2/5] (8.23ns)   --->   "%tmp_5_3 = fadd double %tmp_4_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1611 'dadd' 'tmp_5_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1612 [3/5] (8.23ns)   --->   "%tmp_5_3_1 = fadd double %tmp_4_3_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1612 'dadd' 'tmp_5_3_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1613 [4/5] (8.23ns)   --->   "%tmp_5_3_2 = fadd double %tmp_4_3_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1613 'dadd' 'tmp_5_3_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1614 [5/5] (9.41ns)   --->   "%tmp_5_3_4 = fadd double %tmp_4_3_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1614 'dadd' 'tmp_5_3_4' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1615 [1/18] (7.32ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1615 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1616 [2/18] (7.32ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1616 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1617 [3/18] (7.32ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1617 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1618 [4/18] (7.32ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1618 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1619 [5/18] (7.32ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1619 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1620 [6/18] (7.32ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1620 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1621 [7/18] (7.32ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1621 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1622 [8/18] (7.32ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1622 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1623 [9/18] (7.32ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1623 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1624 [10/18] (7.32ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1624 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1625 [11/18] (7.32ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1625 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1626 [12/18] (7.32ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1626 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1627 [13/18] (7.32ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1627 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1628 [14/18] (7.32ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1628 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1629 [15/18] (7.32ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1629 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1630 [16/18] (7.32ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1630 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1631 [17/18] (7.32ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1631 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1632 [18/18] (7.32ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1632 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1633 [1/2] (4.43ns)   --->   "%tmp_3_6_1 = fpext float %tmp_2_6_1 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1633 'fpext' 'tmp_3_6_1' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1634 [2/2] (4.43ns)   --->   "%tmp_3_6_2 = fpext float %tmp_2_6_2 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1634 'fpext' 'tmp_3_6_2' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1635 [1/4] (5.70ns)   --->   "%tmp_2_6_3 = fmul float %bitcast_ln21_91, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1635 'fmul' 'tmp_2_6_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1636 [2/4] (5.70ns)   --->   "%tmp_2_6_4 = fmul float %bitcast_ln21_93, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1636 'fmul' 'tmp_2_6_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1637 [3/4] (5.70ns)   --->   "%tmp_2_6_5 = fmul float %bitcast_ln21_95, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1637 'fmul' 'tmp_2_6_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1638 [1/1] (0.00ns)   --->   "%bitcast_ln21_96 = bitcast float %U_load_48 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1638 'bitcast' 'bitcast_ln21_96' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1639 [1/1] (0.99ns)   --->   "%xor_ln21_48 = xor i32 %bitcast_ln21_96, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1639 'xor' 'xor_ln21_48' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1640 [1/1] (0.00ns)   --->   "%bitcast_ln21_97 = bitcast i32 %xor_ln21_48 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1640 'bitcast' 'bitcast_ln21_97' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1641 [4/4] (6.88ns)   --->   "%tmp_2_6_7 = fmul float %bitcast_ln21_97, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1641 'fmul' 'tmp_2_6_7' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1642 [1/2] (2.32ns)   --->   "%U_load_49 = load float* %U_addr_49, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1642 'load' 'U_load_49' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_51 : Operation 1643 [1/1] (0.00ns)   --->   "%U_addr_50 = getelementptr [64 x float]* %U, i64 0, i64 57" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1643 'getelementptr' 'U_addr_50' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1644 [2/2] (2.32ns)   --->   "%U_load_50 = load float* %U_addr_50, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1644 'load' 'U_load_50' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 52 <SV = 51> <Delay = 9.80>
ST_52 : Operation 1645 [11/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1645 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1646 [12/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1646 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1647 [13/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1647 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1648 [14/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1648 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1649 [15/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1649 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1650 [16/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1650 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1651 [17/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1651 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1652 [18/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1652 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1653 [19/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1653 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1654 [20/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1654 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1655 [21/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1655 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1656 [22/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1656 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1657 [23/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1657 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1658 [24/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1658 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1659 [25/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1659 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1660 [26/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1660 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1661 [27/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1661 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1662 [28/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1662 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1663 [29/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1663 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1664 [30/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1664 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1665 [31/31] (9.80ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1665 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1666 [1/5] (8.23ns)   --->   "%tmp_5_3 = fadd double %tmp_4_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1666 'dadd' 'tmp_5_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1667 [2/5] (8.23ns)   --->   "%tmp_5_3_1 = fadd double %tmp_4_3_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1667 'dadd' 'tmp_5_3_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1668 [3/5] (8.23ns)   --->   "%tmp_5_3_2 = fadd double %tmp_4_3_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1668 'dadd' 'tmp_5_3_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1669 [4/5] (8.23ns)   --->   "%tmp_5_3_4 = fadd double %tmp_4_3_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1669 'dadd' 'tmp_5_3_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1670 [5/5] (9.41ns)   --->   "%tmp_5_3_5 = fadd double %tmp_4_3_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1670 'dadd' 'tmp_5_3_5' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1671 [1/18] (7.32ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1671 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1672 [2/18] (7.32ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1672 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1673 [3/18] (7.32ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1673 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1674 [4/18] (7.32ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1674 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1675 [5/18] (7.32ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1675 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1676 [6/18] (7.32ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1676 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1677 [7/18] (7.32ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1677 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1678 [8/18] (7.32ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1678 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1679 [9/18] (7.32ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1679 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1680 [10/18] (7.32ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1680 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1681 [11/18] (7.32ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1681 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1682 [12/18] (7.32ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1682 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1683 [13/18] (7.32ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1683 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1684 [14/18] (7.32ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1684 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1685 [15/18] (7.32ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1685 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1686 [16/18] (7.32ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1686 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1687 [17/18] (7.32ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1687 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1688 [18/18] (7.32ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1688 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1689 [1/2] (4.43ns)   --->   "%tmp_3_6_2 = fpext float %tmp_2_6_2 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1689 'fpext' 'tmp_3_6_2' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1690 [2/2] (4.43ns)   --->   "%tmp_3_6_3 = fpext float %tmp_2_6_3 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1690 'fpext' 'tmp_3_6_3' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1691 [1/4] (5.70ns)   --->   "%tmp_2_6_4 = fmul float %bitcast_ln21_93, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1691 'fmul' 'tmp_2_6_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1692 [2/4] (5.70ns)   --->   "%tmp_2_6_5 = fmul float %bitcast_ln21_95, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1692 'fmul' 'tmp_2_6_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1693 [3/4] (5.70ns)   --->   "%tmp_2_6_7 = fmul float %bitcast_ln21_97, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1693 'fmul' 'tmp_2_6_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1694 [1/1] (0.00ns)   --->   "%bitcast_ln21_98 = bitcast float %U_load_49 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1694 'bitcast' 'bitcast_ln21_98' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1695 [1/1] (0.99ns)   --->   "%xor_ln21_49 = xor i32 %bitcast_ln21_98, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1695 'xor' 'xor_ln21_49' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1696 [1/1] (0.00ns)   --->   "%bitcast_ln21_99 = bitcast i32 %xor_ln21_49 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1696 'bitcast' 'bitcast_ln21_99' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1697 [4/4] (6.88ns)   --->   "%tmp_2_7 = fmul float %bitcast_ln21_99, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1697 'fmul' 'tmp_2_7' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1698 [1/2] (2.32ns)   --->   "%U_load_50 = load float* %U_addr_50, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1698 'load' 'U_load_50' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_52 : Operation 1699 [1/1] (0.00ns)   --->   "%U_addr_51 = getelementptr [64 x float]* %U, i64 0, i64 58" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1699 'getelementptr' 'U_addr_51' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1700 [2/2] (2.32ns)   --->   "%U_load_51 = load float* %U_addr_51, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1700 'load' 'U_load_51' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 53 <SV = 52> <Delay = 9.80>
ST_53 : Operation 1701 [10/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1701 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1702 [11/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1702 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1703 [12/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1703 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1704 [13/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1704 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1705 [14/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1705 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1706 [15/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1706 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1707 [16/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1707 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1708 [17/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1708 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1709 [18/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1709 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1710 [19/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1710 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1711 [20/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1711 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1712 [21/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1712 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1713 [22/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1713 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1714 [23/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1714 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1715 [24/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1715 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1716 [25/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1716 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1717 [26/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1717 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1718 [27/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1718 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1719 [28/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1719 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1720 [29/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1720 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1721 [30/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1721 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1722 [31/31] (9.80ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1722 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1723 [1/5] (8.23ns)   --->   "%tmp_5_3_1 = fadd double %tmp_4_3_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1723 'dadd' 'tmp_5_3_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1724 [2/5] (8.23ns)   --->   "%tmp_5_3_2 = fadd double %tmp_4_3_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1724 'dadd' 'tmp_5_3_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1725 [3/5] (8.23ns)   --->   "%tmp_5_3_4 = fadd double %tmp_4_3_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1725 'dadd' 'tmp_5_3_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1726 [4/5] (8.23ns)   --->   "%tmp_5_3_5 = fadd double %tmp_4_3_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1726 'dadd' 'tmp_5_3_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1727 [5/5] (9.41ns)   --->   "%tmp_5_3_6 = fadd double %tmp_4_3_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1727 'dadd' 'tmp_5_3_6' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1728 [1/18] (7.32ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1728 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1729 [2/18] (7.32ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1729 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1730 [3/18] (7.32ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1730 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1731 [4/18] (7.32ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1731 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1732 [5/18] (7.32ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1732 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1733 [6/18] (7.32ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1733 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1734 [7/18] (7.32ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1734 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1735 [8/18] (7.32ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1735 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1736 [9/18] (7.32ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1736 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1737 [10/18] (7.32ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1737 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1738 [11/18] (7.32ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1738 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1739 [12/18] (7.32ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1739 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1740 [13/18] (7.32ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1740 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1741 [14/18] (7.32ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1741 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1742 [15/18] (7.32ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1742 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1743 [16/18] (7.32ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1743 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1744 [17/18] (7.32ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1744 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1745 [18/18] (7.32ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1745 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1746 [1/2] (4.43ns)   --->   "%tmp_3_6_3 = fpext float %tmp_2_6_3 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1746 'fpext' 'tmp_3_6_3' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1747 [2/2] (4.43ns)   --->   "%tmp_3_6_4 = fpext float %tmp_2_6_4 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1747 'fpext' 'tmp_3_6_4' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1748 [1/4] (5.70ns)   --->   "%tmp_2_6_5 = fmul float %bitcast_ln21_95, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1748 'fmul' 'tmp_2_6_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1749 [2/4] (5.70ns)   --->   "%tmp_2_6_7 = fmul float %bitcast_ln21_97, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1749 'fmul' 'tmp_2_6_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1750 [3/4] (5.70ns)   --->   "%tmp_2_7 = fmul float %bitcast_ln21_99, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1750 'fmul' 'tmp_2_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1751 [1/1] (0.00ns)   --->   "%bitcast_ln21_100 = bitcast float %U_load_50 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1751 'bitcast' 'bitcast_ln21_100' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1752 [1/1] (0.99ns)   --->   "%xor_ln21_50 = xor i32 %bitcast_ln21_100, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1752 'xor' 'xor_ln21_50' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1753 [1/1] (0.00ns)   --->   "%bitcast_ln21_101 = bitcast i32 %xor_ln21_50 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1753 'bitcast' 'bitcast_ln21_101' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1754 [4/4] (6.88ns)   --->   "%tmp_2_7_1 = fmul float %bitcast_ln21_101, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1754 'fmul' 'tmp_2_7_1' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1755 [1/2] (2.32ns)   --->   "%U_load_51 = load float* %U_addr_51, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1755 'load' 'U_load_51' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_53 : Operation 1756 [1/1] (0.00ns)   --->   "%U_addr_52 = getelementptr [64 x float]* %U, i64 0, i64 59" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1756 'getelementptr' 'U_addr_52' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1757 [2/2] (2.32ns)   --->   "%U_load_52 = load float* %U_addr_52, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1757 'load' 'U_load_52' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 54 <SV = 53> <Delay = 9.80>
ST_54 : Operation 1758 [9/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1758 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1759 [10/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1759 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1760 [11/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1760 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1761 [12/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1761 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1762 [13/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1762 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1763 [14/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1763 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1764 [15/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1764 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1765 [16/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1765 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1766 [17/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1766 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1767 [18/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1767 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1768 [19/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1768 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1769 [20/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1769 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1770 [21/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1770 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1771 [22/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1771 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1772 [23/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1772 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1773 [24/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1773 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1774 [25/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1774 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1775 [26/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1775 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1776 [27/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1776 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1777 [28/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1777 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1778 [29/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1778 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1779 [30/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1779 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1780 [31/31] (9.80ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1780 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1781 [1/5] (8.23ns)   --->   "%tmp_5_3_2 = fadd double %tmp_4_3_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1781 'dadd' 'tmp_5_3_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1782 [2/5] (8.23ns)   --->   "%tmp_5_3_4 = fadd double %tmp_4_3_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1782 'dadd' 'tmp_5_3_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1783 [3/5] (8.23ns)   --->   "%tmp_5_3_5 = fadd double %tmp_4_3_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1783 'dadd' 'tmp_5_3_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1784 [4/5] (8.23ns)   --->   "%tmp_5_3_6 = fadd double %tmp_4_3_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1784 'dadd' 'tmp_5_3_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1785 [5/5] (9.41ns)   --->   "%tmp_5_3_7 = fadd double %tmp_4_3_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1785 'dadd' 'tmp_5_3_7' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1786 [1/18] (7.32ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1786 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1787 [2/18] (7.32ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1787 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1788 [3/18] (7.32ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1788 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1789 [4/18] (7.32ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1789 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1790 [5/18] (7.32ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1790 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1791 [6/18] (7.32ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1791 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1792 [7/18] (7.32ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1792 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1793 [8/18] (7.32ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1793 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1794 [9/18] (7.32ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1794 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1795 [10/18] (7.32ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1795 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1796 [11/18] (7.32ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1796 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1797 [12/18] (7.32ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1797 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1798 [13/18] (7.32ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1798 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1799 [14/18] (7.32ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1799 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1800 [15/18] (7.32ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1800 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1801 [16/18] (7.32ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1801 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1802 [17/18] (7.32ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1802 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1803 [18/18] (7.32ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1803 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1804 [1/2] (4.43ns)   --->   "%tmp_3_6_4 = fpext float %tmp_2_6_4 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1804 'fpext' 'tmp_3_6_4' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1805 [2/2] (4.43ns)   --->   "%tmp_3_6_5 = fpext float %tmp_2_6_5 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1805 'fpext' 'tmp_3_6_5' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1806 [1/4] (5.70ns)   --->   "%tmp_2_6_7 = fmul float %bitcast_ln21_97, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1806 'fmul' 'tmp_2_6_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1807 [2/4] (5.70ns)   --->   "%tmp_2_7 = fmul float %bitcast_ln21_99, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1807 'fmul' 'tmp_2_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1808 [3/4] (5.70ns)   --->   "%tmp_2_7_1 = fmul float %bitcast_ln21_101, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1808 'fmul' 'tmp_2_7_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1809 [1/1] (0.00ns)   --->   "%bitcast_ln21_102 = bitcast float %U_load_51 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1809 'bitcast' 'bitcast_ln21_102' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1810 [1/1] (0.99ns)   --->   "%xor_ln21_51 = xor i32 %bitcast_ln21_102, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1810 'xor' 'xor_ln21_51' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1811 [1/1] (0.00ns)   --->   "%bitcast_ln21_103 = bitcast i32 %xor_ln21_51 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1811 'bitcast' 'bitcast_ln21_103' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1812 [4/4] (6.88ns)   --->   "%tmp_2_7_2 = fmul float %bitcast_ln21_103, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1812 'fmul' 'tmp_2_7_2' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1813 [1/2] (2.32ns)   --->   "%U_load_52 = load float* %U_addr_52, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1813 'load' 'U_load_52' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_54 : Operation 1814 [1/1] (0.00ns)   --->   "%U_addr_53 = getelementptr [64 x float]* %U, i64 0, i64 60" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1814 'getelementptr' 'U_addr_53' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1815 [2/2] (2.32ns)   --->   "%U_load_53 = load float* %U_addr_53, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1815 'load' 'U_load_53' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 55 <SV = 54> <Delay = 9.80>
ST_55 : Operation 1816 [8/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1816 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1817 [9/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1817 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1818 [10/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1818 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1819 [11/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1819 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1820 [12/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1820 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1821 [13/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1821 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1822 [14/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1822 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1823 [15/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1823 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1824 [16/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1824 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1825 [17/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1825 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1826 [18/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1826 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1827 [19/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1827 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1828 [20/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1828 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1829 [21/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1829 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1830 [22/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1830 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1831 [23/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1831 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1832 [24/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1832 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1833 [25/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1833 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1834 [26/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1834 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1835 [27/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1835 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1836 [28/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1836 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1837 [29/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1837 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1838 [30/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1838 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1839 [31/31] (9.80ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1839 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1840 [1/5] (8.23ns)   --->   "%tmp_5_3_4 = fadd double %tmp_4_3_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1840 'dadd' 'tmp_5_3_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1841 [2/5] (8.23ns)   --->   "%tmp_5_3_5 = fadd double %tmp_4_3_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1841 'dadd' 'tmp_5_3_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1842 [3/5] (8.23ns)   --->   "%tmp_5_3_6 = fadd double %tmp_4_3_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1842 'dadd' 'tmp_5_3_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1843 [4/5] (8.23ns)   --->   "%tmp_5_3_7 = fadd double %tmp_4_3_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1843 'dadd' 'tmp_5_3_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1844 [5/5] (9.41ns)   --->   "%tmp_5_4 = fadd double %tmp_4_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1844 'dadd' 'tmp_5_4' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1845 [1/18] (7.32ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1845 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1846 [2/18] (7.32ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1846 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1847 [3/18] (7.32ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1847 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1848 [4/18] (7.32ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1848 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1849 [5/18] (7.32ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1849 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1850 [6/18] (7.32ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1850 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1851 [7/18] (7.32ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1851 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1852 [8/18] (7.32ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1852 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1853 [9/18] (7.32ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1853 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1854 [10/18] (7.32ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1854 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1855 [11/18] (7.32ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1855 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1856 [12/18] (7.32ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1856 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1857 [13/18] (7.32ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1857 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1858 [14/18] (7.32ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1858 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1859 [15/18] (7.32ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1859 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1860 [16/18] (7.32ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1860 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1861 [17/18] (7.32ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1861 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1862 [18/18] (7.32ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1862 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1863 [1/2] (4.43ns)   --->   "%tmp_3_6_5 = fpext float %tmp_2_6_5 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1863 'fpext' 'tmp_3_6_5' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1864 [2/2] (4.43ns)   --->   "%tmp_3_6_7 = fpext float %tmp_2_6_7 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1864 'fpext' 'tmp_3_6_7' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1865 [1/4] (5.70ns)   --->   "%tmp_2_7 = fmul float %bitcast_ln21_99, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1865 'fmul' 'tmp_2_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1866 [2/4] (5.70ns)   --->   "%tmp_2_7_1 = fmul float %bitcast_ln21_101, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1866 'fmul' 'tmp_2_7_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1867 [3/4] (5.70ns)   --->   "%tmp_2_7_2 = fmul float %bitcast_ln21_103, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1867 'fmul' 'tmp_2_7_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1868 [1/1] (0.00ns)   --->   "%bitcast_ln21_104 = bitcast float %U_load_52 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1868 'bitcast' 'bitcast_ln21_104' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1869 [1/1] (0.99ns)   --->   "%xor_ln21_52 = xor i32 %bitcast_ln21_104, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1869 'xor' 'xor_ln21_52' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1870 [1/1] (0.00ns)   --->   "%bitcast_ln21_105 = bitcast i32 %xor_ln21_52 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1870 'bitcast' 'bitcast_ln21_105' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1871 [4/4] (6.88ns)   --->   "%tmp_2_7_3 = fmul float %bitcast_ln21_105, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1871 'fmul' 'tmp_2_7_3' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1872 [1/2] (2.32ns)   --->   "%U_load_53 = load float* %U_addr_53, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1872 'load' 'U_load_53' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_55 : Operation 1873 [1/1] (0.00ns)   --->   "%U_addr_54 = getelementptr [64 x float]* %U, i64 0, i64 61" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1873 'getelementptr' 'U_addr_54' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1874 [2/2] (2.32ns)   --->   "%U_load_54 = load float* %U_addr_54, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1874 'load' 'U_load_54' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 56 <SV = 55> <Delay = 9.80>
ST_56 : Operation 1875 [1/1] (0.00ns)   --->   "%V_addr = getelementptr [64 x float]* %V, i64 0, i64 0" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:18]   --->   Operation 1875 'getelementptr' 'V_addr' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1876 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %V_addr, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:18]   --->   Operation 1876 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_56 : Operation 1877 [7/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1877 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1878 [8/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1878 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1879 [9/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1879 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1880 [10/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1880 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1881 [11/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1881 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1882 [12/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1882 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1883 [13/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1883 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1884 [14/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1884 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1885 [15/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1885 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1886 [16/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1886 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1887 [17/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1887 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1888 [18/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1888 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1889 [19/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1889 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1890 [20/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1890 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1891 [21/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1891 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1892 [22/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1892 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1893 [23/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1893 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1894 [24/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1894 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1895 [25/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1895 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1896 [26/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1896 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1897 [27/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1897 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1898 [28/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1898 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1899 [29/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1899 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1900 [30/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1900 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1901 [31/31] (9.80ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1901 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1902 [1/5] (8.23ns)   --->   "%tmp_5_3_5 = fadd double %tmp_4_3_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1902 'dadd' 'tmp_5_3_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1903 [2/5] (8.23ns)   --->   "%tmp_5_3_6 = fadd double %tmp_4_3_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1903 'dadd' 'tmp_5_3_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1904 [3/5] (8.23ns)   --->   "%tmp_5_3_7 = fadd double %tmp_4_3_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1904 'dadd' 'tmp_5_3_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1905 [4/5] (8.23ns)   --->   "%tmp_5_4 = fadd double %tmp_4_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1905 'dadd' 'tmp_5_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1906 [5/5] (9.41ns)   --->   "%tmp_5_4_1 = fadd double %tmp_4_4_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1906 'dadd' 'tmp_5_4_1' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1907 [1/18] (7.32ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1907 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1908 [2/18] (7.32ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1908 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1909 [3/18] (7.32ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1909 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1910 [4/18] (7.32ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1910 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1911 [5/18] (7.32ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1911 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1912 [6/18] (7.32ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1912 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1913 [7/18] (7.32ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1913 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1914 [8/18] (7.32ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1914 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1915 [9/18] (7.32ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1915 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1916 [10/18] (7.32ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1916 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1917 [11/18] (7.32ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1917 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1918 [12/18] (7.32ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1918 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1919 [13/18] (7.32ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1919 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1920 [14/18] (7.32ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1920 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1921 [15/18] (7.32ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1921 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1922 [16/18] (7.32ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1922 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1923 [17/18] (7.32ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1923 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1924 [18/18] (7.32ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1924 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1925 [1/2] (4.43ns)   --->   "%tmp_3_6_7 = fpext float %tmp_2_6_7 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1925 'fpext' 'tmp_3_6_7' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1926 [2/2] (4.43ns)   --->   "%tmp_3_7 = fpext float %tmp_2_7 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1926 'fpext' 'tmp_3_7' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1927 [1/4] (5.70ns)   --->   "%tmp_2_7_1 = fmul float %bitcast_ln21_101, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1927 'fmul' 'tmp_2_7_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1928 [2/4] (5.70ns)   --->   "%tmp_2_7_2 = fmul float %bitcast_ln21_103, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1928 'fmul' 'tmp_2_7_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1929 [3/4] (5.70ns)   --->   "%tmp_2_7_3 = fmul float %bitcast_ln21_105, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1929 'fmul' 'tmp_2_7_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1930 [1/1] (0.00ns)   --->   "%bitcast_ln21_106 = bitcast float %U_load_53 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1930 'bitcast' 'bitcast_ln21_106' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1931 [1/1] (0.99ns)   --->   "%xor_ln21_53 = xor i32 %bitcast_ln21_106, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1931 'xor' 'xor_ln21_53' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1932 [1/1] (0.00ns)   --->   "%bitcast_ln21_107 = bitcast i32 %xor_ln21_53 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1932 'bitcast' 'bitcast_ln21_107' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1933 [4/4] (6.88ns)   --->   "%tmp_2_7_4 = fmul float %bitcast_ln21_107, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1933 'fmul' 'tmp_2_7_4' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1934 [1/2] (2.32ns)   --->   "%U_load_54 = load float* %U_addr_54, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1934 'load' 'U_load_54' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_56 : Operation 1935 [1/1] (0.00ns)   --->   "%U_addr_55 = getelementptr [64 x float]* %U, i64 0, i64 62" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1935 'getelementptr' 'U_addr_55' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1936 [2/2] (2.32ns)   --->   "%U_load_55 = load float* %U_addr_55, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1936 'load' 'U_load_55' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 57 <SV = 56> <Delay = 9.80>
ST_57 : Operation 1937 [6/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1937 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1938 [7/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1938 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1939 [8/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1939 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1940 [9/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1940 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1941 [10/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1941 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1942 [11/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1942 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1943 [12/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1943 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1944 [13/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1944 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1945 [1/1] (0.00ns)   --->   "%V_addr_9 = getelementptr [64 x float]* %V, i64 0, i64 9" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:18]   --->   Operation 1945 'getelementptr' 'V_addr_9' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1946 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %V_addr_9, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:18]   --->   Operation 1946 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_57 : Operation 1947 [14/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1947 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1948 [15/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1948 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1949 [16/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1949 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1950 [17/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1950 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1951 [18/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1951 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1952 [19/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1952 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1953 [20/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1953 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1954 [21/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1954 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1955 [22/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1955 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1956 [23/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1956 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1957 [24/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1957 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1958 [25/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1958 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1959 [26/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1959 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1960 [27/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1960 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1961 [28/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1961 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1962 [29/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1962 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1963 [30/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1963 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1964 [31/31] (9.80ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1964 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1965 [1/5] (8.23ns)   --->   "%tmp_5_3_6 = fadd double %tmp_4_3_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1965 'dadd' 'tmp_5_3_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1966 [2/5] (8.23ns)   --->   "%tmp_5_3_7 = fadd double %tmp_4_3_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1966 'dadd' 'tmp_5_3_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1967 [3/5] (8.23ns)   --->   "%tmp_5_4 = fadd double %tmp_4_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1967 'dadd' 'tmp_5_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1968 [4/5] (8.23ns)   --->   "%tmp_5_4_1 = fadd double %tmp_4_4_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1968 'dadd' 'tmp_5_4_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1969 [5/5] (9.41ns)   --->   "%tmp_5_4_2 = fadd double %tmp_4_4_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1969 'dadd' 'tmp_5_4_2' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1970 [1/18] (7.32ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1970 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1971 [2/18] (7.32ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1971 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1972 [3/18] (7.32ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1972 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1973 [4/18] (7.32ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1973 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1974 [5/18] (7.32ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1974 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1975 [6/18] (7.32ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1975 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1976 [7/18] (7.32ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1976 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1977 [8/18] (7.32ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1977 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1978 [9/18] (7.32ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1978 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1979 [10/18] (7.32ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1979 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1980 [11/18] (7.32ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1980 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1981 [12/18] (7.32ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1981 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1982 [13/18] (7.32ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1982 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1983 [14/18] (7.32ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1983 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1984 [15/18] (7.32ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1984 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1985 [16/18] (7.32ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1985 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1986 [17/18] (7.32ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1986 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1987 [18/18] (7.32ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1987 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1988 [1/2] (4.43ns)   --->   "%tmp_3_7 = fpext float %tmp_2_7 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1988 'fpext' 'tmp_3_7' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1989 [2/2] (4.43ns)   --->   "%tmp_3_7_1 = fpext float %tmp_2_7_1 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1989 'fpext' 'tmp_3_7_1' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1990 [1/4] (5.70ns)   --->   "%tmp_2_7_2 = fmul float %bitcast_ln21_103, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1990 'fmul' 'tmp_2_7_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1991 [2/4] (5.70ns)   --->   "%tmp_2_7_3 = fmul float %bitcast_ln21_105, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1991 'fmul' 'tmp_2_7_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1992 [3/4] (5.70ns)   --->   "%tmp_2_7_4 = fmul float %bitcast_ln21_107, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1992 'fmul' 'tmp_2_7_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1993 [1/1] (0.00ns)   --->   "%bitcast_ln21_108 = bitcast float %U_load_54 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1993 'bitcast' 'bitcast_ln21_108' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1994 [1/1] (0.99ns)   --->   "%xor_ln21_54 = xor i32 %bitcast_ln21_108, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1994 'xor' 'xor_ln21_54' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1995 [1/1] (0.00ns)   --->   "%bitcast_ln21_109 = bitcast i32 %xor_ln21_54 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1995 'bitcast' 'bitcast_ln21_109' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1996 [4/4] (6.88ns)   --->   "%tmp_2_7_5 = fmul float %bitcast_ln21_109, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1996 'fmul' 'tmp_2_7_5' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1997 [1/2] (2.32ns)   --->   "%U_load_55 = load float* %U_addr_55, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1997 'load' 'U_load_55' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 58 <SV = 57> <Delay = 9.80>
ST_58 : Operation 1998 [5/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1998 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1999 [6/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 1999 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2000 [7/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2000 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2001 [8/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2001 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2002 [9/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2002 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2003 [10/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2003 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2004 [11/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2004 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2005 [12/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2005 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2006 [13/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2006 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2007 [14/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2007 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2008 [15/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2008 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2009 [16/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2009 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2010 [17/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2010 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2011 [18/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2011 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2012 [19/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2012 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2013 [20/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2013 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2014 [1/1] (0.00ns)   --->   "%V_addr_18 = getelementptr [64 x float]* %V, i64 0, i64 18" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:18]   --->   Operation 2014 'getelementptr' 'V_addr_18' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2015 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %V_addr_18, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:18]   --->   Operation 2015 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_58 : Operation 2016 [21/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2016 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2017 [22/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2017 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2018 [23/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2018 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2019 [24/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2019 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2020 [25/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2020 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2021 [26/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2021 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2022 [27/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2022 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2023 [28/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2023 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2024 [29/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2024 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2025 [30/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2025 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2026 [31/31] (9.80ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2026 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2027 [1/5] (8.23ns)   --->   "%tmp_5_3_7 = fadd double %tmp_4_3_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2027 'dadd' 'tmp_5_3_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2028 [2/5] (8.23ns)   --->   "%tmp_5_4 = fadd double %tmp_4_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2028 'dadd' 'tmp_5_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2029 [3/5] (8.23ns)   --->   "%tmp_5_4_1 = fadd double %tmp_4_4_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2029 'dadd' 'tmp_5_4_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2030 [4/5] (8.23ns)   --->   "%tmp_5_4_2 = fadd double %tmp_4_4_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2030 'dadd' 'tmp_5_4_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2031 [5/5] (9.41ns)   --->   "%tmp_5_4_3 = fadd double %tmp_4_4_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2031 'dadd' 'tmp_5_4_3' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2032 [1/18] (7.32ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2032 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 2033 [2/18] (7.32ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2033 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 2034 [3/18] (7.32ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2034 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 2035 [4/18] (7.32ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2035 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 2036 [5/18] (7.32ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2036 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 2037 [6/18] (7.32ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2037 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 2038 [7/18] (7.32ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2038 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 2039 [8/18] (7.32ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2039 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 2040 [9/18] (7.32ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2040 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 2041 [10/18] (7.32ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2041 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 2042 [11/18] (7.32ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2042 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 2043 [12/18] (7.32ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2043 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 2044 [13/18] (7.32ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2044 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 2045 [14/18] (7.32ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2045 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 2046 [15/18] (7.32ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2046 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 2047 [16/18] (7.32ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2047 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 2048 [17/18] (7.32ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2048 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 2049 [18/18] (7.32ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2049 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 2050 [1/2] (4.43ns)   --->   "%tmp_3_7_1 = fpext float %tmp_2_7_1 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2050 'fpext' 'tmp_3_7_1' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 2051 [2/2] (4.43ns)   --->   "%tmp_3_7_2 = fpext float %tmp_2_7_2 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2051 'fpext' 'tmp_3_7_2' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 2052 [1/4] (5.70ns)   --->   "%tmp_2_7_3 = fmul float %bitcast_ln21_105, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2052 'fmul' 'tmp_2_7_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2053 [2/4] (5.70ns)   --->   "%tmp_2_7_4 = fmul float %bitcast_ln21_107, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2053 'fmul' 'tmp_2_7_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2054 [3/4] (5.70ns)   --->   "%tmp_2_7_5 = fmul float %bitcast_ln21_109, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2054 'fmul' 'tmp_2_7_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2055 [1/1] (0.00ns)   --->   "%bitcast_ln21_110 = bitcast float %U_load_55 to i32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2055 'bitcast' 'bitcast_ln21_110' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2056 [1/1] (0.99ns)   --->   "%xor_ln21_55 = xor i32 %bitcast_ln21_110, -2147483648" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2056 'xor' 'xor_ln21_55' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2057 [1/1] (0.00ns)   --->   "%bitcast_ln21_111 = bitcast i32 %xor_ln21_55 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2057 'bitcast' 'bitcast_ln21_111' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2058 [4/4] (6.88ns)   --->   "%tmp_2_7_6 = fmul float %bitcast_ln21_111, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2058 'fmul' 'tmp_2_7_6' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 9.80>
ST_59 : Operation 2059 [4/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2059 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2060 [5/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2060 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2061 [6/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2061 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2062 [7/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2062 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2063 [8/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2063 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2064 [9/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2064 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2065 [10/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2065 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2066 [11/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2066 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2067 [12/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2067 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2068 [13/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2068 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2069 [14/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2069 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2070 [15/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2070 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2071 [16/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2071 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2072 [17/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2072 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2073 [18/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2073 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2074 [19/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2074 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2075 [20/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2075 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2076 [21/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2076 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2077 [22/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2077 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2078 [23/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2078 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2079 [24/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2079 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2080 [25/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2080 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2081 [26/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2081 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2082 [27/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2082 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2083 [1/1] (0.00ns)   --->   "%V_addr_27 = getelementptr [64 x float]* %V, i64 0, i64 27" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:18]   --->   Operation 2083 'getelementptr' 'V_addr_27' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2084 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %V_addr_27, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:18]   --->   Operation 2084 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 2085 [28/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2085 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2086 [29/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2086 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2087 [30/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2087 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2088 [31/31] (9.80ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2088 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2089 [1/5] (8.23ns)   --->   "%tmp_5_4 = fadd double %tmp_4_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2089 'dadd' 'tmp_5_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2090 [2/5] (8.23ns)   --->   "%tmp_5_4_1 = fadd double %tmp_4_4_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2090 'dadd' 'tmp_5_4_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2091 [3/5] (8.23ns)   --->   "%tmp_5_4_2 = fadd double %tmp_4_4_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2091 'dadd' 'tmp_5_4_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2092 [4/5] (8.23ns)   --->   "%tmp_5_4_3 = fadd double %tmp_4_4_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2092 'dadd' 'tmp_5_4_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2093 [5/5] (9.41ns)   --->   "%tmp_5_4_5 = fadd double %tmp_4_4_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2093 'dadd' 'tmp_5_4_5' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2094 [1/18] (7.32ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2094 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 2095 [2/18] (7.32ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2095 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 2096 [3/18] (7.32ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2096 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 2097 [4/18] (7.32ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2097 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 2098 [5/18] (7.32ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2098 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 2099 [6/18] (7.32ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2099 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 2100 [7/18] (7.32ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2100 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 2101 [8/18] (7.32ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2101 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 2102 [9/18] (7.32ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2102 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 2103 [10/18] (7.32ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2103 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 2104 [11/18] (7.32ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2104 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 2105 [12/18] (7.32ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2105 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 2106 [13/18] (7.32ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2106 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 2107 [14/18] (7.32ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2107 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 2108 [15/18] (7.32ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2108 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 2109 [16/18] (7.32ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2109 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 2110 [17/18] (7.32ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2110 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 2111 [18/18] (7.32ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2111 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 2112 [1/2] (4.43ns)   --->   "%tmp_3_7_2 = fpext float %tmp_2_7_2 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2112 'fpext' 'tmp_3_7_2' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 2113 [2/2] (4.43ns)   --->   "%tmp_3_7_3 = fpext float %tmp_2_7_3 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2113 'fpext' 'tmp_3_7_3' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 2114 [1/4] (5.70ns)   --->   "%tmp_2_7_4 = fmul float %bitcast_ln21_107, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2114 'fmul' 'tmp_2_7_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2115 [2/4] (5.70ns)   --->   "%tmp_2_7_5 = fmul float %bitcast_ln21_109, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2115 'fmul' 'tmp_2_7_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2116 [3/4] (5.70ns)   --->   "%tmp_2_7_6 = fmul float %bitcast_ln21_111, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2116 'fmul' 'tmp_2_7_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 9.80>
ST_60 : Operation 2117 [3/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2117 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2118 [4/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2118 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2119 [5/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2119 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2120 [6/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2120 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2121 [7/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2121 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2122 [8/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2122 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2123 [9/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2123 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2124 [10/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2124 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2125 [11/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2125 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2126 [12/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2126 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2127 [13/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2127 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2128 [14/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2128 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2129 [15/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2129 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2130 [16/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2130 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2131 [17/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2131 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2132 [18/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2132 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2133 [19/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2133 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2134 [20/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2134 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2135 [21/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2135 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2136 [22/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2136 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2137 [23/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2137 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2138 [24/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2138 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2139 [25/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2139 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2140 [26/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2140 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2141 [27/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2141 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2142 [28/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2142 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2143 [29/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2143 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2144 [30/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2144 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2145 [31/31] (9.80ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2145 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2146 [1/5] (8.23ns)   --->   "%tmp_5_4_1 = fadd double %tmp_4_4_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2146 'dadd' 'tmp_5_4_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2147 [2/5] (8.23ns)   --->   "%tmp_5_4_2 = fadd double %tmp_4_4_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2147 'dadd' 'tmp_5_4_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2148 [3/5] (8.23ns)   --->   "%tmp_5_4_3 = fadd double %tmp_4_4_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2148 'dadd' 'tmp_5_4_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2149 [1/1] (0.00ns)   --->   "%V_addr_36 = getelementptr [64 x float]* %V, i64 0, i64 36" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:18]   --->   Operation 2149 'getelementptr' 'V_addr_36' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2150 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %V_addr_36, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:18]   --->   Operation 2150 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_60 : Operation 2151 [4/5] (8.23ns)   --->   "%tmp_5_4_5 = fadd double %tmp_4_4_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2151 'dadd' 'tmp_5_4_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2152 [5/5] (9.41ns)   --->   "%tmp_5_4_6 = fadd double %tmp_4_4_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2152 'dadd' 'tmp_5_4_6' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2153 [1/18] (7.32ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2153 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2154 [2/18] (7.32ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2154 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2155 [3/18] (7.32ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2155 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2156 [4/18] (7.32ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2156 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2157 [5/18] (7.32ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2157 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2158 [6/18] (7.32ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2158 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2159 [7/18] (7.32ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2159 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2160 [8/18] (7.32ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2160 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2161 [9/18] (7.32ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2161 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2162 [10/18] (7.32ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2162 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2163 [11/18] (7.32ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2163 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2164 [12/18] (7.32ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2164 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2165 [13/18] (7.32ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2165 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2166 [14/18] (7.32ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2166 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2167 [15/18] (7.32ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2167 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2168 [16/18] (7.32ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2168 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2169 [17/18] (7.32ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2169 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2170 [18/18] (7.32ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2170 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2171 [1/2] (4.43ns)   --->   "%tmp_3_7_3 = fpext float %tmp_2_7_3 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2171 'fpext' 'tmp_3_7_3' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2172 [2/2] (4.43ns)   --->   "%tmp_3_7_4 = fpext float %tmp_2_7_4 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2172 'fpext' 'tmp_3_7_4' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2173 [1/4] (5.70ns)   --->   "%tmp_2_7_5 = fmul float %bitcast_ln21_109, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2173 'fmul' 'tmp_2_7_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2174 [2/4] (5.70ns)   --->   "%tmp_2_7_6 = fmul float %bitcast_ln21_111, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2174 'fmul' 'tmp_2_7_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 9.80>
ST_61 : Operation 2175 [2/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2175 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2176 [3/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2176 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2177 [4/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2177 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2178 [5/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2178 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2179 [6/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2179 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2180 [7/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2180 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2181 [8/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2181 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2182 [9/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2182 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2183 [10/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2183 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2184 [11/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2184 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2185 [12/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2185 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2186 [13/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2186 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2187 [14/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2187 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2188 [15/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2188 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2189 [16/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2189 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2190 [17/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2190 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2191 [18/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2191 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2192 [19/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2192 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2193 [20/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2193 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2194 [21/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2194 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2195 [22/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2195 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2196 [23/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2196 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2197 [24/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2197 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2198 [25/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2198 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2199 [26/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2199 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2200 [27/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2200 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2201 [28/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2201 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2202 [29/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2202 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2203 [30/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2203 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2204 [31/31] (9.80ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2204 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2205 [1/5] (8.23ns)   --->   "%tmp_5_4_2 = fadd double %tmp_4_4_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2205 'dadd' 'tmp_5_4_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2206 [2/5] (8.23ns)   --->   "%tmp_5_4_3 = fadd double %tmp_4_4_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2206 'dadd' 'tmp_5_4_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2207 [3/5] (8.23ns)   --->   "%tmp_5_4_5 = fadd double %tmp_4_4_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2207 'dadd' 'tmp_5_4_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2208 [4/5] (8.23ns)   --->   "%tmp_5_4_6 = fadd double %tmp_4_4_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2208 'dadd' 'tmp_5_4_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2209 [5/5] (9.41ns)   --->   "%tmp_5_4_7 = fadd double %tmp_4_4_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2209 'dadd' 'tmp_5_4_7' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2210 [1/18] (7.32ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2210 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2211 [2/18] (7.32ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2211 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2212 [3/18] (7.32ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2212 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2213 [4/18] (7.32ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2213 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2214 [5/18] (7.32ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2214 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2215 [1/1] (0.00ns)   --->   "%V_addr_45 = getelementptr [64 x float]* %V, i64 0, i64 45" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:18]   --->   Operation 2215 'getelementptr' 'V_addr_45' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2216 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %V_addr_45, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:18]   --->   Operation 2216 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_61 : Operation 2217 [6/18] (7.32ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2217 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2218 [7/18] (7.32ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2218 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2219 [8/18] (7.32ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2219 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2220 [9/18] (7.32ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2220 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2221 [10/18] (7.32ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2221 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2222 [11/18] (7.32ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2222 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2223 [12/18] (7.32ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2223 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2224 [13/18] (7.32ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2224 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2225 [14/18] (7.32ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2225 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2226 [15/18] (7.32ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2226 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2227 [16/18] (7.32ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2227 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2228 [17/18] (7.32ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2228 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2229 [18/18] (7.32ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2229 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2230 [1/2] (4.43ns)   --->   "%tmp_3_7_4 = fpext float %tmp_2_7_4 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2230 'fpext' 'tmp_3_7_4' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2231 [2/2] (4.43ns)   --->   "%tmp_3_7_5 = fpext float %tmp_2_7_5 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2231 'fpext' 'tmp_3_7_5' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2232 [1/4] (5.70ns)   --->   "%tmp_2_7_6 = fmul float %bitcast_ln21_111, %l_read" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2232 'fmul' 'tmp_2_7_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 9.80>
ST_62 : Operation 2233 [1/31] (8.62ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2233 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2234 [2/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2234 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2235 [3/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2235 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2236 [4/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2236 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2237 [5/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2237 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2238 [6/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2238 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2239 [7/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2239 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2240 [8/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2240 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2241 [9/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2241 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2242 [10/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2242 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2243 [11/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2243 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2244 [12/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2244 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2245 [13/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2245 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2246 [14/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2246 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2247 [15/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2247 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2248 [16/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2248 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2249 [17/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2249 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2250 [18/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2250 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2251 [19/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2251 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2252 [20/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2252 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2253 [21/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2253 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2254 [22/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2254 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2255 [23/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2255 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2256 [24/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2256 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2257 [25/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2257 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2258 [26/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2258 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2259 [27/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2259 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2260 [28/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2260 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2261 [29/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2261 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2262 [30/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2262 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2263 [31/31] (9.80ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2263 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2264 [1/5] (8.23ns)   --->   "%tmp_5_4_3 = fadd double %tmp_4_4_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2264 'dadd' 'tmp_5_4_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2265 [2/5] (8.23ns)   --->   "%tmp_5_4_5 = fadd double %tmp_4_4_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2265 'dadd' 'tmp_5_4_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2266 [3/5] (8.23ns)   --->   "%tmp_5_4_6 = fadd double %tmp_4_4_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2266 'dadd' 'tmp_5_4_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2267 [4/5] (8.23ns)   --->   "%tmp_5_4_7 = fadd double %tmp_4_4_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2267 'dadd' 'tmp_5_4_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2268 [5/5] (9.41ns)   --->   "%tmp_5_5 = fadd double %tmp_4_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2268 'dadd' 'tmp_5_5' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2269 [1/18] (7.32ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2269 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2270 [2/18] (7.32ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2270 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2271 [3/18] (7.32ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2271 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2272 [4/18] (7.32ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2272 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2273 [5/18] (7.32ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2273 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2274 [6/18] (7.32ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2274 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2275 [7/18] (7.32ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2275 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2276 [8/18] (7.32ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2276 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2277 [9/18] (7.32ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2277 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2278 [10/18] (7.32ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2278 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2279 [11/18] (7.32ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2279 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2280 [12/18] (7.32ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2280 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2281 [1/1] (0.00ns)   --->   "%V_addr_54 = getelementptr [64 x float]* %V, i64 0, i64 54" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:18]   --->   Operation 2281 'getelementptr' 'V_addr_54' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2282 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %V_addr_54, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:18]   --->   Operation 2282 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_62 : Operation 2283 [13/18] (7.32ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2283 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2284 [14/18] (7.32ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2284 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2285 [15/18] (7.32ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2285 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2286 [16/18] (7.32ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2286 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2287 [17/18] (7.32ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2287 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2288 [18/18] (7.32ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2288 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2289 [1/2] (4.43ns)   --->   "%tmp_3_7_5 = fpext float %tmp_2_7_5 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2289 'fpext' 'tmp_3_7_5' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2290 [2/2] (4.43ns)   --->   "%tmp_3_7_6 = fpext float %tmp_2_7_6 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2290 'fpext' 'tmp_3_7_6' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 62> <Delay = 9.80>
ST_63 : Operation 2291 [2/2] (5.20ns)   --->   "%tmp_7_0_1 = fptrunc double %tmp_6_0_1 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2291 'fptrunc' 'tmp_7_0_1' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2292 [1/31] (8.62ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2292 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2293 [2/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2293 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2294 [3/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2294 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2295 [4/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2295 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2296 [5/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2296 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2297 [6/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2297 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2298 [7/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2298 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2299 [8/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2299 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2300 [9/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2300 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2301 [10/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2301 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2302 [11/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2302 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2303 [12/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2303 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2304 [13/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2304 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2305 [14/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2305 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2306 [15/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2306 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2307 [16/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2307 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2308 [17/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2308 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2309 [18/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2309 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2310 [19/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2310 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2311 [20/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2311 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2312 [21/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2312 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2313 [22/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2313 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2314 [23/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2314 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2315 [24/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2315 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2316 [25/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2316 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2317 [26/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2317 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2318 [27/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2318 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2319 [28/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2319 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2320 [29/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2320 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2321 [30/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2321 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2322 [31/31] (9.80ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2322 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2323 [1/5] (8.23ns)   --->   "%tmp_5_4_5 = fadd double %tmp_4_4_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2323 'dadd' 'tmp_5_4_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2324 [2/5] (8.23ns)   --->   "%tmp_5_4_6 = fadd double %tmp_4_4_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2324 'dadd' 'tmp_5_4_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2325 [3/5] (8.23ns)   --->   "%tmp_5_4_7 = fadd double %tmp_4_4_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2325 'dadd' 'tmp_5_4_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2326 [4/5] (8.23ns)   --->   "%tmp_5_5 = fadd double %tmp_4_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2326 'dadd' 'tmp_5_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2327 [5/5] (9.41ns)   --->   "%tmp_5_5_1 = fadd double %tmp_4_5_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2327 'dadd' 'tmp_5_5_1' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2328 [1/18] (7.32ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2328 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2329 [2/18] (7.32ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2329 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2330 [3/18] (7.32ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2330 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2331 [4/18] (7.32ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2331 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2332 [5/18] (7.32ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2332 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2333 [6/18] (7.32ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2333 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2334 [7/18] (7.32ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2334 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2335 [8/18] (7.32ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2335 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2336 [9/18] (7.32ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2336 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2337 [10/18] (7.32ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2337 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2338 [11/18] (7.32ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2338 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2339 [12/18] (7.32ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2339 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2340 [13/18] (7.32ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2340 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2341 [14/18] (7.32ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2341 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2342 [15/18] (7.32ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2342 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2343 [16/18] (7.32ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2343 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2344 [17/18] (7.32ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2344 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2345 [18/18] (7.32ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2345 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2346 [1/2] (4.43ns)   --->   "%tmp_3_7_6 = fpext float %tmp_2_7_6 to double" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2346 'fpext' 'tmp_3_7_6' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2347 [1/1] (0.00ns)   --->   "%V_addr_63 = getelementptr [64 x float]* %V, i64 0, i64 63" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:18]   --->   Operation 2347 'getelementptr' 'V_addr_63' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2348 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %V_addr_63, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:18]   --->   Operation 2348 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 64 <SV = 63> <Delay = 9.80>
ST_64 : Operation 2349 [1/2] (5.20ns)   --->   "%tmp_7_0_1 = fptrunc double %tmp_6_0_1 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2349 'fptrunc' 'tmp_7_0_1' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2350 [1/1] (0.00ns)   --->   "%V_addr_1 = getelementptr [64 x float]* %V, i64 0, i64 1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2350 'getelementptr' 'V_addr_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2351 [1/1] (2.32ns)   --->   "store float %tmp_7_0_1, float* %V_addr_1, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2351 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_64 : Operation 2352 [2/2] (5.20ns)   --->   "%tmp_7_0_2 = fptrunc double %tmp_6_0_2 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2352 'fptrunc' 'tmp_7_0_2' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2353 [1/31] (8.62ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2353 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2354 [2/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2354 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2355 [3/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2355 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2356 [4/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2356 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2357 [5/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2357 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2358 [6/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2358 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2359 [7/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2359 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2360 [8/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2360 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2361 [9/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2361 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2362 [10/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2362 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2363 [11/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2363 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2364 [12/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2364 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2365 [13/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2365 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2366 [14/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2366 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2367 [15/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2367 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2368 [16/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2368 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2369 [17/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2369 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2370 [18/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2370 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2371 [19/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2371 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2372 [20/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2372 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2373 [21/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2373 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2374 [22/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2374 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2375 [23/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2375 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2376 [24/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2376 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2377 [25/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2377 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2378 [26/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2378 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2379 [27/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2379 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2380 [28/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2380 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2381 [29/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2381 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2382 [30/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2382 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2383 [31/31] (9.80ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2383 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2384 [1/5] (8.23ns)   --->   "%tmp_5_4_6 = fadd double %tmp_4_4_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2384 'dadd' 'tmp_5_4_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2385 [2/5] (8.23ns)   --->   "%tmp_5_4_7 = fadd double %tmp_4_4_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2385 'dadd' 'tmp_5_4_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2386 [3/5] (8.23ns)   --->   "%tmp_5_5 = fadd double %tmp_4_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2386 'dadd' 'tmp_5_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2387 [4/5] (8.23ns)   --->   "%tmp_5_5_1 = fadd double %tmp_4_5_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2387 'dadd' 'tmp_5_5_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2388 [5/5] (9.41ns)   --->   "%tmp_5_5_2 = fadd double %tmp_4_5_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2388 'dadd' 'tmp_5_5_2' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2389 [1/18] (7.32ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2389 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2390 [2/18] (7.32ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2390 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2391 [3/18] (7.32ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2391 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2392 [4/18] (7.32ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2392 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2393 [5/18] (7.32ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2393 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2394 [6/18] (7.32ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2394 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2395 [7/18] (7.32ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2395 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2396 [8/18] (7.32ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2396 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2397 [9/18] (7.32ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2397 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2398 [10/18] (7.32ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2398 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2399 [11/18] (7.32ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2399 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2400 [12/18] (7.32ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2400 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2401 [13/18] (7.32ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2401 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2402 [14/18] (7.32ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2402 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2403 [15/18] (7.32ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2403 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2404 [16/18] (7.32ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2404 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2405 [17/18] (7.32ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2405 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2406 [18/18] (7.32ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2406 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 64> <Delay = 9.80>
ST_65 : Operation 2407 [1/2] (5.20ns)   --->   "%tmp_7_0_2 = fptrunc double %tmp_6_0_2 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2407 'fptrunc' 'tmp_7_0_2' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2408 [1/1] (0.00ns)   --->   "%V_addr_2 = getelementptr [64 x float]* %V, i64 0, i64 2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2408 'getelementptr' 'V_addr_2' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2409 [1/1] (2.32ns)   --->   "store float %tmp_7_0_2, float* %V_addr_2, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2409 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_65 : Operation 2410 [2/2] (5.20ns)   --->   "%tmp_7_0_3 = fptrunc double %tmp_6_0_3 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2410 'fptrunc' 'tmp_7_0_3' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2411 [1/31] (8.62ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2411 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2412 [2/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2412 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2413 [3/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2413 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2414 [4/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2414 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2415 [5/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2415 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2416 [6/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2416 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2417 [7/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2417 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2418 [8/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2418 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2419 [9/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2419 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2420 [10/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2420 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2421 [11/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2421 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2422 [12/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2422 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2423 [13/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2423 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2424 [14/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2424 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2425 [15/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2425 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2426 [16/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2426 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2427 [17/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2427 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2428 [18/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2428 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2429 [19/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2429 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2430 [20/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2430 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2431 [21/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2431 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2432 [22/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2432 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2433 [23/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2433 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2434 [24/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2434 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2435 [25/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2435 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2436 [26/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2436 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2437 [27/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2437 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2438 [28/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2438 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2439 [29/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2439 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2440 [30/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2440 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2441 [31/31] (9.80ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2441 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2442 [1/5] (8.23ns)   --->   "%tmp_5_4_7 = fadd double %tmp_4_4_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2442 'dadd' 'tmp_5_4_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2443 [2/5] (8.23ns)   --->   "%tmp_5_5 = fadd double %tmp_4_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2443 'dadd' 'tmp_5_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2444 [3/5] (8.23ns)   --->   "%tmp_5_5_1 = fadd double %tmp_4_5_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2444 'dadd' 'tmp_5_5_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2445 [4/5] (8.23ns)   --->   "%tmp_5_5_2 = fadd double %tmp_4_5_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2445 'dadd' 'tmp_5_5_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2446 [5/5] (9.41ns)   --->   "%tmp_5_5_3 = fadd double %tmp_4_5_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2446 'dadd' 'tmp_5_5_3' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2447 [1/18] (7.32ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2447 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2448 [2/18] (7.32ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2448 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2449 [3/18] (7.32ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2449 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2450 [4/18] (7.32ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2450 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2451 [5/18] (7.32ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2451 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2452 [6/18] (7.32ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2452 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2453 [7/18] (7.32ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2453 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2454 [8/18] (7.32ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2454 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2455 [9/18] (7.32ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2455 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2456 [10/18] (7.32ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2456 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2457 [11/18] (7.32ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2457 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2458 [12/18] (7.32ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2458 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2459 [13/18] (7.32ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2459 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2460 [14/18] (7.32ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2460 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2461 [15/18] (7.32ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2461 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2462 [16/18] (7.32ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2462 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2463 [17/18] (7.32ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2463 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 65> <Delay = 9.80>
ST_66 : Operation 2464 [1/2] (5.20ns)   --->   "%tmp_7_0_3 = fptrunc double %tmp_6_0_3 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2464 'fptrunc' 'tmp_7_0_3' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2465 [1/1] (0.00ns)   --->   "%V_addr_3 = getelementptr [64 x float]* %V, i64 0, i64 3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2465 'getelementptr' 'V_addr_3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2466 [1/1] (2.32ns)   --->   "store float %tmp_7_0_3, float* %V_addr_3, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2466 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_66 : Operation 2467 [2/2] (5.20ns)   --->   "%tmp_7_0_4 = fptrunc double %tmp_6_0_4 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2467 'fptrunc' 'tmp_7_0_4' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2468 [1/31] (8.62ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2468 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2469 [2/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2469 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2470 [3/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2470 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2471 [4/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2471 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2472 [5/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2472 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2473 [6/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2473 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2474 [7/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2474 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2475 [8/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2475 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2476 [9/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2476 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2477 [10/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2477 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2478 [11/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2478 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2479 [12/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2479 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2480 [13/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2480 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2481 [14/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2481 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2482 [15/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2482 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2483 [16/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2483 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2484 [17/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2484 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2485 [18/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2485 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2486 [19/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2486 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2487 [20/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2487 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2488 [21/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2488 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2489 [22/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2489 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2490 [23/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2490 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2491 [24/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2491 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2492 [25/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2492 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2493 [26/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2493 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2494 [27/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2494 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2495 [28/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2495 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2496 [29/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2496 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2497 [30/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2497 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2498 [31/31] (9.80ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2498 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2499 [1/5] (8.23ns)   --->   "%tmp_5_5 = fadd double %tmp_4_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2499 'dadd' 'tmp_5_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2500 [2/5] (8.23ns)   --->   "%tmp_5_5_1 = fadd double %tmp_4_5_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2500 'dadd' 'tmp_5_5_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2501 [3/5] (8.23ns)   --->   "%tmp_5_5_2 = fadd double %tmp_4_5_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2501 'dadd' 'tmp_5_5_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2502 [4/5] (8.23ns)   --->   "%tmp_5_5_3 = fadd double %tmp_4_5_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2502 'dadd' 'tmp_5_5_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2503 [5/5] (9.41ns)   --->   "%tmp_5_5_4 = fadd double %tmp_4_5_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2503 'dadd' 'tmp_5_5_4' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2504 [1/18] (7.32ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2504 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2505 [2/18] (7.32ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2505 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2506 [3/18] (7.32ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2506 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2507 [4/18] (7.32ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2507 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2508 [5/18] (7.32ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2508 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2509 [6/18] (7.32ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2509 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2510 [7/18] (7.32ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2510 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2511 [8/18] (7.32ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2511 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2512 [9/18] (7.32ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2512 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2513 [10/18] (7.32ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2513 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2514 [11/18] (7.32ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2514 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2515 [12/18] (7.32ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2515 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2516 [13/18] (7.32ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2516 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2517 [14/18] (7.32ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2517 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2518 [15/18] (7.32ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2518 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2519 [16/18] (7.32ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2519 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 66> <Delay = 9.80>
ST_67 : Operation 2520 [1/2] (5.20ns)   --->   "%tmp_7_0_4 = fptrunc double %tmp_6_0_4 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2520 'fptrunc' 'tmp_7_0_4' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2521 [1/1] (0.00ns)   --->   "%V_addr_4 = getelementptr [64 x float]* %V, i64 0, i64 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2521 'getelementptr' 'V_addr_4' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2522 [1/1] (2.32ns)   --->   "store float %tmp_7_0_4, float* %V_addr_4, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2522 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_67 : Operation 2523 [2/2] (5.20ns)   --->   "%tmp_7_0_5 = fptrunc double %tmp_6_0_5 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2523 'fptrunc' 'tmp_7_0_5' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2524 [1/31] (8.62ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2524 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2525 [2/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2525 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2526 [3/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2526 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2527 [4/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2527 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2528 [5/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2528 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2529 [6/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2529 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2530 [7/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2530 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2531 [8/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2531 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2532 [9/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2532 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2533 [10/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2533 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2534 [11/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2534 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2535 [12/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2535 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2536 [13/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2536 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2537 [14/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2537 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2538 [15/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2538 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2539 [16/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2539 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2540 [17/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2540 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2541 [18/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2541 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2542 [19/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2542 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2543 [20/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2543 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2544 [21/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2544 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2545 [22/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2545 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2546 [23/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2546 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2547 [24/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2547 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2548 [25/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2548 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2549 [26/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2549 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2550 [27/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2550 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2551 [28/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2551 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2552 [29/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2552 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2553 [30/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2553 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2554 [31/31] (9.80ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2554 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2555 [1/5] (8.23ns)   --->   "%tmp_5_5_1 = fadd double %tmp_4_5_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2555 'dadd' 'tmp_5_5_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2556 [2/5] (8.23ns)   --->   "%tmp_5_5_2 = fadd double %tmp_4_5_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2556 'dadd' 'tmp_5_5_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2557 [3/5] (8.23ns)   --->   "%tmp_5_5_3 = fadd double %tmp_4_5_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2557 'dadd' 'tmp_5_5_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2558 [4/5] (8.23ns)   --->   "%tmp_5_5_4 = fadd double %tmp_4_5_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2558 'dadd' 'tmp_5_5_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2559 [5/5] (9.41ns)   --->   "%tmp_5_5_6 = fadd double %tmp_4_5_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2559 'dadd' 'tmp_5_5_6' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2560 [1/18] (7.32ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2560 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2561 [2/18] (7.32ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2561 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2562 [3/18] (7.32ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2562 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2563 [4/18] (7.32ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2563 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2564 [5/18] (7.32ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2564 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2565 [6/18] (7.32ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2565 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2566 [7/18] (7.32ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2566 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2567 [8/18] (7.32ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2567 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2568 [9/18] (7.32ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2568 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2569 [10/18] (7.32ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2569 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2570 [11/18] (7.32ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2570 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2571 [12/18] (7.32ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2571 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2572 [13/18] (7.32ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2572 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2573 [14/18] (7.32ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2573 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2574 [15/18] (7.32ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2574 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 67> <Delay = 9.80>
ST_68 : Operation 2575 [1/2] (5.20ns)   --->   "%tmp_7_0_5 = fptrunc double %tmp_6_0_5 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2575 'fptrunc' 'tmp_7_0_5' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2576 [1/1] (0.00ns)   --->   "%V_addr_5 = getelementptr [64 x float]* %V, i64 0, i64 5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2576 'getelementptr' 'V_addr_5' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2577 [1/1] (2.32ns)   --->   "store float %tmp_7_0_5, float* %V_addr_5, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2577 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 2578 [2/2] (5.20ns)   --->   "%tmp_7_0_6 = fptrunc double %tmp_6_0_6 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2578 'fptrunc' 'tmp_7_0_6' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2579 [1/31] (8.62ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2579 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2580 [2/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2580 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2581 [3/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2581 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2582 [4/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2582 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2583 [5/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2583 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2584 [6/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2584 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2585 [7/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2585 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2586 [8/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2586 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2587 [9/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2587 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2588 [10/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2588 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2589 [11/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2589 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2590 [12/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2590 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2591 [13/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2591 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2592 [14/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2592 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2593 [15/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2593 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2594 [16/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2594 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2595 [17/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2595 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2596 [18/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2596 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2597 [19/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2597 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2598 [20/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2598 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2599 [21/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2599 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2600 [22/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2600 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2601 [23/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2601 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2602 [24/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2602 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2603 [25/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2603 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2604 [26/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2604 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2605 [27/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2605 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2606 [28/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2606 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2607 [29/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2607 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2608 [30/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2608 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2609 [31/31] (9.80ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2609 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2610 [1/5] (8.23ns)   --->   "%tmp_5_5_2 = fadd double %tmp_4_5_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2610 'dadd' 'tmp_5_5_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2611 [2/5] (8.23ns)   --->   "%tmp_5_5_3 = fadd double %tmp_4_5_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2611 'dadd' 'tmp_5_5_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2612 [3/5] (8.23ns)   --->   "%tmp_5_5_4 = fadd double %tmp_4_5_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2612 'dadd' 'tmp_5_5_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2613 [4/5] (8.23ns)   --->   "%tmp_5_5_6 = fadd double %tmp_4_5_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2613 'dadd' 'tmp_5_5_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2614 [5/5] (9.41ns)   --->   "%tmp_5_5_7 = fadd double %tmp_4_5_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2614 'dadd' 'tmp_5_5_7' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2615 [1/18] (7.32ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2615 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2616 [2/18] (7.32ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2616 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2617 [3/18] (7.32ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2617 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2618 [4/18] (7.32ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2618 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2619 [5/18] (7.32ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2619 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2620 [6/18] (7.32ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2620 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2621 [7/18] (7.32ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2621 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2622 [8/18] (7.32ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2622 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2623 [9/18] (7.32ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2623 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2624 [10/18] (7.32ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2624 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2625 [11/18] (7.32ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2625 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2626 [12/18] (7.32ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2626 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2627 [13/18] (7.32ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2627 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2628 [14/18] (7.32ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2628 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 68> <Delay = 9.80>
ST_69 : Operation 2629 [1/2] (5.20ns)   --->   "%tmp_7_0_6 = fptrunc double %tmp_6_0_6 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2629 'fptrunc' 'tmp_7_0_6' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 2630 [1/1] (0.00ns)   --->   "%V_addr_6 = getelementptr [64 x float]* %V, i64 0, i64 6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2630 'getelementptr' 'V_addr_6' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 2631 [1/1] (2.32ns)   --->   "store float %tmp_7_0_6, float* %V_addr_6, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2631 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2632 [2/2] (5.20ns)   --->   "%tmp_7_0_7 = fptrunc double %tmp_6_0_7 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2632 'fptrunc' 'tmp_7_0_7' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 2633 [1/31] (8.62ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2633 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2634 [2/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2634 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2635 [3/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2635 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2636 [4/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2636 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2637 [5/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2637 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2638 [6/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2638 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2639 [7/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2639 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2640 [8/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2640 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2641 [9/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2641 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2642 [10/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2642 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2643 [11/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2643 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2644 [12/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2644 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2645 [13/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2645 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2646 [14/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2646 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2647 [15/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2647 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2648 [16/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2648 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2649 [17/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2649 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2650 [18/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2650 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2651 [19/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2651 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2652 [20/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2652 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2653 [21/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2653 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2654 [22/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2654 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2655 [23/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2655 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2656 [24/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2656 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2657 [25/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2657 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2658 [26/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2658 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2659 [27/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2659 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2660 [28/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2660 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2661 [29/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2661 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2662 [30/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2662 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2663 [31/31] (9.80ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2663 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2664 [1/5] (8.23ns)   --->   "%tmp_5_5_3 = fadd double %tmp_4_5_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2664 'dadd' 'tmp_5_5_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2665 [2/5] (8.23ns)   --->   "%tmp_5_5_4 = fadd double %tmp_4_5_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2665 'dadd' 'tmp_5_5_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2666 [3/5] (8.23ns)   --->   "%tmp_5_5_6 = fadd double %tmp_4_5_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2666 'dadd' 'tmp_5_5_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2667 [4/5] (8.23ns)   --->   "%tmp_5_5_7 = fadd double %tmp_4_5_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2667 'dadd' 'tmp_5_5_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2668 [5/5] (9.41ns)   --->   "%tmp_5_6 = fadd double %tmp_4_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2668 'dadd' 'tmp_5_6' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2669 [1/18] (7.32ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2669 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 2670 [2/18] (7.32ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2670 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 2671 [3/18] (7.32ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2671 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 2672 [4/18] (7.32ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2672 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 2673 [5/18] (7.32ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2673 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 2674 [6/18] (7.32ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2674 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 2675 [7/18] (7.32ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2675 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 2676 [8/18] (7.32ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2676 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 2677 [9/18] (7.32ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2677 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 2678 [10/18] (7.32ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2678 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 2679 [11/18] (7.32ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2679 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 2680 [12/18] (7.32ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2680 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 2681 [13/18] (7.32ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2681 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 69> <Delay = 9.80>
ST_70 : Operation 2682 [1/2] (5.20ns)   --->   "%tmp_7_0_7 = fptrunc double %tmp_6_0_7 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2682 'fptrunc' 'tmp_7_0_7' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 2683 [1/1] (0.00ns)   --->   "%V_addr_7 = getelementptr [64 x float]* %V, i64 0, i64 7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2683 'getelementptr' 'V_addr_7' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 2684 [1/1] (2.32ns)   --->   "store float %tmp_7_0_7, float* %V_addr_7, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2684 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_70 : Operation 2685 [2/2] (5.20ns)   --->   "%tmp_7_1 = fptrunc double %tmp_6_1 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2685 'fptrunc' 'tmp_7_1' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 2686 [1/31] (8.62ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2686 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2687 [2/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2687 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2688 [3/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2688 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2689 [4/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2689 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2690 [5/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2690 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2691 [6/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2691 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2692 [7/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2692 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2693 [8/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2693 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2694 [9/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2694 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2695 [10/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2695 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2696 [11/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2696 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2697 [12/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2697 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2698 [13/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2698 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2699 [14/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2699 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2700 [15/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2700 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2701 [16/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2701 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2702 [17/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2702 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2703 [18/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2703 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2704 [19/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2704 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2705 [20/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2705 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2706 [21/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2706 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2707 [22/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2707 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2708 [23/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2708 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2709 [24/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2709 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2710 [25/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2710 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2711 [26/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2711 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2712 [27/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2712 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2713 [28/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2713 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2714 [29/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2714 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2715 [30/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2715 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2716 [31/31] (9.80ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2716 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2717 [1/5] (8.23ns)   --->   "%tmp_5_5_4 = fadd double %tmp_4_5_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2717 'dadd' 'tmp_5_5_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2718 [2/5] (8.23ns)   --->   "%tmp_5_5_6 = fadd double %tmp_4_5_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2718 'dadd' 'tmp_5_5_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2719 [3/5] (8.23ns)   --->   "%tmp_5_5_7 = fadd double %tmp_4_5_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2719 'dadd' 'tmp_5_5_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2720 [4/5] (8.23ns)   --->   "%tmp_5_6 = fadd double %tmp_4_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2720 'dadd' 'tmp_5_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2721 [5/5] (9.41ns)   --->   "%tmp_5_6_1 = fadd double %tmp_4_6_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2721 'dadd' 'tmp_5_6_1' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2722 [1/18] (7.32ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2722 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 2723 [2/18] (7.32ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2723 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 2724 [3/18] (7.32ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2724 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 2725 [4/18] (7.32ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2725 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 2726 [5/18] (7.32ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2726 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 2727 [6/18] (7.32ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2727 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 2728 [7/18] (7.32ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2728 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 2729 [8/18] (7.32ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2729 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 2730 [9/18] (7.32ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2730 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 2731 [10/18] (7.32ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2731 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 2732 [11/18] (7.32ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2732 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 2733 [12/18] (7.32ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2733 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 70> <Delay = 9.80>
ST_71 : Operation 2734 [1/2] (5.20ns)   --->   "%tmp_7_1 = fptrunc double %tmp_6_1 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2734 'fptrunc' 'tmp_7_1' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 2735 [1/1] (0.00ns)   --->   "%V_addr_8 = getelementptr [64 x float]* %V, i64 0, i64 8" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2735 'getelementptr' 'V_addr_8' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 2736 [1/1] (2.32ns)   --->   "store float %tmp_7_1, float* %V_addr_8, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2736 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_71 : Operation 2737 [2/2] (5.20ns)   --->   "%tmp_7_1_2 = fptrunc double %tmp_6_1_2 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2737 'fptrunc' 'tmp_7_1_2' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 2738 [1/31] (8.62ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2738 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2739 [2/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2739 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2740 [3/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2740 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2741 [4/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2741 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2742 [5/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2742 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2743 [6/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2743 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2744 [7/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2744 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2745 [8/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2745 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2746 [9/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2746 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2747 [10/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2747 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2748 [11/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2748 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2749 [12/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2749 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2750 [13/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2750 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2751 [14/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2751 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2752 [15/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2752 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2753 [16/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2753 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2754 [17/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2754 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2755 [18/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2755 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2756 [19/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2756 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2757 [20/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2757 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2758 [21/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2758 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2759 [22/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2759 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2760 [23/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2760 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2761 [24/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2761 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2762 [25/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2762 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2763 [26/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2763 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2764 [27/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2764 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2765 [28/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2765 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2766 [29/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2766 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2767 [30/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2767 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2768 [31/31] (9.80ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2768 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2769 [1/5] (8.23ns)   --->   "%tmp_5_5_6 = fadd double %tmp_4_5_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2769 'dadd' 'tmp_5_5_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2770 [2/5] (8.23ns)   --->   "%tmp_5_5_7 = fadd double %tmp_4_5_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2770 'dadd' 'tmp_5_5_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2771 [3/5] (8.23ns)   --->   "%tmp_5_6 = fadd double %tmp_4_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2771 'dadd' 'tmp_5_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2772 [4/5] (8.23ns)   --->   "%tmp_5_6_1 = fadd double %tmp_4_6_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2772 'dadd' 'tmp_5_6_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2773 [5/5] (9.41ns)   --->   "%tmp_5_6_2 = fadd double %tmp_4_6_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2773 'dadd' 'tmp_5_6_2' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2774 [1/18] (7.32ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2774 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 2775 [2/18] (7.32ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2775 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 2776 [3/18] (7.32ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2776 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 2777 [4/18] (7.32ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2777 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 2778 [5/18] (7.32ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2778 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 2779 [6/18] (7.32ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2779 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 2780 [7/18] (7.32ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2780 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 2781 [8/18] (7.32ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2781 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 2782 [9/18] (7.32ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2782 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 2783 [10/18] (7.32ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2783 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 2784 [11/18] (7.32ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2784 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 71> <Delay = 9.80>
ST_72 : Operation 2785 [1/2] (5.20ns)   --->   "%tmp_7_1_2 = fptrunc double %tmp_6_1_2 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2785 'fptrunc' 'tmp_7_1_2' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 2786 [1/1] (0.00ns)   --->   "%V_addr_10 = getelementptr [64 x float]* %V, i64 0, i64 10" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2786 'getelementptr' 'V_addr_10' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2787 [1/1] (2.32ns)   --->   "store float %tmp_7_1_2, float* %V_addr_10, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2787 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_72 : Operation 2788 [2/2] (5.20ns)   --->   "%tmp_7_1_3 = fptrunc double %tmp_6_1_3 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2788 'fptrunc' 'tmp_7_1_3' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 2789 [1/31] (8.62ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2789 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2790 [2/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2790 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2791 [3/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2791 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2792 [4/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2792 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2793 [5/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2793 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2794 [6/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2794 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2795 [7/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2795 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2796 [8/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2796 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2797 [9/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2797 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2798 [10/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2798 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2799 [11/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2799 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2800 [12/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2800 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2801 [13/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2801 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2802 [14/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2802 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2803 [15/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2803 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2804 [16/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2804 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2805 [17/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2805 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2806 [18/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2806 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2807 [19/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2807 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2808 [20/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2808 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2809 [21/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2809 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2810 [22/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2810 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2811 [23/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2811 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2812 [24/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2812 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2813 [25/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2813 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2814 [26/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2814 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2815 [27/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2815 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2816 [28/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2816 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2817 [29/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2817 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2818 [30/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2818 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2819 [31/31] (9.80ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2819 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2820 [1/5] (8.23ns)   --->   "%tmp_5_5_7 = fadd double %tmp_4_5_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2820 'dadd' 'tmp_5_5_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2821 [2/5] (8.23ns)   --->   "%tmp_5_6 = fadd double %tmp_4_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2821 'dadd' 'tmp_5_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2822 [3/5] (8.23ns)   --->   "%tmp_5_6_1 = fadd double %tmp_4_6_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2822 'dadd' 'tmp_5_6_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2823 [4/5] (8.23ns)   --->   "%tmp_5_6_2 = fadd double %tmp_4_6_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2823 'dadd' 'tmp_5_6_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2824 [5/5] (9.41ns)   --->   "%tmp_5_6_3 = fadd double %tmp_4_6_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2824 'dadd' 'tmp_5_6_3' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2825 [1/18] (7.32ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2825 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 2826 [2/18] (7.32ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2826 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 2827 [3/18] (7.32ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2827 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 2828 [4/18] (7.32ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2828 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 2829 [5/18] (7.32ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2829 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 2830 [6/18] (7.32ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2830 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 2831 [7/18] (7.32ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2831 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 2832 [8/18] (7.32ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2832 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 2833 [9/18] (7.32ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2833 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 2834 [10/18] (7.32ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2834 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 72> <Delay = 9.80>
ST_73 : Operation 2835 [1/2] (5.20ns)   --->   "%tmp_7_1_3 = fptrunc double %tmp_6_1_3 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2835 'fptrunc' 'tmp_7_1_3' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 2836 [1/1] (0.00ns)   --->   "%V_addr_11 = getelementptr [64 x float]* %V, i64 0, i64 11" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2836 'getelementptr' 'V_addr_11' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2837 [1/1] (2.32ns)   --->   "store float %tmp_7_1_3, float* %V_addr_11, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2837 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 2838 [2/2] (5.20ns)   --->   "%tmp_7_1_4 = fptrunc double %tmp_6_1_4 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2838 'fptrunc' 'tmp_7_1_4' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 2839 [1/31] (8.62ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2839 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2840 [2/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2840 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2841 [3/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2841 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2842 [4/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2842 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2843 [5/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2843 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2844 [6/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2844 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2845 [7/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2845 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2846 [8/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2846 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2847 [9/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2847 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2848 [10/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2848 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2849 [11/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2849 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2850 [12/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2850 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2851 [13/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2851 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2852 [14/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2852 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2853 [15/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2853 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2854 [16/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2854 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2855 [17/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2855 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2856 [18/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2856 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2857 [19/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2857 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2858 [20/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2858 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2859 [21/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2859 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2860 [22/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2860 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2861 [23/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2861 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2862 [24/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2862 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2863 [25/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2863 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2864 [26/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2864 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2865 [27/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2865 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2866 [28/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2866 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2867 [29/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2867 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2868 [30/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2868 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2869 [31/31] (9.80ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2869 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2870 [1/5] (8.23ns)   --->   "%tmp_5_6 = fadd double %tmp_4_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2870 'dadd' 'tmp_5_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2871 [2/5] (8.23ns)   --->   "%tmp_5_6_1 = fadd double %tmp_4_6_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2871 'dadd' 'tmp_5_6_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2872 [3/5] (8.23ns)   --->   "%tmp_5_6_2 = fadd double %tmp_4_6_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2872 'dadd' 'tmp_5_6_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2873 [4/5] (8.23ns)   --->   "%tmp_5_6_3 = fadd double %tmp_4_6_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2873 'dadd' 'tmp_5_6_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2874 [5/5] (9.41ns)   --->   "%tmp_5_6_4 = fadd double %tmp_4_6_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2874 'dadd' 'tmp_5_6_4' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2875 [1/18] (7.32ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2875 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 2876 [2/18] (7.32ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2876 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 2877 [3/18] (7.32ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2877 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 2878 [4/18] (7.32ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2878 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 2879 [5/18] (7.32ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2879 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 2880 [6/18] (7.32ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2880 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 2881 [7/18] (7.32ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2881 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 2882 [8/18] (7.32ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2882 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 2883 [9/18] (7.32ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2883 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 73> <Delay = 9.80>
ST_74 : Operation 2884 [1/2] (5.20ns)   --->   "%tmp_7_1_4 = fptrunc double %tmp_6_1_4 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2884 'fptrunc' 'tmp_7_1_4' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 2885 [1/1] (0.00ns)   --->   "%V_addr_12 = getelementptr [64 x float]* %V, i64 0, i64 12" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2885 'getelementptr' 'V_addr_12' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2886 [1/1] (2.32ns)   --->   "store float %tmp_7_1_4, float* %V_addr_12, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2886 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 2887 [2/2] (5.20ns)   --->   "%tmp_7_1_5 = fptrunc double %tmp_6_1_5 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2887 'fptrunc' 'tmp_7_1_5' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 2888 [1/31] (8.62ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2888 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2889 [2/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2889 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2890 [3/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2890 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2891 [4/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2891 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2892 [5/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2892 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2893 [6/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2893 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2894 [7/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2894 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2895 [8/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2895 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2896 [9/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2896 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2897 [10/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2897 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2898 [11/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2898 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2899 [12/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2899 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2900 [13/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2900 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2901 [14/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2901 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2902 [15/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2902 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2903 [16/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2903 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2904 [17/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2904 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2905 [18/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2905 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2906 [19/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2906 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2907 [20/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2907 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2908 [21/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2908 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2909 [22/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2909 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2910 [23/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2910 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2911 [24/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2911 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2912 [25/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2912 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2913 [26/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2913 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2914 [27/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2914 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2915 [28/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2915 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2916 [29/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2916 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2917 [30/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2917 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2918 [31/31] (9.80ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2918 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2919 [1/5] (8.23ns)   --->   "%tmp_5_6_1 = fadd double %tmp_4_6_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2919 'dadd' 'tmp_5_6_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2920 [2/5] (8.23ns)   --->   "%tmp_5_6_2 = fadd double %tmp_4_6_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2920 'dadd' 'tmp_5_6_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2921 [3/5] (8.23ns)   --->   "%tmp_5_6_3 = fadd double %tmp_4_6_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2921 'dadd' 'tmp_5_6_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2922 [4/5] (8.23ns)   --->   "%tmp_5_6_4 = fadd double %tmp_4_6_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2922 'dadd' 'tmp_5_6_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2923 [5/5] (9.41ns)   --->   "%tmp_5_6_5 = fadd double %tmp_4_6_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2923 'dadd' 'tmp_5_6_5' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2924 [1/18] (7.32ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2924 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 2925 [2/18] (7.32ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2925 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 2926 [3/18] (7.32ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2926 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 2927 [4/18] (7.32ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2927 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 2928 [5/18] (7.32ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2928 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 2929 [6/18] (7.32ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2929 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 2930 [7/18] (7.32ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2930 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 2931 [8/18] (7.32ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2931 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 74> <Delay = 9.80>
ST_75 : Operation 2932 [1/2] (5.20ns)   --->   "%tmp_7_1_5 = fptrunc double %tmp_6_1_5 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2932 'fptrunc' 'tmp_7_1_5' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 2933 [1/1] (0.00ns)   --->   "%V_addr_13 = getelementptr [64 x float]* %V, i64 0, i64 13" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2933 'getelementptr' 'V_addr_13' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2934 [1/1] (2.32ns)   --->   "store float %tmp_7_1_5, float* %V_addr_13, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2934 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_75 : Operation 2935 [2/2] (5.20ns)   --->   "%tmp_7_1_6 = fptrunc double %tmp_6_1_6 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2935 'fptrunc' 'tmp_7_1_6' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 2936 [1/31] (8.62ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2936 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2937 [2/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2937 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2938 [3/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2938 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2939 [4/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2939 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2940 [5/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2940 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2941 [6/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2941 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2942 [7/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2942 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2943 [8/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2943 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2944 [9/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2944 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2945 [10/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2945 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2946 [11/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2946 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2947 [12/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2947 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2948 [13/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2948 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2949 [14/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2949 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2950 [15/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2950 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2951 [16/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2951 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2952 [17/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2952 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2953 [18/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2953 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2954 [19/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2954 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2955 [20/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2955 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2956 [21/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2956 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2957 [22/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2957 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2958 [23/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2958 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2959 [24/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2959 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2960 [25/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2960 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2961 [26/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2961 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2962 [27/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2962 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2963 [28/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2963 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2964 [29/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2964 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2965 [30/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2965 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2966 [31/31] (9.80ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2966 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2967 [1/5] (8.23ns)   --->   "%tmp_5_6_2 = fadd double %tmp_4_6_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2967 'dadd' 'tmp_5_6_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2968 [2/5] (8.23ns)   --->   "%tmp_5_6_3 = fadd double %tmp_4_6_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2968 'dadd' 'tmp_5_6_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2969 [3/5] (8.23ns)   --->   "%tmp_5_6_4 = fadd double %tmp_4_6_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2969 'dadd' 'tmp_5_6_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2970 [4/5] (8.23ns)   --->   "%tmp_5_6_5 = fadd double %tmp_4_6_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2970 'dadd' 'tmp_5_6_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2971 [5/5] (9.41ns)   --->   "%tmp_5_6_7 = fadd double %tmp_4_6_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2971 'dadd' 'tmp_5_6_7' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2972 [1/18] (7.32ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2972 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 2973 [2/18] (7.32ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2973 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 2974 [3/18] (7.32ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2974 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 2975 [4/18] (7.32ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2975 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 2976 [5/18] (7.32ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2976 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 2977 [6/18] (7.32ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2977 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 2978 [7/18] (7.32ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2978 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 75> <Delay = 9.80>
ST_76 : Operation 2979 [1/2] (5.20ns)   --->   "%tmp_7_1_6 = fptrunc double %tmp_6_1_6 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2979 'fptrunc' 'tmp_7_1_6' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 2980 [1/1] (0.00ns)   --->   "%V_addr_14 = getelementptr [64 x float]* %V, i64 0, i64 14" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2980 'getelementptr' 'V_addr_14' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2981 [1/1] (2.32ns)   --->   "store float %tmp_7_1_6, float* %V_addr_14, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2981 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_76 : Operation 2982 [2/2] (5.20ns)   --->   "%tmp_7_1_7 = fptrunc double %tmp_6_1_7 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2982 'fptrunc' 'tmp_7_1_7' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 2983 [1/31] (8.62ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2983 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2984 [2/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2984 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2985 [3/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2985 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2986 [4/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2986 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2987 [5/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2987 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2988 [6/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2988 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2989 [7/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2989 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2990 [8/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2990 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2991 [9/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2991 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2992 [10/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2992 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2993 [11/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2993 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2994 [12/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2994 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2995 [13/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2995 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2996 [14/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2996 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2997 [15/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2997 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2998 [16/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2998 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2999 [17/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 2999 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3000 [18/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3000 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3001 [19/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3001 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3002 [20/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3002 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3003 [21/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3003 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3004 [22/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3004 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3005 [23/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3005 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3006 [24/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3006 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3007 [25/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3007 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3008 [26/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3008 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3009 [27/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3009 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3010 [28/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3010 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3011 [29/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3011 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3012 [30/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3012 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3013 [31/31] (9.80ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3013 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3014 [1/5] (8.23ns)   --->   "%tmp_5_6_3 = fadd double %tmp_4_6_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3014 'dadd' 'tmp_5_6_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3015 [2/5] (8.23ns)   --->   "%tmp_5_6_4 = fadd double %tmp_4_6_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3015 'dadd' 'tmp_5_6_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3016 [3/5] (8.23ns)   --->   "%tmp_5_6_5 = fadd double %tmp_4_6_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3016 'dadd' 'tmp_5_6_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3017 [4/5] (8.23ns)   --->   "%tmp_5_6_7 = fadd double %tmp_4_6_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3017 'dadd' 'tmp_5_6_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3018 [5/5] (9.41ns)   --->   "%tmp_5_7 = fadd double %tmp_4_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3018 'dadd' 'tmp_5_7' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3019 [1/18] (7.32ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3019 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 3020 [2/18] (7.32ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3020 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 3021 [3/18] (7.32ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3021 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 3022 [4/18] (7.32ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3022 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 3023 [5/18] (7.32ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3023 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 3024 [6/18] (7.32ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3024 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 76> <Delay = 9.80>
ST_77 : Operation 3025 [1/2] (5.20ns)   --->   "%tmp_7_1_7 = fptrunc double %tmp_6_1_7 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3025 'fptrunc' 'tmp_7_1_7' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 3026 [1/1] (0.00ns)   --->   "%V_addr_15 = getelementptr [64 x float]* %V, i64 0, i64 15" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3026 'getelementptr' 'V_addr_15' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3027 [1/1] (2.32ns)   --->   "store float %tmp_7_1_7, float* %V_addr_15, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3027 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_77 : Operation 3028 [2/2] (5.20ns)   --->   "%tmp_7_2 = fptrunc double %tmp_6_2 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3028 'fptrunc' 'tmp_7_2' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 3029 [1/31] (8.62ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3029 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3030 [2/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3030 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3031 [3/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3031 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3032 [4/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3032 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3033 [5/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3033 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3034 [6/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3034 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3035 [7/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3035 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3036 [8/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3036 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3037 [9/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3037 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3038 [10/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3038 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3039 [11/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3039 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3040 [12/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3040 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3041 [13/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3041 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3042 [14/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3042 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3043 [15/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3043 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3044 [16/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3044 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3045 [17/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3045 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3046 [18/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3046 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3047 [19/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3047 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3048 [20/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3048 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3049 [21/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3049 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3050 [22/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3050 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3051 [23/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3051 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3052 [24/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3052 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3053 [25/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3053 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3054 [26/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3054 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3055 [27/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3055 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3056 [28/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3056 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3057 [29/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3057 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3058 [30/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3058 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3059 [31/31] (9.80ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3059 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3060 [1/5] (8.23ns)   --->   "%tmp_5_6_4 = fadd double %tmp_4_6_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3060 'dadd' 'tmp_5_6_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3061 [2/5] (8.23ns)   --->   "%tmp_5_6_5 = fadd double %tmp_4_6_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3061 'dadd' 'tmp_5_6_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3062 [3/5] (8.23ns)   --->   "%tmp_5_6_7 = fadd double %tmp_4_6_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3062 'dadd' 'tmp_5_6_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3063 [4/5] (8.23ns)   --->   "%tmp_5_7 = fadd double %tmp_4_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3063 'dadd' 'tmp_5_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3064 [5/5] (9.41ns)   --->   "%tmp_5_7_1 = fadd double %tmp_4_7_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3064 'dadd' 'tmp_5_7_1' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3065 [1/18] (7.32ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3065 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 3066 [2/18] (7.32ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3066 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 3067 [3/18] (7.32ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3067 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 3068 [4/18] (7.32ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3068 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 3069 [5/18] (7.32ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3069 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 78 <SV = 77> <Delay = 9.80>
ST_78 : Operation 3070 [1/2] (5.20ns)   --->   "%tmp_7_2 = fptrunc double %tmp_6_2 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3070 'fptrunc' 'tmp_7_2' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 3071 [1/1] (0.00ns)   --->   "%V_addr_16 = getelementptr [64 x float]* %V, i64 0, i64 16" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3071 'getelementptr' 'V_addr_16' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3072 [1/1] (2.32ns)   --->   "store float %tmp_7_2, float* %V_addr_16, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3072 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_78 : Operation 3073 [2/2] (5.20ns)   --->   "%tmp_7_2_1 = fptrunc double %tmp_6_2_1 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3073 'fptrunc' 'tmp_7_2_1' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 3074 [1/31] (8.62ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3074 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3075 [2/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3075 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3076 [3/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3076 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3077 [4/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3077 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3078 [5/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3078 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3079 [6/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3079 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3080 [7/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3080 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3081 [8/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3081 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3082 [9/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3082 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3083 [10/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3083 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3084 [11/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3084 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3085 [12/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3085 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3086 [13/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3086 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3087 [14/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3087 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3088 [15/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3088 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3089 [16/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3089 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3090 [17/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3090 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3091 [18/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3091 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3092 [19/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3092 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3093 [20/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3093 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3094 [21/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3094 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3095 [22/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3095 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3096 [23/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3096 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3097 [24/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3097 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3098 [25/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3098 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3099 [26/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3099 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3100 [27/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3100 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3101 [28/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3101 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3102 [29/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3102 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3103 [30/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3103 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3104 [31/31] (9.80ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3104 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3105 [1/5] (8.23ns)   --->   "%tmp_5_6_5 = fadd double %tmp_4_6_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3105 'dadd' 'tmp_5_6_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3106 [2/5] (8.23ns)   --->   "%tmp_5_6_7 = fadd double %tmp_4_6_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3106 'dadd' 'tmp_5_6_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3107 [3/5] (8.23ns)   --->   "%tmp_5_7 = fadd double %tmp_4_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3107 'dadd' 'tmp_5_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3108 [4/5] (8.23ns)   --->   "%tmp_5_7_1 = fadd double %tmp_4_7_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3108 'dadd' 'tmp_5_7_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3109 [5/5] (9.41ns)   --->   "%tmp_5_7_2 = fadd double %tmp_4_7_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3109 'dadd' 'tmp_5_7_2' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3110 [1/18] (7.32ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3110 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 3111 [2/18] (7.32ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3111 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 3112 [3/18] (7.32ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3112 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 3113 [4/18] (7.32ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3113 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 79 <SV = 78> <Delay = 9.80>
ST_79 : Operation 3114 [1/2] (5.20ns)   --->   "%tmp_7_2_1 = fptrunc double %tmp_6_2_1 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3114 'fptrunc' 'tmp_7_2_1' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 3115 [1/1] (0.00ns)   --->   "%V_addr_17 = getelementptr [64 x float]* %V, i64 0, i64 17" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3115 'getelementptr' 'V_addr_17' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3116 [1/1] (2.32ns)   --->   "store float %tmp_7_2_1, float* %V_addr_17, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3116 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_79 : Operation 3117 [2/2] (5.20ns)   --->   "%tmp_7_2_3 = fptrunc double %tmp_6_2_3 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3117 'fptrunc' 'tmp_7_2_3' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 3118 [1/31] (8.62ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3118 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3119 [2/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3119 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3120 [3/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3120 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3121 [4/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3121 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3122 [5/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3122 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3123 [6/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3123 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3124 [7/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3124 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3125 [8/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3125 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3126 [9/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3126 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3127 [10/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3127 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3128 [11/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3128 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3129 [12/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3129 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3130 [13/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3130 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3131 [14/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3131 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3132 [15/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3132 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3133 [16/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3133 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3134 [17/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3134 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3135 [18/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3135 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3136 [19/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3136 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3137 [20/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3137 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3138 [21/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3138 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3139 [22/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3139 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3140 [23/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3140 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3141 [24/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3141 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3142 [25/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3142 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3143 [26/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3143 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3144 [27/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3144 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3145 [28/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3145 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3146 [29/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3146 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3147 [30/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3147 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3148 [31/31] (9.80ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3148 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3149 [1/5] (8.23ns)   --->   "%tmp_5_6_7 = fadd double %tmp_4_6_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3149 'dadd' 'tmp_5_6_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3150 [2/5] (8.23ns)   --->   "%tmp_5_7 = fadd double %tmp_4_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3150 'dadd' 'tmp_5_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3151 [3/5] (8.23ns)   --->   "%tmp_5_7_1 = fadd double %tmp_4_7_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3151 'dadd' 'tmp_5_7_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3152 [4/5] (8.23ns)   --->   "%tmp_5_7_2 = fadd double %tmp_4_7_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3152 'dadd' 'tmp_5_7_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3153 [5/5] (9.41ns)   --->   "%tmp_5_7_3 = fadd double %tmp_4_7_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3153 'dadd' 'tmp_5_7_3' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3154 [1/18] (7.32ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3154 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 3155 [2/18] (7.32ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3155 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 3156 [3/18] (7.32ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3156 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 79> <Delay = 9.80>
ST_80 : Operation 3157 [1/2] (5.20ns)   --->   "%tmp_7_2_3 = fptrunc double %tmp_6_2_3 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3157 'fptrunc' 'tmp_7_2_3' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 3158 [1/1] (0.00ns)   --->   "%V_addr_19 = getelementptr [64 x float]* %V, i64 0, i64 19" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3158 'getelementptr' 'V_addr_19' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 3159 [1/1] (2.32ns)   --->   "store float %tmp_7_2_3, float* %V_addr_19, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3159 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_80 : Operation 3160 [2/2] (5.20ns)   --->   "%tmp_7_2_4 = fptrunc double %tmp_6_2_4 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3160 'fptrunc' 'tmp_7_2_4' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 3161 [1/31] (8.62ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3161 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3162 [2/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3162 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3163 [3/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3163 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3164 [4/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3164 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3165 [5/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3165 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3166 [6/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3166 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3167 [7/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3167 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3168 [8/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3168 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3169 [9/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3169 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3170 [10/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3170 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3171 [11/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3171 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3172 [12/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3172 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3173 [13/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3173 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3174 [14/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3174 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3175 [15/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3175 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3176 [16/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3176 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3177 [17/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3177 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3178 [18/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3178 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3179 [19/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3179 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3180 [20/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3180 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3181 [21/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3181 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3182 [22/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3182 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3183 [23/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3183 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3184 [24/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3184 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3185 [25/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3185 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3186 [26/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3186 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3187 [27/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3187 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3188 [28/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3188 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3189 [29/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3189 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3190 [30/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3190 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3191 [31/31] (9.80ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3191 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3192 [1/5] (8.23ns)   --->   "%tmp_5_7 = fadd double %tmp_4_7, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3192 'dadd' 'tmp_5_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3193 [2/5] (8.23ns)   --->   "%tmp_5_7_1 = fadd double %tmp_4_7_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3193 'dadd' 'tmp_5_7_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3194 [3/5] (8.23ns)   --->   "%tmp_5_7_2 = fadd double %tmp_4_7_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3194 'dadd' 'tmp_5_7_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3195 [4/5] (8.23ns)   --->   "%tmp_5_7_3 = fadd double %tmp_4_7_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3195 'dadd' 'tmp_5_7_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3196 [5/5] (9.41ns)   --->   "%tmp_5_7_4 = fadd double %tmp_4_7_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3196 'dadd' 'tmp_5_7_4' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3197 [1/18] (7.32ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3197 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 3198 [2/18] (7.32ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3198 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 80> <Delay = 9.80>
ST_81 : Operation 3199 [1/2] (5.20ns)   --->   "%tmp_7_2_4 = fptrunc double %tmp_6_2_4 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3199 'fptrunc' 'tmp_7_2_4' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 3200 [1/1] (0.00ns)   --->   "%V_addr_20 = getelementptr [64 x float]* %V, i64 0, i64 20" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3200 'getelementptr' 'V_addr_20' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 3201 [1/1] (2.32ns)   --->   "store float %tmp_7_2_4, float* %V_addr_20, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3201 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_81 : Operation 3202 [2/2] (5.20ns)   --->   "%tmp_7_2_5 = fptrunc double %tmp_6_2_5 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3202 'fptrunc' 'tmp_7_2_5' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 3203 [1/31] (8.62ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3203 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3204 [2/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3204 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3205 [3/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3205 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3206 [4/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3206 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3207 [5/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3207 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3208 [6/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3208 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3209 [7/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3209 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3210 [8/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3210 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3211 [9/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3211 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3212 [10/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3212 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3213 [11/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3213 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3214 [12/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3214 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3215 [13/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3215 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3216 [14/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3216 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3217 [15/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3217 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3218 [16/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3218 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3219 [17/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3219 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3220 [18/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3220 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3221 [19/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3221 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3222 [20/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3222 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3223 [21/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3223 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3224 [22/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3224 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3225 [23/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3225 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3226 [24/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3226 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3227 [25/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3227 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3228 [26/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3228 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3229 [27/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3229 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3230 [28/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3230 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3231 [29/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3231 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3232 [30/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3232 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3233 [31/31] (9.80ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3233 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3234 [1/5] (8.23ns)   --->   "%tmp_5_7_1 = fadd double %tmp_4_7_1, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3234 'dadd' 'tmp_5_7_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3235 [2/5] (8.23ns)   --->   "%tmp_5_7_2 = fadd double %tmp_4_7_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3235 'dadd' 'tmp_5_7_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3236 [3/5] (8.23ns)   --->   "%tmp_5_7_3 = fadd double %tmp_4_7_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3236 'dadd' 'tmp_5_7_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3237 [4/5] (8.23ns)   --->   "%tmp_5_7_4 = fadd double %tmp_4_7_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3237 'dadd' 'tmp_5_7_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3238 [5/5] (9.41ns)   --->   "%tmp_5_7_5 = fadd double %tmp_4_7_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3238 'dadd' 'tmp_5_7_5' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3239 [1/18] (7.32ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3239 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 81> <Delay = 9.80>
ST_82 : Operation 3240 [1/2] (5.20ns)   --->   "%tmp_7_2_5 = fptrunc double %tmp_6_2_5 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3240 'fptrunc' 'tmp_7_2_5' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 3241 [1/1] (0.00ns)   --->   "%V_addr_21 = getelementptr [64 x float]* %V, i64 0, i64 21" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3241 'getelementptr' 'V_addr_21' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 3242 [1/1] (2.32ns)   --->   "store float %tmp_7_2_5, float* %V_addr_21, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3242 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_82 : Operation 3243 [2/2] (5.20ns)   --->   "%tmp_7_2_6 = fptrunc double %tmp_6_2_6 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3243 'fptrunc' 'tmp_7_2_6' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 3244 [1/31] (8.62ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3244 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3245 [2/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3245 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3246 [3/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3246 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3247 [4/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3247 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3248 [5/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3248 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3249 [6/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3249 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3250 [7/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3250 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3251 [8/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3251 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3252 [9/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3252 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3253 [10/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3253 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3254 [11/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3254 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3255 [12/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3255 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3256 [13/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3256 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3257 [14/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3257 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3258 [15/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3258 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3259 [16/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3259 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3260 [17/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3260 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3261 [18/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3261 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3262 [19/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3262 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3263 [20/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3263 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3264 [21/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3264 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3265 [22/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3265 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3266 [23/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3266 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3267 [24/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3267 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3268 [25/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3268 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3269 [26/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3269 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3270 [27/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3270 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3271 [28/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3271 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3272 [29/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3272 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3273 [30/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3273 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3274 [31/31] (9.80ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3274 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3275 [1/5] (8.23ns)   --->   "%tmp_5_7_2 = fadd double %tmp_4_7_2, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3275 'dadd' 'tmp_5_7_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3276 [2/5] (8.23ns)   --->   "%tmp_5_7_3 = fadd double %tmp_4_7_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3276 'dadd' 'tmp_5_7_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3277 [3/5] (8.23ns)   --->   "%tmp_5_7_4 = fadd double %tmp_4_7_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3277 'dadd' 'tmp_5_7_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3278 [4/5] (8.23ns)   --->   "%tmp_5_7_5 = fadd double %tmp_4_7_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3278 'dadd' 'tmp_5_7_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3279 [5/5] (9.41ns)   --->   "%tmp_5_7_6 = fadd double %tmp_4_7_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3279 'dadd' 'tmp_5_7_6' <Predicate = true> <Delay = 9.41> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 9.80>
ST_83 : Operation 3280 [1/2] (5.20ns)   --->   "%tmp_7_2_6 = fptrunc double %tmp_6_2_6 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3280 'fptrunc' 'tmp_7_2_6' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 3281 [1/1] (0.00ns)   --->   "%V_addr_22 = getelementptr [64 x float]* %V, i64 0, i64 22" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3281 'getelementptr' 'V_addr_22' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3282 [1/1] (2.32ns)   --->   "store float %tmp_7_2_6, float* %V_addr_22, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3282 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_83 : Operation 3283 [2/2] (5.20ns)   --->   "%tmp_7_2_7 = fptrunc double %tmp_6_2_7 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3283 'fptrunc' 'tmp_7_2_7' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 3284 [1/31] (8.62ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3284 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3285 [2/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3285 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3286 [3/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3286 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3287 [4/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3287 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3288 [5/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3288 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3289 [6/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3289 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3290 [7/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3290 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3291 [8/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3291 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3292 [9/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3292 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3293 [10/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3293 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3294 [11/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3294 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3295 [12/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3295 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3296 [13/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3296 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3297 [14/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3297 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3298 [15/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3298 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3299 [16/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3299 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3300 [17/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3300 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3301 [18/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3301 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3302 [19/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3302 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3303 [20/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3303 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3304 [21/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3304 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3305 [22/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3305 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3306 [23/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3306 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3307 [24/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3307 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3308 [25/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3308 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3309 [26/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3309 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3310 [27/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3310 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3311 [28/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3311 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3312 [29/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3312 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3313 [30/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3313 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3314 [31/31] (9.80ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3314 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3315 [1/5] (8.23ns)   --->   "%tmp_5_7_3 = fadd double %tmp_4_7_3, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3315 'dadd' 'tmp_5_7_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3316 [2/5] (8.23ns)   --->   "%tmp_5_7_4 = fadd double %tmp_4_7_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3316 'dadd' 'tmp_5_7_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3317 [3/5] (8.23ns)   --->   "%tmp_5_7_5 = fadd double %tmp_4_7_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3317 'dadd' 'tmp_5_7_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3318 [4/5] (8.23ns)   --->   "%tmp_5_7_6 = fadd double %tmp_4_7_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3318 'dadd' 'tmp_5_7_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 9.80>
ST_84 : Operation 3319 [1/2] (5.20ns)   --->   "%tmp_7_2_7 = fptrunc double %tmp_6_2_7 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3319 'fptrunc' 'tmp_7_2_7' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 3320 [1/1] (0.00ns)   --->   "%V_addr_23 = getelementptr [64 x float]* %V, i64 0, i64 23" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3320 'getelementptr' 'V_addr_23' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 3321 [1/1] (2.32ns)   --->   "store float %tmp_7_2_7, float* %V_addr_23, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3321 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_84 : Operation 3322 [2/2] (5.20ns)   --->   "%tmp_7_3 = fptrunc double %tmp_6_3 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3322 'fptrunc' 'tmp_7_3' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 3323 [1/31] (8.62ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3323 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3324 [2/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3324 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3325 [3/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3325 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3326 [4/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3326 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3327 [5/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3327 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3328 [6/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3328 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3329 [7/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3329 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3330 [8/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3330 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3331 [9/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3331 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3332 [10/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3332 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3333 [11/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3333 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3334 [12/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3334 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3335 [13/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3335 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3336 [14/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3336 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3337 [15/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3337 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3338 [16/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3338 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3339 [17/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3339 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3340 [18/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3340 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3341 [19/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3341 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3342 [20/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3342 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3343 [21/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3343 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3344 [22/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3344 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3345 [23/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3345 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3346 [24/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3346 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3347 [25/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3347 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3348 [26/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3348 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3349 [27/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3349 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3350 [28/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3350 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3351 [29/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3351 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3352 [30/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3352 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3353 [31/31] (9.80ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3353 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3354 [1/5] (8.23ns)   --->   "%tmp_5_7_4 = fadd double %tmp_4_7_4, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3354 'dadd' 'tmp_5_7_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3355 [2/5] (8.23ns)   --->   "%tmp_5_7_5 = fadd double %tmp_4_7_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3355 'dadd' 'tmp_5_7_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3356 [3/5] (8.23ns)   --->   "%tmp_5_7_6 = fadd double %tmp_4_7_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3356 'dadd' 'tmp_5_7_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 9.80>
ST_85 : Operation 3357 [1/2] (5.20ns)   --->   "%tmp_7_3 = fptrunc double %tmp_6_3 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3357 'fptrunc' 'tmp_7_3' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 3358 [1/1] (0.00ns)   --->   "%V_addr_24 = getelementptr [64 x float]* %V, i64 0, i64 24" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3358 'getelementptr' 'V_addr_24' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3359 [1/1] (2.32ns)   --->   "store float %tmp_7_3, float* %V_addr_24, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3359 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_85 : Operation 3360 [2/2] (5.20ns)   --->   "%tmp_7_3_1 = fptrunc double %tmp_6_3_1 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3360 'fptrunc' 'tmp_7_3_1' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 3361 [1/31] (8.62ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3361 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3362 [2/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3362 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3363 [3/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3363 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3364 [4/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3364 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3365 [5/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3365 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3366 [6/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3366 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3367 [7/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3367 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3368 [8/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3368 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3369 [9/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3369 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3370 [10/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3370 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3371 [11/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3371 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3372 [12/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3372 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3373 [13/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3373 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3374 [14/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3374 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3375 [15/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3375 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3376 [16/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3376 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3377 [17/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3377 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3378 [18/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3378 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3379 [19/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3379 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3380 [20/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3380 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3381 [21/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3381 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3382 [22/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3382 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3383 [23/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3383 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3384 [24/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3384 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3385 [25/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3385 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3386 [26/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3386 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3387 [27/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3387 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3388 [28/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3388 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3389 [29/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3389 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3390 [30/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3390 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3391 [31/31] (9.80ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3391 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3392 [1/5] (8.23ns)   --->   "%tmp_5_7_5 = fadd double %tmp_4_7_5, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3392 'dadd' 'tmp_5_7_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3393 [2/5] (8.23ns)   --->   "%tmp_5_7_6 = fadd double %tmp_4_7_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3393 'dadd' 'tmp_5_7_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 9.80>
ST_86 : Operation 3394 [1/2] (5.20ns)   --->   "%tmp_7_3_1 = fptrunc double %tmp_6_3_1 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3394 'fptrunc' 'tmp_7_3_1' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 3395 [1/1] (0.00ns)   --->   "%V_addr_25 = getelementptr [64 x float]* %V, i64 0, i64 25" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3395 'getelementptr' 'V_addr_25' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 3396 [1/1] (2.32ns)   --->   "store float %tmp_7_3_1, float* %V_addr_25, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3396 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_86 : Operation 3397 [2/2] (5.20ns)   --->   "%tmp_7_3_2 = fptrunc double %tmp_6_3_2 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3397 'fptrunc' 'tmp_7_3_2' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 3398 [1/31] (8.62ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3398 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3399 [2/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3399 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3400 [3/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3400 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3401 [4/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3401 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3402 [5/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3402 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3403 [6/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3403 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3404 [7/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3404 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3405 [8/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3405 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3406 [9/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3406 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3407 [10/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3407 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3408 [11/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3408 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3409 [12/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3409 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3410 [13/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3410 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3411 [14/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3411 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3412 [15/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3412 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3413 [16/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3413 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3414 [17/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3414 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3415 [18/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3415 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3416 [19/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3416 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3417 [20/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3417 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3418 [21/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3418 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3419 [22/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3419 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3420 [23/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3420 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3421 [24/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3421 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3422 [25/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3422 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3423 [26/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3423 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3424 [27/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3424 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3425 [28/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3425 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3426 [29/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3426 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3427 [30/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3427 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3428 [31/31] (9.80ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3428 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3429 [1/5] (8.23ns)   --->   "%tmp_5_7_6 = fadd double %tmp_4_7_6, 1.000000e+00" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3429 'dadd' 'tmp_5_7_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 9.80>
ST_87 : Operation 3430 [1/2] (5.20ns)   --->   "%tmp_7_3_2 = fptrunc double %tmp_6_3_2 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3430 'fptrunc' 'tmp_7_3_2' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 3431 [1/1] (0.00ns)   --->   "%V_addr_26 = getelementptr [64 x float]* %V, i64 0, i64 26" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3431 'getelementptr' 'V_addr_26' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 3432 [1/1] (2.32ns)   --->   "store float %tmp_7_3_2, float* %V_addr_26, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3432 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_87 : Operation 3433 [2/2] (5.20ns)   --->   "%tmp_7_3_4 = fptrunc double %tmp_6_3_4 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3433 'fptrunc' 'tmp_7_3_4' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 3434 [1/31] (8.62ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3434 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3435 [2/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3435 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3436 [3/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3436 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3437 [4/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3437 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3438 [5/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3438 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3439 [6/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3439 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3440 [7/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3440 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3441 [8/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3441 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3442 [9/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3442 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3443 [10/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3443 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3444 [11/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3444 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3445 [12/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3445 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3446 [13/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3446 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3447 [14/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3447 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3448 [15/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3448 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3449 [16/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3449 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3450 [17/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3450 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3451 [18/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3451 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3452 [19/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3452 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3453 [20/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3453 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3454 [21/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3454 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3455 [22/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3455 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3456 [23/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3456 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3457 [24/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3457 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3458 [25/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3458 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3459 [26/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3459 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3460 [27/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3460 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3461 [28/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3461 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3462 [29/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3462 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3463 [30/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3463 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3464 [31/31] (9.80ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3464 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 9.80> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 8.62>
ST_88 : Operation 3465 [1/2] (5.20ns)   --->   "%tmp_7_3_4 = fptrunc double %tmp_6_3_4 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3465 'fptrunc' 'tmp_7_3_4' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 3466 [1/1] (0.00ns)   --->   "%V_addr_28 = getelementptr [64 x float]* %V, i64 0, i64 28" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3466 'getelementptr' 'V_addr_28' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 3467 [1/1] (2.32ns)   --->   "store float %tmp_7_3_4, float* %V_addr_28, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3467 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_88 : Operation 3468 [2/2] (5.20ns)   --->   "%tmp_7_3_5 = fptrunc double %tmp_6_3_5 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3468 'fptrunc' 'tmp_7_3_5' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 3469 [1/31] (8.62ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3469 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3470 [2/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3470 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3471 [3/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3471 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3472 [4/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3472 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3473 [5/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3473 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3474 [6/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3474 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3475 [7/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3475 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3476 [8/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3476 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3477 [9/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3477 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3478 [10/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3478 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3479 [11/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3479 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3480 [12/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3480 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3481 [13/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3481 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3482 [14/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3482 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3483 [15/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3483 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3484 [16/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3484 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3485 [17/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3485 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3486 [18/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3486 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3487 [19/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3487 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3488 [20/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3488 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3489 [21/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3489 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3490 [22/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3490 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3491 [23/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3491 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3492 [24/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3492 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3493 [25/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3493 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3494 [26/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3494 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3495 [27/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3495 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3496 [28/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3496 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3497 [29/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3497 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3498 [30/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3498 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 8.62>
ST_89 : Operation 3499 [1/2] (5.20ns)   --->   "%tmp_7_3_5 = fptrunc double %tmp_6_3_5 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3499 'fptrunc' 'tmp_7_3_5' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 3500 [1/1] (0.00ns)   --->   "%V_addr_29 = getelementptr [64 x float]* %V, i64 0, i64 29" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3500 'getelementptr' 'V_addr_29' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 3501 [1/1] (2.32ns)   --->   "store float %tmp_7_3_5, float* %V_addr_29, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3501 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_89 : Operation 3502 [2/2] (5.20ns)   --->   "%tmp_7_3_6 = fptrunc double %tmp_6_3_6 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3502 'fptrunc' 'tmp_7_3_6' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 3503 [1/31] (8.62ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3503 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3504 [2/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3504 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3505 [3/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3505 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3506 [4/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3506 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3507 [5/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3507 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3508 [6/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3508 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3509 [7/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3509 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3510 [8/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3510 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3511 [9/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3511 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3512 [10/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3512 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3513 [11/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3513 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3514 [12/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3514 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3515 [13/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3515 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3516 [14/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3516 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3517 [15/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3517 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3518 [16/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3518 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3519 [17/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3519 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3520 [18/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3520 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3521 [19/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3521 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3522 [20/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3522 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3523 [21/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3523 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3524 [22/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3524 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3525 [23/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3525 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3526 [24/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3526 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3527 [25/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3527 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3528 [26/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3528 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3529 [27/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3529 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3530 [28/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3530 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3531 [29/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3531 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 8.62>
ST_90 : Operation 3532 [1/2] (5.20ns)   --->   "%tmp_7_3_6 = fptrunc double %tmp_6_3_6 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3532 'fptrunc' 'tmp_7_3_6' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 3533 [1/1] (0.00ns)   --->   "%V_addr_30 = getelementptr [64 x float]* %V, i64 0, i64 30" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3533 'getelementptr' 'V_addr_30' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 3534 [1/1] (2.32ns)   --->   "store float %tmp_7_3_6, float* %V_addr_30, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3534 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_90 : Operation 3535 [2/2] (5.20ns)   --->   "%tmp_7_3_7 = fptrunc double %tmp_6_3_7 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3535 'fptrunc' 'tmp_7_3_7' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 3536 [1/31] (8.62ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3536 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3537 [2/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3537 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3538 [3/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3538 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3539 [4/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3539 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3540 [5/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3540 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3541 [6/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3541 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3542 [7/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3542 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3543 [8/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3543 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3544 [9/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3544 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3545 [10/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3545 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3546 [11/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3546 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3547 [12/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3547 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3548 [13/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3548 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3549 [14/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3549 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3550 [15/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3550 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3551 [16/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3551 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3552 [17/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3552 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3553 [18/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3553 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3554 [19/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3554 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3555 [20/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3555 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3556 [21/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3556 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3557 [22/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3557 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3558 [23/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3558 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3559 [24/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3559 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3560 [25/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3560 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3561 [26/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3561 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3562 [27/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3562 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3563 [28/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3563 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 8.62>
ST_91 : Operation 3564 [1/2] (5.20ns)   --->   "%tmp_7_3_7 = fptrunc double %tmp_6_3_7 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3564 'fptrunc' 'tmp_7_3_7' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 3565 [1/1] (0.00ns)   --->   "%V_addr_31 = getelementptr [64 x float]* %V, i64 0, i64 31" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3565 'getelementptr' 'V_addr_31' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 3566 [1/1] (2.32ns)   --->   "store float %tmp_7_3_7, float* %V_addr_31, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3566 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_91 : Operation 3567 [2/2] (5.20ns)   --->   "%tmp_7_4 = fptrunc double %tmp_6_4 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3567 'fptrunc' 'tmp_7_4' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 3568 [1/31] (8.62ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3568 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3569 [2/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3569 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3570 [3/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3570 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3571 [4/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3571 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3572 [5/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3572 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3573 [6/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3573 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3574 [7/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3574 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3575 [8/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3575 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3576 [9/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3576 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3577 [10/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3577 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3578 [11/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3578 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3579 [12/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3579 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3580 [13/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3580 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3581 [14/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3581 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3582 [15/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3582 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3583 [16/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3583 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3584 [17/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3584 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3585 [18/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3585 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3586 [19/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3586 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3587 [20/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3587 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3588 [21/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3588 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3589 [22/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3589 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3590 [23/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3590 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3591 [24/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3591 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3592 [25/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3592 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3593 [26/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3593 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3594 [27/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3594 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 8.62>
ST_92 : Operation 3595 [1/2] (5.20ns)   --->   "%tmp_7_4 = fptrunc double %tmp_6_4 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3595 'fptrunc' 'tmp_7_4' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 3596 [1/1] (0.00ns)   --->   "%V_addr_32 = getelementptr [64 x float]* %V, i64 0, i64 32" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3596 'getelementptr' 'V_addr_32' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 3597 [1/1] (2.32ns)   --->   "store float %tmp_7_4, float* %V_addr_32, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3597 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_92 : Operation 3598 [2/2] (5.20ns)   --->   "%tmp_7_4_1 = fptrunc double %tmp_6_4_1 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3598 'fptrunc' 'tmp_7_4_1' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 3599 [1/31] (8.62ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3599 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3600 [2/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3600 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3601 [3/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3601 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3602 [4/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3602 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3603 [5/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3603 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3604 [6/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3604 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3605 [7/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3605 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3606 [8/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3606 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3607 [9/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3607 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3608 [10/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3608 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3609 [11/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3609 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3610 [12/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3610 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3611 [13/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3611 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3612 [14/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3612 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3613 [15/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3613 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3614 [16/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3614 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3615 [17/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3615 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3616 [18/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3616 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3617 [19/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3617 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3618 [20/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3618 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3619 [21/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3619 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3620 [22/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3620 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3621 [23/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3621 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3622 [24/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3622 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3623 [25/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3623 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3624 [26/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3624 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 8.62>
ST_93 : Operation 3625 [1/2] (5.20ns)   --->   "%tmp_7_4_1 = fptrunc double %tmp_6_4_1 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3625 'fptrunc' 'tmp_7_4_1' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 3626 [1/1] (0.00ns)   --->   "%V_addr_33 = getelementptr [64 x float]* %V, i64 0, i64 33" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3626 'getelementptr' 'V_addr_33' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 3627 [1/1] (2.32ns)   --->   "store float %tmp_7_4_1, float* %V_addr_33, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3627 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_93 : Operation 3628 [2/2] (5.20ns)   --->   "%tmp_7_4_2 = fptrunc double %tmp_6_4_2 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3628 'fptrunc' 'tmp_7_4_2' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 3629 [1/31] (8.62ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3629 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3630 [2/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3630 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3631 [3/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3631 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3632 [4/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3632 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3633 [5/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3633 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3634 [6/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3634 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3635 [7/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3635 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3636 [8/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3636 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3637 [9/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3637 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3638 [10/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3638 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3639 [11/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3639 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3640 [12/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3640 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3641 [13/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3641 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3642 [14/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3642 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3643 [15/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3643 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3644 [16/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3644 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3645 [17/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3645 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3646 [18/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3646 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3647 [19/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3647 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3648 [20/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3648 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3649 [21/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3649 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3650 [22/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3650 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3651 [23/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3651 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3652 [24/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3652 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3653 [25/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3653 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 8.62>
ST_94 : Operation 3654 [1/2] (5.20ns)   --->   "%tmp_7_4_2 = fptrunc double %tmp_6_4_2 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3654 'fptrunc' 'tmp_7_4_2' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 3655 [1/1] (0.00ns)   --->   "%V_addr_34 = getelementptr [64 x float]* %V, i64 0, i64 34" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3655 'getelementptr' 'V_addr_34' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 3656 [1/1] (2.32ns)   --->   "store float %tmp_7_4_2, float* %V_addr_34, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3656 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_94 : Operation 3657 [2/2] (5.20ns)   --->   "%tmp_7_4_3 = fptrunc double %tmp_6_4_3 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3657 'fptrunc' 'tmp_7_4_3' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 3658 [1/31] (8.62ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3658 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3659 [2/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3659 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3660 [3/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3660 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3661 [4/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3661 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3662 [5/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3662 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3663 [6/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3663 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3664 [7/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3664 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3665 [8/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3665 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3666 [9/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3666 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3667 [10/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3667 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3668 [11/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3668 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3669 [12/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3669 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3670 [13/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3670 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3671 [14/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3671 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3672 [15/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3672 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3673 [16/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3673 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3674 [17/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3674 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3675 [18/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3675 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3676 [19/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3676 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3677 [20/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3677 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3678 [21/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3678 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3679 [22/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3679 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3680 [23/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3680 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3681 [24/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3681 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 8.62>
ST_95 : Operation 3682 [1/2] (5.20ns)   --->   "%tmp_7_4_3 = fptrunc double %tmp_6_4_3 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3682 'fptrunc' 'tmp_7_4_3' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 3683 [1/1] (0.00ns)   --->   "%V_addr_35 = getelementptr [64 x float]* %V, i64 0, i64 35" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3683 'getelementptr' 'V_addr_35' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 3684 [1/1] (2.32ns)   --->   "store float %tmp_7_4_3, float* %V_addr_35, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3684 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_95 : Operation 3685 [2/2] (5.20ns)   --->   "%tmp_7_4_5 = fptrunc double %tmp_6_4_5 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3685 'fptrunc' 'tmp_7_4_5' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 3686 [1/31] (8.62ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3686 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3687 [2/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3687 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3688 [3/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3688 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3689 [4/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3689 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3690 [5/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3690 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3691 [6/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3691 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3692 [7/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3692 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3693 [8/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3693 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3694 [9/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3694 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3695 [10/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3695 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3696 [11/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3696 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3697 [12/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3697 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3698 [13/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3698 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3699 [14/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3699 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3700 [15/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3700 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3701 [16/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3701 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3702 [17/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3702 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3703 [18/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3703 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3704 [19/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3704 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3705 [20/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3705 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3706 [21/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3706 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3707 [22/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3707 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3708 [23/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3708 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 8.62>
ST_96 : Operation 3709 [1/2] (5.20ns)   --->   "%tmp_7_4_5 = fptrunc double %tmp_6_4_5 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3709 'fptrunc' 'tmp_7_4_5' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 3710 [1/1] (0.00ns)   --->   "%V_addr_37 = getelementptr [64 x float]* %V, i64 0, i64 37" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3710 'getelementptr' 'V_addr_37' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 3711 [1/1] (2.32ns)   --->   "store float %tmp_7_4_5, float* %V_addr_37, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3711 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_96 : Operation 3712 [2/2] (5.20ns)   --->   "%tmp_7_4_6 = fptrunc double %tmp_6_4_6 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3712 'fptrunc' 'tmp_7_4_6' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 3713 [1/31] (8.62ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3713 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3714 [2/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3714 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3715 [3/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3715 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3716 [4/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3716 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3717 [5/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3717 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3718 [6/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3718 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3719 [7/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3719 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3720 [8/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3720 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3721 [9/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3721 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3722 [10/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3722 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3723 [11/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3723 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3724 [12/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3724 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3725 [13/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3725 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3726 [14/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3726 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3727 [15/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3727 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3728 [16/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3728 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3729 [17/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3729 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3730 [18/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3730 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3731 [19/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3731 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3732 [20/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3732 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3733 [21/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3733 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3734 [22/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3734 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 8.62>
ST_97 : Operation 3735 [1/2] (5.20ns)   --->   "%tmp_7_4_6 = fptrunc double %tmp_6_4_6 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3735 'fptrunc' 'tmp_7_4_6' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 3736 [1/1] (0.00ns)   --->   "%V_addr_38 = getelementptr [64 x float]* %V, i64 0, i64 38" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3736 'getelementptr' 'V_addr_38' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 3737 [1/1] (2.32ns)   --->   "store float %tmp_7_4_6, float* %V_addr_38, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3737 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_97 : Operation 3738 [2/2] (5.20ns)   --->   "%tmp_7_4_7 = fptrunc double %tmp_6_4_7 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3738 'fptrunc' 'tmp_7_4_7' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 3739 [1/31] (8.62ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3739 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3740 [2/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3740 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3741 [3/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3741 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3742 [4/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3742 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3743 [5/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3743 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3744 [6/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3744 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3745 [7/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3745 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3746 [8/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3746 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3747 [9/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3747 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3748 [10/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3748 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3749 [11/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3749 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3750 [12/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3750 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3751 [13/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3751 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3752 [14/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3752 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3753 [15/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3753 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3754 [16/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3754 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3755 [17/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3755 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3756 [18/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3756 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3757 [19/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3757 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3758 [20/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3758 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3759 [21/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3759 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 8.62>
ST_98 : Operation 3760 [1/2] (5.20ns)   --->   "%tmp_7_4_7 = fptrunc double %tmp_6_4_7 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3760 'fptrunc' 'tmp_7_4_7' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 3761 [1/1] (0.00ns)   --->   "%V_addr_39 = getelementptr [64 x float]* %V, i64 0, i64 39" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3761 'getelementptr' 'V_addr_39' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 3762 [1/1] (2.32ns)   --->   "store float %tmp_7_4_7, float* %V_addr_39, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3762 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_98 : Operation 3763 [2/2] (5.20ns)   --->   "%tmp_7_5 = fptrunc double %tmp_6_5 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3763 'fptrunc' 'tmp_7_5' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 3764 [1/31] (8.62ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3764 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3765 [2/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3765 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3766 [3/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3766 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3767 [4/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3767 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3768 [5/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3768 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3769 [6/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3769 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3770 [7/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3770 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3771 [8/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3771 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3772 [9/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3772 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3773 [10/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3773 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3774 [11/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3774 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3775 [12/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3775 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3776 [13/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3776 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3777 [14/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3777 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3778 [15/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3778 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3779 [16/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3779 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3780 [17/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3780 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3781 [18/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3781 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3782 [19/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3782 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3783 [20/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3783 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 8.62>
ST_99 : Operation 3784 [1/2] (5.20ns)   --->   "%tmp_7_5 = fptrunc double %tmp_6_5 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3784 'fptrunc' 'tmp_7_5' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_99 : Operation 3785 [1/1] (0.00ns)   --->   "%V_addr_40 = getelementptr [64 x float]* %V, i64 0, i64 40" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3785 'getelementptr' 'V_addr_40' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3786 [1/1] (2.32ns)   --->   "store float %tmp_7_5, float* %V_addr_40, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3786 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_99 : Operation 3787 [2/2] (5.20ns)   --->   "%tmp_7_5_1 = fptrunc double %tmp_6_5_1 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3787 'fptrunc' 'tmp_7_5_1' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_99 : Operation 3788 [1/31] (8.62ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3788 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3789 [2/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3789 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3790 [3/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3790 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3791 [4/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3791 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3792 [5/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3792 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3793 [6/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3793 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3794 [7/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3794 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3795 [8/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3795 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3796 [9/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3796 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3797 [10/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3797 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3798 [11/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3798 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3799 [12/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3799 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3800 [13/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3800 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3801 [14/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3801 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3802 [15/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3802 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3803 [16/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3803 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3804 [17/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3804 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3805 [18/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3805 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3806 [19/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3806 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 8.62>
ST_100 : Operation 3807 [1/2] (5.20ns)   --->   "%tmp_7_5_1 = fptrunc double %tmp_6_5_1 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3807 'fptrunc' 'tmp_7_5_1' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_100 : Operation 3808 [1/1] (0.00ns)   --->   "%V_addr_41 = getelementptr [64 x float]* %V, i64 0, i64 41" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3808 'getelementptr' 'V_addr_41' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 3809 [1/1] (2.32ns)   --->   "store float %tmp_7_5_1, float* %V_addr_41, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3809 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_100 : Operation 3810 [2/2] (5.20ns)   --->   "%tmp_7_5_2 = fptrunc double %tmp_6_5_2 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3810 'fptrunc' 'tmp_7_5_2' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_100 : Operation 3811 [1/31] (8.62ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3811 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3812 [2/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3812 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3813 [3/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3813 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3814 [4/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3814 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3815 [5/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3815 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3816 [6/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3816 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3817 [7/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3817 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3818 [8/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3818 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3819 [9/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3819 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3820 [10/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3820 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3821 [11/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3821 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3822 [12/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3822 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3823 [13/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3823 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3824 [14/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3824 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3825 [15/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3825 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3826 [16/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3826 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3827 [17/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3827 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3828 [18/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3828 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 8.62>
ST_101 : Operation 3829 [1/2] (5.20ns)   --->   "%tmp_7_5_2 = fptrunc double %tmp_6_5_2 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3829 'fptrunc' 'tmp_7_5_2' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 3830 [1/1] (0.00ns)   --->   "%V_addr_42 = getelementptr [64 x float]* %V, i64 0, i64 42" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3830 'getelementptr' 'V_addr_42' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 3831 [1/1] (2.32ns)   --->   "store float %tmp_7_5_2, float* %V_addr_42, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3831 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_101 : Operation 3832 [2/2] (5.20ns)   --->   "%tmp_7_5_3 = fptrunc double %tmp_6_5_3 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3832 'fptrunc' 'tmp_7_5_3' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 3833 [1/31] (8.62ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3833 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3834 [2/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3834 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3835 [3/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3835 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3836 [4/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3836 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3837 [5/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3837 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3838 [6/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3838 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3839 [7/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3839 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3840 [8/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3840 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3841 [9/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3841 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3842 [10/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3842 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3843 [11/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3843 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3844 [12/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3844 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3845 [13/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3845 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3846 [14/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3846 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3847 [15/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3847 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3848 [16/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3848 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3849 [17/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3849 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 8.62>
ST_102 : Operation 3850 [1/2] (5.20ns)   --->   "%tmp_7_5_3 = fptrunc double %tmp_6_5_3 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3850 'fptrunc' 'tmp_7_5_3' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 3851 [1/1] (0.00ns)   --->   "%V_addr_43 = getelementptr [64 x float]* %V, i64 0, i64 43" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3851 'getelementptr' 'V_addr_43' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 3852 [1/1] (2.32ns)   --->   "store float %tmp_7_5_3, float* %V_addr_43, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3852 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_102 : Operation 3853 [2/2] (5.20ns)   --->   "%tmp_7_5_4 = fptrunc double %tmp_6_5_4 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3853 'fptrunc' 'tmp_7_5_4' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 3854 [1/31] (8.62ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3854 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3855 [2/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3855 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3856 [3/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3856 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3857 [4/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3857 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3858 [5/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3858 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3859 [6/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3859 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3860 [7/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3860 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3861 [8/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3861 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3862 [9/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3862 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3863 [10/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3863 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3864 [11/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3864 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3865 [12/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3865 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3866 [13/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3866 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3867 [14/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3867 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3868 [15/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3868 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3869 [16/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3869 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 8.62>
ST_103 : Operation 3870 [1/2] (5.20ns)   --->   "%tmp_7_5_4 = fptrunc double %tmp_6_5_4 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3870 'fptrunc' 'tmp_7_5_4' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 3871 [1/1] (0.00ns)   --->   "%V_addr_44 = getelementptr [64 x float]* %V, i64 0, i64 44" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3871 'getelementptr' 'V_addr_44' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3872 [1/1] (2.32ns)   --->   "store float %tmp_7_5_4, float* %V_addr_44, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3872 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_103 : Operation 3873 [2/2] (5.20ns)   --->   "%tmp_7_5_6 = fptrunc double %tmp_6_5_6 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3873 'fptrunc' 'tmp_7_5_6' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 3874 [1/31] (8.62ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3874 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3875 [2/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3875 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3876 [3/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3876 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3877 [4/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3877 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3878 [5/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3878 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3879 [6/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3879 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3880 [7/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3880 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3881 [8/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3881 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3882 [9/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3882 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3883 [10/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3883 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3884 [11/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3884 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3885 [12/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3885 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3886 [13/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3886 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3887 [14/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3887 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3888 [15/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3888 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 8.62>
ST_104 : Operation 3889 [1/2] (5.20ns)   --->   "%tmp_7_5_6 = fptrunc double %tmp_6_5_6 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3889 'fptrunc' 'tmp_7_5_6' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 3890 [1/1] (0.00ns)   --->   "%V_addr_46 = getelementptr [64 x float]* %V, i64 0, i64 46" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3890 'getelementptr' 'V_addr_46' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3891 [1/1] (2.32ns)   --->   "store float %tmp_7_5_6, float* %V_addr_46, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3891 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_104 : Operation 3892 [2/2] (5.20ns)   --->   "%tmp_7_5_7 = fptrunc double %tmp_6_5_7 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3892 'fptrunc' 'tmp_7_5_7' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 3893 [1/31] (8.62ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3893 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3894 [2/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3894 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3895 [3/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3895 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3896 [4/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3896 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3897 [5/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3897 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3898 [6/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3898 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3899 [7/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3899 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3900 [8/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3900 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3901 [9/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3901 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3902 [10/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3902 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3903 [11/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3903 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3904 [12/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3904 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3905 [13/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3905 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3906 [14/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3906 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 8.62>
ST_105 : Operation 3907 [1/2] (5.20ns)   --->   "%tmp_7_5_7 = fptrunc double %tmp_6_5_7 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3907 'fptrunc' 'tmp_7_5_7' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 3908 [1/1] (0.00ns)   --->   "%V_addr_47 = getelementptr [64 x float]* %V, i64 0, i64 47" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3908 'getelementptr' 'V_addr_47' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3909 [1/1] (2.32ns)   --->   "store float %tmp_7_5_7, float* %V_addr_47, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3909 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_105 : Operation 3910 [2/2] (5.20ns)   --->   "%tmp_7_6 = fptrunc double %tmp_6_6 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3910 'fptrunc' 'tmp_7_6' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 3911 [1/31] (8.62ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3911 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3912 [2/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3912 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3913 [3/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3913 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3914 [4/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3914 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3915 [5/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3915 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3916 [6/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3916 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3917 [7/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3917 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3918 [8/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3918 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3919 [9/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3919 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3920 [10/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3920 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3921 [11/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3921 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3922 [12/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3922 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3923 [13/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3923 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 8.62>
ST_106 : Operation 3924 [1/2] (5.20ns)   --->   "%tmp_7_6 = fptrunc double %tmp_6_6 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3924 'fptrunc' 'tmp_7_6' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_106 : Operation 3925 [1/1] (0.00ns)   --->   "%V_addr_48 = getelementptr [64 x float]* %V, i64 0, i64 48" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3925 'getelementptr' 'V_addr_48' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3926 [1/1] (2.32ns)   --->   "store float %tmp_7_6, float* %V_addr_48, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3926 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_106 : Operation 3927 [2/2] (5.20ns)   --->   "%tmp_7_6_1 = fptrunc double %tmp_6_6_1 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3927 'fptrunc' 'tmp_7_6_1' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_106 : Operation 3928 [1/31] (8.62ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3928 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 3929 [2/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3929 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 3930 [3/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3930 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 3931 [4/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3931 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 3932 [5/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3932 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 3933 [6/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3933 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 3934 [7/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3934 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 3935 [8/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3935 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 3936 [9/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3936 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 3937 [10/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3937 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 3938 [11/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3938 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 3939 [12/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3939 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 8.62>
ST_107 : Operation 3940 [1/2] (5.20ns)   --->   "%tmp_7_6_1 = fptrunc double %tmp_6_6_1 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3940 'fptrunc' 'tmp_7_6_1' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 3941 [1/1] (0.00ns)   --->   "%V_addr_49 = getelementptr [64 x float]* %V, i64 0, i64 49" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3941 'getelementptr' 'V_addr_49' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3942 [1/1] (2.32ns)   --->   "store float %tmp_7_6_1, float* %V_addr_49, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3942 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_107 : Operation 3943 [2/2] (5.20ns)   --->   "%tmp_7_6_2 = fptrunc double %tmp_6_6_2 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3943 'fptrunc' 'tmp_7_6_2' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 3944 [1/31] (8.62ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3944 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 3945 [2/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3945 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 3946 [3/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3946 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 3947 [4/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3947 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 3948 [5/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3948 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 3949 [6/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3949 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 3950 [7/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3950 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 3951 [8/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3951 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 3952 [9/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3952 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 3953 [10/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3953 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 3954 [11/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3954 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 8.62>
ST_108 : Operation 3955 [1/2] (5.20ns)   --->   "%tmp_7_6_2 = fptrunc double %tmp_6_6_2 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3955 'fptrunc' 'tmp_7_6_2' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_108 : Operation 3956 [1/1] (0.00ns)   --->   "%V_addr_50 = getelementptr [64 x float]* %V, i64 0, i64 50" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3956 'getelementptr' 'V_addr_50' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3957 [1/1] (2.32ns)   --->   "store float %tmp_7_6_2, float* %V_addr_50, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3957 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_108 : Operation 3958 [2/2] (5.20ns)   --->   "%tmp_7_6_3 = fptrunc double %tmp_6_6_3 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3958 'fptrunc' 'tmp_7_6_3' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_108 : Operation 3959 [1/31] (8.62ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3959 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 3960 [2/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3960 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 3961 [3/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3961 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 3962 [4/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3962 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 3963 [5/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3963 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 3964 [6/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3964 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 3965 [7/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3965 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 3966 [8/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3966 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 3967 [9/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3967 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 3968 [10/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3968 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 8.62>
ST_109 : Operation 3969 [1/2] (5.20ns)   --->   "%tmp_7_6_3 = fptrunc double %tmp_6_6_3 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3969 'fptrunc' 'tmp_7_6_3' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_109 : Operation 3970 [1/1] (0.00ns)   --->   "%V_addr_51 = getelementptr [64 x float]* %V, i64 0, i64 51" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3970 'getelementptr' 'V_addr_51' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 3971 [1/1] (2.32ns)   --->   "store float %tmp_7_6_3, float* %V_addr_51, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3971 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_109 : Operation 3972 [2/2] (5.20ns)   --->   "%tmp_7_6_4 = fptrunc double %tmp_6_6_4 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3972 'fptrunc' 'tmp_7_6_4' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_109 : Operation 3973 [1/31] (8.62ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3973 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 3974 [2/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3974 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 3975 [3/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3975 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 3976 [4/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3976 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 3977 [5/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3977 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 3978 [6/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3978 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 3979 [7/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3979 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 3980 [8/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3980 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 3981 [9/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3981 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 8.62>
ST_110 : Operation 3982 [1/2] (5.20ns)   --->   "%tmp_7_6_4 = fptrunc double %tmp_6_6_4 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3982 'fptrunc' 'tmp_7_6_4' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_110 : Operation 3983 [1/1] (0.00ns)   --->   "%V_addr_52 = getelementptr [64 x float]* %V, i64 0, i64 52" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3983 'getelementptr' 'V_addr_52' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 3984 [1/1] (2.32ns)   --->   "store float %tmp_7_6_4, float* %V_addr_52, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3984 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_110 : Operation 3985 [2/2] (5.20ns)   --->   "%tmp_7_6_5 = fptrunc double %tmp_6_6_5 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3985 'fptrunc' 'tmp_7_6_5' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_110 : Operation 3986 [1/31] (8.62ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3986 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 3987 [2/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3987 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 3988 [3/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3988 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 3989 [4/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3989 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 3990 [5/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3990 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 3991 [6/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3991 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 3992 [7/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3992 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 3993 [8/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3993 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 8.62>
ST_111 : Operation 3994 [1/2] (5.20ns)   --->   "%tmp_7_6_5 = fptrunc double %tmp_6_6_5 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3994 'fptrunc' 'tmp_7_6_5' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_111 : Operation 3995 [1/1] (0.00ns)   --->   "%V_addr_53 = getelementptr [64 x float]* %V, i64 0, i64 53" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3995 'getelementptr' 'V_addr_53' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 3996 [1/1] (2.32ns)   --->   "store float %tmp_7_6_5, float* %V_addr_53, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3996 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_111 : Operation 3997 [2/2] (5.20ns)   --->   "%tmp_7_6_7 = fptrunc double %tmp_6_6_7 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3997 'fptrunc' 'tmp_7_6_7' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_111 : Operation 3998 [1/31] (8.62ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3998 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 3999 [2/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 3999 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 4000 [3/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4000 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 4001 [4/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4001 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 4002 [5/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4002 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 4003 [6/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4003 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 4004 [7/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4004 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 8.62>
ST_112 : Operation 4005 [1/2] (5.20ns)   --->   "%tmp_7_6_7 = fptrunc double %tmp_6_6_7 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4005 'fptrunc' 'tmp_7_6_7' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_112 : Operation 4006 [1/1] (0.00ns)   --->   "%V_addr_55 = getelementptr [64 x float]* %V, i64 0, i64 55" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4006 'getelementptr' 'V_addr_55' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 4007 [1/1] (2.32ns)   --->   "store float %tmp_7_6_7, float* %V_addr_55, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4007 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_112 : Operation 4008 [2/2] (5.20ns)   --->   "%tmp_7_7 = fptrunc double %tmp_6_7 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4008 'fptrunc' 'tmp_7_7' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_112 : Operation 4009 [1/31] (8.62ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4009 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 4010 [2/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4010 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 4011 [3/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4011 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 4012 [4/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4012 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 4013 [5/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4013 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 4014 [6/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4014 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 8.62>
ST_113 : Operation 4015 [1/2] (5.20ns)   --->   "%tmp_7_7 = fptrunc double %tmp_6_7 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4015 'fptrunc' 'tmp_7_7' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_113 : Operation 4016 [1/1] (0.00ns)   --->   "%V_addr_56 = getelementptr [64 x float]* %V, i64 0, i64 56" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4016 'getelementptr' 'V_addr_56' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 4017 [1/1] (2.32ns)   --->   "store float %tmp_7_7, float* %V_addr_56, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4017 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_113 : Operation 4018 [2/2] (5.20ns)   --->   "%tmp_7_7_1 = fptrunc double %tmp_6_7_1 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4018 'fptrunc' 'tmp_7_7_1' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_113 : Operation 4019 [1/31] (8.62ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4019 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 4020 [2/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4020 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 4021 [3/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4021 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 4022 [4/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4022 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 4023 [5/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4023 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 8.62>
ST_114 : Operation 4024 [1/2] (5.20ns)   --->   "%tmp_7_7_1 = fptrunc double %tmp_6_7_1 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4024 'fptrunc' 'tmp_7_7_1' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_114 : Operation 4025 [1/1] (0.00ns)   --->   "%V_addr_57 = getelementptr [64 x float]* %V, i64 0, i64 57" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4025 'getelementptr' 'V_addr_57' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 4026 [1/1] (2.32ns)   --->   "store float %tmp_7_7_1, float* %V_addr_57, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4026 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_114 : Operation 4027 [2/2] (5.20ns)   --->   "%tmp_7_7_2 = fptrunc double %tmp_6_7_2 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4027 'fptrunc' 'tmp_7_7_2' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_114 : Operation 4028 [1/31] (8.62ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4028 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 4029 [2/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4029 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 4030 [3/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4030 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 4031 [4/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4031 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 8.62>
ST_115 : Operation 4032 [1/2] (5.20ns)   --->   "%tmp_7_7_2 = fptrunc double %tmp_6_7_2 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4032 'fptrunc' 'tmp_7_7_2' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_115 : Operation 4033 [1/1] (0.00ns)   --->   "%V_addr_58 = getelementptr [64 x float]* %V, i64 0, i64 58" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4033 'getelementptr' 'V_addr_58' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 4034 [1/1] (2.32ns)   --->   "store float %tmp_7_7_2, float* %V_addr_58, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4034 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_115 : Operation 4035 [2/2] (5.20ns)   --->   "%tmp_7_7_3 = fptrunc double %tmp_6_7_3 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4035 'fptrunc' 'tmp_7_7_3' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_115 : Operation 4036 [1/31] (8.62ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4036 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 4037 [2/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4037 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 4038 [3/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4038 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 8.62>
ST_116 : Operation 4039 [1/2] (5.20ns)   --->   "%tmp_7_7_3 = fptrunc double %tmp_6_7_3 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4039 'fptrunc' 'tmp_7_7_3' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_116 : Operation 4040 [1/1] (0.00ns)   --->   "%V_addr_59 = getelementptr [64 x float]* %V, i64 0, i64 59" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4040 'getelementptr' 'V_addr_59' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 4041 [1/1] (2.32ns)   --->   "store float %tmp_7_7_3, float* %V_addr_59, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4041 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_116 : Operation 4042 [2/2] (5.20ns)   --->   "%tmp_7_7_4 = fptrunc double %tmp_6_7_4 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4042 'fptrunc' 'tmp_7_7_4' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_116 : Operation 4043 [1/31] (8.62ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4043 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 4044 [2/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4044 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 8.62>
ST_117 : Operation 4045 [1/2] (5.20ns)   --->   "%tmp_7_7_4 = fptrunc double %tmp_6_7_4 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4045 'fptrunc' 'tmp_7_7_4' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_117 : Operation 4046 [1/1] (0.00ns)   --->   "%V_addr_60 = getelementptr [64 x float]* %V, i64 0, i64 60" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4046 'getelementptr' 'V_addr_60' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 4047 [1/1] (2.32ns)   --->   "store float %tmp_7_7_4, float* %V_addr_60, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4047 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_117 : Operation 4048 [2/2] (5.20ns)   --->   "%tmp_7_7_5 = fptrunc double %tmp_6_7_5 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4048 'fptrunc' 'tmp_7_7_5' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_117 : Operation 4049 [1/31] (8.62ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4049 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 7.52>
ST_118 : Operation 4050 [1/2] (5.20ns)   --->   "%tmp_7_7_5 = fptrunc double %tmp_6_7_5 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4050 'fptrunc' 'tmp_7_7_5' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_118 : Operation 4051 [1/1] (0.00ns)   --->   "%V_addr_61 = getelementptr [64 x float]* %V, i64 0, i64 61" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4051 'getelementptr' 'V_addr_61' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 4052 [1/1] (2.32ns)   --->   "store float %tmp_7_7_5, float* %V_addr_61, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4052 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_118 : Operation 4053 [2/2] (5.20ns)   --->   "%tmp_7_7_6 = fptrunc double %tmp_6_7_6 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4053 'fptrunc' 'tmp_7_7_6' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.52>
ST_119 : Operation 4054 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %U) nounwind, !map !13"   --->   Operation 4054 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 4055 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %l) nounwind, !map !19"   --->   Operation 4055 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 4056 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %V) nounwind, !map !25"   --->   Operation 4056 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 4057 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @hnn_fpga_str) nounwind"   --->   Operation 4057 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 4058 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([64 x float]* %V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:6]   --->   Operation 4058 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 4059 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64 x float]* %V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:6]   --->   Operation 4059 'specinterface' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 4060 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float %l, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:7]   --->   Operation 4060 'specinterface' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 4061 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecMemCore([64 x float]* %U, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:8]   --->   Operation 4061 'specmemcore' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 4062 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64 x float]* %U, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:8]   --->   Operation 4062 'specinterface' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 4063 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:9]   --->   Operation 4063 'specinterface' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 4064 [1/2] (5.20ns)   --->   "%tmp_7_7_6 = fptrunc double %tmp_6_7_6 to float" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4064 'fptrunc' 'tmp_7_7_6' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_119 : Operation 4065 [1/1] (0.00ns)   --->   "%V_addr_62 = getelementptr [64 x float]* %V, i64 0, i64 62" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4065 'getelementptr' 'V_addr_62' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 4066 [1/1] (2.32ns)   --->   "store float %tmp_7_7_6, float* %V_addr_62, align 4" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:21]   --->   Operation 4066 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_119 : Operation 4067 [1/1] (0.00ns)   --->   "ret void" [../../../../Desktop/hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 4067 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ U]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ l]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
U_addr            (getelementptr) [ 001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load            (load         ) [ 000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_1          (getelementptr) [ 000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
l_read            (read         ) [ 000011111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000]
bitcast_ln21      (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21          (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_1    (bitcast      ) [ 000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_1          (load         ) [ 000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_2          (getelementptr) [ 000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_2    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_1        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_3    (bitcast      ) [ 000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_2          (load         ) [ 000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_3          (getelementptr) [ 000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_4    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_2        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_5    (bitcast      ) [ 000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_3          (load         ) [ 000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_4          (getelementptr) [ 000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_0_1         (fmul         ) [ 000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_6    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_3        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_7    (bitcast      ) [ 000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_4          (load         ) [ 000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_5          (getelementptr) [ 000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_0_2         (fmul         ) [ 000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_8    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_4        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_9    (bitcast      ) [ 000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_5          (load         ) [ 000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_6          (getelementptr) [ 000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_0_1         (fpext        ) [ 000000000111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_0_3         (fmul         ) [ 000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_10   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_5        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_11   (bitcast      ) [ 000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_6          (load         ) [ 000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_7          (getelementptr) [ 000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_0_2         (fpext        ) [ 000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_0_4         (fmul         ) [ 000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_12   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_6        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_13   (bitcast      ) [ 000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_7          (load         ) [ 000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_8          (getelementptr) [ 000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_0_3         (fpext        ) [ 000000000001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_0_5         (fmul         ) [ 000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_14   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_7        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_15   (bitcast      ) [ 000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_8          (load         ) [ 000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_9          (getelementptr) [ 000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_0_4         (fpext        ) [ 000000000000111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_0_6         (fmul         ) [ 000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_16   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_8        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_17   (bitcast      ) [ 000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_9          (load         ) [ 000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_10         (getelementptr) [ 000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_0_5         (fpext        ) [ 000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_0_7         (fmul         ) [ 000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_18   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_9        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_19   (bitcast      ) [ 000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_10         (load         ) [ 000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_11         (getelementptr) [ 000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_0_6         (fpext        ) [ 000000000000001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_1           (fmul         ) [ 000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_20   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_10       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_21   (bitcast      ) [ 000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_11         (load         ) [ 000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_12         (getelementptr) [ 000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_0_7         (fpext        ) [ 000000000000000111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_1_2         (fmul         ) [ 000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_22   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_11       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_23   (bitcast      ) [ 000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_12         (load         ) [ 000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_13         (getelementptr) [ 000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_1           (fpext        ) [ 000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_1_3         (fmul         ) [ 000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_24   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_12       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_25   (bitcast      ) [ 000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_13         (load         ) [ 000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_14         (getelementptr) [ 000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_1_2         (fpext        ) [ 000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_1_4         (fmul         ) [ 000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_26   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_13       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_27   (bitcast      ) [ 000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_14         (load         ) [ 000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_15         (getelementptr) [ 000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_1_3         (fpext        ) [ 000000000000000000111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_1_5         (fmul         ) [ 000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_28   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_14       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_29   (bitcast      ) [ 000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_15         (load         ) [ 000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_16         (getelementptr) [ 000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_1_4         (fpext        ) [ 000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_1_6         (fmul         ) [ 000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_30   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_15       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_31   (bitcast      ) [ 000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_16         (load         ) [ 000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_17         (getelementptr) [ 000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_1_5         (fpext        ) [ 000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_1_7         (fmul         ) [ 000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_32   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_16       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_33   (bitcast      ) [ 000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_17         (load         ) [ 000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_18         (getelementptr) [ 000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_1_6         (fpext        ) [ 000000000000000000000111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_2           (fmul         ) [ 000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_34   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_17       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_35   (bitcast      ) [ 000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_18         (load         ) [ 000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_19         (getelementptr) [ 000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_1_7         (fpext        ) [ 000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_2_1         (fmul         ) [ 000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_36   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_18       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_37   (bitcast      ) [ 000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_19         (load         ) [ 000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_20         (getelementptr) [ 000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_2           (fpext        ) [ 000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_2_3         (fmul         ) [ 000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_38   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_19       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_39   (bitcast      ) [ 000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_20         (load         ) [ 000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_21         (getelementptr) [ 000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_2_1         (fpext        ) [ 000000000000000000000000111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_2_4         (fmul         ) [ 000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_40   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_20       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_41   (bitcast      ) [ 000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_21         (load         ) [ 000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_22         (getelementptr) [ 000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_2_3         (fpext        ) [ 000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_2_5         (fmul         ) [ 000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_42   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_21       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_43   (bitcast      ) [ 000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_22         (load         ) [ 000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_23         (getelementptr) [ 000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_2_4         (fpext        ) [ 000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_2_6         (fmul         ) [ 000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_44   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_22       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_45   (bitcast      ) [ 000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_23         (load         ) [ 000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_24         (getelementptr) [ 000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_0_1         (dexp         ) [ 000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_2_5         (fpext        ) [ 000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_2_7         (fmul         ) [ 000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_46   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_23       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_47   (bitcast      ) [ 000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_24         (load         ) [ 000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_25         (getelementptr) [ 000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_0_2         (dexp         ) [ 000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_2_6         (fpext        ) [ 000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_3           (fmul         ) [ 000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_48   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_24       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_49   (bitcast      ) [ 000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_25         (load         ) [ 000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_26         (getelementptr) [ 000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_0_3         (dexp         ) [ 000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_2_7         (fpext        ) [ 000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_3_1         (fmul         ) [ 000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_50   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_25       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_51   (bitcast      ) [ 000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_26         (load         ) [ 000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_27         (getelementptr) [ 000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_0_4         (dexp         ) [ 000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_3           (fpext        ) [ 000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_3_2         (fmul         ) [ 000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_52   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_26       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_53   (bitcast      ) [ 000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_27         (load         ) [ 000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_28         (getelementptr) [ 000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_0_5         (dexp         ) [ 000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_3_1         (fpext        ) [ 000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_3_4         (fmul         ) [ 000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_54   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_27       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_55   (bitcast      ) [ 000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_28         (load         ) [ 000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_29         (getelementptr) [ 000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_0_1         (dadd         ) [ 000000000000000000000000000000001111111111111111111111111111111000000000000000000000000000000000000000000000000000000000]
tmp_4_0_6         (dexp         ) [ 000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_3_2         (fpext        ) [ 000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_3_5         (fmul         ) [ 000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_56   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_28       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_57   (bitcast      ) [ 000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_29         (load         ) [ 000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_30         (getelementptr) [ 000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_0_2         (dadd         ) [ 000000000000000000000000000000000111111111111111111111111111111100000000000000000000000000000000000000000000000000000000]
tmp_4_0_7         (dexp         ) [ 000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_3_4         (fpext        ) [ 000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_3_6         (fmul         ) [ 000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_58   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_29       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_59   (bitcast      ) [ 000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_30         (load         ) [ 000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_31         (getelementptr) [ 000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_0_3         (dadd         ) [ 000000000000000000000000000000000011111111111111111111111111111110000000000000000000000000000000000000000000000000000000]
tmp_4_1           (dexp         ) [ 000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_3_5         (fpext        ) [ 000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_3_7         (fmul         ) [ 000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_60   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_30       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_61   (bitcast      ) [ 000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_31         (load         ) [ 000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_32         (getelementptr) [ 000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_0_4         (dadd         ) [ 000000000000000000000000000000000001111111111111111111111111111111000000000000000000000000000000000000000000000000000000]
tmp_4_1_2         (dexp         ) [ 000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_3_6         (fpext        ) [ 000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_4           (fmul         ) [ 000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_62   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_31       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_63   (bitcast      ) [ 000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_32         (load         ) [ 000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_33         (getelementptr) [ 000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_0_5         (dadd         ) [ 000000000000000000000000000000000000111111111111111111111111111111100000000000000000000000000000000000000000000000000000]
tmp_4_1_3         (dexp         ) [ 000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_3_7         (fpext        ) [ 000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_4_1         (fmul         ) [ 000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_64   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_32       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_65   (bitcast      ) [ 000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_33         (load         ) [ 000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_34         (getelementptr) [ 000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_0_6         (dadd         ) [ 000000000000000000000000000000000000011111111111111111111111111111110000000000000000000000000000000000000000000000000000]
tmp_4_1_4         (dexp         ) [ 000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_4           (fpext        ) [ 000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000]
tmp_2_4_2         (fmul         ) [ 000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_66   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_33       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_67   (bitcast      ) [ 000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_34         (load         ) [ 000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_35         (getelementptr) [ 000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_0_7         (dadd         ) [ 000000000000000000000000000000000000001111111111111111111111111111111000000000000000000000000000000000000000000000000000]
tmp_4_1_5         (dexp         ) [ 000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_4_1         (fpext        ) [ 000000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000000000000]
tmp_2_4_3         (fmul         ) [ 000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_68   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_34       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_69   (bitcast      ) [ 000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_35         (load         ) [ 000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_36         (getelementptr) [ 000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_1           (dadd         ) [ 000000000000000000000000000000000000000111111111111111111111111111111100000000000000000000000000000000000000000000000000]
tmp_4_1_6         (dexp         ) [ 000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_4_2         (fpext        ) [ 000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000000000000000000000]
tmp_2_4_5         (fmul         ) [ 000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_70   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_35       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_71   (bitcast      ) [ 000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_36         (load         ) [ 000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_37         (getelementptr) [ 000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_1_2         (dadd         ) [ 000000000000000000000000000000000000000011111111111111111111111111111110000000000000000000000000000000000000000000000000]
tmp_4_1_7         (dexp         ) [ 000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_4_3         (fpext        ) [ 000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000]
tmp_2_4_6         (fmul         ) [ 000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_72   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_36       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_73   (bitcast      ) [ 000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_37         (load         ) [ 000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_38         (getelementptr) [ 000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_1_3         (dadd         ) [ 000000000000000000000000000000000000000001111111111111111111111111111111000000000000000000000000000000000000000000000000]
tmp_4_2           (dexp         ) [ 000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_4_5         (fpext        ) [ 000000000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000000000]
tmp_2_4_7         (fmul         ) [ 000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_74   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_37       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_75   (bitcast      ) [ 000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_38         (load         ) [ 000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_39         (getelementptr) [ 000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_1_4         (dadd         ) [ 000000000000000000000000000000000000000000111111111111111111111111111111100000000000000000000000000000000000000000000000]
tmp_4_2_1         (dexp         ) [ 000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_4_6         (fpext        ) [ 000000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000000000000000000]
tmp_2_5           (fmul         ) [ 000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_76   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_38       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_77   (bitcast      ) [ 000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_39         (load         ) [ 000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_40         (getelementptr) [ 000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_1_5         (dadd         ) [ 000000000000000000000000000000000000000000011111111111111111111111111111110000000000000000000000000000000000000000000000]
tmp_4_2_3         (dexp         ) [ 000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_4_7         (fpext        ) [ 000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000]
tmp_2_5_1         (fmul         ) [ 000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_78   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_39       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_79   (bitcast      ) [ 000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_40         (load         ) [ 000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_41         (getelementptr) [ 000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_1_6         (dadd         ) [ 000000000000000000000000000000000000000000001111111111111111111111111111111000000000000000000000000000000000000000000000]
tmp_4_2_4         (dexp         ) [ 000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_5           (fpext        ) [ 000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000000]
tmp_2_5_2         (fmul         ) [ 000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_80   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_40       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_81   (bitcast      ) [ 000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_41         (load         ) [ 000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_42         (getelementptr) [ 000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_1_7         (dadd         ) [ 000000000000000000000000000000000000000000000111111111111111111111111111111100000000000000000000000000000000000000000000]
tmp_4_2_5         (dexp         ) [ 000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_5_1         (fpext        ) [ 000000000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000000000000000]
tmp_2_5_3         (fmul         ) [ 000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_82   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_41       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_83   (bitcast      ) [ 000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_42         (load         ) [ 000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_43         (getelementptr) [ 000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_2           (dadd         ) [ 000000000000000000000000000000000000000000000011111111111111111111111111111110000000000000000000000000000000000000000000]
tmp_4_2_6         (dexp         ) [ 000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_5_2         (fpext        ) [ 000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000]
tmp_2_5_4         (fmul         ) [ 000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_84   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_42       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_85   (bitcast      ) [ 000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000]
U_load_43         (load         ) [ 000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_44         (getelementptr) [ 000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_2_1         (dadd         ) [ 000000000000000000000000000000000000000000000001111111111111111111111111111111000000000000000000000000000000000000000000]
tmp_4_2_7         (dexp         ) [ 000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_5_3         (fpext        ) [ 000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000]
tmp_2_5_6         (fmul         ) [ 000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_86   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_43       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_87   (bitcast      ) [ 000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000]
U_load_44         (load         ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_45         (getelementptr) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_2_3         (dadd         ) [ 000000000000000000000000000000000000000000000000111111111111111111111111111111100000000000000000000000000000000000000000]
tmp_4_3           (dexp         ) [ 000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_5_4         (fpext        ) [ 000000000000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000000000000]
tmp_2_5_7         (fmul         ) [ 000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_88   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_44       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_89   (bitcast      ) [ 000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000]
U_load_45         (load         ) [ 000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_46         (getelementptr) [ 000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_2_4         (dadd         ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111110000000000000000000000000000000000000000]
tmp_4_3_1         (dexp         ) [ 000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_5_6         (fpext        ) [ 000000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000]
tmp_2_6           (fmul         ) [ 000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_90   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_45       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_91   (bitcast      ) [ 000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000]
U_load_46         (load         ) [ 000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_47         (getelementptr) [ 000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_2_5         (dadd         ) [ 000000000000000000000000000000000000000000000000001111111111111111111111111111111000000000000000000000000000000000000000]
tmp_4_3_2         (dexp         ) [ 000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
tmp_3_5_7         (fpext        ) [ 000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000]
tmp_2_6_1         (fmul         ) [ 000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_92   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_46       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_93   (bitcast      ) [ 000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000]
U_load_47         (load         ) [ 000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_48         (getelementptr) [ 000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_2_6         (dadd         ) [ 000000000000000000000000000000000000000000000000000111111111111111111111111111111100000000000000000000000000000000000000]
tmp_4_3_4         (dexp         ) [ 000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000]
tmp_3_6           (fpext        ) [ 000000000000000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000000000]
tmp_2_6_2         (fmul         ) [ 000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_94   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_47       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_95   (bitcast      ) [ 000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000]
U_load_48         (load         ) [ 000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000]
U_addr_49         (getelementptr) [ 000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_2_7         (dadd         ) [ 000000000000000000000000000000000000000000000000000011111111111111111111111111111110000000000000000000000000000000000000]
tmp_4_3_5         (dexp         ) [ 000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000]
tmp_3_6_1         (fpext        ) [ 000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000]
tmp_2_6_3         (fmul         ) [ 000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_96   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_48       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_97   (bitcast      ) [ 000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000]
U_load_49         (load         ) [ 000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000]
U_addr_50         (getelementptr) [ 000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_3           (dadd         ) [ 000000000000000000000000000000000000000000000000000001111111111111111111111111111111000000000000000000000000000000000000]
tmp_4_3_6         (dexp         ) [ 000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000]
tmp_3_6_2         (fpext        ) [ 000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000]
tmp_2_6_4         (fmul         ) [ 000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_98   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_49       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_99   (bitcast      ) [ 000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000]
U_load_50         (load         ) [ 000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000]
U_addr_51         (getelementptr) [ 000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_3_1         (dadd         ) [ 000000000000000000000000000000000000000000000000000000111111111111111111111111111111100000000000000000000000000000000000]
tmp_4_3_7         (dexp         ) [ 000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000]
tmp_3_6_3         (fpext        ) [ 000000000000000000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000000]
tmp_2_6_5         (fmul         ) [ 000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_100  (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_50       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_101  (bitcast      ) [ 000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000]
U_load_51         (load         ) [ 000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000]
U_addr_52         (getelementptr) [ 000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000]
tmp_5_3_2         (dadd         ) [ 000000000000000000000000000000000000000000000000000000011111111111111111111111111111110000000000000000000000000000000000]
tmp_4_4           (dexp         ) [ 000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000]
tmp_3_6_4         (fpext        ) [ 000000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000]
tmp_2_6_7         (fmul         ) [ 000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_102  (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_51       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_103  (bitcast      ) [ 000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000]
U_load_52         (load         ) [ 000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000]
U_addr_53         (getelementptr) [ 000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000]
tmp_5_3_4         (dadd         ) [ 000000000000000000000000000000000000000000000000000000001111111111111111111111111111111000000000000000000000000000000000]
tmp_4_4_1         (dexp         ) [ 000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000]
tmp_3_6_5         (fpext        ) [ 000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000]
tmp_2_7           (fmul         ) [ 000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_104  (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_52       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_105  (bitcast      ) [ 000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000]
U_load_53         (load         ) [ 000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000]
U_addr_54         (getelementptr) [ 000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000]
V_addr            (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln18        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_3_5         (dadd         ) [ 000000000000000000000000000000000000000000000000000000000111111111111111111111111111111100000000000000000000000000000000]
tmp_4_4_2         (dexp         ) [ 000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000]
tmp_3_6_7         (fpext        ) [ 000000000000000000000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
tmp_2_7_1         (fmul         ) [ 000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_106  (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_53       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_107  (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000]
U_load_54         (load         ) [ 000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000]
U_addr_55         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000]
V_addr_9          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln18        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_3_6         (dadd         ) [ 000000000000000000000000000000000000000000000000000000000011111111111111111111111111111110000000000000000000000000000000]
tmp_4_4_3         (dexp         ) [ 000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000]
tmp_3_7           (fpext        ) [ 000000000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000]
tmp_2_7_2         (fmul         ) [ 000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_108  (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_54       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_109  (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000]
U_load_55         (load         ) [ 000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000]
V_addr_18         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln18        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_3_7         (dadd         ) [ 000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111000000000000000000000000000000]
tmp_4_4_5         (dexp         ) [ 000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000]
tmp_3_7_1         (fpext        ) [ 000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000]
tmp_2_7_3         (fmul         ) [ 000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_110  (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21_55       (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_111  (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000]
V_addr_27         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln18        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_4           (dadd         ) [ 000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111100000000000000000000000000000]
tmp_4_4_6         (dexp         ) [ 000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000]
tmp_3_7_2         (fpext        ) [ 000000000000000000000000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000]
tmp_2_7_4         (fmul         ) [ 000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000]
tmp_5_4_1         (dadd         ) [ 000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111110000000000000000000000000000]
V_addr_36         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln18        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_4_7         (dexp         ) [ 000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000]
tmp_3_7_3         (fpext        ) [ 000000000000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000]
tmp_2_7_5         (fmul         ) [ 000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000]
tmp_5_4_2         (dadd         ) [ 000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111000000000000000000000000000]
tmp_4_5           (dexp         ) [ 000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000]
V_addr_45         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln18        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_7_4         (fpext        ) [ 000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000]
tmp_2_7_6         (fmul         ) [ 000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000]
tmp_6_0_1         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000]
tmp_5_4_3         (dadd         ) [ 000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111100000000000000000000000000]
tmp_4_5_1         (dexp         ) [ 000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000]
V_addr_54         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln18        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_7_5         (fpext        ) [ 000000000000000000000000000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000]
tmp_6_0_2         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000]
tmp_5_4_5         (dadd         ) [ 000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111110000000000000000000000000]
tmp_4_5_2         (dexp         ) [ 000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000]
tmp_3_7_6         (fpext        ) [ 000000000000000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000]
V_addr_63         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln18        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7_0_1         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_1          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_0_3         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000]
tmp_5_4_6         (dadd         ) [ 000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111000000000000000000000000]
tmp_4_5_3         (dexp         ) [ 000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000]
tmp_7_0_2         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_2          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_0_4         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000]
tmp_5_4_7         (dadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111100000000000000000000000]
tmp_4_5_4         (dexp         ) [ 000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000]
tmp_7_0_3         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_3          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_0_5         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000]
tmp_5_5           (dadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111110000000000000000000000]
tmp_4_5_6         (dexp         ) [ 000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000]
tmp_7_0_4         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_4          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_0_6         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000]
tmp_5_5_1         (dadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111000000000000000000000]
tmp_4_5_7         (dexp         ) [ 000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000]
tmp_7_0_5         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_5          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_0_7         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000]
tmp_5_5_2         (dadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111100000000000000000000]
tmp_4_6           (dexp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000]
tmp_7_0_6         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_6          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_1           (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000]
tmp_5_5_3         (dadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111110000000000000000000]
tmp_4_6_1         (dexp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
tmp_7_0_7         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_7          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_1_2         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000]
tmp_5_5_4         (dadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111000000000000000000]
tmp_4_6_2         (dexp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000]
tmp_7_1           (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_8          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_1_3         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000]
tmp_5_5_6         (dadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111100000000000000000]
tmp_4_6_3         (dexp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000]
tmp_7_1_2         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_10         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_1_4         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000]
tmp_5_5_7         (dadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111110000000000000000]
tmp_4_6_4         (dexp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000]
tmp_7_1_3         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_11         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_1_5         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000]
tmp_5_6           (dadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111000000000000000]
tmp_4_6_5         (dexp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000]
tmp_7_1_4         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_12         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_1_6         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000]
tmp_5_6_1         (dadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111100000000000000]
tmp_4_6_7         (dexp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
tmp_7_1_5         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_13         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_1_7         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000]
tmp_5_6_2         (dadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111110000000000000]
tmp_4_7           (dexp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000]
tmp_7_1_6         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_14         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_2           (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000]
tmp_5_6_3         (dadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111000000000000]
tmp_4_7_1         (dexp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000]
tmp_7_1_7         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_15         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_2_1         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000]
tmp_5_6_4         (dadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111100000000000]
tmp_4_7_2         (dexp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000]
tmp_7_2           (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_16         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_2_3         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000]
tmp_5_6_5         (dadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111110000000000]
tmp_4_7_3         (dexp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000]
tmp_7_2_1         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_17         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_2_4         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000]
tmp_5_6_7         (dadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111000000000]
tmp_4_7_4         (dexp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
tmp_7_2_3         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_19         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_2_5         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000]
tmp_5_7           (dadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111100000000]
tmp_4_7_5         (dexp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000]
tmp_7_2_4         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_20         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_2_6         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000]
tmp_5_7_1         (dadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111110000000]
tmp_4_7_6         (dexp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000]
tmp_7_2_5         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_21         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_2_7         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000]
tmp_5_7_2         (dadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111000000]
tmp_7_2_6         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_22         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_3           (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000]
tmp_5_7_3         (dadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111100000]
tmp_7_2_7         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_23         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_3_1         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000]
tmp_5_7_4         (dadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111110000]
tmp_7_3           (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_24         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_3_2         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000]
tmp_5_7_5         (dadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111000]
tmp_7_3_1         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_25         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_3_4         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000]
tmp_5_7_6         (dadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111100]
tmp_7_3_2         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_26         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_3_5         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000]
tmp_7_3_4         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_28         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_3_6         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000]
tmp_7_3_5         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_29         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_3_7         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000]
tmp_7_3_6         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_30         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_4           (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000]
tmp_7_3_7         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_31         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_4_1         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000]
tmp_7_4           (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_32         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_4_2         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000]
tmp_7_4_1         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_33         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_4_3         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000]
tmp_7_4_2         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_34         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_4_5         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000]
tmp_7_4_3         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_35         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_4_6         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000]
tmp_7_4_5         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_37         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_4_7         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000]
tmp_7_4_6         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_38         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_5           (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000]
tmp_7_4_7         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_39         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_5_1         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000]
tmp_7_5           (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_40         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_5_2         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000]
tmp_7_5_1         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_41         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_5_3         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000]
tmp_7_5_2         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_42         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_5_4         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000]
tmp_7_5_3         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_43         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_5_6         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000]
tmp_7_5_4         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_44         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_5_7         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000]
tmp_7_5_6         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_46         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_6           (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000]
tmp_7_5_7         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_47         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_6_1         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000]
tmp_7_6           (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_48         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_6_2         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000]
tmp_7_6_1         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_49         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_6_3         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000]
tmp_7_6_2         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_50         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_6_4         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000]
tmp_7_6_3         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_51         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_6_5         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000]
tmp_7_6_4         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_52         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_6_7         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000]
tmp_7_6_5         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_53         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_7           (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000]
tmp_7_6_7         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_55         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_7_1         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000]
tmp_7_7           (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_56         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_7_2         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000]
tmp_7_7_1         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_57         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_7_3         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000]
tmp_7_7_2         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_58         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_7_4         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100]
tmp_7_7_3         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_59         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_7_5         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110]
tmp_7_7_4         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_60         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_7_6         (ddiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
tmp_7_7_5         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_61         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty             (specmemcore  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln6 (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln7 (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_2           (specmemcore  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln8 (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln9 (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7_7_6         (fptrunc      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_62         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln25          (ret          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="U">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="l">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.float"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hnn_fpga_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="168" class="1004" name="l_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="l_read/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="U_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="U_load/1 U_load_1/2 U_load_2/3 U_load_3/4 U_load_4/5 U_load_5/6 U_load_6/7 U_load_7/8 U_load_8/9 U_load_9/10 U_load_10/11 U_load_11/12 U_load_12/13 U_load_13/14 U_load_14/15 U_load_15/16 U_load_16/17 U_load_17/18 U_load_18/19 U_load_19/20 U_load_20/21 U_load_21/22 U_load_22/23 U_load_23/24 U_load_24/25 U_load_25/26 U_load_26/27 U_load_27/28 U_load_28/29 U_load_29/30 U_load_30/31 U_load_31/32 U_load_32/33 U_load_33/34 U_load_34/35 U_load_35/36 U_load_36/37 U_load_37/38 U_load_38/39 U_load_39/40 U_load_40/41 U_load_41/42 U_load_42/43 U_load_43/44 U_load_44/45 U_load_45/46 U_load_46/47 U_load_47/48 U_load_48/49 U_load_49/50 U_load_50/51 U_load_51/52 U_load_52/53 U_load_53/54 U_load_54/55 U_load_55/56 "/>
</bind>
</comp>

<comp id="188" class="1004" name="U_addr_1_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="3" slack="0"/>
<pin id="192" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_1/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="U_addr_2_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="3" slack="0"/>
<pin id="201" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_2/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="U_addr_3_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="4" slack="0"/>
<pin id="210" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_3/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="U_addr_4_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="4" slack="0"/>
<pin id="219" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_4/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="U_addr_5_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="4" slack="0"/>
<pin id="228" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_5/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="U_addr_6_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="4" slack="0"/>
<pin id="237" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_6/7 "/>
</bind>
</comp>

<comp id="242" class="1004" name="U_addr_7_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="5" slack="0"/>
<pin id="246" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_7/8 "/>
</bind>
</comp>

<comp id="251" class="1004" name="U_addr_8_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="5" slack="0"/>
<pin id="255" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_8/9 "/>
</bind>
</comp>

<comp id="260" class="1004" name="U_addr_9_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="5" slack="0"/>
<pin id="264" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_9/10 "/>
</bind>
</comp>

<comp id="269" class="1004" name="U_addr_10_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="5" slack="0"/>
<pin id="273" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_10/11 "/>
</bind>
</comp>

<comp id="278" class="1004" name="U_addr_11_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="5" slack="0"/>
<pin id="282" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_11/12 "/>
</bind>
</comp>

<comp id="287" class="1004" name="U_addr_12_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_12/13 "/>
</bind>
</comp>

<comp id="296" class="1004" name="U_addr_13_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_13/14 "/>
</bind>
</comp>

<comp id="305" class="1004" name="U_addr_14_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="6" slack="0"/>
<pin id="309" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_14/15 "/>
</bind>
</comp>

<comp id="314" class="1004" name="U_addr_15_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="6" slack="0"/>
<pin id="318" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_15/16 "/>
</bind>
</comp>

<comp id="323" class="1004" name="U_addr_16_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="6" slack="0"/>
<pin id="327" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_16/17 "/>
</bind>
</comp>

<comp id="332" class="1004" name="U_addr_17_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="6" slack="0"/>
<pin id="336" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_17/18 "/>
</bind>
</comp>

<comp id="341" class="1004" name="U_addr_18_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="6" slack="0"/>
<pin id="345" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_18/19 "/>
</bind>
</comp>

<comp id="350" class="1004" name="U_addr_19_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="6" slack="0"/>
<pin id="354" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_19/20 "/>
</bind>
</comp>

<comp id="359" class="1004" name="U_addr_20_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="6" slack="0"/>
<pin id="363" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_20/21 "/>
</bind>
</comp>

<comp id="368" class="1004" name="U_addr_21_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="6" slack="0"/>
<pin id="372" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_21/22 "/>
</bind>
</comp>

<comp id="377" class="1004" name="U_addr_22_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="6" slack="0"/>
<pin id="381" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_22/23 "/>
</bind>
</comp>

<comp id="386" class="1004" name="U_addr_23_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="6" slack="0"/>
<pin id="390" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_23/24 "/>
</bind>
</comp>

<comp id="395" class="1004" name="U_addr_24_gep_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="6" slack="0"/>
<pin id="399" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_24/25 "/>
</bind>
</comp>

<comp id="404" class="1004" name="U_addr_25_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="6" slack="0"/>
<pin id="408" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_25/26 "/>
</bind>
</comp>

<comp id="413" class="1004" name="U_addr_26_gep_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="0" index="2" bw="6" slack="0"/>
<pin id="417" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_26/27 "/>
</bind>
</comp>

<comp id="422" class="1004" name="U_addr_27_gep_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="6" slack="0"/>
<pin id="426" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_27/28 "/>
</bind>
</comp>

<comp id="431" class="1004" name="U_addr_28_gep_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="7" slack="0"/>
<pin id="435" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_28/29 "/>
</bind>
</comp>

<comp id="440" class="1004" name="U_addr_29_gep_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="7" slack="0"/>
<pin id="444" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_29/30 "/>
</bind>
</comp>

<comp id="449" class="1004" name="U_addr_30_gep_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="0" index="2" bw="7" slack="0"/>
<pin id="453" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_30/31 "/>
</bind>
</comp>

<comp id="458" class="1004" name="U_addr_31_gep_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="7" slack="0"/>
<pin id="462" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_31/32 "/>
</bind>
</comp>

<comp id="467" class="1004" name="U_addr_32_gep_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="0" index="2" bw="7" slack="0"/>
<pin id="471" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_32/33 "/>
</bind>
</comp>

<comp id="476" class="1004" name="U_addr_33_gep_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="0" index="2" bw="7" slack="0"/>
<pin id="480" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_33/34 "/>
</bind>
</comp>

<comp id="485" class="1004" name="U_addr_34_gep_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="0" index="2" bw="7" slack="0"/>
<pin id="489" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_34/35 "/>
</bind>
</comp>

<comp id="494" class="1004" name="U_addr_35_gep_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="0" index="2" bw="7" slack="0"/>
<pin id="498" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_35/36 "/>
</bind>
</comp>

<comp id="503" class="1004" name="U_addr_36_gep_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="0" index="2" bw="7" slack="0"/>
<pin id="507" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_36/37 "/>
</bind>
</comp>

<comp id="512" class="1004" name="U_addr_37_gep_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="0" index="2" bw="7" slack="0"/>
<pin id="516" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_37/38 "/>
</bind>
</comp>

<comp id="521" class="1004" name="U_addr_38_gep_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="0" index="2" bw="7" slack="0"/>
<pin id="525" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_38/39 "/>
</bind>
</comp>

<comp id="530" class="1004" name="U_addr_39_gep_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="0" index="2" bw="7" slack="0"/>
<pin id="534" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_39/40 "/>
</bind>
</comp>

<comp id="539" class="1004" name="U_addr_40_gep_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="0" index="2" bw="7" slack="0"/>
<pin id="543" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_40/41 "/>
</bind>
</comp>

<comp id="548" class="1004" name="U_addr_41_gep_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="0" index="2" bw="7" slack="0"/>
<pin id="552" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_41/42 "/>
</bind>
</comp>

<comp id="557" class="1004" name="U_addr_42_gep_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="0" index="2" bw="7" slack="0"/>
<pin id="561" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_42/43 "/>
</bind>
</comp>

<comp id="566" class="1004" name="U_addr_43_gep_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="0" index="2" bw="7" slack="0"/>
<pin id="570" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_43/44 "/>
</bind>
</comp>

<comp id="575" class="1004" name="U_addr_44_gep_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="0" index="2" bw="7" slack="0"/>
<pin id="579" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_44/45 "/>
</bind>
</comp>

<comp id="584" class="1004" name="U_addr_45_gep_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="0" index="2" bw="7" slack="0"/>
<pin id="588" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_45/46 "/>
</bind>
</comp>

<comp id="593" class="1004" name="U_addr_46_gep_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="0" index="2" bw="7" slack="0"/>
<pin id="597" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_46/47 "/>
</bind>
</comp>

<comp id="602" class="1004" name="U_addr_47_gep_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="0" index="2" bw="7" slack="0"/>
<pin id="606" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_47/48 "/>
</bind>
</comp>

<comp id="611" class="1004" name="U_addr_48_gep_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="0" index="2" bw="7" slack="0"/>
<pin id="615" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_48/49 "/>
</bind>
</comp>

<comp id="620" class="1004" name="U_addr_49_gep_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="0" index="2" bw="7" slack="0"/>
<pin id="624" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_49/50 "/>
</bind>
</comp>

<comp id="629" class="1004" name="U_addr_50_gep_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="0" index="2" bw="7" slack="0"/>
<pin id="633" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_50/51 "/>
</bind>
</comp>

<comp id="638" class="1004" name="U_addr_51_gep_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="0" index="2" bw="7" slack="0"/>
<pin id="642" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_51/52 "/>
</bind>
</comp>

<comp id="647" class="1004" name="U_addr_52_gep_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="0" index="2" bw="7" slack="0"/>
<pin id="651" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_52/53 "/>
</bind>
</comp>

<comp id="656" class="1004" name="U_addr_53_gep_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="0" index="2" bw="7" slack="0"/>
<pin id="660" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_53/54 "/>
</bind>
</comp>

<comp id="665" class="1004" name="U_addr_54_gep_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="0" index="2" bw="7" slack="0"/>
<pin id="669" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_54/55 "/>
</bind>
</comp>

<comp id="674" class="1004" name="V_addr_gep_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="0" index="2" bw="1" slack="0"/>
<pin id="678" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr/56 "/>
</bind>
</comp>

<comp id="682" class="1004" name="grp_access_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="6" slack="0"/>
<pin id="684" dir="0" index="1" bw="32" slack="0"/>
<pin id="685" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="686" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/56 store_ln18/57 store_ln18/58 store_ln18/59 store_ln18/60 store_ln18/61 store_ln18/62 store_ln18/63 store_ln21/64 store_ln21/65 store_ln21/66 store_ln21/67 store_ln21/68 store_ln21/69 store_ln21/70 store_ln21/71 store_ln21/72 store_ln21/73 store_ln21/74 store_ln21/75 store_ln21/76 store_ln21/77 store_ln21/78 store_ln21/79 store_ln21/80 store_ln21/81 store_ln21/82 store_ln21/83 store_ln21/84 store_ln21/85 store_ln21/86 store_ln21/87 store_ln21/88 store_ln21/89 store_ln21/90 store_ln21/91 store_ln21/92 store_ln21/93 store_ln21/94 store_ln21/95 store_ln21/96 store_ln21/97 store_ln21/98 store_ln21/99 store_ln21/100 store_ln21/101 store_ln21/102 store_ln21/103 store_ln21/104 store_ln21/105 store_ln21/106 store_ln21/107 store_ln21/108 store_ln21/109 store_ln21/110 store_ln21/111 store_ln21/112 store_ln21/113 store_ln21/114 store_ln21/115 store_ln21/116 store_ln21/117 store_ln21/118 store_ln21/119 "/>
</bind>
</comp>

<comp id="689" class="1004" name="U_addr_55_gep_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="0"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="0" index="2" bw="7" slack="0"/>
<pin id="693" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_55/56 "/>
</bind>
</comp>

<comp id="698" class="1004" name="V_addr_9_gep_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="0" index="2" bw="5" slack="0"/>
<pin id="702" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_9/57 "/>
</bind>
</comp>

<comp id="707" class="1004" name="V_addr_18_gep_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="0" index="2" bw="6" slack="0"/>
<pin id="711" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_18/58 "/>
</bind>
</comp>

<comp id="716" class="1004" name="V_addr_27_gep_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="0" index="2" bw="6" slack="0"/>
<pin id="720" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_27/59 "/>
</bind>
</comp>

<comp id="725" class="1004" name="V_addr_36_gep_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="0" index="2" bw="7" slack="0"/>
<pin id="729" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_36/60 "/>
</bind>
</comp>

<comp id="734" class="1004" name="V_addr_45_gep_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="0" index="2" bw="7" slack="0"/>
<pin id="738" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_45/61 "/>
</bind>
</comp>

<comp id="743" class="1004" name="V_addr_54_gep_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="0" index="2" bw="7" slack="0"/>
<pin id="747" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_54/62 "/>
</bind>
</comp>

<comp id="752" class="1004" name="V_addr_63_gep_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="0" index="2" bw="7" slack="0"/>
<pin id="756" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_63/63 "/>
</bind>
</comp>

<comp id="761" class="1004" name="V_addr_1_gep_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="0"/>
<pin id="763" dir="0" index="1" bw="1" slack="0"/>
<pin id="764" dir="0" index="2" bw="1" slack="0"/>
<pin id="765" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_1/64 "/>
</bind>
</comp>

<comp id="770" class="1004" name="V_addr_2_gep_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="0" index="2" bw="3" slack="0"/>
<pin id="774" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_2/65 "/>
</bind>
</comp>

<comp id="779" class="1004" name="V_addr_3_gep_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="0"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="0" index="2" bw="3" slack="0"/>
<pin id="783" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_3/66 "/>
</bind>
</comp>

<comp id="788" class="1004" name="V_addr_4_gep_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="0" index="2" bw="4" slack="0"/>
<pin id="792" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_4/67 "/>
</bind>
</comp>

<comp id="797" class="1004" name="V_addr_5_gep_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="0" index="2" bw="4" slack="0"/>
<pin id="801" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_5/68 "/>
</bind>
</comp>

<comp id="806" class="1004" name="V_addr_6_gep_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="0"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="0" index="2" bw="4" slack="0"/>
<pin id="810" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_6/69 "/>
</bind>
</comp>

<comp id="815" class="1004" name="V_addr_7_gep_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="0"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="0" index="2" bw="4" slack="0"/>
<pin id="819" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_7/70 "/>
</bind>
</comp>

<comp id="824" class="1004" name="V_addr_8_gep_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="0" index="2" bw="5" slack="0"/>
<pin id="828" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_8/71 "/>
</bind>
</comp>

<comp id="833" class="1004" name="V_addr_10_gep_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="0"/>
<pin id="835" dir="0" index="1" bw="1" slack="0"/>
<pin id="836" dir="0" index="2" bw="5" slack="0"/>
<pin id="837" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_10/72 "/>
</bind>
</comp>

<comp id="842" class="1004" name="V_addr_11_gep_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="0" index="2" bw="5" slack="0"/>
<pin id="846" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_11/73 "/>
</bind>
</comp>

<comp id="851" class="1004" name="V_addr_12_gep_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="0"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="0" index="2" bw="5" slack="0"/>
<pin id="855" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_12/74 "/>
</bind>
</comp>

<comp id="860" class="1004" name="V_addr_13_gep_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="0"/>
<pin id="862" dir="0" index="1" bw="1" slack="0"/>
<pin id="863" dir="0" index="2" bw="5" slack="0"/>
<pin id="864" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_13/75 "/>
</bind>
</comp>

<comp id="869" class="1004" name="V_addr_14_gep_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="0"/>
<pin id="871" dir="0" index="1" bw="1" slack="0"/>
<pin id="872" dir="0" index="2" bw="5" slack="0"/>
<pin id="873" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_14/76 "/>
</bind>
</comp>

<comp id="878" class="1004" name="V_addr_15_gep_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="0"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="0" index="2" bw="5" slack="0"/>
<pin id="882" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_15/77 "/>
</bind>
</comp>

<comp id="887" class="1004" name="V_addr_16_gep_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="0"/>
<pin id="889" dir="0" index="1" bw="1" slack="0"/>
<pin id="890" dir="0" index="2" bw="6" slack="0"/>
<pin id="891" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_16/78 "/>
</bind>
</comp>

<comp id="896" class="1004" name="V_addr_17_gep_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="0"/>
<pin id="898" dir="0" index="1" bw="1" slack="0"/>
<pin id="899" dir="0" index="2" bw="6" slack="0"/>
<pin id="900" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_17/79 "/>
</bind>
</comp>

<comp id="905" class="1004" name="V_addr_19_gep_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="0" index="2" bw="6" slack="0"/>
<pin id="909" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_19/80 "/>
</bind>
</comp>

<comp id="914" class="1004" name="V_addr_20_gep_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="0"/>
<pin id="916" dir="0" index="1" bw="1" slack="0"/>
<pin id="917" dir="0" index="2" bw="6" slack="0"/>
<pin id="918" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_20/81 "/>
</bind>
</comp>

<comp id="923" class="1004" name="V_addr_21_gep_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="0"/>
<pin id="925" dir="0" index="1" bw="1" slack="0"/>
<pin id="926" dir="0" index="2" bw="6" slack="0"/>
<pin id="927" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_21/82 "/>
</bind>
</comp>

<comp id="932" class="1004" name="V_addr_22_gep_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="0" index="2" bw="6" slack="0"/>
<pin id="936" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_22/83 "/>
</bind>
</comp>

<comp id="941" class="1004" name="V_addr_23_gep_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="0"/>
<pin id="943" dir="0" index="1" bw="1" slack="0"/>
<pin id="944" dir="0" index="2" bw="6" slack="0"/>
<pin id="945" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_23/84 "/>
</bind>
</comp>

<comp id="950" class="1004" name="V_addr_24_gep_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="0"/>
<pin id="952" dir="0" index="1" bw="1" slack="0"/>
<pin id="953" dir="0" index="2" bw="6" slack="0"/>
<pin id="954" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_24/85 "/>
</bind>
</comp>

<comp id="959" class="1004" name="V_addr_25_gep_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="0"/>
<pin id="961" dir="0" index="1" bw="1" slack="0"/>
<pin id="962" dir="0" index="2" bw="6" slack="0"/>
<pin id="963" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_25/86 "/>
</bind>
</comp>

<comp id="968" class="1004" name="V_addr_26_gep_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="0"/>
<pin id="970" dir="0" index="1" bw="1" slack="0"/>
<pin id="971" dir="0" index="2" bw="6" slack="0"/>
<pin id="972" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_26/87 "/>
</bind>
</comp>

<comp id="977" class="1004" name="V_addr_28_gep_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="0"/>
<pin id="979" dir="0" index="1" bw="1" slack="0"/>
<pin id="980" dir="0" index="2" bw="6" slack="0"/>
<pin id="981" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_28/88 "/>
</bind>
</comp>

<comp id="986" class="1004" name="V_addr_29_gep_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="0"/>
<pin id="988" dir="0" index="1" bw="1" slack="0"/>
<pin id="989" dir="0" index="2" bw="6" slack="0"/>
<pin id="990" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_29/89 "/>
</bind>
</comp>

<comp id="995" class="1004" name="V_addr_30_gep_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="0"/>
<pin id="997" dir="0" index="1" bw="1" slack="0"/>
<pin id="998" dir="0" index="2" bw="6" slack="0"/>
<pin id="999" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_30/90 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="V_addr_31_gep_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="0"/>
<pin id="1006" dir="0" index="1" bw="1" slack="0"/>
<pin id="1007" dir="0" index="2" bw="6" slack="0"/>
<pin id="1008" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_31/91 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="V_addr_32_gep_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="0"/>
<pin id="1015" dir="0" index="1" bw="1" slack="0"/>
<pin id="1016" dir="0" index="2" bw="7" slack="0"/>
<pin id="1017" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_32/92 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="V_addr_33_gep_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="0"/>
<pin id="1024" dir="0" index="1" bw="1" slack="0"/>
<pin id="1025" dir="0" index="2" bw="7" slack="0"/>
<pin id="1026" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_33/93 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="V_addr_34_gep_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="0"/>
<pin id="1033" dir="0" index="1" bw="1" slack="0"/>
<pin id="1034" dir="0" index="2" bw="7" slack="0"/>
<pin id="1035" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_34/94 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="V_addr_35_gep_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="0"/>
<pin id="1042" dir="0" index="1" bw="1" slack="0"/>
<pin id="1043" dir="0" index="2" bw="7" slack="0"/>
<pin id="1044" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_35/95 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="V_addr_37_gep_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="32" slack="0"/>
<pin id="1051" dir="0" index="1" bw="1" slack="0"/>
<pin id="1052" dir="0" index="2" bw="7" slack="0"/>
<pin id="1053" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_37/96 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="V_addr_38_gep_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="0"/>
<pin id="1060" dir="0" index="1" bw="1" slack="0"/>
<pin id="1061" dir="0" index="2" bw="7" slack="0"/>
<pin id="1062" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_38/97 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="V_addr_39_gep_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="0"/>
<pin id="1069" dir="0" index="1" bw="1" slack="0"/>
<pin id="1070" dir="0" index="2" bw="7" slack="0"/>
<pin id="1071" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_39/98 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="V_addr_40_gep_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="32" slack="0"/>
<pin id="1078" dir="0" index="1" bw="1" slack="0"/>
<pin id="1079" dir="0" index="2" bw="7" slack="0"/>
<pin id="1080" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_40/99 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="V_addr_41_gep_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="0"/>
<pin id="1087" dir="0" index="1" bw="1" slack="0"/>
<pin id="1088" dir="0" index="2" bw="7" slack="0"/>
<pin id="1089" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_41/100 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="V_addr_42_gep_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="32" slack="0"/>
<pin id="1096" dir="0" index="1" bw="1" slack="0"/>
<pin id="1097" dir="0" index="2" bw="7" slack="0"/>
<pin id="1098" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_42/101 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="V_addr_43_gep_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="32" slack="0"/>
<pin id="1105" dir="0" index="1" bw="1" slack="0"/>
<pin id="1106" dir="0" index="2" bw="7" slack="0"/>
<pin id="1107" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_43/102 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="V_addr_44_gep_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="0"/>
<pin id="1114" dir="0" index="1" bw="1" slack="0"/>
<pin id="1115" dir="0" index="2" bw="7" slack="0"/>
<pin id="1116" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_44/103 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="V_addr_46_gep_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="0"/>
<pin id="1123" dir="0" index="1" bw="1" slack="0"/>
<pin id="1124" dir="0" index="2" bw="7" slack="0"/>
<pin id="1125" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_46/104 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="V_addr_47_gep_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="0"/>
<pin id="1132" dir="0" index="1" bw="1" slack="0"/>
<pin id="1133" dir="0" index="2" bw="7" slack="0"/>
<pin id="1134" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_47/105 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="V_addr_48_gep_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="32" slack="0"/>
<pin id="1141" dir="0" index="1" bw="1" slack="0"/>
<pin id="1142" dir="0" index="2" bw="7" slack="0"/>
<pin id="1143" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_48/106 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="V_addr_49_gep_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="32" slack="0"/>
<pin id="1150" dir="0" index="1" bw="1" slack="0"/>
<pin id="1151" dir="0" index="2" bw="7" slack="0"/>
<pin id="1152" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_49/107 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="V_addr_50_gep_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="32" slack="0"/>
<pin id="1159" dir="0" index="1" bw="1" slack="0"/>
<pin id="1160" dir="0" index="2" bw="7" slack="0"/>
<pin id="1161" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_50/108 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="V_addr_51_gep_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="0"/>
<pin id="1168" dir="0" index="1" bw="1" slack="0"/>
<pin id="1169" dir="0" index="2" bw="7" slack="0"/>
<pin id="1170" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_51/109 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="V_addr_52_gep_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="32" slack="0"/>
<pin id="1177" dir="0" index="1" bw="1" slack="0"/>
<pin id="1178" dir="0" index="2" bw="7" slack="0"/>
<pin id="1179" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_52/110 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="V_addr_53_gep_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="0"/>
<pin id="1186" dir="0" index="1" bw="1" slack="0"/>
<pin id="1187" dir="0" index="2" bw="7" slack="0"/>
<pin id="1188" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_53/111 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="V_addr_55_gep_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="32" slack="0"/>
<pin id="1195" dir="0" index="1" bw="1" slack="0"/>
<pin id="1196" dir="0" index="2" bw="7" slack="0"/>
<pin id="1197" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_55/112 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="V_addr_56_gep_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="32" slack="0"/>
<pin id="1204" dir="0" index="1" bw="1" slack="0"/>
<pin id="1205" dir="0" index="2" bw="7" slack="0"/>
<pin id="1206" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_56/113 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="V_addr_57_gep_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="0"/>
<pin id="1213" dir="0" index="1" bw="1" slack="0"/>
<pin id="1214" dir="0" index="2" bw="7" slack="0"/>
<pin id="1215" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_57/114 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="V_addr_58_gep_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="32" slack="0"/>
<pin id="1222" dir="0" index="1" bw="1" slack="0"/>
<pin id="1223" dir="0" index="2" bw="7" slack="0"/>
<pin id="1224" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_58/115 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="V_addr_59_gep_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="32" slack="0"/>
<pin id="1231" dir="0" index="1" bw="1" slack="0"/>
<pin id="1232" dir="0" index="2" bw="7" slack="0"/>
<pin id="1233" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_59/116 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="V_addr_60_gep_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="32" slack="0"/>
<pin id="1240" dir="0" index="1" bw="1" slack="0"/>
<pin id="1241" dir="0" index="2" bw="7" slack="0"/>
<pin id="1242" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_60/117 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="V_addr_61_gep_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="32" slack="0"/>
<pin id="1249" dir="0" index="1" bw="1" slack="0"/>
<pin id="1250" dir="0" index="2" bw="7" slack="0"/>
<pin id="1251" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_61/118 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="V_addr_62_gep_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="32" slack="0"/>
<pin id="1258" dir="0" index="1" bw="1" slack="0"/>
<pin id="1259" dir="0" index="2" bw="7" slack="0"/>
<pin id="1260" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_62/119 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="grp_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="32" slack="0"/>
<pin id="1267" dir="0" index="1" bw="32" slack="0"/>
<pin id="1268" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_0_1/3 tmp_2_0_2/4 tmp_2_0_3/5 tmp_2_0_4/6 tmp_2_0_5/7 tmp_2_0_6/8 tmp_2_0_7/9 tmp_2_1/10 tmp_2_1_2/11 tmp_2_1_3/12 tmp_2_1_4/13 tmp_2_1_5/14 tmp_2_1_6/15 tmp_2_1_7/16 tmp_2_2/17 tmp_2_2_1/18 tmp_2_2_3/19 tmp_2_2_4/20 tmp_2_2_5/21 tmp_2_2_6/22 tmp_2_2_7/23 tmp_2_3/24 tmp_2_3_1/25 tmp_2_3_2/26 tmp_2_3_4/27 tmp_2_3_5/28 tmp_2_3_6/29 tmp_2_3_7/30 tmp_2_4/31 tmp_2_4_1/32 tmp_2_4_2/33 tmp_2_4_3/34 tmp_2_4_5/35 tmp_2_4_6/36 tmp_2_4_7/37 tmp_2_5/38 tmp_2_5_1/39 tmp_2_5_2/40 tmp_2_5_3/41 tmp_2_5_4/42 tmp_2_5_6/43 tmp_2_5_7/44 tmp_2_6/45 tmp_2_6_1/46 tmp_2_6_2/47 tmp_2_6_3/48 tmp_2_6_4/49 tmp_2_6_5/50 tmp_2_6_7/51 tmp_2_7/52 tmp_2_7_1/53 tmp_2_7_2/54 tmp_2_7_3/55 tmp_2_7_4/56 tmp_2_7_5/57 tmp_2_7_6/58 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="grp_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="64" slack="1"/>
<pin id="1272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="tmp_7_0_1/63 tmp_7_0_2/64 tmp_7_0_3/65 tmp_7_0_4/66 tmp_7_0_5/67 tmp_7_0_6/68 tmp_7_0_7/69 tmp_7_1/70 tmp_7_1_2/71 tmp_7_1_3/72 tmp_7_1_4/73 tmp_7_1_5/74 tmp_7_1_6/75 tmp_7_1_7/76 tmp_7_2/77 tmp_7_2_1/78 tmp_7_2_3/79 tmp_7_2_4/80 tmp_7_2_5/81 tmp_7_2_6/82 tmp_7_2_7/83 tmp_7_3/84 tmp_7_3_1/85 tmp_7_3_2/86 tmp_7_3_4/87 tmp_7_3_5/88 tmp_7_3_6/89 tmp_7_3_7/90 tmp_7_4/91 tmp_7_4_1/92 tmp_7_4_2/93 tmp_7_4_3/94 tmp_7_4_5/95 tmp_7_4_6/96 tmp_7_4_7/97 tmp_7_5/98 tmp_7_5_1/99 tmp_7_5_2/100 tmp_7_5_3/101 tmp_7_5_4/102 tmp_7_5_6/103 tmp_7_5_7/104 tmp_7_6/105 tmp_7_6_1/106 tmp_7_6_2/107 tmp_7_6_3/108 tmp_7_6_4/109 tmp_7_6_5/110 tmp_7_6_7/111 tmp_7_7/112 tmp_7_7_1/113 tmp_7_7_2/114 tmp_7_7_3/115 tmp_7_7_4/116 tmp_7_7_5/117 tmp_7_7_6/118 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="grp_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="32" slack="1"/>
<pin id="1276" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_3_0_1/7 tmp_3_0_2/8 tmp_3_0_3/9 tmp_3_0_4/10 tmp_3_0_5/11 tmp_3_0_6/12 tmp_3_0_7/13 tmp_3_1/14 tmp_3_1_2/15 tmp_3_1_3/16 tmp_3_1_4/17 tmp_3_1_5/18 tmp_3_1_6/19 tmp_3_1_7/20 tmp_3_2/21 tmp_3_2_1/22 tmp_3_2_3/23 tmp_3_2_4/24 tmp_3_2_5/25 tmp_3_2_6/26 tmp_3_2_7/27 tmp_3_3/28 tmp_3_3_1/29 tmp_3_3_2/30 tmp_3_3_4/31 tmp_3_3_5/32 tmp_3_3_6/33 tmp_3_3_7/34 tmp_3_4/35 tmp_3_4_1/36 tmp_3_4_2/37 tmp_3_4_3/38 tmp_3_4_5/39 tmp_3_4_6/40 tmp_3_4_7/41 tmp_3_5/42 tmp_3_5_1/43 tmp_3_5_2/44 tmp_3_5_3/45 tmp_3_5_4/46 tmp_3_5_6/47 tmp_3_5_7/48 tmp_3_6/49 tmp_3_6_1/50 tmp_3_6_2/51 tmp_3_6_3/52 tmp_3_6_4/53 tmp_3_6_5/54 tmp_3_6_7/55 tmp_3_7/56 tmp_3_7_1/57 tmp_3_7_2/58 tmp_3_7_3/59 tmp_3_7_4/60 tmp_3_7_5/61 tmp_3_7_6/62 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="grp_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="64" slack="1"/>
<pin id="1279" dir="0" index="1" bw="64" slack="0"/>
<pin id="1280" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_5_0_1/27 tmp_5_0_2/28 tmp_5_0_3/29 tmp_5_0_4/30 tmp_5_0_5/31 tmp_5_0_6/32 tmp_5_0_7/33 tmp_5_1/34 tmp_5_1_2/35 tmp_5_1_3/36 tmp_5_1_4/37 tmp_5_1_5/38 tmp_5_1_6/39 tmp_5_1_7/40 tmp_5_2/41 tmp_5_2_1/42 tmp_5_2_3/43 tmp_5_2_4/44 tmp_5_2_5/45 tmp_5_2_6/46 tmp_5_2_7/47 tmp_5_3/48 tmp_5_3_1/49 tmp_5_3_2/50 tmp_5_3_4/51 tmp_5_3_5/52 tmp_5_3_6/53 tmp_5_3_7/54 tmp_5_4/55 tmp_5_4_1/56 tmp_5_4_2/57 tmp_5_4_3/58 tmp_5_4_5/59 tmp_5_4_6/60 tmp_5_4_7/61 tmp_5_5/62 tmp_5_5_1/63 tmp_5_5_2/64 tmp_5_5_3/65 tmp_5_5_4/66 tmp_5_5_6/67 tmp_5_5_7/68 tmp_5_6/69 tmp_5_6_1/70 tmp_5_6_2/71 tmp_5_6_3/72 tmp_5_6_4/73 tmp_5_6_5/74 tmp_5_6_7/75 tmp_5_7/76 tmp_5_7_1/77 tmp_5_7_2/78 tmp_5_7_3/79 tmp_5_7_4/80 tmp_5_7_5/81 tmp_5_7_6/82 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="grp_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="64" slack="0"/>
<pin id="1284" dir="0" index="1" bw="64" slack="1"/>
<pin id="1285" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_6_0_1/32 tmp_6_0_2/33 tmp_6_0_3/34 tmp_6_0_4/35 tmp_6_0_5/36 tmp_6_0_6/37 tmp_6_0_7/38 tmp_6_1/39 tmp_6_1_2/40 tmp_6_1_3/41 tmp_6_1_4/42 tmp_6_1_5/43 tmp_6_1_6/44 tmp_6_1_7/45 tmp_6_2/46 tmp_6_2_1/47 tmp_6_2_3/48 tmp_6_2_4/49 tmp_6_2_5/50 tmp_6_2_6/51 tmp_6_2_7/52 tmp_6_3/53 tmp_6_3_1/54 tmp_6_3_2/55 tmp_6_3_4/56 tmp_6_3_5/57 tmp_6_3_6/58 tmp_6_3_7/59 tmp_6_4/60 tmp_6_4_1/61 tmp_6_4_2/62 tmp_6_4_3/63 tmp_6_4_5/64 tmp_6_4_6/65 tmp_6_4_7/66 tmp_6_5/67 tmp_6_5_1/68 tmp_6_5_2/69 tmp_6_5_3/70 tmp_6_5_4/71 tmp_6_5_6/72 tmp_6_5_7/73 tmp_6_6/74 tmp_6_6_1/75 tmp_6_6_2/76 tmp_6_6_3/77 tmp_6_6_4/78 tmp_6_6_5/79 tmp_6_6_7/80 tmp_6_7/81 tmp_6_7_1/82 tmp_6_7_2/83 tmp_6_7_3/84 tmp_6_7_4/85 tmp_6_7_5/86 tmp_6_7_6/87 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="grp_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="64" slack="0"/>
<pin id="1289" dir="0" index="1" bw="64" slack="1"/>
<pin id="1290" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="tmp_4_0_1/9 tmp_4_0_2/10 tmp_4_0_3/11 tmp_4_0_4/12 tmp_4_0_5/13 tmp_4_0_6/14 tmp_4_0_7/15 tmp_4_1/16 tmp_4_1_2/17 tmp_4_1_3/18 tmp_4_1_4/19 tmp_4_1_5/20 tmp_4_1_6/21 tmp_4_1_7/22 tmp_4_2/23 tmp_4_2_1/24 tmp_4_2_3/25 tmp_4_2_4/26 tmp_4_2_5/27 tmp_4_2_6/28 tmp_4_2_7/29 tmp_4_3/30 tmp_4_3_1/31 tmp_4_3_2/32 tmp_4_3_4/33 tmp_4_3_5/34 tmp_4_3_6/35 tmp_4_3_7/36 tmp_4_4/37 tmp_4_4_1/38 tmp_4_4_2/39 tmp_4_4_3/40 tmp_4_4_5/41 tmp_4_4_6/42 tmp_4_4_7/43 tmp_4_5/44 tmp_4_5_1/45 tmp_4_5_2/46 tmp_4_5_3/47 tmp_4_5_4/48 tmp_4_5_6/49 tmp_4_5_7/50 tmp_4_6/51 tmp_4_6_1/52 tmp_4_6_2/53 tmp_4_6_3/54 tmp_4_6_4/55 tmp_4_6_5/56 tmp_4_6_7/57 tmp_4_7/58 tmp_4_7_1/59 tmp_4_7_2/60 tmp_4_7_3/61 tmp_4_7_4/62 tmp_4_7_5/63 tmp_4_7_6/64 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="32" slack="1"/>
<pin id="1294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="U_load U_load_1 U_load_2 U_load_3 U_load_4 U_load_5 U_load_6 U_load_7 U_load_8 U_load_9 U_load_10 U_load_11 U_load_12 U_load_13 U_load_14 U_load_15 U_load_16 U_load_17 U_load_18 U_load_19 U_load_20 U_load_21 U_load_22 U_load_23 U_load_24 U_load_25 U_load_26 U_load_27 U_load_28 U_load_29 U_load_30 U_load_31 U_load_32 U_load_33 U_load_34 U_load_35 U_load_36 U_load_37 U_load_38 U_load_39 U_load_40 U_load_41 U_load_42 U_load_43 U_load_44 U_load_45 U_load_46 U_load_47 U_load_48 U_load_49 U_load_50 U_load_51 U_load_52 U_load_53 U_load_54 U_load_55 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="32" slack="1"/>
<pin id="1298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_0_1 tmp_2_0_3 tmp_2_0_5 tmp_2_0_7 tmp_2_1_2 tmp_2_1_4 tmp_2_1_6 tmp_2_2 tmp_2_2_3 tmp_2_2_5 tmp_2_2_7 tmp_2_3_1 tmp_2_3_4 tmp_2_3_6 tmp_2_4 tmp_2_4_2 tmp_2_4_5 tmp_2_4_7 tmp_2_5_1 tmp_2_5_3 tmp_2_5_6 tmp_2_6 tmp_2_6_2 tmp_2_6_4 tmp_2_6_7 tmp_2_7_1 tmp_2_7_3 tmp_2_7_5 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="32" slack="1"/>
<pin id="1303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_0_2 tmp_2_0_4 tmp_2_0_6 tmp_2_1 tmp_2_1_3 tmp_2_1_5 tmp_2_1_7 tmp_2_2_1 tmp_2_2_4 tmp_2_2_6 tmp_2_3 tmp_2_3_2 tmp_2_3_5 tmp_2_3_7 tmp_2_4_1 tmp_2_4_3 tmp_2_4_6 tmp_2_5 tmp_2_5_2 tmp_2_5_4 tmp_2_5_7 tmp_2_6_1 tmp_2_6_3 tmp_2_6_5 tmp_2_7 tmp_2_7_2 tmp_2_7_4 tmp_2_7_6 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="64" slack="1"/>
<pin id="1308" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_0_1 tmp_3_2_5 tmp_3_5_1 tmp_3_7_5 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="64" slack="1"/>
<pin id="1313" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_0_2 tmp_3_2_6 tmp_3_5_2 tmp_3_7_6 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="64" slack="1"/>
<pin id="1318" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_0_3 tmp_3_2_7 tmp_3_5_3 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="64" slack="1"/>
<pin id="1323" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_0_4 tmp_3_3 tmp_3_5_4 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="64" slack="1"/>
<pin id="1328" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_0_5 tmp_3_3_1 tmp_3_5_6 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="64" slack="1"/>
<pin id="1333" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_0_6 tmp_3_3_2 tmp_3_5_7 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="64" slack="1"/>
<pin id="1338" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_0_7 tmp_3_3_4 tmp_3_6 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="64" slack="1"/>
<pin id="1343" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_1 tmp_3_3_5 tmp_3_6_1 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="64" slack="1"/>
<pin id="1348" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_1_2 tmp_3_3_6 tmp_3_6_2 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="64" slack="1"/>
<pin id="1353" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_1_3 tmp_3_3_7 tmp_3_6_3 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="64" slack="1"/>
<pin id="1358" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_1_4 tmp_3_4 tmp_3_6_4 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="64" slack="1"/>
<pin id="1363" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_1_5 tmp_3_4_1 tmp_3_6_5 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="64" slack="1"/>
<pin id="1368" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_1_6 tmp_3_4_2 tmp_3_6_7 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="64" slack="1"/>
<pin id="1373" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_1_7 tmp_3_4_3 tmp_3_7 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="64" slack="1"/>
<pin id="1378" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_2 tmp_3_4_5 tmp_3_7_1 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="64" slack="1"/>
<pin id="1383" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_2_1 tmp_3_4_6 tmp_3_7_2 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="64" slack="1"/>
<pin id="1388" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_2_3 tmp_3_4_7 tmp_3_7_3 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="64" slack="1"/>
<pin id="1393" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_2_4 tmp_3_5 tmp_3_7_4 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="64" slack="1"/>
<pin id="1398" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_0_1 tmp_4_0_6 tmp_4_1_4 tmp_4_2_1 tmp_4_2_7 tmp_4_3_5 tmp_4_4_2 tmp_4_5 tmp_4_5_6 tmp_4_6_3 tmp_4_7_1 tmp_4_7_6 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="64" slack="1"/>
<pin id="1403" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_0_2 tmp_4_0_7 tmp_4_1_5 tmp_4_2_3 tmp_4_3 tmp_4_3_6 tmp_4_4_3 tmp_4_5_1 tmp_4_5_7 tmp_4_6_4 tmp_4_7_2 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="64" slack="1"/>
<pin id="1408" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_0_3 tmp_4_1 tmp_4_1_6 tmp_4_2_4 tmp_4_3_1 tmp_4_3_7 tmp_4_4_5 tmp_4_5_2 tmp_4_6 tmp_4_6_5 tmp_4_7_3 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="64" slack="1"/>
<pin id="1413" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_0_4 tmp_4_1_2 tmp_4_1_7 tmp_4_2_5 tmp_4_3_2 tmp_4_4 tmp_4_4_6 tmp_4_5_3 tmp_4_6_1 tmp_4_6_7 tmp_4_7_4 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="64" slack="1"/>
<pin id="1418" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_0_5 tmp_4_1_3 tmp_4_2 tmp_4_2_6 tmp_4_3_4 tmp_4_4_1 tmp_4_4_7 tmp_4_5_4 tmp_4_6_2 tmp_4_7 tmp_4_7_5 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="64" slack="1"/>
<pin id="1423" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_0_1 tmp_5_4_3 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="64" slack="1"/>
<pin id="1428" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_0_2 tmp_5_4_5 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="64" slack="1"/>
<pin id="1433" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_0_3 tmp_5_4_6 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="64" slack="1"/>
<pin id="1438" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_0_4 tmp_5_4_7 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="64" slack="1"/>
<pin id="1443" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_0_5 tmp_5_5 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="64" slack="1"/>
<pin id="1448" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_0_6 tmp_5_5_1 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="64" slack="1"/>
<pin id="1453" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_0_7 tmp_5_5_2 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="64" slack="1"/>
<pin id="1458" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_1 tmp_5_5_3 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="64" slack="1"/>
<pin id="1463" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_1_2 tmp_5_5_4 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="64" slack="1"/>
<pin id="1468" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_1_3 tmp_5_5_6 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="64" slack="1"/>
<pin id="1473" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_1_4 tmp_5_5_7 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="64" slack="1"/>
<pin id="1478" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_1_5 tmp_5_6 "/>
</bind>
</comp>

<comp id="1481" class="1005" name="reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="64" slack="1"/>
<pin id="1483" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_1_6 tmp_5_6_1 "/>
</bind>
</comp>

<comp id="1486" class="1005" name="reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="64" slack="1"/>
<pin id="1488" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_1_7 tmp_5_6_2 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="64" slack="1"/>
<pin id="1493" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_2 tmp_5_6_3 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="64" slack="1"/>
<pin id="1498" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_2_1 tmp_5_6_4 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="64" slack="1"/>
<pin id="1503" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_2_3 tmp_5_6_5 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="64" slack="1"/>
<pin id="1508" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_2_4 tmp_5_6_7 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="64" slack="1"/>
<pin id="1513" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_2_5 tmp_5_7 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="64" slack="1"/>
<pin id="1518" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_2_6 tmp_5_7_1 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="64" slack="1"/>
<pin id="1523" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_2_7 tmp_5_7_2 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="64" slack="1"/>
<pin id="1528" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_3 tmp_5_7_3 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="64" slack="1"/>
<pin id="1533" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_3_1 tmp_5_7_4 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="64" slack="1"/>
<pin id="1538" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_3_2 tmp_5_7_5 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="64" slack="1"/>
<pin id="1543" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_3_4 tmp_5_7_6 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="64" slack="1"/>
<pin id="1548" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_0_1 tmp_6_0_3 tmp_6_0_5 tmp_6_0_7 tmp_6_1_2 tmp_6_1_4 tmp_6_1_6 tmp_6_2 tmp_6_2_3 tmp_6_2_5 tmp_6_2_7 tmp_6_3_1 tmp_6_3_4 tmp_6_3_6 tmp_6_4 tmp_6_4_2 tmp_6_4_5 tmp_6_4_7 tmp_6_5_1 tmp_6_5_3 tmp_6_5_6 tmp_6_6 tmp_6_6_2 tmp_6_6_4 tmp_6_6_7 tmp_6_7_1 tmp_6_7_3 tmp_6_7_5 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="64" slack="1"/>
<pin id="1553" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_0_2 tmp_6_0_4 tmp_6_0_6 tmp_6_1 tmp_6_1_3 tmp_6_1_5 tmp_6_1_7 tmp_6_2_1 tmp_6_2_4 tmp_6_2_6 tmp_6_3 tmp_6_3_2 tmp_6_3_5 tmp_6_3_7 tmp_6_4_1 tmp_6_4_3 tmp_6_4_6 tmp_6_5 tmp_6_5_2 tmp_6_5_4 tmp_6_5_7 tmp_6_6_1 tmp_6_6_3 tmp_6_6_5 tmp_6_7 tmp_6_7_2 tmp_6_7_4 tmp_6_7_6 "/>
</bind>
</comp>

<comp id="1556" class="1004" name="bitcast_ln21_fu_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="32" slack="1"/>
<pin id="1558" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21/3 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="xor_ln21_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="32" slack="0"/>
<pin id="1562" dir="0" index="1" bw="32" slack="0"/>
<pin id="1563" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21/3 "/>
</bind>
</comp>

<comp id="1566" class="1004" name="bitcast_ln21_1_fu_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="32" slack="0"/>
<pin id="1568" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_1/3 "/>
</bind>
</comp>

<comp id="1571" class="1004" name="bitcast_ln21_2_fu_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="32" slack="1"/>
<pin id="1573" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_2/4 "/>
</bind>
</comp>

<comp id="1575" class="1004" name="xor_ln21_1_fu_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="32" slack="0"/>
<pin id="1577" dir="0" index="1" bw="32" slack="0"/>
<pin id="1578" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_1/4 "/>
</bind>
</comp>

<comp id="1581" class="1004" name="bitcast_ln21_3_fu_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="32" slack="0"/>
<pin id="1583" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_3/4 "/>
</bind>
</comp>

<comp id="1586" class="1004" name="bitcast_ln21_4_fu_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="32" slack="1"/>
<pin id="1588" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_4/5 "/>
</bind>
</comp>

<comp id="1590" class="1004" name="xor_ln21_2_fu_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="32" slack="0"/>
<pin id="1592" dir="0" index="1" bw="32" slack="0"/>
<pin id="1593" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_2/5 "/>
</bind>
</comp>

<comp id="1596" class="1004" name="bitcast_ln21_5_fu_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="32" slack="0"/>
<pin id="1598" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_5/5 "/>
</bind>
</comp>

<comp id="1601" class="1004" name="bitcast_ln21_6_fu_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="32" slack="1"/>
<pin id="1603" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_6/6 "/>
</bind>
</comp>

<comp id="1605" class="1004" name="xor_ln21_3_fu_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="32" slack="0"/>
<pin id="1607" dir="0" index="1" bw="32" slack="0"/>
<pin id="1608" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_3/6 "/>
</bind>
</comp>

<comp id="1611" class="1004" name="bitcast_ln21_7_fu_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="32" slack="0"/>
<pin id="1613" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_7/6 "/>
</bind>
</comp>

<comp id="1616" class="1004" name="bitcast_ln21_8_fu_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="32" slack="1"/>
<pin id="1618" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_8/7 "/>
</bind>
</comp>

<comp id="1620" class="1004" name="xor_ln21_4_fu_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="32" slack="0"/>
<pin id="1622" dir="0" index="1" bw="32" slack="0"/>
<pin id="1623" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_4/7 "/>
</bind>
</comp>

<comp id="1626" class="1004" name="bitcast_ln21_9_fu_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="32" slack="0"/>
<pin id="1628" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_9/7 "/>
</bind>
</comp>

<comp id="1631" class="1004" name="bitcast_ln21_10_fu_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="32" slack="1"/>
<pin id="1633" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_10/8 "/>
</bind>
</comp>

<comp id="1635" class="1004" name="xor_ln21_5_fu_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="32" slack="0"/>
<pin id="1637" dir="0" index="1" bw="32" slack="0"/>
<pin id="1638" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_5/8 "/>
</bind>
</comp>

<comp id="1641" class="1004" name="bitcast_ln21_11_fu_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="32" slack="0"/>
<pin id="1643" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_11/8 "/>
</bind>
</comp>

<comp id="1646" class="1004" name="bitcast_ln21_12_fu_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="32" slack="1"/>
<pin id="1648" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_12/9 "/>
</bind>
</comp>

<comp id="1650" class="1004" name="xor_ln21_6_fu_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="32" slack="0"/>
<pin id="1652" dir="0" index="1" bw="32" slack="0"/>
<pin id="1653" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_6/9 "/>
</bind>
</comp>

<comp id="1656" class="1004" name="bitcast_ln21_13_fu_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="32" slack="0"/>
<pin id="1658" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_13/9 "/>
</bind>
</comp>

<comp id="1661" class="1004" name="bitcast_ln21_14_fu_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="32" slack="1"/>
<pin id="1663" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_14/10 "/>
</bind>
</comp>

<comp id="1665" class="1004" name="xor_ln21_7_fu_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="32" slack="0"/>
<pin id="1667" dir="0" index="1" bw="32" slack="0"/>
<pin id="1668" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_7/10 "/>
</bind>
</comp>

<comp id="1671" class="1004" name="bitcast_ln21_15_fu_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="32" slack="0"/>
<pin id="1673" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_15/10 "/>
</bind>
</comp>

<comp id="1676" class="1004" name="bitcast_ln21_16_fu_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="32" slack="1"/>
<pin id="1678" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_16/11 "/>
</bind>
</comp>

<comp id="1680" class="1004" name="xor_ln21_8_fu_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="32" slack="0"/>
<pin id="1682" dir="0" index="1" bw="32" slack="0"/>
<pin id="1683" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_8/11 "/>
</bind>
</comp>

<comp id="1686" class="1004" name="bitcast_ln21_17_fu_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="32" slack="0"/>
<pin id="1688" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_17/11 "/>
</bind>
</comp>

<comp id="1691" class="1004" name="bitcast_ln21_18_fu_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="32" slack="1"/>
<pin id="1693" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_18/12 "/>
</bind>
</comp>

<comp id="1695" class="1004" name="xor_ln21_9_fu_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="32" slack="0"/>
<pin id="1697" dir="0" index="1" bw="32" slack="0"/>
<pin id="1698" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_9/12 "/>
</bind>
</comp>

<comp id="1701" class="1004" name="bitcast_ln21_19_fu_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="32" slack="0"/>
<pin id="1703" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_19/12 "/>
</bind>
</comp>

<comp id="1706" class="1004" name="bitcast_ln21_20_fu_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="32" slack="1"/>
<pin id="1708" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_20/13 "/>
</bind>
</comp>

<comp id="1710" class="1004" name="xor_ln21_10_fu_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="32" slack="0"/>
<pin id="1712" dir="0" index="1" bw="32" slack="0"/>
<pin id="1713" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_10/13 "/>
</bind>
</comp>

<comp id="1716" class="1004" name="bitcast_ln21_21_fu_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="32" slack="0"/>
<pin id="1718" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_21/13 "/>
</bind>
</comp>

<comp id="1721" class="1004" name="bitcast_ln21_22_fu_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="32" slack="1"/>
<pin id="1723" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_22/14 "/>
</bind>
</comp>

<comp id="1725" class="1004" name="xor_ln21_11_fu_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="32" slack="0"/>
<pin id="1727" dir="0" index="1" bw="32" slack="0"/>
<pin id="1728" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_11/14 "/>
</bind>
</comp>

<comp id="1731" class="1004" name="bitcast_ln21_23_fu_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="32" slack="0"/>
<pin id="1733" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_23/14 "/>
</bind>
</comp>

<comp id="1736" class="1004" name="bitcast_ln21_24_fu_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="32" slack="1"/>
<pin id="1738" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_24/15 "/>
</bind>
</comp>

<comp id="1740" class="1004" name="xor_ln21_12_fu_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="32" slack="0"/>
<pin id="1742" dir="0" index="1" bw="32" slack="0"/>
<pin id="1743" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_12/15 "/>
</bind>
</comp>

<comp id="1746" class="1004" name="bitcast_ln21_25_fu_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="32" slack="0"/>
<pin id="1748" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_25/15 "/>
</bind>
</comp>

<comp id="1751" class="1004" name="bitcast_ln21_26_fu_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="32" slack="1"/>
<pin id="1753" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_26/16 "/>
</bind>
</comp>

<comp id="1755" class="1004" name="xor_ln21_13_fu_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="32" slack="0"/>
<pin id="1757" dir="0" index="1" bw="32" slack="0"/>
<pin id="1758" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_13/16 "/>
</bind>
</comp>

<comp id="1761" class="1004" name="bitcast_ln21_27_fu_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="32" slack="0"/>
<pin id="1763" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_27/16 "/>
</bind>
</comp>

<comp id="1766" class="1004" name="bitcast_ln21_28_fu_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="32" slack="1"/>
<pin id="1768" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_28/17 "/>
</bind>
</comp>

<comp id="1770" class="1004" name="xor_ln21_14_fu_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="32" slack="0"/>
<pin id="1772" dir="0" index="1" bw="32" slack="0"/>
<pin id="1773" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_14/17 "/>
</bind>
</comp>

<comp id="1776" class="1004" name="bitcast_ln21_29_fu_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="32" slack="0"/>
<pin id="1778" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_29/17 "/>
</bind>
</comp>

<comp id="1781" class="1004" name="bitcast_ln21_30_fu_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="32" slack="1"/>
<pin id="1783" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_30/18 "/>
</bind>
</comp>

<comp id="1785" class="1004" name="xor_ln21_15_fu_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="32" slack="0"/>
<pin id="1787" dir="0" index="1" bw="32" slack="0"/>
<pin id="1788" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_15/18 "/>
</bind>
</comp>

<comp id="1791" class="1004" name="bitcast_ln21_31_fu_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="32" slack="0"/>
<pin id="1793" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_31/18 "/>
</bind>
</comp>

<comp id="1796" class="1004" name="bitcast_ln21_32_fu_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="32" slack="1"/>
<pin id="1798" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_32/19 "/>
</bind>
</comp>

<comp id="1800" class="1004" name="xor_ln21_16_fu_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="32" slack="0"/>
<pin id="1802" dir="0" index="1" bw="32" slack="0"/>
<pin id="1803" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_16/19 "/>
</bind>
</comp>

<comp id="1806" class="1004" name="bitcast_ln21_33_fu_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="32" slack="0"/>
<pin id="1808" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_33/19 "/>
</bind>
</comp>

<comp id="1811" class="1004" name="bitcast_ln21_34_fu_1811">
<pin_list>
<pin id="1812" dir="0" index="0" bw="32" slack="1"/>
<pin id="1813" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_34/20 "/>
</bind>
</comp>

<comp id="1815" class="1004" name="xor_ln21_17_fu_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="32" slack="0"/>
<pin id="1817" dir="0" index="1" bw="32" slack="0"/>
<pin id="1818" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_17/20 "/>
</bind>
</comp>

<comp id="1821" class="1004" name="bitcast_ln21_35_fu_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="32" slack="0"/>
<pin id="1823" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_35/20 "/>
</bind>
</comp>

<comp id="1826" class="1004" name="bitcast_ln21_36_fu_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="32" slack="1"/>
<pin id="1828" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_36/21 "/>
</bind>
</comp>

<comp id="1830" class="1004" name="xor_ln21_18_fu_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="32" slack="0"/>
<pin id="1832" dir="0" index="1" bw="32" slack="0"/>
<pin id="1833" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_18/21 "/>
</bind>
</comp>

<comp id="1836" class="1004" name="bitcast_ln21_37_fu_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="32" slack="0"/>
<pin id="1838" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_37/21 "/>
</bind>
</comp>

<comp id="1841" class="1004" name="bitcast_ln21_38_fu_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="32" slack="1"/>
<pin id="1843" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_38/22 "/>
</bind>
</comp>

<comp id="1845" class="1004" name="xor_ln21_19_fu_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="32" slack="0"/>
<pin id="1847" dir="0" index="1" bw="32" slack="0"/>
<pin id="1848" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_19/22 "/>
</bind>
</comp>

<comp id="1851" class="1004" name="bitcast_ln21_39_fu_1851">
<pin_list>
<pin id="1852" dir="0" index="0" bw="32" slack="0"/>
<pin id="1853" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_39/22 "/>
</bind>
</comp>

<comp id="1856" class="1004" name="bitcast_ln21_40_fu_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="32" slack="1"/>
<pin id="1858" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_40/23 "/>
</bind>
</comp>

<comp id="1860" class="1004" name="xor_ln21_20_fu_1860">
<pin_list>
<pin id="1861" dir="0" index="0" bw="32" slack="0"/>
<pin id="1862" dir="0" index="1" bw="32" slack="0"/>
<pin id="1863" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_20/23 "/>
</bind>
</comp>

<comp id="1866" class="1004" name="bitcast_ln21_41_fu_1866">
<pin_list>
<pin id="1867" dir="0" index="0" bw="32" slack="0"/>
<pin id="1868" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_41/23 "/>
</bind>
</comp>

<comp id="1871" class="1004" name="bitcast_ln21_42_fu_1871">
<pin_list>
<pin id="1872" dir="0" index="0" bw="32" slack="1"/>
<pin id="1873" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_42/24 "/>
</bind>
</comp>

<comp id="1875" class="1004" name="xor_ln21_21_fu_1875">
<pin_list>
<pin id="1876" dir="0" index="0" bw="32" slack="0"/>
<pin id="1877" dir="0" index="1" bw="32" slack="0"/>
<pin id="1878" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_21/24 "/>
</bind>
</comp>

<comp id="1881" class="1004" name="bitcast_ln21_43_fu_1881">
<pin_list>
<pin id="1882" dir="0" index="0" bw="32" slack="0"/>
<pin id="1883" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_43/24 "/>
</bind>
</comp>

<comp id="1886" class="1004" name="bitcast_ln21_44_fu_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="32" slack="1"/>
<pin id="1888" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_44/25 "/>
</bind>
</comp>

<comp id="1890" class="1004" name="xor_ln21_22_fu_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="32" slack="0"/>
<pin id="1892" dir="0" index="1" bw="32" slack="0"/>
<pin id="1893" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_22/25 "/>
</bind>
</comp>

<comp id="1896" class="1004" name="bitcast_ln21_45_fu_1896">
<pin_list>
<pin id="1897" dir="0" index="0" bw="32" slack="0"/>
<pin id="1898" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_45/25 "/>
</bind>
</comp>

<comp id="1901" class="1004" name="bitcast_ln21_46_fu_1901">
<pin_list>
<pin id="1902" dir="0" index="0" bw="32" slack="1"/>
<pin id="1903" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_46/26 "/>
</bind>
</comp>

<comp id="1905" class="1004" name="xor_ln21_23_fu_1905">
<pin_list>
<pin id="1906" dir="0" index="0" bw="32" slack="0"/>
<pin id="1907" dir="0" index="1" bw="32" slack="0"/>
<pin id="1908" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_23/26 "/>
</bind>
</comp>

<comp id="1911" class="1004" name="bitcast_ln21_47_fu_1911">
<pin_list>
<pin id="1912" dir="0" index="0" bw="32" slack="0"/>
<pin id="1913" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_47/26 "/>
</bind>
</comp>

<comp id="1916" class="1004" name="bitcast_ln21_48_fu_1916">
<pin_list>
<pin id="1917" dir="0" index="0" bw="32" slack="1"/>
<pin id="1918" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_48/27 "/>
</bind>
</comp>

<comp id="1920" class="1004" name="xor_ln21_24_fu_1920">
<pin_list>
<pin id="1921" dir="0" index="0" bw="32" slack="0"/>
<pin id="1922" dir="0" index="1" bw="32" slack="0"/>
<pin id="1923" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_24/27 "/>
</bind>
</comp>

<comp id="1926" class="1004" name="bitcast_ln21_49_fu_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="32" slack="0"/>
<pin id="1928" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_49/27 "/>
</bind>
</comp>

<comp id="1931" class="1004" name="bitcast_ln21_50_fu_1931">
<pin_list>
<pin id="1932" dir="0" index="0" bw="32" slack="1"/>
<pin id="1933" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_50/28 "/>
</bind>
</comp>

<comp id="1935" class="1004" name="xor_ln21_25_fu_1935">
<pin_list>
<pin id="1936" dir="0" index="0" bw="32" slack="0"/>
<pin id="1937" dir="0" index="1" bw="32" slack="0"/>
<pin id="1938" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_25/28 "/>
</bind>
</comp>

<comp id="1941" class="1004" name="bitcast_ln21_51_fu_1941">
<pin_list>
<pin id="1942" dir="0" index="0" bw="32" slack="0"/>
<pin id="1943" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_51/28 "/>
</bind>
</comp>

<comp id="1946" class="1004" name="bitcast_ln21_52_fu_1946">
<pin_list>
<pin id="1947" dir="0" index="0" bw="32" slack="1"/>
<pin id="1948" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_52/29 "/>
</bind>
</comp>

<comp id="1950" class="1004" name="xor_ln21_26_fu_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="32" slack="0"/>
<pin id="1952" dir="0" index="1" bw="32" slack="0"/>
<pin id="1953" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_26/29 "/>
</bind>
</comp>

<comp id="1956" class="1004" name="bitcast_ln21_53_fu_1956">
<pin_list>
<pin id="1957" dir="0" index="0" bw="32" slack="0"/>
<pin id="1958" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_53/29 "/>
</bind>
</comp>

<comp id="1961" class="1004" name="bitcast_ln21_54_fu_1961">
<pin_list>
<pin id="1962" dir="0" index="0" bw="32" slack="1"/>
<pin id="1963" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_54/30 "/>
</bind>
</comp>

<comp id="1965" class="1004" name="xor_ln21_27_fu_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="32" slack="0"/>
<pin id="1967" dir="0" index="1" bw="32" slack="0"/>
<pin id="1968" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_27/30 "/>
</bind>
</comp>

<comp id="1971" class="1004" name="bitcast_ln21_55_fu_1971">
<pin_list>
<pin id="1972" dir="0" index="0" bw="32" slack="0"/>
<pin id="1973" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_55/30 "/>
</bind>
</comp>

<comp id="1976" class="1004" name="bitcast_ln21_56_fu_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="32" slack="1"/>
<pin id="1978" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_56/31 "/>
</bind>
</comp>

<comp id="1980" class="1004" name="xor_ln21_28_fu_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="32" slack="0"/>
<pin id="1982" dir="0" index="1" bw="32" slack="0"/>
<pin id="1983" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_28/31 "/>
</bind>
</comp>

<comp id="1986" class="1004" name="bitcast_ln21_57_fu_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="32" slack="0"/>
<pin id="1988" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_57/31 "/>
</bind>
</comp>

<comp id="1991" class="1004" name="bitcast_ln21_58_fu_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="32" slack="1"/>
<pin id="1993" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_58/32 "/>
</bind>
</comp>

<comp id="1995" class="1004" name="xor_ln21_29_fu_1995">
<pin_list>
<pin id="1996" dir="0" index="0" bw="32" slack="0"/>
<pin id="1997" dir="0" index="1" bw="32" slack="0"/>
<pin id="1998" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_29/32 "/>
</bind>
</comp>

<comp id="2001" class="1004" name="bitcast_ln21_59_fu_2001">
<pin_list>
<pin id="2002" dir="0" index="0" bw="32" slack="0"/>
<pin id="2003" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_59/32 "/>
</bind>
</comp>

<comp id="2006" class="1004" name="bitcast_ln21_60_fu_2006">
<pin_list>
<pin id="2007" dir="0" index="0" bw="32" slack="1"/>
<pin id="2008" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_60/33 "/>
</bind>
</comp>

<comp id="2010" class="1004" name="xor_ln21_30_fu_2010">
<pin_list>
<pin id="2011" dir="0" index="0" bw="32" slack="0"/>
<pin id="2012" dir="0" index="1" bw="32" slack="0"/>
<pin id="2013" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_30/33 "/>
</bind>
</comp>

<comp id="2016" class="1004" name="bitcast_ln21_61_fu_2016">
<pin_list>
<pin id="2017" dir="0" index="0" bw="32" slack="0"/>
<pin id="2018" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_61/33 "/>
</bind>
</comp>

<comp id="2021" class="1004" name="bitcast_ln21_62_fu_2021">
<pin_list>
<pin id="2022" dir="0" index="0" bw="32" slack="1"/>
<pin id="2023" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_62/34 "/>
</bind>
</comp>

<comp id="2025" class="1004" name="xor_ln21_31_fu_2025">
<pin_list>
<pin id="2026" dir="0" index="0" bw="32" slack="0"/>
<pin id="2027" dir="0" index="1" bw="32" slack="0"/>
<pin id="2028" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_31/34 "/>
</bind>
</comp>

<comp id="2031" class="1004" name="bitcast_ln21_63_fu_2031">
<pin_list>
<pin id="2032" dir="0" index="0" bw="32" slack="0"/>
<pin id="2033" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_63/34 "/>
</bind>
</comp>

<comp id="2036" class="1004" name="bitcast_ln21_64_fu_2036">
<pin_list>
<pin id="2037" dir="0" index="0" bw="32" slack="1"/>
<pin id="2038" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_64/35 "/>
</bind>
</comp>

<comp id="2040" class="1004" name="xor_ln21_32_fu_2040">
<pin_list>
<pin id="2041" dir="0" index="0" bw="32" slack="0"/>
<pin id="2042" dir="0" index="1" bw="32" slack="0"/>
<pin id="2043" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_32/35 "/>
</bind>
</comp>

<comp id="2046" class="1004" name="bitcast_ln21_65_fu_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="32" slack="0"/>
<pin id="2048" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_65/35 "/>
</bind>
</comp>

<comp id="2051" class="1004" name="bitcast_ln21_66_fu_2051">
<pin_list>
<pin id="2052" dir="0" index="0" bw="32" slack="1"/>
<pin id="2053" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_66/36 "/>
</bind>
</comp>

<comp id="2055" class="1004" name="xor_ln21_33_fu_2055">
<pin_list>
<pin id="2056" dir="0" index="0" bw="32" slack="0"/>
<pin id="2057" dir="0" index="1" bw="32" slack="0"/>
<pin id="2058" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_33/36 "/>
</bind>
</comp>

<comp id="2061" class="1004" name="bitcast_ln21_67_fu_2061">
<pin_list>
<pin id="2062" dir="0" index="0" bw="32" slack="0"/>
<pin id="2063" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_67/36 "/>
</bind>
</comp>

<comp id="2066" class="1004" name="bitcast_ln21_68_fu_2066">
<pin_list>
<pin id="2067" dir="0" index="0" bw="32" slack="1"/>
<pin id="2068" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_68/37 "/>
</bind>
</comp>

<comp id="2070" class="1004" name="xor_ln21_34_fu_2070">
<pin_list>
<pin id="2071" dir="0" index="0" bw="32" slack="0"/>
<pin id="2072" dir="0" index="1" bw="32" slack="0"/>
<pin id="2073" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_34/37 "/>
</bind>
</comp>

<comp id="2076" class="1004" name="bitcast_ln21_69_fu_2076">
<pin_list>
<pin id="2077" dir="0" index="0" bw="32" slack="0"/>
<pin id="2078" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_69/37 "/>
</bind>
</comp>

<comp id="2081" class="1004" name="bitcast_ln21_70_fu_2081">
<pin_list>
<pin id="2082" dir="0" index="0" bw="32" slack="1"/>
<pin id="2083" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_70/38 "/>
</bind>
</comp>

<comp id="2085" class="1004" name="xor_ln21_35_fu_2085">
<pin_list>
<pin id="2086" dir="0" index="0" bw="32" slack="0"/>
<pin id="2087" dir="0" index="1" bw="32" slack="0"/>
<pin id="2088" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_35/38 "/>
</bind>
</comp>

<comp id="2091" class="1004" name="bitcast_ln21_71_fu_2091">
<pin_list>
<pin id="2092" dir="0" index="0" bw="32" slack="0"/>
<pin id="2093" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_71/38 "/>
</bind>
</comp>

<comp id="2096" class="1004" name="bitcast_ln21_72_fu_2096">
<pin_list>
<pin id="2097" dir="0" index="0" bw="32" slack="1"/>
<pin id="2098" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_72/39 "/>
</bind>
</comp>

<comp id="2100" class="1004" name="xor_ln21_36_fu_2100">
<pin_list>
<pin id="2101" dir="0" index="0" bw="32" slack="0"/>
<pin id="2102" dir="0" index="1" bw="32" slack="0"/>
<pin id="2103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_36/39 "/>
</bind>
</comp>

<comp id="2106" class="1004" name="bitcast_ln21_73_fu_2106">
<pin_list>
<pin id="2107" dir="0" index="0" bw="32" slack="0"/>
<pin id="2108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_73/39 "/>
</bind>
</comp>

<comp id="2111" class="1004" name="bitcast_ln21_74_fu_2111">
<pin_list>
<pin id="2112" dir="0" index="0" bw="32" slack="1"/>
<pin id="2113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_74/40 "/>
</bind>
</comp>

<comp id="2115" class="1004" name="xor_ln21_37_fu_2115">
<pin_list>
<pin id="2116" dir="0" index="0" bw="32" slack="0"/>
<pin id="2117" dir="0" index="1" bw="32" slack="0"/>
<pin id="2118" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_37/40 "/>
</bind>
</comp>

<comp id="2121" class="1004" name="bitcast_ln21_75_fu_2121">
<pin_list>
<pin id="2122" dir="0" index="0" bw="32" slack="0"/>
<pin id="2123" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_75/40 "/>
</bind>
</comp>

<comp id="2126" class="1004" name="bitcast_ln21_76_fu_2126">
<pin_list>
<pin id="2127" dir="0" index="0" bw="32" slack="1"/>
<pin id="2128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_76/41 "/>
</bind>
</comp>

<comp id="2130" class="1004" name="xor_ln21_38_fu_2130">
<pin_list>
<pin id="2131" dir="0" index="0" bw="32" slack="0"/>
<pin id="2132" dir="0" index="1" bw="32" slack="0"/>
<pin id="2133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_38/41 "/>
</bind>
</comp>

<comp id="2136" class="1004" name="bitcast_ln21_77_fu_2136">
<pin_list>
<pin id="2137" dir="0" index="0" bw="32" slack="0"/>
<pin id="2138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_77/41 "/>
</bind>
</comp>

<comp id="2141" class="1004" name="bitcast_ln21_78_fu_2141">
<pin_list>
<pin id="2142" dir="0" index="0" bw="32" slack="1"/>
<pin id="2143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_78/42 "/>
</bind>
</comp>

<comp id="2145" class="1004" name="xor_ln21_39_fu_2145">
<pin_list>
<pin id="2146" dir="0" index="0" bw="32" slack="0"/>
<pin id="2147" dir="0" index="1" bw="32" slack="0"/>
<pin id="2148" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_39/42 "/>
</bind>
</comp>

<comp id="2151" class="1004" name="bitcast_ln21_79_fu_2151">
<pin_list>
<pin id="2152" dir="0" index="0" bw="32" slack="0"/>
<pin id="2153" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_79/42 "/>
</bind>
</comp>

<comp id="2156" class="1004" name="bitcast_ln21_80_fu_2156">
<pin_list>
<pin id="2157" dir="0" index="0" bw="32" slack="1"/>
<pin id="2158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_80/43 "/>
</bind>
</comp>

<comp id="2160" class="1004" name="xor_ln21_40_fu_2160">
<pin_list>
<pin id="2161" dir="0" index="0" bw="32" slack="0"/>
<pin id="2162" dir="0" index="1" bw="32" slack="0"/>
<pin id="2163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_40/43 "/>
</bind>
</comp>

<comp id="2166" class="1004" name="bitcast_ln21_81_fu_2166">
<pin_list>
<pin id="2167" dir="0" index="0" bw="32" slack="0"/>
<pin id="2168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_81/43 "/>
</bind>
</comp>

<comp id="2171" class="1004" name="bitcast_ln21_82_fu_2171">
<pin_list>
<pin id="2172" dir="0" index="0" bw="32" slack="1"/>
<pin id="2173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_82/44 "/>
</bind>
</comp>

<comp id="2175" class="1004" name="xor_ln21_41_fu_2175">
<pin_list>
<pin id="2176" dir="0" index="0" bw="32" slack="0"/>
<pin id="2177" dir="0" index="1" bw="32" slack="0"/>
<pin id="2178" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_41/44 "/>
</bind>
</comp>

<comp id="2181" class="1004" name="bitcast_ln21_83_fu_2181">
<pin_list>
<pin id="2182" dir="0" index="0" bw="32" slack="0"/>
<pin id="2183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_83/44 "/>
</bind>
</comp>

<comp id="2186" class="1004" name="bitcast_ln21_84_fu_2186">
<pin_list>
<pin id="2187" dir="0" index="0" bw="32" slack="1"/>
<pin id="2188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_84/45 "/>
</bind>
</comp>

<comp id="2190" class="1004" name="xor_ln21_42_fu_2190">
<pin_list>
<pin id="2191" dir="0" index="0" bw="32" slack="0"/>
<pin id="2192" dir="0" index="1" bw="32" slack="0"/>
<pin id="2193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_42/45 "/>
</bind>
</comp>

<comp id="2196" class="1004" name="bitcast_ln21_85_fu_2196">
<pin_list>
<pin id="2197" dir="0" index="0" bw="32" slack="0"/>
<pin id="2198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_85/45 "/>
</bind>
</comp>

<comp id="2201" class="1004" name="bitcast_ln21_86_fu_2201">
<pin_list>
<pin id="2202" dir="0" index="0" bw="32" slack="1"/>
<pin id="2203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_86/46 "/>
</bind>
</comp>

<comp id="2205" class="1004" name="xor_ln21_43_fu_2205">
<pin_list>
<pin id="2206" dir="0" index="0" bw="32" slack="0"/>
<pin id="2207" dir="0" index="1" bw="32" slack="0"/>
<pin id="2208" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_43/46 "/>
</bind>
</comp>

<comp id="2211" class="1004" name="bitcast_ln21_87_fu_2211">
<pin_list>
<pin id="2212" dir="0" index="0" bw="32" slack="0"/>
<pin id="2213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_87/46 "/>
</bind>
</comp>

<comp id="2216" class="1004" name="bitcast_ln21_88_fu_2216">
<pin_list>
<pin id="2217" dir="0" index="0" bw="32" slack="1"/>
<pin id="2218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_88/47 "/>
</bind>
</comp>

<comp id="2220" class="1004" name="xor_ln21_44_fu_2220">
<pin_list>
<pin id="2221" dir="0" index="0" bw="32" slack="0"/>
<pin id="2222" dir="0" index="1" bw="32" slack="0"/>
<pin id="2223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_44/47 "/>
</bind>
</comp>

<comp id="2226" class="1004" name="bitcast_ln21_89_fu_2226">
<pin_list>
<pin id="2227" dir="0" index="0" bw="32" slack="0"/>
<pin id="2228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_89/47 "/>
</bind>
</comp>

<comp id="2231" class="1004" name="bitcast_ln21_90_fu_2231">
<pin_list>
<pin id="2232" dir="0" index="0" bw="32" slack="1"/>
<pin id="2233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_90/48 "/>
</bind>
</comp>

<comp id="2235" class="1004" name="xor_ln21_45_fu_2235">
<pin_list>
<pin id="2236" dir="0" index="0" bw="32" slack="0"/>
<pin id="2237" dir="0" index="1" bw="32" slack="0"/>
<pin id="2238" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_45/48 "/>
</bind>
</comp>

<comp id="2241" class="1004" name="bitcast_ln21_91_fu_2241">
<pin_list>
<pin id="2242" dir="0" index="0" bw="32" slack="0"/>
<pin id="2243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_91/48 "/>
</bind>
</comp>

<comp id="2246" class="1004" name="bitcast_ln21_92_fu_2246">
<pin_list>
<pin id="2247" dir="0" index="0" bw="32" slack="1"/>
<pin id="2248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_92/49 "/>
</bind>
</comp>

<comp id="2250" class="1004" name="xor_ln21_46_fu_2250">
<pin_list>
<pin id="2251" dir="0" index="0" bw="32" slack="0"/>
<pin id="2252" dir="0" index="1" bw="32" slack="0"/>
<pin id="2253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_46/49 "/>
</bind>
</comp>

<comp id="2256" class="1004" name="bitcast_ln21_93_fu_2256">
<pin_list>
<pin id="2257" dir="0" index="0" bw="32" slack="0"/>
<pin id="2258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_93/49 "/>
</bind>
</comp>

<comp id="2261" class="1004" name="bitcast_ln21_94_fu_2261">
<pin_list>
<pin id="2262" dir="0" index="0" bw="32" slack="1"/>
<pin id="2263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_94/50 "/>
</bind>
</comp>

<comp id="2265" class="1004" name="xor_ln21_47_fu_2265">
<pin_list>
<pin id="2266" dir="0" index="0" bw="32" slack="0"/>
<pin id="2267" dir="0" index="1" bw="32" slack="0"/>
<pin id="2268" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_47/50 "/>
</bind>
</comp>

<comp id="2271" class="1004" name="bitcast_ln21_95_fu_2271">
<pin_list>
<pin id="2272" dir="0" index="0" bw="32" slack="0"/>
<pin id="2273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_95/50 "/>
</bind>
</comp>

<comp id="2276" class="1004" name="bitcast_ln21_96_fu_2276">
<pin_list>
<pin id="2277" dir="0" index="0" bw="32" slack="1"/>
<pin id="2278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_96/51 "/>
</bind>
</comp>

<comp id="2280" class="1004" name="xor_ln21_48_fu_2280">
<pin_list>
<pin id="2281" dir="0" index="0" bw="32" slack="0"/>
<pin id="2282" dir="0" index="1" bw="32" slack="0"/>
<pin id="2283" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_48/51 "/>
</bind>
</comp>

<comp id="2286" class="1004" name="bitcast_ln21_97_fu_2286">
<pin_list>
<pin id="2287" dir="0" index="0" bw="32" slack="0"/>
<pin id="2288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_97/51 "/>
</bind>
</comp>

<comp id="2291" class="1004" name="bitcast_ln21_98_fu_2291">
<pin_list>
<pin id="2292" dir="0" index="0" bw="32" slack="1"/>
<pin id="2293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_98/52 "/>
</bind>
</comp>

<comp id="2295" class="1004" name="xor_ln21_49_fu_2295">
<pin_list>
<pin id="2296" dir="0" index="0" bw="32" slack="0"/>
<pin id="2297" dir="0" index="1" bw="32" slack="0"/>
<pin id="2298" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_49/52 "/>
</bind>
</comp>

<comp id="2301" class="1004" name="bitcast_ln21_99_fu_2301">
<pin_list>
<pin id="2302" dir="0" index="0" bw="32" slack="0"/>
<pin id="2303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_99/52 "/>
</bind>
</comp>

<comp id="2306" class="1004" name="bitcast_ln21_100_fu_2306">
<pin_list>
<pin id="2307" dir="0" index="0" bw="32" slack="1"/>
<pin id="2308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_100/53 "/>
</bind>
</comp>

<comp id="2310" class="1004" name="xor_ln21_50_fu_2310">
<pin_list>
<pin id="2311" dir="0" index="0" bw="32" slack="0"/>
<pin id="2312" dir="0" index="1" bw="32" slack="0"/>
<pin id="2313" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_50/53 "/>
</bind>
</comp>

<comp id="2316" class="1004" name="bitcast_ln21_101_fu_2316">
<pin_list>
<pin id="2317" dir="0" index="0" bw="32" slack="0"/>
<pin id="2318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_101/53 "/>
</bind>
</comp>

<comp id="2321" class="1004" name="bitcast_ln21_102_fu_2321">
<pin_list>
<pin id="2322" dir="0" index="0" bw="32" slack="1"/>
<pin id="2323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_102/54 "/>
</bind>
</comp>

<comp id="2325" class="1004" name="xor_ln21_51_fu_2325">
<pin_list>
<pin id="2326" dir="0" index="0" bw="32" slack="0"/>
<pin id="2327" dir="0" index="1" bw="32" slack="0"/>
<pin id="2328" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_51/54 "/>
</bind>
</comp>

<comp id="2331" class="1004" name="bitcast_ln21_103_fu_2331">
<pin_list>
<pin id="2332" dir="0" index="0" bw="32" slack="0"/>
<pin id="2333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_103/54 "/>
</bind>
</comp>

<comp id="2336" class="1004" name="bitcast_ln21_104_fu_2336">
<pin_list>
<pin id="2337" dir="0" index="0" bw="32" slack="1"/>
<pin id="2338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_104/55 "/>
</bind>
</comp>

<comp id="2340" class="1004" name="xor_ln21_52_fu_2340">
<pin_list>
<pin id="2341" dir="0" index="0" bw="32" slack="0"/>
<pin id="2342" dir="0" index="1" bw="32" slack="0"/>
<pin id="2343" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_52/55 "/>
</bind>
</comp>

<comp id="2346" class="1004" name="bitcast_ln21_105_fu_2346">
<pin_list>
<pin id="2347" dir="0" index="0" bw="32" slack="0"/>
<pin id="2348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_105/55 "/>
</bind>
</comp>

<comp id="2351" class="1004" name="bitcast_ln21_106_fu_2351">
<pin_list>
<pin id="2352" dir="0" index="0" bw="32" slack="1"/>
<pin id="2353" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_106/56 "/>
</bind>
</comp>

<comp id="2355" class="1004" name="xor_ln21_53_fu_2355">
<pin_list>
<pin id="2356" dir="0" index="0" bw="32" slack="0"/>
<pin id="2357" dir="0" index="1" bw="32" slack="0"/>
<pin id="2358" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_53/56 "/>
</bind>
</comp>

<comp id="2361" class="1004" name="bitcast_ln21_107_fu_2361">
<pin_list>
<pin id="2362" dir="0" index="0" bw="32" slack="0"/>
<pin id="2363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_107/56 "/>
</bind>
</comp>

<comp id="2366" class="1004" name="bitcast_ln21_108_fu_2366">
<pin_list>
<pin id="2367" dir="0" index="0" bw="32" slack="1"/>
<pin id="2368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_108/57 "/>
</bind>
</comp>

<comp id="2370" class="1004" name="xor_ln21_54_fu_2370">
<pin_list>
<pin id="2371" dir="0" index="0" bw="32" slack="0"/>
<pin id="2372" dir="0" index="1" bw="32" slack="0"/>
<pin id="2373" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_54/57 "/>
</bind>
</comp>

<comp id="2376" class="1004" name="bitcast_ln21_109_fu_2376">
<pin_list>
<pin id="2377" dir="0" index="0" bw="32" slack="0"/>
<pin id="2378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_109/57 "/>
</bind>
</comp>

<comp id="2381" class="1004" name="bitcast_ln21_110_fu_2381">
<pin_list>
<pin id="2382" dir="0" index="0" bw="32" slack="1"/>
<pin id="2383" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_110/58 "/>
</bind>
</comp>

<comp id="2385" class="1004" name="xor_ln21_55_fu_2385">
<pin_list>
<pin id="2386" dir="0" index="0" bw="32" slack="0"/>
<pin id="2387" dir="0" index="1" bw="32" slack="0"/>
<pin id="2388" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_55/58 "/>
</bind>
</comp>

<comp id="2391" class="1004" name="bitcast_ln21_111_fu_2391">
<pin_list>
<pin id="2392" dir="0" index="0" bw="32" slack="0"/>
<pin id="2393" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_111/58 "/>
</bind>
</comp>

<comp id="2396" class="1005" name="U_addr_reg_2396">
<pin_list>
<pin id="2397" dir="0" index="0" bw="6" slack="1"/>
<pin id="2398" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr "/>
</bind>
</comp>

<comp id="2401" class="1005" name="U_addr_1_reg_2401">
<pin_list>
<pin id="2402" dir="0" index="0" bw="6" slack="1"/>
<pin id="2403" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_1 "/>
</bind>
</comp>

<comp id="2406" class="1005" name="l_read_reg_2406">
<pin_list>
<pin id="2407" dir="0" index="0" bw="32" slack="1"/>
<pin id="2408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_read "/>
</bind>
</comp>

<comp id="2411" class="1005" name="bitcast_ln21_1_reg_2411">
<pin_list>
<pin id="2412" dir="0" index="0" bw="32" slack="1"/>
<pin id="2413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_1 "/>
</bind>
</comp>

<comp id="2416" class="1005" name="U_addr_2_reg_2416">
<pin_list>
<pin id="2417" dir="0" index="0" bw="6" slack="1"/>
<pin id="2418" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_2 "/>
</bind>
</comp>

<comp id="2421" class="1005" name="bitcast_ln21_3_reg_2421">
<pin_list>
<pin id="2422" dir="0" index="0" bw="32" slack="1"/>
<pin id="2423" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_3 "/>
</bind>
</comp>

<comp id="2426" class="1005" name="U_addr_3_reg_2426">
<pin_list>
<pin id="2427" dir="0" index="0" bw="6" slack="1"/>
<pin id="2428" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_3 "/>
</bind>
</comp>

<comp id="2431" class="1005" name="bitcast_ln21_5_reg_2431">
<pin_list>
<pin id="2432" dir="0" index="0" bw="32" slack="1"/>
<pin id="2433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_5 "/>
</bind>
</comp>

<comp id="2436" class="1005" name="U_addr_4_reg_2436">
<pin_list>
<pin id="2437" dir="0" index="0" bw="6" slack="1"/>
<pin id="2438" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_4 "/>
</bind>
</comp>

<comp id="2441" class="1005" name="bitcast_ln21_7_reg_2441">
<pin_list>
<pin id="2442" dir="0" index="0" bw="32" slack="1"/>
<pin id="2443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_7 "/>
</bind>
</comp>

<comp id="2446" class="1005" name="U_addr_5_reg_2446">
<pin_list>
<pin id="2447" dir="0" index="0" bw="6" slack="1"/>
<pin id="2448" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_5 "/>
</bind>
</comp>

<comp id="2451" class="1005" name="bitcast_ln21_9_reg_2451">
<pin_list>
<pin id="2452" dir="0" index="0" bw="32" slack="1"/>
<pin id="2453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_9 "/>
</bind>
</comp>

<comp id="2456" class="1005" name="U_addr_6_reg_2456">
<pin_list>
<pin id="2457" dir="0" index="0" bw="6" slack="1"/>
<pin id="2458" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_6 "/>
</bind>
</comp>

<comp id="2461" class="1005" name="bitcast_ln21_11_reg_2461">
<pin_list>
<pin id="2462" dir="0" index="0" bw="32" slack="1"/>
<pin id="2463" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_11 "/>
</bind>
</comp>

<comp id="2466" class="1005" name="U_addr_7_reg_2466">
<pin_list>
<pin id="2467" dir="0" index="0" bw="6" slack="1"/>
<pin id="2468" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_7 "/>
</bind>
</comp>

<comp id="2471" class="1005" name="bitcast_ln21_13_reg_2471">
<pin_list>
<pin id="2472" dir="0" index="0" bw="32" slack="1"/>
<pin id="2473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_13 "/>
</bind>
</comp>

<comp id="2476" class="1005" name="U_addr_8_reg_2476">
<pin_list>
<pin id="2477" dir="0" index="0" bw="6" slack="1"/>
<pin id="2478" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_8 "/>
</bind>
</comp>

<comp id="2481" class="1005" name="bitcast_ln21_15_reg_2481">
<pin_list>
<pin id="2482" dir="0" index="0" bw="32" slack="1"/>
<pin id="2483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_15 "/>
</bind>
</comp>

<comp id="2486" class="1005" name="U_addr_9_reg_2486">
<pin_list>
<pin id="2487" dir="0" index="0" bw="6" slack="1"/>
<pin id="2488" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_9 "/>
</bind>
</comp>

<comp id="2491" class="1005" name="bitcast_ln21_17_reg_2491">
<pin_list>
<pin id="2492" dir="0" index="0" bw="32" slack="1"/>
<pin id="2493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_17 "/>
</bind>
</comp>

<comp id="2496" class="1005" name="U_addr_10_reg_2496">
<pin_list>
<pin id="2497" dir="0" index="0" bw="6" slack="1"/>
<pin id="2498" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_10 "/>
</bind>
</comp>

<comp id="2501" class="1005" name="bitcast_ln21_19_reg_2501">
<pin_list>
<pin id="2502" dir="0" index="0" bw="32" slack="1"/>
<pin id="2503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_19 "/>
</bind>
</comp>

<comp id="2506" class="1005" name="U_addr_11_reg_2506">
<pin_list>
<pin id="2507" dir="0" index="0" bw="6" slack="1"/>
<pin id="2508" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_11 "/>
</bind>
</comp>

<comp id="2511" class="1005" name="bitcast_ln21_21_reg_2511">
<pin_list>
<pin id="2512" dir="0" index="0" bw="32" slack="1"/>
<pin id="2513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_21 "/>
</bind>
</comp>

<comp id="2516" class="1005" name="U_addr_12_reg_2516">
<pin_list>
<pin id="2517" dir="0" index="0" bw="6" slack="1"/>
<pin id="2518" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_12 "/>
</bind>
</comp>

<comp id="2521" class="1005" name="bitcast_ln21_23_reg_2521">
<pin_list>
<pin id="2522" dir="0" index="0" bw="32" slack="1"/>
<pin id="2523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_23 "/>
</bind>
</comp>

<comp id="2526" class="1005" name="U_addr_13_reg_2526">
<pin_list>
<pin id="2527" dir="0" index="0" bw="6" slack="1"/>
<pin id="2528" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_13 "/>
</bind>
</comp>

<comp id="2531" class="1005" name="bitcast_ln21_25_reg_2531">
<pin_list>
<pin id="2532" dir="0" index="0" bw="32" slack="1"/>
<pin id="2533" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_25 "/>
</bind>
</comp>

<comp id="2536" class="1005" name="U_addr_14_reg_2536">
<pin_list>
<pin id="2537" dir="0" index="0" bw="6" slack="1"/>
<pin id="2538" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_14 "/>
</bind>
</comp>

<comp id="2541" class="1005" name="bitcast_ln21_27_reg_2541">
<pin_list>
<pin id="2542" dir="0" index="0" bw="32" slack="1"/>
<pin id="2543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_27 "/>
</bind>
</comp>

<comp id="2546" class="1005" name="U_addr_15_reg_2546">
<pin_list>
<pin id="2547" dir="0" index="0" bw="6" slack="1"/>
<pin id="2548" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_15 "/>
</bind>
</comp>

<comp id="2551" class="1005" name="bitcast_ln21_29_reg_2551">
<pin_list>
<pin id="2552" dir="0" index="0" bw="32" slack="1"/>
<pin id="2553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_29 "/>
</bind>
</comp>

<comp id="2556" class="1005" name="U_addr_16_reg_2556">
<pin_list>
<pin id="2557" dir="0" index="0" bw="6" slack="1"/>
<pin id="2558" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_16 "/>
</bind>
</comp>

<comp id="2561" class="1005" name="bitcast_ln21_31_reg_2561">
<pin_list>
<pin id="2562" dir="0" index="0" bw="32" slack="1"/>
<pin id="2563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_31 "/>
</bind>
</comp>

<comp id="2566" class="1005" name="U_addr_17_reg_2566">
<pin_list>
<pin id="2567" dir="0" index="0" bw="6" slack="1"/>
<pin id="2568" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_17 "/>
</bind>
</comp>

<comp id="2571" class="1005" name="bitcast_ln21_33_reg_2571">
<pin_list>
<pin id="2572" dir="0" index="0" bw="32" slack="1"/>
<pin id="2573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_33 "/>
</bind>
</comp>

<comp id="2576" class="1005" name="U_addr_18_reg_2576">
<pin_list>
<pin id="2577" dir="0" index="0" bw="6" slack="1"/>
<pin id="2578" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_18 "/>
</bind>
</comp>

<comp id="2581" class="1005" name="bitcast_ln21_35_reg_2581">
<pin_list>
<pin id="2582" dir="0" index="0" bw="32" slack="1"/>
<pin id="2583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_35 "/>
</bind>
</comp>

<comp id="2586" class="1005" name="U_addr_19_reg_2586">
<pin_list>
<pin id="2587" dir="0" index="0" bw="6" slack="1"/>
<pin id="2588" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_19 "/>
</bind>
</comp>

<comp id="2591" class="1005" name="bitcast_ln21_37_reg_2591">
<pin_list>
<pin id="2592" dir="0" index="0" bw="32" slack="1"/>
<pin id="2593" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_37 "/>
</bind>
</comp>

<comp id="2596" class="1005" name="U_addr_20_reg_2596">
<pin_list>
<pin id="2597" dir="0" index="0" bw="6" slack="1"/>
<pin id="2598" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_20 "/>
</bind>
</comp>

<comp id="2601" class="1005" name="bitcast_ln21_39_reg_2601">
<pin_list>
<pin id="2602" dir="0" index="0" bw="32" slack="1"/>
<pin id="2603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_39 "/>
</bind>
</comp>

<comp id="2606" class="1005" name="U_addr_21_reg_2606">
<pin_list>
<pin id="2607" dir="0" index="0" bw="6" slack="1"/>
<pin id="2608" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_21 "/>
</bind>
</comp>

<comp id="2611" class="1005" name="bitcast_ln21_41_reg_2611">
<pin_list>
<pin id="2612" dir="0" index="0" bw="32" slack="1"/>
<pin id="2613" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_41 "/>
</bind>
</comp>

<comp id="2616" class="1005" name="U_addr_22_reg_2616">
<pin_list>
<pin id="2617" dir="0" index="0" bw="6" slack="1"/>
<pin id="2618" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_22 "/>
</bind>
</comp>

<comp id="2621" class="1005" name="bitcast_ln21_43_reg_2621">
<pin_list>
<pin id="2622" dir="0" index="0" bw="32" slack="1"/>
<pin id="2623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_43 "/>
</bind>
</comp>

<comp id="2626" class="1005" name="U_addr_23_reg_2626">
<pin_list>
<pin id="2627" dir="0" index="0" bw="6" slack="1"/>
<pin id="2628" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_23 "/>
</bind>
</comp>

<comp id="2631" class="1005" name="bitcast_ln21_45_reg_2631">
<pin_list>
<pin id="2632" dir="0" index="0" bw="32" slack="1"/>
<pin id="2633" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_45 "/>
</bind>
</comp>

<comp id="2636" class="1005" name="U_addr_24_reg_2636">
<pin_list>
<pin id="2637" dir="0" index="0" bw="6" slack="1"/>
<pin id="2638" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_24 "/>
</bind>
</comp>

<comp id="2641" class="1005" name="bitcast_ln21_47_reg_2641">
<pin_list>
<pin id="2642" dir="0" index="0" bw="32" slack="1"/>
<pin id="2643" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_47 "/>
</bind>
</comp>

<comp id="2646" class="1005" name="U_addr_25_reg_2646">
<pin_list>
<pin id="2647" dir="0" index="0" bw="6" slack="1"/>
<pin id="2648" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_25 "/>
</bind>
</comp>

<comp id="2651" class="1005" name="bitcast_ln21_49_reg_2651">
<pin_list>
<pin id="2652" dir="0" index="0" bw="32" slack="1"/>
<pin id="2653" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_49 "/>
</bind>
</comp>

<comp id="2656" class="1005" name="U_addr_26_reg_2656">
<pin_list>
<pin id="2657" dir="0" index="0" bw="6" slack="1"/>
<pin id="2658" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_26 "/>
</bind>
</comp>

<comp id="2661" class="1005" name="bitcast_ln21_51_reg_2661">
<pin_list>
<pin id="2662" dir="0" index="0" bw="32" slack="1"/>
<pin id="2663" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_51 "/>
</bind>
</comp>

<comp id="2666" class="1005" name="U_addr_27_reg_2666">
<pin_list>
<pin id="2667" dir="0" index="0" bw="6" slack="1"/>
<pin id="2668" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_27 "/>
</bind>
</comp>

<comp id="2671" class="1005" name="bitcast_ln21_53_reg_2671">
<pin_list>
<pin id="2672" dir="0" index="0" bw="32" slack="1"/>
<pin id="2673" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_53 "/>
</bind>
</comp>

<comp id="2676" class="1005" name="U_addr_28_reg_2676">
<pin_list>
<pin id="2677" dir="0" index="0" bw="6" slack="1"/>
<pin id="2678" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_28 "/>
</bind>
</comp>

<comp id="2681" class="1005" name="bitcast_ln21_55_reg_2681">
<pin_list>
<pin id="2682" dir="0" index="0" bw="32" slack="1"/>
<pin id="2683" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_55 "/>
</bind>
</comp>

<comp id="2686" class="1005" name="U_addr_29_reg_2686">
<pin_list>
<pin id="2687" dir="0" index="0" bw="6" slack="1"/>
<pin id="2688" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_29 "/>
</bind>
</comp>

<comp id="2691" class="1005" name="bitcast_ln21_57_reg_2691">
<pin_list>
<pin id="2692" dir="0" index="0" bw="32" slack="1"/>
<pin id="2693" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_57 "/>
</bind>
</comp>

<comp id="2696" class="1005" name="U_addr_30_reg_2696">
<pin_list>
<pin id="2697" dir="0" index="0" bw="6" slack="1"/>
<pin id="2698" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_30 "/>
</bind>
</comp>

<comp id="2701" class="1005" name="bitcast_ln21_59_reg_2701">
<pin_list>
<pin id="2702" dir="0" index="0" bw="32" slack="1"/>
<pin id="2703" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_59 "/>
</bind>
</comp>

<comp id="2706" class="1005" name="U_addr_31_reg_2706">
<pin_list>
<pin id="2707" dir="0" index="0" bw="6" slack="1"/>
<pin id="2708" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_31 "/>
</bind>
</comp>

<comp id="2711" class="1005" name="bitcast_ln21_61_reg_2711">
<pin_list>
<pin id="2712" dir="0" index="0" bw="32" slack="1"/>
<pin id="2713" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_61 "/>
</bind>
</comp>

<comp id="2716" class="1005" name="U_addr_32_reg_2716">
<pin_list>
<pin id="2717" dir="0" index="0" bw="6" slack="1"/>
<pin id="2718" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_32 "/>
</bind>
</comp>

<comp id="2721" class="1005" name="bitcast_ln21_63_reg_2721">
<pin_list>
<pin id="2722" dir="0" index="0" bw="32" slack="1"/>
<pin id="2723" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_63 "/>
</bind>
</comp>

<comp id="2726" class="1005" name="U_addr_33_reg_2726">
<pin_list>
<pin id="2727" dir="0" index="0" bw="6" slack="1"/>
<pin id="2728" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_33 "/>
</bind>
</comp>

<comp id="2731" class="1005" name="bitcast_ln21_65_reg_2731">
<pin_list>
<pin id="2732" dir="0" index="0" bw="32" slack="1"/>
<pin id="2733" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_65 "/>
</bind>
</comp>

<comp id="2736" class="1005" name="U_addr_34_reg_2736">
<pin_list>
<pin id="2737" dir="0" index="0" bw="6" slack="1"/>
<pin id="2738" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_34 "/>
</bind>
</comp>

<comp id="2741" class="1005" name="bitcast_ln21_67_reg_2741">
<pin_list>
<pin id="2742" dir="0" index="0" bw="32" slack="1"/>
<pin id="2743" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_67 "/>
</bind>
</comp>

<comp id="2746" class="1005" name="U_addr_35_reg_2746">
<pin_list>
<pin id="2747" dir="0" index="0" bw="6" slack="1"/>
<pin id="2748" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_35 "/>
</bind>
</comp>

<comp id="2751" class="1005" name="bitcast_ln21_69_reg_2751">
<pin_list>
<pin id="2752" dir="0" index="0" bw="32" slack="1"/>
<pin id="2753" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_69 "/>
</bind>
</comp>

<comp id="2756" class="1005" name="U_addr_36_reg_2756">
<pin_list>
<pin id="2757" dir="0" index="0" bw="6" slack="1"/>
<pin id="2758" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_36 "/>
</bind>
</comp>

<comp id="2761" class="1005" name="bitcast_ln21_71_reg_2761">
<pin_list>
<pin id="2762" dir="0" index="0" bw="32" slack="1"/>
<pin id="2763" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_71 "/>
</bind>
</comp>

<comp id="2766" class="1005" name="U_addr_37_reg_2766">
<pin_list>
<pin id="2767" dir="0" index="0" bw="6" slack="1"/>
<pin id="2768" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_37 "/>
</bind>
</comp>

<comp id="2771" class="1005" name="bitcast_ln21_73_reg_2771">
<pin_list>
<pin id="2772" dir="0" index="0" bw="32" slack="1"/>
<pin id="2773" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_73 "/>
</bind>
</comp>

<comp id="2776" class="1005" name="U_addr_38_reg_2776">
<pin_list>
<pin id="2777" dir="0" index="0" bw="6" slack="1"/>
<pin id="2778" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_38 "/>
</bind>
</comp>

<comp id="2781" class="1005" name="bitcast_ln21_75_reg_2781">
<pin_list>
<pin id="2782" dir="0" index="0" bw="32" slack="1"/>
<pin id="2783" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_75 "/>
</bind>
</comp>

<comp id="2786" class="1005" name="U_addr_39_reg_2786">
<pin_list>
<pin id="2787" dir="0" index="0" bw="6" slack="1"/>
<pin id="2788" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_39 "/>
</bind>
</comp>

<comp id="2791" class="1005" name="bitcast_ln21_77_reg_2791">
<pin_list>
<pin id="2792" dir="0" index="0" bw="32" slack="1"/>
<pin id="2793" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_77 "/>
</bind>
</comp>

<comp id="2796" class="1005" name="U_addr_40_reg_2796">
<pin_list>
<pin id="2797" dir="0" index="0" bw="6" slack="1"/>
<pin id="2798" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_40 "/>
</bind>
</comp>

<comp id="2801" class="1005" name="bitcast_ln21_79_reg_2801">
<pin_list>
<pin id="2802" dir="0" index="0" bw="32" slack="1"/>
<pin id="2803" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_79 "/>
</bind>
</comp>

<comp id="2806" class="1005" name="U_addr_41_reg_2806">
<pin_list>
<pin id="2807" dir="0" index="0" bw="6" slack="1"/>
<pin id="2808" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_41 "/>
</bind>
</comp>

<comp id="2811" class="1005" name="bitcast_ln21_81_reg_2811">
<pin_list>
<pin id="2812" dir="0" index="0" bw="32" slack="1"/>
<pin id="2813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_81 "/>
</bind>
</comp>

<comp id="2816" class="1005" name="U_addr_42_reg_2816">
<pin_list>
<pin id="2817" dir="0" index="0" bw="6" slack="1"/>
<pin id="2818" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_42 "/>
</bind>
</comp>

<comp id="2821" class="1005" name="bitcast_ln21_83_reg_2821">
<pin_list>
<pin id="2822" dir="0" index="0" bw="32" slack="1"/>
<pin id="2823" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_83 "/>
</bind>
</comp>

<comp id="2826" class="1005" name="U_addr_43_reg_2826">
<pin_list>
<pin id="2827" dir="0" index="0" bw="6" slack="1"/>
<pin id="2828" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_43 "/>
</bind>
</comp>

<comp id="2831" class="1005" name="bitcast_ln21_85_reg_2831">
<pin_list>
<pin id="2832" dir="0" index="0" bw="32" slack="1"/>
<pin id="2833" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_85 "/>
</bind>
</comp>

<comp id="2836" class="1005" name="U_addr_44_reg_2836">
<pin_list>
<pin id="2837" dir="0" index="0" bw="6" slack="1"/>
<pin id="2838" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_44 "/>
</bind>
</comp>

<comp id="2841" class="1005" name="bitcast_ln21_87_reg_2841">
<pin_list>
<pin id="2842" dir="0" index="0" bw="32" slack="1"/>
<pin id="2843" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_87 "/>
</bind>
</comp>

<comp id="2846" class="1005" name="U_addr_45_reg_2846">
<pin_list>
<pin id="2847" dir="0" index="0" bw="6" slack="1"/>
<pin id="2848" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_45 "/>
</bind>
</comp>

<comp id="2851" class="1005" name="bitcast_ln21_89_reg_2851">
<pin_list>
<pin id="2852" dir="0" index="0" bw="32" slack="1"/>
<pin id="2853" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_89 "/>
</bind>
</comp>

<comp id="2856" class="1005" name="U_addr_46_reg_2856">
<pin_list>
<pin id="2857" dir="0" index="0" bw="6" slack="1"/>
<pin id="2858" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_46 "/>
</bind>
</comp>

<comp id="2861" class="1005" name="bitcast_ln21_91_reg_2861">
<pin_list>
<pin id="2862" dir="0" index="0" bw="32" slack="1"/>
<pin id="2863" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_91 "/>
</bind>
</comp>

<comp id="2866" class="1005" name="U_addr_47_reg_2866">
<pin_list>
<pin id="2867" dir="0" index="0" bw="6" slack="1"/>
<pin id="2868" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_47 "/>
</bind>
</comp>

<comp id="2871" class="1005" name="bitcast_ln21_93_reg_2871">
<pin_list>
<pin id="2872" dir="0" index="0" bw="32" slack="1"/>
<pin id="2873" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_93 "/>
</bind>
</comp>

<comp id="2876" class="1005" name="U_addr_48_reg_2876">
<pin_list>
<pin id="2877" dir="0" index="0" bw="6" slack="1"/>
<pin id="2878" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_48 "/>
</bind>
</comp>

<comp id="2881" class="1005" name="bitcast_ln21_95_reg_2881">
<pin_list>
<pin id="2882" dir="0" index="0" bw="32" slack="1"/>
<pin id="2883" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_95 "/>
</bind>
</comp>

<comp id="2886" class="1005" name="U_addr_49_reg_2886">
<pin_list>
<pin id="2887" dir="0" index="0" bw="6" slack="1"/>
<pin id="2888" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_49 "/>
</bind>
</comp>

<comp id="2891" class="1005" name="bitcast_ln21_97_reg_2891">
<pin_list>
<pin id="2892" dir="0" index="0" bw="32" slack="1"/>
<pin id="2893" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_97 "/>
</bind>
</comp>

<comp id="2896" class="1005" name="U_addr_50_reg_2896">
<pin_list>
<pin id="2897" dir="0" index="0" bw="6" slack="1"/>
<pin id="2898" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_50 "/>
</bind>
</comp>

<comp id="2901" class="1005" name="bitcast_ln21_99_reg_2901">
<pin_list>
<pin id="2902" dir="0" index="0" bw="32" slack="1"/>
<pin id="2903" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_99 "/>
</bind>
</comp>

<comp id="2906" class="1005" name="U_addr_51_reg_2906">
<pin_list>
<pin id="2907" dir="0" index="0" bw="6" slack="1"/>
<pin id="2908" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_51 "/>
</bind>
</comp>

<comp id="2911" class="1005" name="bitcast_ln21_101_reg_2911">
<pin_list>
<pin id="2912" dir="0" index="0" bw="32" slack="1"/>
<pin id="2913" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_101 "/>
</bind>
</comp>

<comp id="2916" class="1005" name="U_addr_52_reg_2916">
<pin_list>
<pin id="2917" dir="0" index="0" bw="6" slack="1"/>
<pin id="2918" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_52 "/>
</bind>
</comp>

<comp id="2921" class="1005" name="bitcast_ln21_103_reg_2921">
<pin_list>
<pin id="2922" dir="0" index="0" bw="32" slack="1"/>
<pin id="2923" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_103 "/>
</bind>
</comp>

<comp id="2926" class="1005" name="U_addr_53_reg_2926">
<pin_list>
<pin id="2927" dir="0" index="0" bw="6" slack="1"/>
<pin id="2928" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_53 "/>
</bind>
</comp>

<comp id="2931" class="1005" name="bitcast_ln21_105_reg_2931">
<pin_list>
<pin id="2932" dir="0" index="0" bw="32" slack="1"/>
<pin id="2933" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_105 "/>
</bind>
</comp>

<comp id="2936" class="1005" name="U_addr_54_reg_2936">
<pin_list>
<pin id="2937" dir="0" index="0" bw="6" slack="1"/>
<pin id="2938" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_54 "/>
</bind>
</comp>

<comp id="2941" class="1005" name="tmp_5_3_5_reg_2941">
<pin_list>
<pin id="2942" dir="0" index="0" bw="64" slack="1"/>
<pin id="2943" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_3_5 "/>
</bind>
</comp>

<comp id="2946" class="1005" name="bitcast_ln21_107_reg_2946">
<pin_list>
<pin id="2947" dir="0" index="0" bw="32" slack="1"/>
<pin id="2948" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_107 "/>
</bind>
</comp>

<comp id="2951" class="1005" name="U_addr_55_reg_2951">
<pin_list>
<pin id="2952" dir="0" index="0" bw="6" slack="1"/>
<pin id="2953" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_55 "/>
</bind>
</comp>

<comp id="2956" class="1005" name="tmp_5_3_6_reg_2956">
<pin_list>
<pin id="2957" dir="0" index="0" bw="64" slack="1"/>
<pin id="2958" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_3_6 "/>
</bind>
</comp>

<comp id="2961" class="1005" name="bitcast_ln21_109_reg_2961">
<pin_list>
<pin id="2962" dir="0" index="0" bw="32" slack="1"/>
<pin id="2963" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_109 "/>
</bind>
</comp>

<comp id="2966" class="1005" name="tmp_5_3_7_reg_2966">
<pin_list>
<pin id="2967" dir="0" index="0" bw="64" slack="1"/>
<pin id="2968" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_3_7 "/>
</bind>
</comp>

<comp id="2971" class="1005" name="bitcast_ln21_111_reg_2971">
<pin_list>
<pin id="2972" dir="0" index="0" bw="32" slack="1"/>
<pin id="2973" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_111 "/>
</bind>
</comp>

<comp id="2976" class="1005" name="tmp_5_4_reg_2976">
<pin_list>
<pin id="2977" dir="0" index="0" bw="64" slack="1"/>
<pin id="2978" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_4 "/>
</bind>
</comp>

<comp id="2981" class="1005" name="tmp_5_4_1_reg_2981">
<pin_list>
<pin id="2982" dir="0" index="0" bw="64" slack="1"/>
<pin id="2983" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_4_1 "/>
</bind>
</comp>

<comp id="2986" class="1005" name="tmp_5_4_2_reg_2986">
<pin_list>
<pin id="2987" dir="0" index="0" bw="64" slack="1"/>
<pin id="2988" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_4_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="172"><net_src comp="12" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="6" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="174" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="6" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="196"><net_src comp="188" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="202"><net_src comp="0" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="16" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="205"><net_src comp="197" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="6" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="18" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="214"><net_src comp="206" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="220"><net_src comp="0" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="6" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="20" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="223"><net_src comp="215" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="6" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="232"><net_src comp="224" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="238"><net_src comp="0" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="6" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="241"><net_src comp="233" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="247"><net_src comp="0" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="6" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="26" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="250"><net_src comp="242" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="256"><net_src comp="0" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="6" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="30" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="259"><net_src comp="251" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="265"><net_src comp="0" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="6" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="32" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="268"><net_src comp="260" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="274"><net_src comp="0" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="6" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="34" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="277"><net_src comp="269" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="283"><net_src comp="0" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="6" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="36" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="286"><net_src comp="278" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="292"><net_src comp="0" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="6" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="38" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="295"><net_src comp="287" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="301"><net_src comp="0" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="6" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="40" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="304"><net_src comp="296" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="310"><net_src comp="0" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="6" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="42" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="313"><net_src comp="305" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="319"><net_src comp="0" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="6" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="44" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="322"><net_src comp="314" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="328"><net_src comp="0" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="6" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="46" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="331"><net_src comp="323" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="337"><net_src comp="0" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="6" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="48" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="340"><net_src comp="332" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="346"><net_src comp="0" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="6" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="50" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="349"><net_src comp="341" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="355"><net_src comp="0" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="6" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="52" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="358"><net_src comp="350" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="364"><net_src comp="0" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="6" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="54" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="367"><net_src comp="359" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="373"><net_src comp="0" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="6" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="56" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="376"><net_src comp="368" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="382"><net_src comp="0" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="6" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="58" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="385"><net_src comp="377" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="391"><net_src comp="0" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="6" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="60" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="394"><net_src comp="386" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="400"><net_src comp="0" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="6" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="62" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="403"><net_src comp="395" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="409"><net_src comp="0" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="6" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="64" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="412"><net_src comp="404" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="418"><net_src comp="0" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="6" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="68" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="421"><net_src comp="413" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="427"><net_src comp="0" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="6" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="70" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="430"><net_src comp="422" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="436"><net_src comp="0" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="6" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="72" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="439"><net_src comp="431" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="445"><net_src comp="0" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="6" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="74" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="448"><net_src comp="440" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="454"><net_src comp="0" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="6" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="76" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="457"><net_src comp="449" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="463"><net_src comp="0" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="6" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="78" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="466"><net_src comp="458" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="472"><net_src comp="0" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="6" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="80" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="475"><net_src comp="467" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="481"><net_src comp="0" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="6" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="82" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="484"><net_src comp="476" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="490"><net_src comp="0" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="6" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="84" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="493"><net_src comp="485" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="499"><net_src comp="0" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="6" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="86" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="502"><net_src comp="494" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="508"><net_src comp="0" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="6" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="88" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="511"><net_src comp="503" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="517"><net_src comp="0" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="6" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="90" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="520"><net_src comp="512" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="526"><net_src comp="0" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="6" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="92" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="529"><net_src comp="521" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="535"><net_src comp="0" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="6" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="94" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="538"><net_src comp="530" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="544"><net_src comp="0" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="6" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="96" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="547"><net_src comp="539" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="553"><net_src comp="0" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="6" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="98" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="556"><net_src comp="548" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="562"><net_src comp="0" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="6" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="100" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="565"><net_src comp="557" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="571"><net_src comp="0" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="6" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="102" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="574"><net_src comp="566" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="580"><net_src comp="0" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="6" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="104" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="583"><net_src comp="575" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="589"><net_src comp="0" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="6" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="106" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="592"><net_src comp="584" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="598"><net_src comp="0" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="6" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="108" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="601"><net_src comp="593" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="607"><net_src comp="0" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="6" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="110" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="610"><net_src comp="602" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="616"><net_src comp="0" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="6" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="112" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="619"><net_src comp="611" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="625"><net_src comp="0" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="6" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="114" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="628"><net_src comp="620" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="634"><net_src comp="0" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="6" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="116" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="637"><net_src comp="629" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="643"><net_src comp="0" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="6" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="118" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="646"><net_src comp="638" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="652"><net_src comp="0" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="6" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="120" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="655"><net_src comp="647" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="661"><net_src comp="0" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="6" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="122" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="664"><net_src comp="656" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="670"><net_src comp="0" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="6" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="124" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="673"><net_src comp="665" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="679"><net_src comp="4" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="6" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="6" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="687"><net_src comp="126" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="688"><net_src comp="674" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="694"><net_src comp="0" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="6" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="128" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="697"><net_src comp="689" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="703"><net_src comp="4" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="6" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="130" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="706"><net_src comp="698" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="712"><net_src comp="4" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="713"><net_src comp="6" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="714"><net_src comp="132" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="715"><net_src comp="707" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="721"><net_src comp="4" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="6" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="723"><net_src comp="134" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="724"><net_src comp="716" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="730"><net_src comp="4" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="6" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="136" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="733"><net_src comp="725" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="739"><net_src comp="4" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="6" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="741"><net_src comp="138" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="742"><net_src comp="734" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="748"><net_src comp="4" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="6" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="750"><net_src comp="140" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="751"><net_src comp="743" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="757"><net_src comp="4" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="6" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="759"><net_src comp="142" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="760"><net_src comp="752" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="766"><net_src comp="4" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="6" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="8" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="769"><net_src comp="761" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="775"><net_src comp="4" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="6" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="777"><net_src comp="10" pin="0"/><net_sink comp="770" pin=2"/></net>

<net id="778"><net_src comp="770" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="784"><net_src comp="4" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="6" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="16" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="787"><net_src comp="779" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="793"><net_src comp="4" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="6" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="18" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="796"><net_src comp="788" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="802"><net_src comp="4" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="6" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="804"><net_src comp="20" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="805"><net_src comp="797" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="811"><net_src comp="4" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="812"><net_src comp="6" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="813"><net_src comp="22" pin="0"/><net_sink comp="806" pin=2"/></net>

<net id="814"><net_src comp="806" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="820"><net_src comp="4" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="821"><net_src comp="6" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="822"><net_src comp="24" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="823"><net_src comp="815" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="829"><net_src comp="4" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="830"><net_src comp="6" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="831"><net_src comp="26" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="832"><net_src comp="824" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="838"><net_src comp="4" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="839"><net_src comp="6" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="840"><net_src comp="30" pin="0"/><net_sink comp="833" pin=2"/></net>

<net id="841"><net_src comp="833" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="847"><net_src comp="4" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="6" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="849"><net_src comp="32" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="850"><net_src comp="842" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="856"><net_src comp="4" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="857"><net_src comp="6" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="858"><net_src comp="34" pin="0"/><net_sink comp="851" pin=2"/></net>

<net id="859"><net_src comp="851" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="865"><net_src comp="4" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="866"><net_src comp="6" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="867"><net_src comp="36" pin="0"/><net_sink comp="860" pin=2"/></net>

<net id="868"><net_src comp="860" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="874"><net_src comp="4" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="6" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="876"><net_src comp="38" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="877"><net_src comp="869" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="883"><net_src comp="4" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="884"><net_src comp="6" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="885"><net_src comp="40" pin="0"/><net_sink comp="878" pin=2"/></net>

<net id="886"><net_src comp="878" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="892"><net_src comp="4" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="893"><net_src comp="6" pin="0"/><net_sink comp="887" pin=1"/></net>

<net id="894"><net_src comp="42" pin="0"/><net_sink comp="887" pin=2"/></net>

<net id="895"><net_src comp="887" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="901"><net_src comp="4" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="902"><net_src comp="6" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="903"><net_src comp="44" pin="0"/><net_sink comp="896" pin=2"/></net>

<net id="904"><net_src comp="896" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="910"><net_src comp="4" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="911"><net_src comp="6" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="912"><net_src comp="46" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="913"><net_src comp="905" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="919"><net_src comp="4" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="920"><net_src comp="6" pin="0"/><net_sink comp="914" pin=1"/></net>

<net id="921"><net_src comp="48" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="922"><net_src comp="914" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="928"><net_src comp="4" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="929"><net_src comp="6" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="930"><net_src comp="50" pin="0"/><net_sink comp="923" pin=2"/></net>

<net id="931"><net_src comp="923" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="937"><net_src comp="4" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="938"><net_src comp="6" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="939"><net_src comp="52" pin="0"/><net_sink comp="932" pin=2"/></net>

<net id="940"><net_src comp="932" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="946"><net_src comp="4" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="947"><net_src comp="6" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="948"><net_src comp="54" pin="0"/><net_sink comp="941" pin=2"/></net>

<net id="949"><net_src comp="941" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="955"><net_src comp="4" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="956"><net_src comp="6" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="957"><net_src comp="56" pin="0"/><net_sink comp="950" pin=2"/></net>

<net id="958"><net_src comp="950" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="964"><net_src comp="4" pin="0"/><net_sink comp="959" pin=0"/></net>

<net id="965"><net_src comp="6" pin="0"/><net_sink comp="959" pin=1"/></net>

<net id="966"><net_src comp="58" pin="0"/><net_sink comp="959" pin=2"/></net>

<net id="967"><net_src comp="959" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="973"><net_src comp="4" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="974"><net_src comp="6" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="975"><net_src comp="60" pin="0"/><net_sink comp="968" pin=2"/></net>

<net id="976"><net_src comp="968" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="982"><net_src comp="4" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="983"><net_src comp="6" pin="0"/><net_sink comp="977" pin=1"/></net>

<net id="984"><net_src comp="62" pin="0"/><net_sink comp="977" pin=2"/></net>

<net id="985"><net_src comp="977" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="991"><net_src comp="4" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="992"><net_src comp="6" pin="0"/><net_sink comp="986" pin=1"/></net>

<net id="993"><net_src comp="64" pin="0"/><net_sink comp="986" pin=2"/></net>

<net id="994"><net_src comp="986" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1000"><net_src comp="4" pin="0"/><net_sink comp="995" pin=0"/></net>

<net id="1001"><net_src comp="6" pin="0"/><net_sink comp="995" pin=1"/></net>

<net id="1002"><net_src comp="68" pin="0"/><net_sink comp="995" pin=2"/></net>

<net id="1003"><net_src comp="995" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1009"><net_src comp="4" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1010"><net_src comp="6" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1011"><net_src comp="70" pin="0"/><net_sink comp="1004" pin=2"/></net>

<net id="1012"><net_src comp="1004" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1018"><net_src comp="4" pin="0"/><net_sink comp="1013" pin=0"/></net>

<net id="1019"><net_src comp="6" pin="0"/><net_sink comp="1013" pin=1"/></net>

<net id="1020"><net_src comp="72" pin="0"/><net_sink comp="1013" pin=2"/></net>

<net id="1021"><net_src comp="1013" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1027"><net_src comp="4" pin="0"/><net_sink comp="1022" pin=0"/></net>

<net id="1028"><net_src comp="6" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1029"><net_src comp="74" pin="0"/><net_sink comp="1022" pin=2"/></net>

<net id="1030"><net_src comp="1022" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1036"><net_src comp="4" pin="0"/><net_sink comp="1031" pin=0"/></net>

<net id="1037"><net_src comp="6" pin="0"/><net_sink comp="1031" pin=1"/></net>

<net id="1038"><net_src comp="76" pin="0"/><net_sink comp="1031" pin=2"/></net>

<net id="1039"><net_src comp="1031" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1045"><net_src comp="4" pin="0"/><net_sink comp="1040" pin=0"/></net>

<net id="1046"><net_src comp="6" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1047"><net_src comp="78" pin="0"/><net_sink comp="1040" pin=2"/></net>

<net id="1048"><net_src comp="1040" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1054"><net_src comp="4" pin="0"/><net_sink comp="1049" pin=0"/></net>

<net id="1055"><net_src comp="6" pin="0"/><net_sink comp="1049" pin=1"/></net>

<net id="1056"><net_src comp="80" pin="0"/><net_sink comp="1049" pin=2"/></net>

<net id="1057"><net_src comp="1049" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1063"><net_src comp="4" pin="0"/><net_sink comp="1058" pin=0"/></net>

<net id="1064"><net_src comp="6" pin="0"/><net_sink comp="1058" pin=1"/></net>

<net id="1065"><net_src comp="82" pin="0"/><net_sink comp="1058" pin=2"/></net>

<net id="1066"><net_src comp="1058" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1072"><net_src comp="4" pin="0"/><net_sink comp="1067" pin=0"/></net>

<net id="1073"><net_src comp="6" pin="0"/><net_sink comp="1067" pin=1"/></net>

<net id="1074"><net_src comp="84" pin="0"/><net_sink comp="1067" pin=2"/></net>

<net id="1075"><net_src comp="1067" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1081"><net_src comp="4" pin="0"/><net_sink comp="1076" pin=0"/></net>

<net id="1082"><net_src comp="6" pin="0"/><net_sink comp="1076" pin=1"/></net>

<net id="1083"><net_src comp="86" pin="0"/><net_sink comp="1076" pin=2"/></net>

<net id="1084"><net_src comp="1076" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1090"><net_src comp="4" pin="0"/><net_sink comp="1085" pin=0"/></net>

<net id="1091"><net_src comp="6" pin="0"/><net_sink comp="1085" pin=1"/></net>

<net id="1092"><net_src comp="88" pin="0"/><net_sink comp="1085" pin=2"/></net>

<net id="1093"><net_src comp="1085" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1099"><net_src comp="4" pin="0"/><net_sink comp="1094" pin=0"/></net>

<net id="1100"><net_src comp="6" pin="0"/><net_sink comp="1094" pin=1"/></net>

<net id="1101"><net_src comp="90" pin="0"/><net_sink comp="1094" pin=2"/></net>

<net id="1102"><net_src comp="1094" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1108"><net_src comp="4" pin="0"/><net_sink comp="1103" pin=0"/></net>

<net id="1109"><net_src comp="6" pin="0"/><net_sink comp="1103" pin=1"/></net>

<net id="1110"><net_src comp="92" pin="0"/><net_sink comp="1103" pin=2"/></net>

<net id="1111"><net_src comp="1103" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1117"><net_src comp="4" pin="0"/><net_sink comp="1112" pin=0"/></net>

<net id="1118"><net_src comp="6" pin="0"/><net_sink comp="1112" pin=1"/></net>

<net id="1119"><net_src comp="94" pin="0"/><net_sink comp="1112" pin=2"/></net>

<net id="1120"><net_src comp="1112" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1126"><net_src comp="4" pin="0"/><net_sink comp="1121" pin=0"/></net>

<net id="1127"><net_src comp="6" pin="0"/><net_sink comp="1121" pin=1"/></net>

<net id="1128"><net_src comp="96" pin="0"/><net_sink comp="1121" pin=2"/></net>

<net id="1129"><net_src comp="1121" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1135"><net_src comp="4" pin="0"/><net_sink comp="1130" pin=0"/></net>

<net id="1136"><net_src comp="6" pin="0"/><net_sink comp="1130" pin=1"/></net>

<net id="1137"><net_src comp="98" pin="0"/><net_sink comp="1130" pin=2"/></net>

<net id="1138"><net_src comp="1130" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1144"><net_src comp="4" pin="0"/><net_sink comp="1139" pin=0"/></net>

<net id="1145"><net_src comp="6" pin="0"/><net_sink comp="1139" pin=1"/></net>

<net id="1146"><net_src comp="100" pin="0"/><net_sink comp="1139" pin=2"/></net>

<net id="1147"><net_src comp="1139" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1153"><net_src comp="4" pin="0"/><net_sink comp="1148" pin=0"/></net>

<net id="1154"><net_src comp="6" pin="0"/><net_sink comp="1148" pin=1"/></net>

<net id="1155"><net_src comp="102" pin="0"/><net_sink comp="1148" pin=2"/></net>

<net id="1156"><net_src comp="1148" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1162"><net_src comp="4" pin="0"/><net_sink comp="1157" pin=0"/></net>

<net id="1163"><net_src comp="6" pin="0"/><net_sink comp="1157" pin=1"/></net>

<net id="1164"><net_src comp="104" pin="0"/><net_sink comp="1157" pin=2"/></net>

<net id="1165"><net_src comp="1157" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1171"><net_src comp="4" pin="0"/><net_sink comp="1166" pin=0"/></net>

<net id="1172"><net_src comp="6" pin="0"/><net_sink comp="1166" pin=1"/></net>

<net id="1173"><net_src comp="106" pin="0"/><net_sink comp="1166" pin=2"/></net>

<net id="1174"><net_src comp="1166" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1180"><net_src comp="4" pin="0"/><net_sink comp="1175" pin=0"/></net>

<net id="1181"><net_src comp="6" pin="0"/><net_sink comp="1175" pin=1"/></net>

<net id="1182"><net_src comp="108" pin="0"/><net_sink comp="1175" pin=2"/></net>

<net id="1183"><net_src comp="1175" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1189"><net_src comp="4" pin="0"/><net_sink comp="1184" pin=0"/></net>

<net id="1190"><net_src comp="6" pin="0"/><net_sink comp="1184" pin=1"/></net>

<net id="1191"><net_src comp="110" pin="0"/><net_sink comp="1184" pin=2"/></net>

<net id="1192"><net_src comp="1184" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1198"><net_src comp="4" pin="0"/><net_sink comp="1193" pin=0"/></net>

<net id="1199"><net_src comp="6" pin="0"/><net_sink comp="1193" pin=1"/></net>

<net id="1200"><net_src comp="112" pin="0"/><net_sink comp="1193" pin=2"/></net>

<net id="1201"><net_src comp="1193" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1207"><net_src comp="4" pin="0"/><net_sink comp="1202" pin=0"/></net>

<net id="1208"><net_src comp="6" pin="0"/><net_sink comp="1202" pin=1"/></net>

<net id="1209"><net_src comp="114" pin="0"/><net_sink comp="1202" pin=2"/></net>

<net id="1210"><net_src comp="1202" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1216"><net_src comp="4" pin="0"/><net_sink comp="1211" pin=0"/></net>

<net id="1217"><net_src comp="6" pin="0"/><net_sink comp="1211" pin=1"/></net>

<net id="1218"><net_src comp="116" pin="0"/><net_sink comp="1211" pin=2"/></net>

<net id="1219"><net_src comp="1211" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1225"><net_src comp="4" pin="0"/><net_sink comp="1220" pin=0"/></net>

<net id="1226"><net_src comp="6" pin="0"/><net_sink comp="1220" pin=1"/></net>

<net id="1227"><net_src comp="118" pin="0"/><net_sink comp="1220" pin=2"/></net>

<net id="1228"><net_src comp="1220" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1234"><net_src comp="4" pin="0"/><net_sink comp="1229" pin=0"/></net>

<net id="1235"><net_src comp="6" pin="0"/><net_sink comp="1229" pin=1"/></net>

<net id="1236"><net_src comp="120" pin="0"/><net_sink comp="1229" pin=2"/></net>

<net id="1237"><net_src comp="1229" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1243"><net_src comp="4" pin="0"/><net_sink comp="1238" pin=0"/></net>

<net id="1244"><net_src comp="6" pin="0"/><net_sink comp="1238" pin=1"/></net>

<net id="1245"><net_src comp="122" pin="0"/><net_sink comp="1238" pin=2"/></net>

<net id="1246"><net_src comp="1238" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1252"><net_src comp="4" pin="0"/><net_sink comp="1247" pin=0"/></net>

<net id="1253"><net_src comp="6" pin="0"/><net_sink comp="1247" pin=1"/></net>

<net id="1254"><net_src comp="124" pin="0"/><net_sink comp="1247" pin=2"/></net>

<net id="1255"><net_src comp="1247" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1261"><net_src comp="4" pin="0"/><net_sink comp="1256" pin=0"/></net>

<net id="1262"><net_src comp="6" pin="0"/><net_sink comp="1256" pin=1"/></net>

<net id="1263"><net_src comp="128" pin="0"/><net_sink comp="1256" pin=2"/></net>

<net id="1264"><net_src comp="1256" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="1269"><net_src comp="168" pin="2"/><net_sink comp="1265" pin=1"/></net>

<net id="1273"><net_src comp="1270" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="1281"><net_src comp="66" pin="0"/><net_sink comp="1277" pin=1"/></net>

<net id="1286"><net_src comp="66" pin="0"/><net_sink comp="1282" pin=0"/></net>

<net id="1291"><net_src comp="28" pin="0"/><net_sink comp="1287" pin=0"/></net>

<net id="1295"><net_src comp="182" pin="3"/><net_sink comp="1292" pin=0"/></net>

<net id="1299"><net_src comp="1265" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1304"><net_src comp="1265" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1309"><net_src comp="1274" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1314"><net_src comp="1274" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1319"><net_src comp="1274" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1324"><net_src comp="1274" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1329"><net_src comp="1274" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1334"><net_src comp="1274" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1339"><net_src comp="1274" pin="1"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1344"><net_src comp="1274" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1349"><net_src comp="1274" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1354"><net_src comp="1274" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1359"><net_src comp="1274" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1364"><net_src comp="1274" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1369"><net_src comp="1274" pin="1"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1374"><net_src comp="1274" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1379"><net_src comp="1274" pin="1"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1384"><net_src comp="1274" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1389"><net_src comp="1274" pin="1"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1394"><net_src comp="1274" pin="1"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1399"><net_src comp="1287" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1404"><net_src comp="1287" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1409"><net_src comp="1287" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1414"><net_src comp="1287" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1419"><net_src comp="1287" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1424"><net_src comp="1277" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1429"><net_src comp="1277" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1434"><net_src comp="1277" pin="2"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1439"><net_src comp="1277" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1444"><net_src comp="1277" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1449"><net_src comp="1277" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1454"><net_src comp="1277" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1459"><net_src comp="1277" pin="2"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1464"><net_src comp="1277" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1469"><net_src comp="1277" pin="2"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1474"><net_src comp="1277" pin="2"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1479"><net_src comp="1277" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1484"><net_src comp="1277" pin="2"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1489"><net_src comp="1277" pin="2"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1494"><net_src comp="1277" pin="2"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1499"><net_src comp="1277" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1504"><net_src comp="1277" pin="2"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1509"><net_src comp="1277" pin="2"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1514"><net_src comp="1277" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1519"><net_src comp="1277" pin="2"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1524"><net_src comp="1277" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1529"><net_src comp="1277" pin="2"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1534"><net_src comp="1277" pin="2"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1539"><net_src comp="1277" pin="2"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1544"><net_src comp="1277" pin="2"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1549"><net_src comp="1282" pin="2"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1554"><net_src comp="1282" pin="2"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1559"><net_src comp="1292" pin="1"/><net_sink comp="1556" pin=0"/></net>

<net id="1564"><net_src comp="1556" pin="1"/><net_sink comp="1560" pin=0"/></net>

<net id="1565"><net_src comp="14" pin="0"/><net_sink comp="1560" pin=1"/></net>

<net id="1569"><net_src comp="1560" pin="2"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1574"><net_src comp="1292" pin="1"/><net_sink comp="1571" pin=0"/></net>

<net id="1579"><net_src comp="1571" pin="1"/><net_sink comp="1575" pin=0"/></net>

<net id="1580"><net_src comp="14" pin="0"/><net_sink comp="1575" pin=1"/></net>

<net id="1584"><net_src comp="1575" pin="2"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1589"><net_src comp="1292" pin="1"/><net_sink comp="1586" pin=0"/></net>

<net id="1594"><net_src comp="1586" pin="1"/><net_sink comp="1590" pin=0"/></net>

<net id="1595"><net_src comp="14" pin="0"/><net_sink comp="1590" pin=1"/></net>

<net id="1599"><net_src comp="1590" pin="2"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1604"><net_src comp="1292" pin="1"/><net_sink comp="1601" pin=0"/></net>

<net id="1609"><net_src comp="1601" pin="1"/><net_sink comp="1605" pin=0"/></net>

<net id="1610"><net_src comp="14" pin="0"/><net_sink comp="1605" pin=1"/></net>

<net id="1614"><net_src comp="1605" pin="2"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1619"><net_src comp="1292" pin="1"/><net_sink comp="1616" pin=0"/></net>

<net id="1624"><net_src comp="1616" pin="1"/><net_sink comp="1620" pin=0"/></net>

<net id="1625"><net_src comp="14" pin="0"/><net_sink comp="1620" pin=1"/></net>

<net id="1629"><net_src comp="1620" pin="2"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1634"><net_src comp="1292" pin="1"/><net_sink comp="1631" pin=0"/></net>

<net id="1639"><net_src comp="1631" pin="1"/><net_sink comp="1635" pin=0"/></net>

<net id="1640"><net_src comp="14" pin="0"/><net_sink comp="1635" pin=1"/></net>

<net id="1644"><net_src comp="1635" pin="2"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1649"><net_src comp="1292" pin="1"/><net_sink comp="1646" pin=0"/></net>

<net id="1654"><net_src comp="1646" pin="1"/><net_sink comp="1650" pin=0"/></net>

<net id="1655"><net_src comp="14" pin="0"/><net_sink comp="1650" pin=1"/></net>

<net id="1659"><net_src comp="1650" pin="2"/><net_sink comp="1656" pin=0"/></net>

<net id="1660"><net_src comp="1656" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1664"><net_src comp="1292" pin="1"/><net_sink comp="1661" pin=0"/></net>

<net id="1669"><net_src comp="1661" pin="1"/><net_sink comp="1665" pin=0"/></net>

<net id="1670"><net_src comp="14" pin="0"/><net_sink comp="1665" pin=1"/></net>

<net id="1674"><net_src comp="1665" pin="2"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1679"><net_src comp="1292" pin="1"/><net_sink comp="1676" pin=0"/></net>

<net id="1684"><net_src comp="1676" pin="1"/><net_sink comp="1680" pin=0"/></net>

<net id="1685"><net_src comp="14" pin="0"/><net_sink comp="1680" pin=1"/></net>

<net id="1689"><net_src comp="1680" pin="2"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1694"><net_src comp="1292" pin="1"/><net_sink comp="1691" pin=0"/></net>

<net id="1699"><net_src comp="1691" pin="1"/><net_sink comp="1695" pin=0"/></net>

<net id="1700"><net_src comp="14" pin="0"/><net_sink comp="1695" pin=1"/></net>

<net id="1704"><net_src comp="1695" pin="2"/><net_sink comp="1701" pin=0"/></net>

<net id="1705"><net_src comp="1701" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1709"><net_src comp="1292" pin="1"/><net_sink comp="1706" pin=0"/></net>

<net id="1714"><net_src comp="1706" pin="1"/><net_sink comp="1710" pin=0"/></net>

<net id="1715"><net_src comp="14" pin="0"/><net_sink comp="1710" pin=1"/></net>

<net id="1719"><net_src comp="1710" pin="2"/><net_sink comp="1716" pin=0"/></net>

<net id="1720"><net_src comp="1716" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1724"><net_src comp="1292" pin="1"/><net_sink comp="1721" pin=0"/></net>

<net id="1729"><net_src comp="1721" pin="1"/><net_sink comp="1725" pin=0"/></net>

<net id="1730"><net_src comp="14" pin="0"/><net_sink comp="1725" pin=1"/></net>

<net id="1734"><net_src comp="1725" pin="2"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1739"><net_src comp="1292" pin="1"/><net_sink comp="1736" pin=0"/></net>

<net id="1744"><net_src comp="1736" pin="1"/><net_sink comp="1740" pin=0"/></net>

<net id="1745"><net_src comp="14" pin="0"/><net_sink comp="1740" pin=1"/></net>

<net id="1749"><net_src comp="1740" pin="2"/><net_sink comp="1746" pin=0"/></net>

<net id="1750"><net_src comp="1746" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1754"><net_src comp="1292" pin="1"/><net_sink comp="1751" pin=0"/></net>

<net id="1759"><net_src comp="1751" pin="1"/><net_sink comp="1755" pin=0"/></net>

<net id="1760"><net_src comp="14" pin="0"/><net_sink comp="1755" pin=1"/></net>

<net id="1764"><net_src comp="1755" pin="2"/><net_sink comp="1761" pin=0"/></net>

<net id="1765"><net_src comp="1761" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1769"><net_src comp="1292" pin="1"/><net_sink comp="1766" pin=0"/></net>

<net id="1774"><net_src comp="1766" pin="1"/><net_sink comp="1770" pin=0"/></net>

<net id="1775"><net_src comp="14" pin="0"/><net_sink comp="1770" pin=1"/></net>

<net id="1779"><net_src comp="1770" pin="2"/><net_sink comp="1776" pin=0"/></net>

<net id="1780"><net_src comp="1776" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1784"><net_src comp="1292" pin="1"/><net_sink comp="1781" pin=0"/></net>

<net id="1789"><net_src comp="1781" pin="1"/><net_sink comp="1785" pin=0"/></net>

<net id="1790"><net_src comp="14" pin="0"/><net_sink comp="1785" pin=1"/></net>

<net id="1794"><net_src comp="1785" pin="2"/><net_sink comp="1791" pin=0"/></net>

<net id="1795"><net_src comp="1791" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1799"><net_src comp="1292" pin="1"/><net_sink comp="1796" pin=0"/></net>

<net id="1804"><net_src comp="1796" pin="1"/><net_sink comp="1800" pin=0"/></net>

<net id="1805"><net_src comp="14" pin="0"/><net_sink comp="1800" pin=1"/></net>

<net id="1809"><net_src comp="1800" pin="2"/><net_sink comp="1806" pin=0"/></net>

<net id="1810"><net_src comp="1806" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1814"><net_src comp="1292" pin="1"/><net_sink comp="1811" pin=0"/></net>

<net id="1819"><net_src comp="1811" pin="1"/><net_sink comp="1815" pin=0"/></net>

<net id="1820"><net_src comp="14" pin="0"/><net_sink comp="1815" pin=1"/></net>

<net id="1824"><net_src comp="1815" pin="2"/><net_sink comp="1821" pin=0"/></net>

<net id="1825"><net_src comp="1821" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1829"><net_src comp="1292" pin="1"/><net_sink comp="1826" pin=0"/></net>

<net id="1834"><net_src comp="1826" pin="1"/><net_sink comp="1830" pin=0"/></net>

<net id="1835"><net_src comp="14" pin="0"/><net_sink comp="1830" pin=1"/></net>

<net id="1839"><net_src comp="1830" pin="2"/><net_sink comp="1836" pin=0"/></net>

<net id="1840"><net_src comp="1836" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1844"><net_src comp="1292" pin="1"/><net_sink comp="1841" pin=0"/></net>

<net id="1849"><net_src comp="1841" pin="1"/><net_sink comp="1845" pin=0"/></net>

<net id="1850"><net_src comp="14" pin="0"/><net_sink comp="1845" pin=1"/></net>

<net id="1854"><net_src comp="1845" pin="2"/><net_sink comp="1851" pin=0"/></net>

<net id="1855"><net_src comp="1851" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1859"><net_src comp="1292" pin="1"/><net_sink comp="1856" pin=0"/></net>

<net id="1864"><net_src comp="1856" pin="1"/><net_sink comp="1860" pin=0"/></net>

<net id="1865"><net_src comp="14" pin="0"/><net_sink comp="1860" pin=1"/></net>

<net id="1869"><net_src comp="1860" pin="2"/><net_sink comp="1866" pin=0"/></net>

<net id="1870"><net_src comp="1866" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1874"><net_src comp="1292" pin="1"/><net_sink comp="1871" pin=0"/></net>

<net id="1879"><net_src comp="1871" pin="1"/><net_sink comp="1875" pin=0"/></net>

<net id="1880"><net_src comp="14" pin="0"/><net_sink comp="1875" pin=1"/></net>

<net id="1884"><net_src comp="1875" pin="2"/><net_sink comp="1881" pin=0"/></net>

<net id="1885"><net_src comp="1881" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1889"><net_src comp="1292" pin="1"/><net_sink comp="1886" pin=0"/></net>

<net id="1894"><net_src comp="1886" pin="1"/><net_sink comp="1890" pin=0"/></net>

<net id="1895"><net_src comp="14" pin="0"/><net_sink comp="1890" pin=1"/></net>

<net id="1899"><net_src comp="1890" pin="2"/><net_sink comp="1896" pin=0"/></net>

<net id="1900"><net_src comp="1896" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1904"><net_src comp="1292" pin="1"/><net_sink comp="1901" pin=0"/></net>

<net id="1909"><net_src comp="1901" pin="1"/><net_sink comp="1905" pin=0"/></net>

<net id="1910"><net_src comp="14" pin="0"/><net_sink comp="1905" pin=1"/></net>

<net id="1914"><net_src comp="1905" pin="2"/><net_sink comp="1911" pin=0"/></net>

<net id="1915"><net_src comp="1911" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1919"><net_src comp="1292" pin="1"/><net_sink comp="1916" pin=0"/></net>

<net id="1924"><net_src comp="1916" pin="1"/><net_sink comp="1920" pin=0"/></net>

<net id="1925"><net_src comp="14" pin="0"/><net_sink comp="1920" pin=1"/></net>

<net id="1929"><net_src comp="1920" pin="2"/><net_sink comp="1926" pin=0"/></net>

<net id="1930"><net_src comp="1926" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1934"><net_src comp="1292" pin="1"/><net_sink comp="1931" pin=0"/></net>

<net id="1939"><net_src comp="1931" pin="1"/><net_sink comp="1935" pin=0"/></net>

<net id="1940"><net_src comp="14" pin="0"/><net_sink comp="1935" pin=1"/></net>

<net id="1944"><net_src comp="1935" pin="2"/><net_sink comp="1941" pin=0"/></net>

<net id="1945"><net_src comp="1941" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1949"><net_src comp="1292" pin="1"/><net_sink comp="1946" pin=0"/></net>

<net id="1954"><net_src comp="1946" pin="1"/><net_sink comp="1950" pin=0"/></net>

<net id="1955"><net_src comp="14" pin="0"/><net_sink comp="1950" pin=1"/></net>

<net id="1959"><net_src comp="1950" pin="2"/><net_sink comp="1956" pin=0"/></net>

<net id="1960"><net_src comp="1956" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1964"><net_src comp="1292" pin="1"/><net_sink comp="1961" pin=0"/></net>

<net id="1969"><net_src comp="1961" pin="1"/><net_sink comp="1965" pin=0"/></net>

<net id="1970"><net_src comp="14" pin="0"/><net_sink comp="1965" pin=1"/></net>

<net id="1974"><net_src comp="1965" pin="2"/><net_sink comp="1971" pin=0"/></net>

<net id="1975"><net_src comp="1971" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1979"><net_src comp="1292" pin="1"/><net_sink comp="1976" pin=0"/></net>

<net id="1984"><net_src comp="1976" pin="1"/><net_sink comp="1980" pin=0"/></net>

<net id="1985"><net_src comp="14" pin="0"/><net_sink comp="1980" pin=1"/></net>

<net id="1989"><net_src comp="1980" pin="2"/><net_sink comp="1986" pin=0"/></net>

<net id="1990"><net_src comp="1986" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1994"><net_src comp="1292" pin="1"/><net_sink comp="1991" pin=0"/></net>

<net id="1999"><net_src comp="1991" pin="1"/><net_sink comp="1995" pin=0"/></net>

<net id="2000"><net_src comp="14" pin="0"/><net_sink comp="1995" pin=1"/></net>

<net id="2004"><net_src comp="1995" pin="2"/><net_sink comp="2001" pin=0"/></net>

<net id="2005"><net_src comp="2001" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2009"><net_src comp="1292" pin="1"/><net_sink comp="2006" pin=0"/></net>

<net id="2014"><net_src comp="2006" pin="1"/><net_sink comp="2010" pin=0"/></net>

<net id="2015"><net_src comp="14" pin="0"/><net_sink comp="2010" pin=1"/></net>

<net id="2019"><net_src comp="2010" pin="2"/><net_sink comp="2016" pin=0"/></net>

<net id="2020"><net_src comp="2016" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2024"><net_src comp="1292" pin="1"/><net_sink comp="2021" pin=0"/></net>

<net id="2029"><net_src comp="2021" pin="1"/><net_sink comp="2025" pin=0"/></net>

<net id="2030"><net_src comp="14" pin="0"/><net_sink comp="2025" pin=1"/></net>

<net id="2034"><net_src comp="2025" pin="2"/><net_sink comp="2031" pin=0"/></net>

<net id="2035"><net_src comp="2031" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2039"><net_src comp="1292" pin="1"/><net_sink comp="2036" pin=0"/></net>

<net id="2044"><net_src comp="2036" pin="1"/><net_sink comp="2040" pin=0"/></net>

<net id="2045"><net_src comp="14" pin="0"/><net_sink comp="2040" pin=1"/></net>

<net id="2049"><net_src comp="2040" pin="2"/><net_sink comp="2046" pin=0"/></net>

<net id="2050"><net_src comp="2046" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2054"><net_src comp="1292" pin="1"/><net_sink comp="2051" pin=0"/></net>

<net id="2059"><net_src comp="2051" pin="1"/><net_sink comp="2055" pin=0"/></net>

<net id="2060"><net_src comp="14" pin="0"/><net_sink comp="2055" pin=1"/></net>

<net id="2064"><net_src comp="2055" pin="2"/><net_sink comp="2061" pin=0"/></net>

<net id="2065"><net_src comp="2061" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2069"><net_src comp="1292" pin="1"/><net_sink comp="2066" pin=0"/></net>

<net id="2074"><net_src comp="2066" pin="1"/><net_sink comp="2070" pin=0"/></net>

<net id="2075"><net_src comp="14" pin="0"/><net_sink comp="2070" pin=1"/></net>

<net id="2079"><net_src comp="2070" pin="2"/><net_sink comp="2076" pin=0"/></net>

<net id="2080"><net_src comp="2076" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2084"><net_src comp="1292" pin="1"/><net_sink comp="2081" pin=0"/></net>

<net id="2089"><net_src comp="2081" pin="1"/><net_sink comp="2085" pin=0"/></net>

<net id="2090"><net_src comp="14" pin="0"/><net_sink comp="2085" pin=1"/></net>

<net id="2094"><net_src comp="2085" pin="2"/><net_sink comp="2091" pin=0"/></net>

<net id="2095"><net_src comp="2091" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2099"><net_src comp="1292" pin="1"/><net_sink comp="2096" pin=0"/></net>

<net id="2104"><net_src comp="2096" pin="1"/><net_sink comp="2100" pin=0"/></net>

<net id="2105"><net_src comp="14" pin="0"/><net_sink comp="2100" pin=1"/></net>

<net id="2109"><net_src comp="2100" pin="2"/><net_sink comp="2106" pin=0"/></net>

<net id="2110"><net_src comp="2106" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2114"><net_src comp="1292" pin="1"/><net_sink comp="2111" pin=0"/></net>

<net id="2119"><net_src comp="2111" pin="1"/><net_sink comp="2115" pin=0"/></net>

<net id="2120"><net_src comp="14" pin="0"/><net_sink comp="2115" pin=1"/></net>

<net id="2124"><net_src comp="2115" pin="2"/><net_sink comp="2121" pin=0"/></net>

<net id="2125"><net_src comp="2121" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2129"><net_src comp="1292" pin="1"/><net_sink comp="2126" pin=0"/></net>

<net id="2134"><net_src comp="2126" pin="1"/><net_sink comp="2130" pin=0"/></net>

<net id="2135"><net_src comp="14" pin="0"/><net_sink comp="2130" pin=1"/></net>

<net id="2139"><net_src comp="2130" pin="2"/><net_sink comp="2136" pin=0"/></net>

<net id="2140"><net_src comp="2136" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2144"><net_src comp="1292" pin="1"/><net_sink comp="2141" pin=0"/></net>

<net id="2149"><net_src comp="2141" pin="1"/><net_sink comp="2145" pin=0"/></net>

<net id="2150"><net_src comp="14" pin="0"/><net_sink comp="2145" pin=1"/></net>

<net id="2154"><net_src comp="2145" pin="2"/><net_sink comp="2151" pin=0"/></net>

<net id="2155"><net_src comp="2151" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2159"><net_src comp="1292" pin="1"/><net_sink comp="2156" pin=0"/></net>

<net id="2164"><net_src comp="2156" pin="1"/><net_sink comp="2160" pin=0"/></net>

<net id="2165"><net_src comp="14" pin="0"/><net_sink comp="2160" pin=1"/></net>

<net id="2169"><net_src comp="2160" pin="2"/><net_sink comp="2166" pin=0"/></net>

<net id="2170"><net_src comp="2166" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2174"><net_src comp="1292" pin="1"/><net_sink comp="2171" pin=0"/></net>

<net id="2179"><net_src comp="2171" pin="1"/><net_sink comp="2175" pin=0"/></net>

<net id="2180"><net_src comp="14" pin="0"/><net_sink comp="2175" pin=1"/></net>

<net id="2184"><net_src comp="2175" pin="2"/><net_sink comp="2181" pin=0"/></net>

<net id="2185"><net_src comp="2181" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2189"><net_src comp="1292" pin="1"/><net_sink comp="2186" pin=0"/></net>

<net id="2194"><net_src comp="2186" pin="1"/><net_sink comp="2190" pin=0"/></net>

<net id="2195"><net_src comp="14" pin="0"/><net_sink comp="2190" pin=1"/></net>

<net id="2199"><net_src comp="2190" pin="2"/><net_sink comp="2196" pin=0"/></net>

<net id="2200"><net_src comp="2196" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2204"><net_src comp="1292" pin="1"/><net_sink comp="2201" pin=0"/></net>

<net id="2209"><net_src comp="2201" pin="1"/><net_sink comp="2205" pin=0"/></net>

<net id="2210"><net_src comp="14" pin="0"/><net_sink comp="2205" pin=1"/></net>

<net id="2214"><net_src comp="2205" pin="2"/><net_sink comp="2211" pin=0"/></net>

<net id="2215"><net_src comp="2211" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2219"><net_src comp="1292" pin="1"/><net_sink comp="2216" pin=0"/></net>

<net id="2224"><net_src comp="2216" pin="1"/><net_sink comp="2220" pin=0"/></net>

<net id="2225"><net_src comp="14" pin="0"/><net_sink comp="2220" pin=1"/></net>

<net id="2229"><net_src comp="2220" pin="2"/><net_sink comp="2226" pin=0"/></net>

<net id="2230"><net_src comp="2226" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2234"><net_src comp="1292" pin="1"/><net_sink comp="2231" pin=0"/></net>

<net id="2239"><net_src comp="2231" pin="1"/><net_sink comp="2235" pin=0"/></net>

<net id="2240"><net_src comp="14" pin="0"/><net_sink comp="2235" pin=1"/></net>

<net id="2244"><net_src comp="2235" pin="2"/><net_sink comp="2241" pin=0"/></net>

<net id="2245"><net_src comp="2241" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2249"><net_src comp="1292" pin="1"/><net_sink comp="2246" pin=0"/></net>

<net id="2254"><net_src comp="2246" pin="1"/><net_sink comp="2250" pin=0"/></net>

<net id="2255"><net_src comp="14" pin="0"/><net_sink comp="2250" pin=1"/></net>

<net id="2259"><net_src comp="2250" pin="2"/><net_sink comp="2256" pin=0"/></net>

<net id="2260"><net_src comp="2256" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2264"><net_src comp="1292" pin="1"/><net_sink comp="2261" pin=0"/></net>

<net id="2269"><net_src comp="2261" pin="1"/><net_sink comp="2265" pin=0"/></net>

<net id="2270"><net_src comp="14" pin="0"/><net_sink comp="2265" pin=1"/></net>

<net id="2274"><net_src comp="2265" pin="2"/><net_sink comp="2271" pin=0"/></net>

<net id="2275"><net_src comp="2271" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2279"><net_src comp="1292" pin="1"/><net_sink comp="2276" pin=0"/></net>

<net id="2284"><net_src comp="2276" pin="1"/><net_sink comp="2280" pin=0"/></net>

<net id="2285"><net_src comp="14" pin="0"/><net_sink comp="2280" pin=1"/></net>

<net id="2289"><net_src comp="2280" pin="2"/><net_sink comp="2286" pin=0"/></net>

<net id="2290"><net_src comp="2286" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2294"><net_src comp="1292" pin="1"/><net_sink comp="2291" pin=0"/></net>

<net id="2299"><net_src comp="2291" pin="1"/><net_sink comp="2295" pin=0"/></net>

<net id="2300"><net_src comp="14" pin="0"/><net_sink comp="2295" pin=1"/></net>

<net id="2304"><net_src comp="2295" pin="2"/><net_sink comp="2301" pin=0"/></net>

<net id="2305"><net_src comp="2301" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2309"><net_src comp="1292" pin="1"/><net_sink comp="2306" pin=0"/></net>

<net id="2314"><net_src comp="2306" pin="1"/><net_sink comp="2310" pin=0"/></net>

<net id="2315"><net_src comp="14" pin="0"/><net_sink comp="2310" pin=1"/></net>

<net id="2319"><net_src comp="2310" pin="2"/><net_sink comp="2316" pin=0"/></net>

<net id="2320"><net_src comp="2316" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2324"><net_src comp="1292" pin="1"/><net_sink comp="2321" pin=0"/></net>

<net id="2329"><net_src comp="2321" pin="1"/><net_sink comp="2325" pin=0"/></net>

<net id="2330"><net_src comp="14" pin="0"/><net_sink comp="2325" pin=1"/></net>

<net id="2334"><net_src comp="2325" pin="2"/><net_sink comp="2331" pin=0"/></net>

<net id="2335"><net_src comp="2331" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2339"><net_src comp="1292" pin="1"/><net_sink comp="2336" pin=0"/></net>

<net id="2344"><net_src comp="2336" pin="1"/><net_sink comp="2340" pin=0"/></net>

<net id="2345"><net_src comp="14" pin="0"/><net_sink comp="2340" pin=1"/></net>

<net id="2349"><net_src comp="2340" pin="2"/><net_sink comp="2346" pin=0"/></net>

<net id="2350"><net_src comp="2346" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2354"><net_src comp="1292" pin="1"/><net_sink comp="2351" pin=0"/></net>

<net id="2359"><net_src comp="2351" pin="1"/><net_sink comp="2355" pin=0"/></net>

<net id="2360"><net_src comp="14" pin="0"/><net_sink comp="2355" pin=1"/></net>

<net id="2364"><net_src comp="2355" pin="2"/><net_sink comp="2361" pin=0"/></net>

<net id="2365"><net_src comp="2361" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2369"><net_src comp="1292" pin="1"/><net_sink comp="2366" pin=0"/></net>

<net id="2374"><net_src comp="2366" pin="1"/><net_sink comp="2370" pin=0"/></net>

<net id="2375"><net_src comp="14" pin="0"/><net_sink comp="2370" pin=1"/></net>

<net id="2379"><net_src comp="2370" pin="2"/><net_sink comp="2376" pin=0"/></net>

<net id="2380"><net_src comp="2376" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2384"><net_src comp="1292" pin="1"/><net_sink comp="2381" pin=0"/></net>

<net id="2389"><net_src comp="2381" pin="1"/><net_sink comp="2385" pin=0"/></net>

<net id="2390"><net_src comp="14" pin="0"/><net_sink comp="2385" pin=1"/></net>

<net id="2394"><net_src comp="2385" pin="2"/><net_sink comp="2391" pin=0"/></net>

<net id="2395"><net_src comp="2391" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2399"><net_src comp="174" pin="3"/><net_sink comp="2396" pin=0"/></net>

<net id="2400"><net_src comp="2396" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2404"><net_src comp="188" pin="3"/><net_sink comp="2401" pin=0"/></net>

<net id="2405"><net_src comp="2401" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2409"><net_src comp="168" pin="2"/><net_sink comp="2406" pin=0"/></net>

<net id="2410"><net_src comp="2406" pin="1"/><net_sink comp="1265" pin=1"/></net>

<net id="2414"><net_src comp="1566" pin="1"/><net_sink comp="2411" pin=0"/></net>

<net id="2415"><net_src comp="2411" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2419"><net_src comp="197" pin="3"/><net_sink comp="2416" pin=0"/></net>

<net id="2420"><net_src comp="2416" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2424"><net_src comp="1581" pin="1"/><net_sink comp="2421" pin=0"/></net>

<net id="2425"><net_src comp="2421" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2429"><net_src comp="206" pin="3"/><net_sink comp="2426" pin=0"/></net>

<net id="2430"><net_src comp="2426" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2434"><net_src comp="1596" pin="1"/><net_sink comp="2431" pin=0"/></net>

<net id="2435"><net_src comp="2431" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2439"><net_src comp="215" pin="3"/><net_sink comp="2436" pin=0"/></net>

<net id="2440"><net_src comp="2436" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2444"><net_src comp="1611" pin="1"/><net_sink comp="2441" pin=0"/></net>

<net id="2445"><net_src comp="2441" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2449"><net_src comp="224" pin="3"/><net_sink comp="2446" pin=0"/></net>

<net id="2450"><net_src comp="2446" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2454"><net_src comp="1626" pin="1"/><net_sink comp="2451" pin=0"/></net>

<net id="2455"><net_src comp="2451" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2459"><net_src comp="233" pin="3"/><net_sink comp="2456" pin=0"/></net>

<net id="2460"><net_src comp="2456" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2464"><net_src comp="1641" pin="1"/><net_sink comp="2461" pin=0"/></net>

<net id="2465"><net_src comp="2461" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2469"><net_src comp="242" pin="3"/><net_sink comp="2466" pin=0"/></net>

<net id="2470"><net_src comp="2466" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2474"><net_src comp="1656" pin="1"/><net_sink comp="2471" pin=0"/></net>

<net id="2475"><net_src comp="2471" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2479"><net_src comp="251" pin="3"/><net_sink comp="2476" pin=0"/></net>

<net id="2480"><net_src comp="2476" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2484"><net_src comp="1671" pin="1"/><net_sink comp="2481" pin=0"/></net>

<net id="2485"><net_src comp="2481" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2489"><net_src comp="260" pin="3"/><net_sink comp="2486" pin=0"/></net>

<net id="2490"><net_src comp="2486" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2494"><net_src comp="1686" pin="1"/><net_sink comp="2491" pin=0"/></net>

<net id="2495"><net_src comp="2491" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2499"><net_src comp="269" pin="3"/><net_sink comp="2496" pin=0"/></net>

<net id="2500"><net_src comp="2496" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2504"><net_src comp="1701" pin="1"/><net_sink comp="2501" pin=0"/></net>

<net id="2505"><net_src comp="2501" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2509"><net_src comp="278" pin="3"/><net_sink comp="2506" pin=0"/></net>

<net id="2510"><net_src comp="2506" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2514"><net_src comp="1716" pin="1"/><net_sink comp="2511" pin=0"/></net>

<net id="2515"><net_src comp="2511" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2519"><net_src comp="287" pin="3"/><net_sink comp="2516" pin=0"/></net>

<net id="2520"><net_src comp="2516" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2524"><net_src comp="1731" pin="1"/><net_sink comp="2521" pin=0"/></net>

<net id="2525"><net_src comp="2521" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2529"><net_src comp="296" pin="3"/><net_sink comp="2526" pin=0"/></net>

<net id="2530"><net_src comp="2526" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2534"><net_src comp="1746" pin="1"/><net_sink comp="2531" pin=0"/></net>

<net id="2535"><net_src comp="2531" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2539"><net_src comp="305" pin="3"/><net_sink comp="2536" pin=0"/></net>

<net id="2540"><net_src comp="2536" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2544"><net_src comp="1761" pin="1"/><net_sink comp="2541" pin=0"/></net>

<net id="2545"><net_src comp="2541" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2549"><net_src comp="314" pin="3"/><net_sink comp="2546" pin=0"/></net>

<net id="2550"><net_src comp="2546" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2554"><net_src comp="1776" pin="1"/><net_sink comp="2551" pin=0"/></net>

<net id="2555"><net_src comp="2551" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2559"><net_src comp="323" pin="3"/><net_sink comp="2556" pin=0"/></net>

<net id="2560"><net_src comp="2556" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2564"><net_src comp="1791" pin="1"/><net_sink comp="2561" pin=0"/></net>

<net id="2565"><net_src comp="2561" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2569"><net_src comp="332" pin="3"/><net_sink comp="2566" pin=0"/></net>

<net id="2570"><net_src comp="2566" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2574"><net_src comp="1806" pin="1"/><net_sink comp="2571" pin=0"/></net>

<net id="2575"><net_src comp="2571" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2579"><net_src comp="341" pin="3"/><net_sink comp="2576" pin=0"/></net>

<net id="2580"><net_src comp="2576" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2584"><net_src comp="1821" pin="1"/><net_sink comp="2581" pin=0"/></net>

<net id="2585"><net_src comp="2581" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2589"><net_src comp="350" pin="3"/><net_sink comp="2586" pin=0"/></net>

<net id="2590"><net_src comp="2586" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2594"><net_src comp="1836" pin="1"/><net_sink comp="2591" pin=0"/></net>

<net id="2595"><net_src comp="2591" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2599"><net_src comp="359" pin="3"/><net_sink comp="2596" pin=0"/></net>

<net id="2600"><net_src comp="2596" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2604"><net_src comp="1851" pin="1"/><net_sink comp="2601" pin=0"/></net>

<net id="2605"><net_src comp="2601" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2609"><net_src comp="368" pin="3"/><net_sink comp="2606" pin=0"/></net>

<net id="2610"><net_src comp="2606" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2614"><net_src comp="1866" pin="1"/><net_sink comp="2611" pin=0"/></net>

<net id="2615"><net_src comp="2611" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2619"><net_src comp="377" pin="3"/><net_sink comp="2616" pin=0"/></net>

<net id="2620"><net_src comp="2616" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2624"><net_src comp="1881" pin="1"/><net_sink comp="2621" pin=0"/></net>

<net id="2625"><net_src comp="2621" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2629"><net_src comp="386" pin="3"/><net_sink comp="2626" pin=0"/></net>

<net id="2630"><net_src comp="2626" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2634"><net_src comp="1896" pin="1"/><net_sink comp="2631" pin=0"/></net>

<net id="2635"><net_src comp="2631" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2639"><net_src comp="395" pin="3"/><net_sink comp="2636" pin=0"/></net>

<net id="2640"><net_src comp="2636" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2644"><net_src comp="1911" pin="1"/><net_sink comp="2641" pin=0"/></net>

<net id="2645"><net_src comp="2641" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2649"><net_src comp="404" pin="3"/><net_sink comp="2646" pin=0"/></net>

<net id="2650"><net_src comp="2646" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2654"><net_src comp="1926" pin="1"/><net_sink comp="2651" pin=0"/></net>

<net id="2655"><net_src comp="2651" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2659"><net_src comp="413" pin="3"/><net_sink comp="2656" pin=0"/></net>

<net id="2660"><net_src comp="2656" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2664"><net_src comp="1941" pin="1"/><net_sink comp="2661" pin=0"/></net>

<net id="2665"><net_src comp="2661" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2669"><net_src comp="422" pin="3"/><net_sink comp="2666" pin=0"/></net>

<net id="2670"><net_src comp="2666" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2674"><net_src comp="1956" pin="1"/><net_sink comp="2671" pin=0"/></net>

<net id="2675"><net_src comp="2671" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2679"><net_src comp="431" pin="3"/><net_sink comp="2676" pin=0"/></net>

<net id="2680"><net_src comp="2676" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2684"><net_src comp="1971" pin="1"/><net_sink comp="2681" pin=0"/></net>

<net id="2685"><net_src comp="2681" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2689"><net_src comp="440" pin="3"/><net_sink comp="2686" pin=0"/></net>

<net id="2690"><net_src comp="2686" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2694"><net_src comp="1986" pin="1"/><net_sink comp="2691" pin=0"/></net>

<net id="2695"><net_src comp="2691" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2699"><net_src comp="449" pin="3"/><net_sink comp="2696" pin=0"/></net>

<net id="2700"><net_src comp="2696" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2704"><net_src comp="2001" pin="1"/><net_sink comp="2701" pin=0"/></net>

<net id="2705"><net_src comp="2701" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2709"><net_src comp="458" pin="3"/><net_sink comp="2706" pin=0"/></net>

<net id="2710"><net_src comp="2706" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2714"><net_src comp="2016" pin="1"/><net_sink comp="2711" pin=0"/></net>

<net id="2715"><net_src comp="2711" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2719"><net_src comp="467" pin="3"/><net_sink comp="2716" pin=0"/></net>

<net id="2720"><net_src comp="2716" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2724"><net_src comp="2031" pin="1"/><net_sink comp="2721" pin=0"/></net>

<net id="2725"><net_src comp="2721" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2729"><net_src comp="476" pin="3"/><net_sink comp="2726" pin=0"/></net>

<net id="2730"><net_src comp="2726" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2734"><net_src comp="2046" pin="1"/><net_sink comp="2731" pin=0"/></net>

<net id="2735"><net_src comp="2731" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2739"><net_src comp="485" pin="3"/><net_sink comp="2736" pin=0"/></net>

<net id="2740"><net_src comp="2736" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2744"><net_src comp="2061" pin="1"/><net_sink comp="2741" pin=0"/></net>

<net id="2745"><net_src comp="2741" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2749"><net_src comp="494" pin="3"/><net_sink comp="2746" pin=0"/></net>

<net id="2750"><net_src comp="2746" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2754"><net_src comp="2076" pin="1"/><net_sink comp="2751" pin=0"/></net>

<net id="2755"><net_src comp="2751" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2759"><net_src comp="503" pin="3"/><net_sink comp="2756" pin=0"/></net>

<net id="2760"><net_src comp="2756" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2764"><net_src comp="2091" pin="1"/><net_sink comp="2761" pin=0"/></net>

<net id="2765"><net_src comp="2761" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2769"><net_src comp="512" pin="3"/><net_sink comp="2766" pin=0"/></net>

<net id="2770"><net_src comp="2766" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2774"><net_src comp="2106" pin="1"/><net_sink comp="2771" pin=0"/></net>

<net id="2775"><net_src comp="2771" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2779"><net_src comp="521" pin="3"/><net_sink comp="2776" pin=0"/></net>

<net id="2780"><net_src comp="2776" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2784"><net_src comp="2121" pin="1"/><net_sink comp="2781" pin=0"/></net>

<net id="2785"><net_src comp="2781" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2789"><net_src comp="530" pin="3"/><net_sink comp="2786" pin=0"/></net>

<net id="2790"><net_src comp="2786" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2794"><net_src comp="2136" pin="1"/><net_sink comp="2791" pin=0"/></net>

<net id="2795"><net_src comp="2791" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2799"><net_src comp="539" pin="3"/><net_sink comp="2796" pin=0"/></net>

<net id="2800"><net_src comp="2796" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2804"><net_src comp="2151" pin="1"/><net_sink comp="2801" pin=0"/></net>

<net id="2805"><net_src comp="2801" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2809"><net_src comp="548" pin="3"/><net_sink comp="2806" pin=0"/></net>

<net id="2810"><net_src comp="2806" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2814"><net_src comp="2166" pin="1"/><net_sink comp="2811" pin=0"/></net>

<net id="2815"><net_src comp="2811" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2819"><net_src comp="557" pin="3"/><net_sink comp="2816" pin=0"/></net>

<net id="2820"><net_src comp="2816" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2824"><net_src comp="2181" pin="1"/><net_sink comp="2821" pin=0"/></net>

<net id="2825"><net_src comp="2821" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2829"><net_src comp="566" pin="3"/><net_sink comp="2826" pin=0"/></net>

<net id="2830"><net_src comp="2826" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2834"><net_src comp="2196" pin="1"/><net_sink comp="2831" pin=0"/></net>

<net id="2835"><net_src comp="2831" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2839"><net_src comp="575" pin="3"/><net_sink comp="2836" pin=0"/></net>

<net id="2840"><net_src comp="2836" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2844"><net_src comp="2211" pin="1"/><net_sink comp="2841" pin=0"/></net>

<net id="2845"><net_src comp="2841" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2849"><net_src comp="584" pin="3"/><net_sink comp="2846" pin=0"/></net>

<net id="2850"><net_src comp="2846" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2854"><net_src comp="2226" pin="1"/><net_sink comp="2851" pin=0"/></net>

<net id="2855"><net_src comp="2851" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2859"><net_src comp="593" pin="3"/><net_sink comp="2856" pin=0"/></net>

<net id="2860"><net_src comp="2856" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2864"><net_src comp="2241" pin="1"/><net_sink comp="2861" pin=0"/></net>

<net id="2865"><net_src comp="2861" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2869"><net_src comp="602" pin="3"/><net_sink comp="2866" pin=0"/></net>

<net id="2870"><net_src comp="2866" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2874"><net_src comp="2256" pin="1"/><net_sink comp="2871" pin=0"/></net>

<net id="2875"><net_src comp="2871" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2879"><net_src comp="611" pin="3"/><net_sink comp="2876" pin=0"/></net>

<net id="2880"><net_src comp="2876" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2884"><net_src comp="2271" pin="1"/><net_sink comp="2881" pin=0"/></net>

<net id="2885"><net_src comp="2881" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2889"><net_src comp="620" pin="3"/><net_sink comp="2886" pin=0"/></net>

<net id="2890"><net_src comp="2886" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2894"><net_src comp="2286" pin="1"/><net_sink comp="2891" pin=0"/></net>

<net id="2895"><net_src comp="2891" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2899"><net_src comp="629" pin="3"/><net_sink comp="2896" pin=0"/></net>

<net id="2900"><net_src comp="2896" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2904"><net_src comp="2301" pin="1"/><net_sink comp="2901" pin=0"/></net>

<net id="2905"><net_src comp="2901" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2909"><net_src comp="638" pin="3"/><net_sink comp="2906" pin=0"/></net>

<net id="2910"><net_src comp="2906" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2914"><net_src comp="2316" pin="1"/><net_sink comp="2911" pin=0"/></net>

<net id="2915"><net_src comp="2911" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2919"><net_src comp="647" pin="3"/><net_sink comp="2916" pin=0"/></net>

<net id="2920"><net_src comp="2916" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2924"><net_src comp="2331" pin="1"/><net_sink comp="2921" pin=0"/></net>

<net id="2925"><net_src comp="2921" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2929"><net_src comp="656" pin="3"/><net_sink comp="2926" pin=0"/></net>

<net id="2930"><net_src comp="2926" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2934"><net_src comp="2346" pin="1"/><net_sink comp="2931" pin=0"/></net>

<net id="2935"><net_src comp="2931" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2939"><net_src comp="665" pin="3"/><net_sink comp="2936" pin=0"/></net>

<net id="2940"><net_src comp="2936" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2944"><net_src comp="1277" pin="2"/><net_sink comp="2941" pin=0"/></net>

<net id="2945"><net_src comp="2941" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="2949"><net_src comp="2361" pin="1"/><net_sink comp="2946" pin=0"/></net>

<net id="2950"><net_src comp="2946" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2954"><net_src comp="689" pin="3"/><net_sink comp="2951" pin=0"/></net>

<net id="2955"><net_src comp="2951" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2959"><net_src comp="1277" pin="2"/><net_sink comp="2956" pin=0"/></net>

<net id="2960"><net_src comp="2956" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="2964"><net_src comp="2376" pin="1"/><net_sink comp="2961" pin=0"/></net>

<net id="2965"><net_src comp="2961" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2969"><net_src comp="1277" pin="2"/><net_sink comp="2966" pin=0"/></net>

<net id="2970"><net_src comp="2966" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="2974"><net_src comp="2391" pin="1"/><net_sink comp="2971" pin=0"/></net>

<net id="2975"><net_src comp="2971" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2979"><net_src comp="1277" pin="2"/><net_sink comp="2976" pin=0"/></net>

<net id="2980"><net_src comp="2976" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="2984"><net_src comp="1277" pin="2"/><net_sink comp="2981" pin=0"/></net>

<net id="2985"><net_src comp="2981" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="2989"><net_src comp="1277" pin="2"/><net_sink comp="2986" pin=0"/></net>

<net id="2990"><net_src comp="2986" pin="1"/><net_sink comp="1282" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: V | {56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 }
 - Input state : 
	Port: hnn_fpga : U | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 }
	Port: hnn_fpga : l | {3 }
  - Chain level:
	State 1
		U_load : 1
	State 2
		U_load_1 : 1
	State 3
		xor_ln21 : 1
		bitcast_ln21_1 : 1
		tmp_2_0_1 : 2
		U_load_2 : 1
	State 4
		xor_ln21_1 : 1
		bitcast_ln21_3 : 1
		tmp_2_0_2 : 2
		U_load_3 : 1
	State 5
		xor_ln21_2 : 1
		bitcast_ln21_5 : 1
		tmp_2_0_3 : 2
		U_load_4 : 1
	State 6
		xor_ln21_3 : 1
		bitcast_ln21_7 : 1
		tmp_2_0_4 : 2
		U_load_5 : 1
	State 7
		xor_ln21_4 : 1
		bitcast_ln21_9 : 1
		tmp_2_0_5 : 2
		U_load_6 : 1
	State 8
		xor_ln21_5 : 1
		bitcast_ln21_11 : 1
		tmp_2_0_6 : 2
		U_load_7 : 1
	State 9
		xor_ln21_6 : 1
		bitcast_ln21_13 : 1
		tmp_2_0_7 : 2
		U_load_8 : 1
	State 10
		xor_ln21_7 : 1
		bitcast_ln21_15 : 1
		tmp_2_1 : 2
		U_load_9 : 1
	State 11
		xor_ln21_8 : 1
		bitcast_ln21_17 : 1
		tmp_2_1_2 : 2
		U_load_10 : 1
	State 12
		xor_ln21_9 : 1
		bitcast_ln21_19 : 1
		tmp_2_1_3 : 2
		U_load_11 : 1
	State 13
		xor_ln21_10 : 1
		bitcast_ln21_21 : 1
		tmp_2_1_4 : 2
		U_load_12 : 1
	State 14
		xor_ln21_11 : 1
		bitcast_ln21_23 : 1
		tmp_2_1_5 : 2
		U_load_13 : 1
	State 15
		xor_ln21_12 : 1
		bitcast_ln21_25 : 1
		tmp_2_1_6 : 2
		U_load_14 : 1
	State 16
		xor_ln21_13 : 1
		bitcast_ln21_27 : 1
		tmp_2_1_7 : 2
		U_load_15 : 1
	State 17
		xor_ln21_14 : 1
		bitcast_ln21_29 : 1
		tmp_2_2 : 2
		U_load_16 : 1
	State 18
		xor_ln21_15 : 1
		bitcast_ln21_31 : 1
		tmp_2_2_1 : 2
		U_load_17 : 1
	State 19
		xor_ln21_16 : 1
		bitcast_ln21_33 : 1
		tmp_2_2_3 : 2
		U_load_18 : 1
	State 20
		xor_ln21_17 : 1
		bitcast_ln21_35 : 1
		tmp_2_2_4 : 2
		U_load_19 : 1
	State 21
		xor_ln21_18 : 1
		bitcast_ln21_37 : 1
		tmp_2_2_5 : 2
		U_load_20 : 1
	State 22
		xor_ln21_19 : 1
		bitcast_ln21_39 : 1
		tmp_2_2_6 : 2
		U_load_21 : 1
	State 23
		xor_ln21_20 : 1
		bitcast_ln21_41 : 1
		tmp_2_2_7 : 2
		U_load_22 : 1
	State 24
		xor_ln21_21 : 1
		bitcast_ln21_43 : 1
		tmp_2_3 : 2
		U_load_23 : 1
	State 25
		xor_ln21_22 : 1
		bitcast_ln21_45 : 1
		tmp_2_3_1 : 2
		U_load_24 : 1
	State 26
		xor_ln21_23 : 1
		bitcast_ln21_47 : 1
		tmp_2_3_2 : 2
		U_load_25 : 1
	State 27
		xor_ln21_24 : 1
		bitcast_ln21_49 : 1
		tmp_2_3_4 : 2
		U_load_26 : 1
	State 28
		xor_ln21_25 : 1
		bitcast_ln21_51 : 1
		tmp_2_3_5 : 2
		U_load_27 : 1
	State 29
		xor_ln21_26 : 1
		bitcast_ln21_53 : 1
		tmp_2_3_6 : 2
		U_load_28 : 1
	State 30
		xor_ln21_27 : 1
		bitcast_ln21_55 : 1
		tmp_2_3_7 : 2
		U_load_29 : 1
	State 31
		xor_ln21_28 : 1
		bitcast_ln21_57 : 1
		tmp_2_4 : 2
		U_load_30 : 1
	State 32
		xor_ln21_29 : 1
		bitcast_ln21_59 : 1
		tmp_2_4_1 : 2
		U_load_31 : 1
	State 33
		xor_ln21_30 : 1
		bitcast_ln21_61 : 1
		tmp_2_4_2 : 2
		U_load_32 : 1
	State 34
		xor_ln21_31 : 1
		bitcast_ln21_63 : 1
		tmp_2_4_3 : 2
		U_load_33 : 1
	State 35
		xor_ln21_32 : 1
		bitcast_ln21_65 : 1
		tmp_2_4_5 : 2
		U_load_34 : 1
	State 36
		xor_ln21_33 : 1
		bitcast_ln21_67 : 1
		tmp_2_4_6 : 2
		U_load_35 : 1
	State 37
		xor_ln21_34 : 1
		bitcast_ln21_69 : 1
		tmp_2_4_7 : 2
		U_load_36 : 1
	State 38
		xor_ln21_35 : 1
		bitcast_ln21_71 : 1
		tmp_2_5 : 2
		U_load_37 : 1
	State 39
		xor_ln21_36 : 1
		bitcast_ln21_73 : 1
		tmp_2_5_1 : 2
		U_load_38 : 1
	State 40
		xor_ln21_37 : 1
		bitcast_ln21_75 : 1
		tmp_2_5_2 : 2
		U_load_39 : 1
	State 41
		xor_ln21_38 : 1
		bitcast_ln21_77 : 1
		tmp_2_5_3 : 2
		U_load_40 : 1
	State 42
		xor_ln21_39 : 1
		bitcast_ln21_79 : 1
		tmp_2_5_4 : 2
		U_load_41 : 1
	State 43
		xor_ln21_40 : 1
		bitcast_ln21_81 : 1
		tmp_2_5_6 : 2
		U_load_42 : 1
	State 44
		xor_ln21_41 : 1
		bitcast_ln21_83 : 1
		tmp_2_5_7 : 2
		U_load_43 : 1
	State 45
		xor_ln21_42 : 1
		bitcast_ln21_85 : 1
		tmp_2_6 : 2
		U_load_44 : 1
	State 46
		xor_ln21_43 : 1
		bitcast_ln21_87 : 1
		tmp_2_6_1 : 2
		U_load_45 : 1
	State 47
		xor_ln21_44 : 1
		bitcast_ln21_89 : 1
		tmp_2_6_2 : 2
		U_load_46 : 1
	State 48
		xor_ln21_45 : 1
		bitcast_ln21_91 : 1
		tmp_2_6_3 : 2
		U_load_47 : 1
	State 49
		xor_ln21_46 : 1
		bitcast_ln21_93 : 1
		tmp_2_6_4 : 2
		U_load_48 : 1
	State 50
		xor_ln21_47 : 1
		bitcast_ln21_95 : 1
		tmp_2_6_5 : 2
		U_load_49 : 1
	State 51
		xor_ln21_48 : 1
		bitcast_ln21_97 : 1
		tmp_2_6_7 : 2
		U_load_50 : 1
	State 52
		xor_ln21_49 : 1
		bitcast_ln21_99 : 1
		tmp_2_7 : 2
		U_load_51 : 1
	State 53
		xor_ln21_50 : 1
		bitcast_ln21_101 : 1
		tmp_2_7_1 : 2
		U_load_52 : 1
	State 54
		xor_ln21_51 : 1
		bitcast_ln21_103 : 1
		tmp_2_7_2 : 2
		U_load_53 : 1
	State 55
		xor_ln21_52 : 1
		bitcast_ln21_105 : 1
		tmp_2_7_3 : 2
		U_load_54 : 1
	State 56
		store_ln18 : 1
		xor_ln21_53 : 1
		bitcast_ln21_107 : 1
		tmp_2_7_4 : 2
		U_load_55 : 1
	State 57
		store_ln18 : 1
		xor_ln21_54 : 1
		bitcast_ln21_109 : 1
		tmp_2_7_5 : 2
	State 58
		store_ln18 : 1
		xor_ln21_55 : 1
		bitcast_ln21_111 : 1
		tmp_2_7_6 : 2
	State 59
		store_ln18 : 1
	State 60
		store_ln18 : 1
	State 61
		store_ln18 : 1
	State 62
		store_ln18 : 1
	State 63
		store_ln18 : 1
	State 64
		store_ln21 : 1
	State 65
		store_ln21 : 1
	State 66
		store_ln21 : 1
	State 67
		store_ln21 : 1
	State 68
		store_ln21 : 1
	State 69
		store_ln21 : 1
	State 70
		store_ln21 : 1
	State 71
		store_ln21 : 1
	State 72
		store_ln21 : 1
	State 73
		store_ln21 : 1
	State 74
		store_ln21 : 1
	State 75
		store_ln21 : 1
	State 76
		store_ln21 : 1
	State 77
		store_ln21 : 1
	State 78
		store_ln21 : 1
	State 79
		store_ln21 : 1
	State 80
		store_ln21 : 1
	State 81
		store_ln21 : 1
	State 82
		store_ln21 : 1
	State 83
		store_ln21 : 1
	State 84
		store_ln21 : 1
	State 85
		store_ln21 : 1
	State 86
		store_ln21 : 1
	State 87
		store_ln21 : 1
	State 88
		store_ln21 : 1
	State 89
		store_ln21 : 1
	State 90
		store_ln21 : 1
	State 91
		store_ln21 : 1
	State 92
		store_ln21 : 1
	State 93
		store_ln21 : 1
	State 94
		store_ln21 : 1
	State 95
		store_ln21 : 1
	State 96
		store_ln21 : 1
	State 97
		store_ln21 : 1
	State 98
		store_ln21 : 1
	State 99
		store_ln21 : 1
	State 100
		store_ln21 : 1
	State 101
		store_ln21 : 1
	State 102
		store_ln21 : 1
	State 103
		store_ln21 : 1
	State 104
		store_ln21 : 1
	State 105
		store_ln21 : 1
	State 106
		store_ln21 : 1
	State 107
		store_ln21 : 1
	State 108
		store_ln21 : 1
	State 109
		store_ln21 : 1
	State 110
		store_ln21 : 1
	State 111
		store_ln21 : 1
	State 112
		store_ln21 : 1
	State 113
		store_ln21 : 1
	State 114
		store_ln21 : 1
	State 115
		store_ln21 : 1
	State 116
		store_ln21 : 1
	State 117
		store_ln21 : 1
	State 118
		store_ln21 : 1
	State 119
		store_ln21 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   ddiv   |     grp_fu_1282     |    0    |   3211  |   3658  |
|----------|---------------------|---------|---------|---------|
|   dexp   |     grp_fu_1287     |    26   |   1549  |   2599  |
|----------|---------------------|---------|---------|---------|
|          |   xor_ln21_fu_1560  |    0    |    0    |    32   |
|          |  xor_ln21_1_fu_1575 |    0    |    0    |    32   |
|          |  xor_ln21_2_fu_1590 |    0    |    0    |    32   |
|          |  xor_ln21_3_fu_1605 |    0    |    0    |    32   |
|          |  xor_ln21_4_fu_1620 |    0    |    0    |    32   |
|          |  xor_ln21_5_fu_1635 |    0    |    0    |    32   |
|          |  xor_ln21_6_fu_1650 |    0    |    0    |    32   |
|          |  xor_ln21_7_fu_1665 |    0    |    0    |    32   |
|          |  xor_ln21_8_fu_1680 |    0    |    0    |    32   |
|          |  xor_ln21_9_fu_1695 |    0    |    0    |    32   |
|          | xor_ln21_10_fu_1710 |    0    |    0    |    32   |
|          | xor_ln21_11_fu_1725 |    0    |    0    |    32   |
|          | xor_ln21_12_fu_1740 |    0    |    0    |    32   |
|          | xor_ln21_13_fu_1755 |    0    |    0    |    32   |
|          | xor_ln21_14_fu_1770 |    0    |    0    |    32   |
|          | xor_ln21_15_fu_1785 |    0    |    0    |    32   |
|          | xor_ln21_16_fu_1800 |    0    |    0    |    32   |
|          | xor_ln21_17_fu_1815 |    0    |    0    |    32   |
|          | xor_ln21_18_fu_1830 |    0    |    0    |    32   |
|          | xor_ln21_19_fu_1845 |    0    |    0    |    32   |
|          | xor_ln21_20_fu_1860 |    0    |    0    |    32   |
|          | xor_ln21_21_fu_1875 |    0    |    0    |    32   |
|          | xor_ln21_22_fu_1890 |    0    |    0    |    32   |
|          | xor_ln21_23_fu_1905 |    0    |    0    |    32   |
|          | xor_ln21_24_fu_1920 |    0    |    0    |    32   |
|          | xor_ln21_25_fu_1935 |    0    |    0    |    32   |
|          | xor_ln21_26_fu_1950 |    0    |    0    |    32   |
|    xor   | xor_ln21_27_fu_1965 |    0    |    0    |    32   |
|          | xor_ln21_28_fu_1980 |    0    |    0    |    32   |
|          | xor_ln21_29_fu_1995 |    0    |    0    |    32   |
|          | xor_ln21_30_fu_2010 |    0    |    0    |    32   |
|          | xor_ln21_31_fu_2025 |    0    |    0    |    32   |
|          | xor_ln21_32_fu_2040 |    0    |    0    |    32   |
|          | xor_ln21_33_fu_2055 |    0    |    0    |    32   |
|          | xor_ln21_34_fu_2070 |    0    |    0    |    32   |
|          | xor_ln21_35_fu_2085 |    0    |    0    |    32   |
|          | xor_ln21_36_fu_2100 |    0    |    0    |    32   |
|          | xor_ln21_37_fu_2115 |    0    |    0    |    32   |
|          | xor_ln21_38_fu_2130 |    0    |    0    |    32   |
|          | xor_ln21_39_fu_2145 |    0    |    0    |    32   |
|          | xor_ln21_40_fu_2160 |    0    |    0    |    32   |
|          | xor_ln21_41_fu_2175 |    0    |    0    |    32   |
|          | xor_ln21_42_fu_2190 |    0    |    0    |    32   |
|          | xor_ln21_43_fu_2205 |    0    |    0    |    32   |
|          | xor_ln21_44_fu_2220 |    0    |    0    |    32   |
|          | xor_ln21_45_fu_2235 |    0    |    0    |    32   |
|          | xor_ln21_46_fu_2250 |    0    |    0    |    32   |
|          | xor_ln21_47_fu_2265 |    0    |    0    |    32   |
|          | xor_ln21_48_fu_2280 |    0    |    0    |    32   |
|          | xor_ln21_49_fu_2295 |    0    |    0    |    32   |
|          | xor_ln21_50_fu_2310 |    0    |    0    |    32   |
|          | xor_ln21_51_fu_2325 |    0    |    0    |    32   |
|          | xor_ln21_52_fu_2340 |    0    |    0    |    32   |
|          | xor_ln21_53_fu_2355 |    0    |    0    |    32   |
|          | xor_ln21_54_fu_2370 |    0    |    0    |    32   |
|          | xor_ln21_55_fu_2385 |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|   dadd   |     grp_fu_1277     |    3    |   445   |   1149  |
|----------|---------------------|---------|---------|---------|
|   fmul   |     grp_fu_1265     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|  fptrunc |     grp_fu_1270     |    0    |   128   |   277   |
|----------|---------------------|---------|---------|---------|
|   fpext  |     grp_fu_1274     |    0    |   100   |   138   |
|----------|---------------------|---------|---------|---------|
|   read   |  l_read_read_fu_168 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    32   |   5576  |   9934  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    U_addr_10_reg_2496   |    6   |
|    U_addr_11_reg_2506   |    6   |
|    U_addr_12_reg_2516   |    6   |
|    U_addr_13_reg_2526   |    6   |
|    U_addr_14_reg_2536   |    6   |
|    U_addr_15_reg_2546   |    6   |
|    U_addr_16_reg_2556   |    6   |
|    U_addr_17_reg_2566   |    6   |
|    U_addr_18_reg_2576   |    6   |
|    U_addr_19_reg_2586   |    6   |
|    U_addr_1_reg_2401    |    6   |
|    U_addr_20_reg_2596   |    6   |
|    U_addr_21_reg_2606   |    6   |
|    U_addr_22_reg_2616   |    6   |
|    U_addr_23_reg_2626   |    6   |
|    U_addr_24_reg_2636   |    6   |
|    U_addr_25_reg_2646   |    6   |
|    U_addr_26_reg_2656   |    6   |
|    U_addr_27_reg_2666   |    6   |
|    U_addr_28_reg_2676   |    6   |
|    U_addr_29_reg_2686   |    6   |
|    U_addr_2_reg_2416    |    6   |
|    U_addr_30_reg_2696   |    6   |
|    U_addr_31_reg_2706   |    6   |
|    U_addr_32_reg_2716   |    6   |
|    U_addr_33_reg_2726   |    6   |
|    U_addr_34_reg_2736   |    6   |
|    U_addr_35_reg_2746   |    6   |
|    U_addr_36_reg_2756   |    6   |
|    U_addr_37_reg_2766   |    6   |
|    U_addr_38_reg_2776   |    6   |
|    U_addr_39_reg_2786   |    6   |
|    U_addr_3_reg_2426    |    6   |
|    U_addr_40_reg_2796   |    6   |
|    U_addr_41_reg_2806   |    6   |
|    U_addr_42_reg_2816   |    6   |
|    U_addr_43_reg_2826   |    6   |
|    U_addr_44_reg_2836   |    6   |
|    U_addr_45_reg_2846   |    6   |
|    U_addr_46_reg_2856   |    6   |
|    U_addr_47_reg_2866   |    6   |
|    U_addr_48_reg_2876   |    6   |
|    U_addr_49_reg_2886   |    6   |
|    U_addr_4_reg_2436    |    6   |
|    U_addr_50_reg_2896   |    6   |
|    U_addr_51_reg_2906   |    6   |
|    U_addr_52_reg_2916   |    6   |
|    U_addr_53_reg_2926   |    6   |
|    U_addr_54_reg_2936   |    6   |
|    U_addr_55_reg_2951   |    6   |
|    U_addr_5_reg_2446    |    6   |
|    U_addr_6_reg_2456    |    6   |
|    U_addr_7_reg_2466    |    6   |
|    U_addr_8_reg_2476    |    6   |
|    U_addr_9_reg_2486    |    6   |
|     U_addr_reg_2396     |    6   |
|bitcast_ln21_101_reg_2911|   32   |
|bitcast_ln21_103_reg_2921|   32   |
|bitcast_ln21_105_reg_2931|   32   |
|bitcast_ln21_107_reg_2946|   32   |
|bitcast_ln21_109_reg_2961|   32   |
|bitcast_ln21_111_reg_2971|   32   |
| bitcast_ln21_11_reg_2461|   32   |
| bitcast_ln21_13_reg_2471|   32   |
| bitcast_ln21_15_reg_2481|   32   |
| bitcast_ln21_17_reg_2491|   32   |
| bitcast_ln21_19_reg_2501|   32   |
| bitcast_ln21_1_reg_2411 |   32   |
| bitcast_ln21_21_reg_2511|   32   |
| bitcast_ln21_23_reg_2521|   32   |
| bitcast_ln21_25_reg_2531|   32   |
| bitcast_ln21_27_reg_2541|   32   |
| bitcast_ln21_29_reg_2551|   32   |
| bitcast_ln21_31_reg_2561|   32   |
| bitcast_ln21_33_reg_2571|   32   |
| bitcast_ln21_35_reg_2581|   32   |
| bitcast_ln21_37_reg_2591|   32   |
| bitcast_ln21_39_reg_2601|   32   |
| bitcast_ln21_3_reg_2421 |   32   |
| bitcast_ln21_41_reg_2611|   32   |
| bitcast_ln21_43_reg_2621|   32   |
| bitcast_ln21_45_reg_2631|   32   |
| bitcast_ln21_47_reg_2641|   32   |
| bitcast_ln21_49_reg_2651|   32   |
| bitcast_ln21_51_reg_2661|   32   |
| bitcast_ln21_53_reg_2671|   32   |
| bitcast_ln21_55_reg_2681|   32   |
| bitcast_ln21_57_reg_2691|   32   |
| bitcast_ln21_59_reg_2701|   32   |
| bitcast_ln21_5_reg_2431 |   32   |
| bitcast_ln21_61_reg_2711|   32   |
| bitcast_ln21_63_reg_2721|   32   |
| bitcast_ln21_65_reg_2731|   32   |
| bitcast_ln21_67_reg_2741|   32   |
| bitcast_ln21_69_reg_2751|   32   |
| bitcast_ln21_71_reg_2761|   32   |
| bitcast_ln21_73_reg_2771|   32   |
| bitcast_ln21_75_reg_2781|   32   |
| bitcast_ln21_77_reg_2791|   32   |
| bitcast_ln21_79_reg_2801|   32   |
| bitcast_ln21_7_reg_2441 |   32   |
| bitcast_ln21_81_reg_2811|   32   |
| bitcast_ln21_83_reg_2821|   32   |
| bitcast_ln21_85_reg_2831|   32   |
| bitcast_ln21_87_reg_2841|   32   |
| bitcast_ln21_89_reg_2851|   32   |
| bitcast_ln21_91_reg_2861|   32   |
| bitcast_ln21_93_reg_2871|   32   |
| bitcast_ln21_95_reg_2881|   32   |
| bitcast_ln21_97_reg_2891|   32   |
| bitcast_ln21_99_reg_2901|   32   |
| bitcast_ln21_9_reg_2451 |   32   |
|     l_read_reg_2406     |   32   |
|         reg_1292        |   32   |
|         reg_1296        |   32   |
|         reg_1301        |   32   |
|         reg_1306        |   64   |
|         reg_1311        |   64   |
|         reg_1316        |   64   |
|         reg_1321        |   64   |
|         reg_1326        |   64   |
|         reg_1331        |   64   |
|         reg_1336        |   64   |
|         reg_1341        |   64   |
|         reg_1346        |   64   |
|         reg_1351        |   64   |
|         reg_1356        |   64   |
|         reg_1361        |   64   |
|         reg_1366        |   64   |
|         reg_1371        |   64   |
|         reg_1376        |   64   |
|         reg_1381        |   64   |
|         reg_1386        |   64   |
|         reg_1391        |   64   |
|         reg_1396        |   64   |
|         reg_1401        |   64   |
|         reg_1406        |   64   |
|         reg_1411        |   64   |
|         reg_1416        |   64   |
|         reg_1421        |   64   |
|         reg_1426        |   64   |
|         reg_1431        |   64   |
|         reg_1436        |   64   |
|         reg_1441        |   64   |
|         reg_1446        |   64   |
|         reg_1451        |   64   |
|         reg_1456        |   64   |
|         reg_1461        |   64   |
|         reg_1466        |   64   |
|         reg_1471        |   64   |
|         reg_1476        |   64   |
|         reg_1481        |   64   |
|         reg_1486        |   64   |
|         reg_1491        |   64   |
|         reg_1496        |   64   |
|         reg_1501        |   64   |
|         reg_1506        |   64   |
|         reg_1511        |   64   |
|         reg_1516        |   64   |
|         reg_1521        |   64   |
|         reg_1526        |   64   |
|         reg_1531        |   64   |
|         reg_1536        |   64   |
|         reg_1541        |   64   |
|         reg_1546        |   64   |
|         reg_1551        |   64   |
|    tmp_5_3_5_reg_2941   |   64   |
|    tmp_5_3_6_reg_2956   |   64   |
|    tmp_5_3_7_reg_2966   |   64   |
|    tmp_5_4_1_reg_2981   |   64   |
|    tmp_5_4_2_reg_2986   |   64   |
|     tmp_5_4_reg_2976    |   64   |
+-------------------------+--------+
|          Total          |  5840  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_182 |  p0  |  112 |   6  |   672  ||   497   |
| grp_access_fu_682 |  p0  |  64  |   6  |   384  ||   273   |
| grp_access_fu_682 |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_1265    |  p0  |  112 |  32  |  3584  ||   497   |
|    grp_fu_1265    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_1270    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_1274    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_1277    |  p0  |   5  |  64  |   320  ||    27   |
|    grp_fu_1282    |  p1  |  31  |  64  |  1984  ||   141   |
|    grp_fu_1287    |  p1  |  18  |  64  |  1152  ||    89   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  8416  || 23.8385 ||   1560  |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   32   |    -   |  5576  |  9934  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   23   |    -   |  1560  |
|  Register |    -   |    -   |  5840  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   32   |   23   |  11416 |  11494 |
+-----------+--------+--------+--------+--------+
