#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000026d96d0 .scope module, "tb_cpu" "tb_cpu" 2 7;
 .timescale -9 -12;
P_00000000026f07f0 .param/l "ADDRSIZE" 0 2 9, +C4<00000000000000000000000000001100>;
P_00000000026f0828 .param/l "CLK_PERIOD" 1 2 66, +C4<00000000000000000000000001100100>;
P_00000000026f0860 .param/l "Forced_stop_number_of_cycles" 0 2 11, +C4<00000000000000000000000000010100>;
P_00000000026f0898 .param/l "MEMSIZE" 0 2 10, +C4<00000000000000000000000000000001000000000000>;
P_00000000026f08d0 .param/l "WIDTH" 0 2 8, +C4<00000000000000000000000000100000>;
v00000000027635f0_0 .net "INS_ADDR", 11 0, L_00000000026f7790;  1 drivers
v0000000002762970_0 .var "INS_MEM", 0 31;
v0000000002762f10 .array "I_MEM", 4095 0, 31 0;
v0000000002761bb0 .array "MEM", 4095 0, 31 0;
v0000000002762fb0_0 .net "MEM_ADDR", 11 0, L_00000000026f73a0;  1 drivers
v0000000002762bf0_0 .net "MEM_CTRL", 0 0, L_00000000026f8130;  1 drivers
v00000000027621f0_0 .var "MEM_IN", 0 31;
v0000000002761e30_0 .net "MEM_OUT", 0 31, L_00000000026f7560;  1 drivers
v0000000002762e70_0 .var "clk", 0 0;
v00000000027619d0_0 .var "debug", 0 0;
v0000000002761b10_0 .net "debuger", 6 0, L_00000000026f7410;  1 drivers
v0000000002762dd0_0 .var/i "ot_mem", 31 0;
v00000000027632d0_0 .net "reg_debug_out", 32 0, L_0000000002762510;  1 drivers
v00000000027626f0_0 .var "rst", 0 0;
v00000000027634b0_0 .var/i "tb_debug", 31 0;
E_00000000026ffcd0 .event edge, v00000000026f8b20_0;
E_00000000026ffe90 .event edge, v00000000026f8620_0;
E_00000000026ff110 .event edge, v00000000026f9020_0;
E_00000000026ffed0 .event edge, v00000000026f8300_0;
S_00000000026d9850 .scope begin, "always_INS_ADDR" "always_INS_ADDR" 2 54, 2 54 0, S_00000000026d96d0;
 .timescale -9 -12;
S_00000000000b65d0 .scope begin, "always_MEM_ADDR" "always_MEM_ADDR" 2 50, 2 50 0, S_00000000026d96d0;
 .timescale -9 -12;
S_00000000000b6750 .scope begin, "always_MEM_OUT" "always_MEM_OUT" 2 58, 2 58 0, S_00000000026d96d0;
 .timescale -9 -12;
S_0000000002702930 .scope module, "cpu" "instruction_set_model" 2 35, 3 1 0, S_00000000026d96d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "debug"
    .port_info 3 /OUTPUT 7 "debuger"
    .port_info 4 /OUTPUT 12 "MEM_ADDR"
    .port_info 5 /INPUT 32 "MEM_IN"
    .port_info 6 /OUTPUT 32 "MEM_OUT"
    .port_info 7 /OUTPUT 1 "MEM_CTRL"
    .port_info 8 /OUTPUT 12 "INS_ADDR"
    .port_info 9 /INPUT 32 "INS_MEM"
    .port_info 10 /OUTPUT 33 "reg_debug_out"
P_00000000027018e0 .param/l "ADDRSIZE" 0 3 20, +C4<00000000000000000000000000001100>;
P_0000000002701918 .param/l "MAXREGS" 0 3 22, +C4<00000000000000000000000000010000>;
P_0000000002701950 .param/l "SBITS" 0 3 23, +C4<00000000000000000000000000000101>;
P_0000000002701988 .param/l "WIDTH" 0 3 19, +C4<00000000000000000000000000100000>;
L_00000000026f73a0 .functor BUFZ 12, v00000000026f9200_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_00000000026f7790 .functor BUFZ 12, v0000000002762010_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_00000000026f7560 .functor BUFZ 32, v00000000026f84e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000026f8130 .functor BUFZ 1, v00000000026f8f80_0, C4<0>, C4<0>, C4<0>;
L_00000000026f7410 .functor BUFZ 7, v00000000026f8a80_0, C4<0000000>, C4<0000000>, C4<0000000>;
v00000000026f9020_0 .net "INS_ADDR", 11 0, L_00000000026f7790;  alias, 1 drivers
v00000000026f8ee0_0 .net "INS_MEM", 0 31, v0000000002762970_0;  1 drivers
v00000000026f8300_0 .net "MEM_ADDR", 11 0, L_00000000026f73a0;  alias, 1 drivers
v00000000026f8f80_0 .var "MEM_C", 0 0;
v00000000026f90c0_0 .net "MEM_CTRL", 0 0, L_00000000026f8130;  alias, 1 drivers
v00000000026f9200_0 .var "MEM_D", 11 0;
v00000000026f8440_0 .net "MEM_IN", 0 31, v00000000027621f0_0;  1 drivers
v00000000026f84e0_0 .var "MEM_O", 0 31;
v00000000026f8620_0 .net "MEM_OUT", 0 31, L_00000000026f7560;  alias, 1 drivers
v00000000026f8940 .array "RFILE", 15 0, 31 0;
L_0000000002ac0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000026f9160_0 .net *"_s13", 0 0, L_0000000002ac0088;  1 drivers
v00000000026f8580_0 .net "clk", 0 0, v0000000002762e70_0;  1 drivers
v00000000026f86c0_0 .net "debug", 0 0, v00000000027619d0_0;  1 drivers
v00000000026f8a80_0 .var "debug_r", 6 0;
v00000000026f8b20_0 .net "debuger", 6 0, L_00000000026f7410;  alias, 1 drivers
v00000000026f8c60_0 .var/i "i", 31 0;
v00000000027630f0_0 .var "ir", 31 0;
v0000000002762010_0 .var "pc", 11 0;
v0000000002762650_0 .var "psr", 4 0;
v0000000002762290_0 .net "reg_debug_out", 32 0, L_0000000002762510;  alias, 1 drivers
v0000000002761890_0 .var "result", 32 0;
v00000000027620b0_0 .net "rst", 0 0, v00000000027626f0_0;  1 drivers
v0000000002761d90_0 .var "src1", 31 0;
v00000000027628d0_0 .var "src2", 31 0;
v0000000002762470_0 .var "temp_checkcond", 0 0;
E_00000000026fff50 .event posedge, v00000000027620b0_0, v00000000026f8580_0;
E_00000000026ff0d0 .event negedge, v00000000026f8580_0;
L_0000000002762510 .concat [ 32 1 0 0], v00000000027630f0_0, L_0000000002ac0088;
S_0000000002702ab0 .scope function, "setcondcode" "setcondcode" 3 110, 3 110 0, S_0000000002702930;
 .timescale -9 -12;
v00000000026f8d00_0 .var "res", 32 0;
v00000000026f8e40_0 .var "setcondcode", 6 0;
TD_tb_cpu.cpu.setcondcode ;
    %load/vec4 v00000000026f8d00_0;
    %parti/s 1, 32, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002762650_0, 4, 1;
    %load/vec4 v00000000026f8d00_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002762650_0, 4, 1;
    %load/vec4 v00000000026f8d00_0;
    %xor/r;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002762650_0, 4, 1;
    %load/vec4 v00000000026f8d00_0;
    %or/r;
    %inv;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002762650_0, 4, 1;
    %load/vec4 v00000000026f8d00_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002762650_0, 4, 1;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v00000000026f8e40_0, 0, 7;
    %end;
S_0000000002702c30 .scope begin, "main_loop" "main_loop" 2 92, 2 92 0, S_00000000026d96d0;
 .timescale -9 -12;
S_0000000002763850 .scope begin, "monitor" "monitor" 2 76, 2 76 0, S_00000000026d96d0;
 .timescale -9 -12;
S_00000000027639d0 .scope begin, "prog_load" "prog_load" 2 116, 2 116 0, S_00000000026d96d0;
 .timescale -9 -12;
S_0000000002763b50 .scope begin, "stop" "stop" 2 80, 2 80 0, S_00000000026d96d0;
 .timescale -9 -12;
    .scope S_0000000002702930;
T_1 ;
    %wait E_00000000026ff0d0;
    %load/vec4 v00000000026f8ee0_0;
    %store/vec4 v00000000027630f0_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000002702930;
T_2 ;
    %wait E_00000000026fff50;
    %load/vec4 v00000000027620b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v00000000026f8a80_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000026f8c60_0, 0, 32;
T_2.2 ;
    %load/vec4 v00000000026f8c60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000026f8c60_0;
    %store/vec4a v00000000026f8940, 4, 0;
    %load/vec4 v00000000026f8c60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000026f8c60_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000027630f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002761d90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000027628d0_0, 0, 32;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000000002761890_0, 0, 33;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000002762650_0, 0, 5;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000000002762010_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v00000000026f9200_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000026f84e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002762470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026f8f80_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026f8f80_0, 0, 1;
    %load/vec4 v0000000002762010_0;
    %addi 1, 0, 12;
    %store/vec4 v0000000002762010_0, 0, 12;
    %load/vec4 v00000000027630f0_0;
    %parti/s 4, 28, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v00000000026f8a80_0, 0, 7;
    %jmp T_2.17;
T_2.4 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000000026f8a80_0, 0, 7;
    %jmp T_2.17;
T_2.5 ;
    %load/vec4 v00000000027630f0_0;
    %parti/s 4, 24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v00000000026f8a80_0, 0, 7;
    %jmp T_2.25;
T_2.18 ;
    %load/vec4 v0000000002762650_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000002762470_0, 0, 1;
    %jmp T_2.25;
T_2.19 ;
    %load/vec4 v0000000002762650_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000000002762470_0, 0, 1;
    %jmp T_2.25;
T_2.20 ;
    %load/vec4 v0000000002762650_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0000000002762470_0, 0, 1;
    %jmp T_2.25;
T_2.21 ;
    %load/vec4 v0000000002762650_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0000000002762470_0, 0, 1;
    %jmp T_2.25;
T_2.22 ;
    %load/vec4 v0000000002762650_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0000000002762470_0, 0, 1;
    %jmp T_2.25;
T_2.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002762470_0, 0, 1;
    %jmp T_2.25;
T_2.25 ;
    %pop/vec4 1;
    %load/vec4 v0000000002762470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.26, 8;
    %load/vec4 v00000000026f86c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.28, 8;
    %pushi/vec4 9, 0, 7;
    %store/vec4 v00000000026f8a80_0, 0, 7;
    %jmp T_2.29;
T_2.28 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000000026f8a80_0, 0, 7;
T_2.29 ;
    %load/vec4 v00000000027630f0_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0000000002762010_0, 0, 12;
    %jmp T_2.27;
T_2.26 ;
    %pushi/vec4 7, 0, 7;
    %store/vec4 v00000000026f8a80_0, 0, 7;
T_2.27 ;
    %jmp T_2.17;
T_2.6 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000002762650_0, 0, 5;
    %load/vec4 v00000000027630f0_0;
    %parti/s 12, 12, 5;
    %store/vec4 v00000000026f9200_0, 0, 12;
    %load/vec4 v00000000027630f0_0;
    %parti/s 1, 27, 6;
    %flag_set/vec4 8;
    %jmp/0 T_2.30, 8;
    %load/vec4 v00000000027630f0_0;
    %parti/s 12, 12, 5;
    %pad/u 32;
    %jmp/1 T_2.31, 8;
T_2.30 ; End of true expr.
    %load/vec4 v00000000026f8440_0;
    %jmp/0 T_2.31, 8;
 ; End of false expr.
    %blend;
T_2.31;
    %load/vec4 v00000000027630f0_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %store/vec4a v00000000026f8940, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000027630f0_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %load/vec4a v00000000026f8940, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000026f8d00_0, 0, 33;
    %fork TD_tb_cpu.cpu.setcondcode, S_0000000002702ab0;
    %join;
    %load/vec4  v00000000026f8e40_0;
    %store/vec4 v00000000026f8a80_0, 0, 7;
    %jmp T_2.17;
T_2.7 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000002762650_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000026f8f80_0, 0, 1;
    %load/vec4 v00000000027630f0_0;
    %parti/s 12, 0, 2;
    %store/vec4 v00000000026f9200_0, 0, 12;
    %load/vec4 v00000000027630f0_0;
    %parti/s 1, 27, 6;
    %flag_set/vec4 8;
    %jmp/0 T_2.32, 8;
    %load/vec4 v00000000027630f0_0;
    %parti/s 12, 12, 5;
    %pad/u 32;
    %jmp/1 T_2.33, 8;
T_2.32 ; End of true expr.
    %load/vec4 v00000000027630f0_0;
    %parti/s 12, 12, 5;
    %ix/vec4 4;
    %load/vec4a v00000000026f8940, 4;
    %jmp/0 T_2.33, 8;
 ; End of false expr.
    %blend;
T_2.33;
    %store/vec4 v00000000026f84e0_0, 0, 32;
    %load/vec4 v00000000027630f0_0;
    %parti/s 1, 27, 6;
    %flag_set/vec4 8;
    %jmp/0 T_2.34, 8;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v00000000027630f0_0;
    %parti/s 12, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000026f8d00_0, 0, 33;
    %fork TD_tb_cpu.cpu.setcondcode, S_0000000002702ab0;
    %join;
    %load/vec4  v00000000026f8e40_0;
    %jmp/1 T_2.35, 8;
T_2.34 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000027630f0_0;
    %parti/s 12, 12, 5;
    %ix/vec4 4;
    %load/vec4a v00000000026f8940, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000026f8d00_0, 0, 33;
    %fork TD_tb_cpu.cpu.setcondcode, S_0000000002702ab0;
    %join;
    %load/vec4  v00000000026f8e40_0;
    %jmp/0 T_2.35, 8;
 ; End of false expr.
    %blend;
T_2.35;
    %store/vec4 v00000000026f8a80_0, 0, 7;
    %jmp T_2.17;
T_2.8 ;
    %pushi/vec4 104, 0, 7;
    %store/vec4 v00000000026f8a80_0, 0, 7;
    %jmp T_2.17;
T_2.9 ;
    %pushi/vec4 105, 0, 7;
    %store/vec4 v00000000026f8a80_0, 0, 7;
    %jmp T_2.17;
T_2.10 ;
    %pushi/vec4 106, 0, 7;
    %store/vec4 v00000000026f8a80_0, 0, 7;
    %jmp T_2.17;
T_2.11 ;
    %pushi/vec4 107, 0, 7;
    %store/vec4 v00000000026f8a80_0, 0, 7;
    %jmp T_2.17;
T_2.12 ;
    %pushi/vec4 108, 0, 7;
    %store/vec4 v00000000026f8a80_0, 0, 7;
    %jmp T_2.17;
T_2.13 ;
    %pushi/vec4 5, 0, 7;
    %store/vec4 v00000000026f8a80_0, 0, 7;
    %jmp T_2.17;
T_2.14 ;
    %pushi/vec4 110, 0, 7;
    %store/vec4 v00000000026f8a80_0, 0, 7;
    %jmp T_2.17;
T_2.15 ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v00000000026f8a80_0, 0, 7;
    %jmp T_2.17;
T_2.17 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000026d96d0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002762dd0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_00000000026d96d0;
T_4 ;
    %wait E_00000000026ffed0;
    %fork t_1, S_00000000000b65d0;
    %jmp t_0;
    .scope S_00000000000b65d0;
t_1 ;
    %load/vec4 v0000000002762fb0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000000002761bb0, 4;
    %store/vec4 v00000000027621f0_0, 0, 32;
    %end;
    .scope S_00000000026d96d0;
t_0 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000026d96d0;
T_5 ;
    %wait E_00000000026ff110;
    %fork t_3, S_00000000026d9850;
    %jmp t_2;
    .scope S_00000000026d9850;
t_3 ;
    %load/vec4 v00000000027635f0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000000002762f10, 4;
    %store/vec4 v0000000002762970_0, 0, 32;
    %end;
    .scope S_00000000026d96d0;
t_2 %join;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000026d96d0;
T_6 ;
    %wait E_00000000026ffe90;
    %fork t_5, S_00000000000b6750;
    %jmp t_4;
    .scope S_00000000000b6750;
t_5 ;
    %load/vec4 v0000000002762bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000000002761e30_0;
    %load/vec4 v0000000002762fb0_0;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v0000000002761bb0, 4, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000027634b0_0, 0, 32;
T_6.1 ;
    %end;
    .scope S_00000000026d96d0;
t_4 %join;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000026d96d0;
T_7 ;
    %delay 50000, 0;
    %load/vec4 v0000000002762e70_0;
    %inv;
    %store/vec4 v0000000002762e70_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000026d96d0;
T_8 ;
    %fork t_7, S_0000000002763850;
    %jmp t_6;
    .scope S_0000000002763850;
t_7 ;
    %vpi_call 2 77 "$monitor", $time, " | rst=%b | debug=%b | debuger=%d | MEM_ADDR=%d | MEM_IN=%d | MEM_OUT=%d | MEM_CTRL=%d | INS_ADDR=%d | INS_MEM=%b  |  tb_debug=%d  |  reg_debug_out=%b", v00000000027626f0_0, v00000000027619d0_0, v0000000002761b10_0, v0000000002762fb0_0, v00000000027621f0_0, v0000000002761e30_0, v0000000002762bf0_0, v00000000027635f0_0, v0000000002762970_0, v00000000027634b0_0, v00000000027632d0_0 {0 0 0};
    %end;
    .scope S_00000000026d96d0;
t_6 %join;
    %end;
    .thread T_8;
    .scope S_00000000026d96d0;
T_9 ;
    %wait E_00000000026ffcd0;
    %fork t_9, S_0000000002763b50;
    %jmp t_8;
    .scope S_0000000002763b50;
t_9 ;
    %load/vec4 v0000000002761b10_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call 2 82 "$display", "=================================================" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002762dd0_0, 0, 32;
T_9.2 ;
    %load/vec4 v0000000002762dd0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_9.3, 5;
    %vpi_call 2 84 "$display", "data_MEM[%d]=%d", v0000000002762dd0_0, &A<v0000000002761bb0, v0000000002762dd0_0 > {0 0 0};
    %load/vec4 v0000000002762dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002762dd0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %vpi_call 2 86 "$display", "=================================================" {0 0 0};
    %vpi_call 2 87 "$display", "Halt..." {0 0 0};
    %vpi_call 2 88 "$finish" {0 0 0};
T_9.0 ;
    %end;
    .scope S_00000000026d96d0;
t_8 %join;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000000026d96d0;
T_10 ;
    %fork t_11, S_0000000002702c30;
    %jmp t_10;
    .scope S_0000000002702c30;
t_11 ;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027626f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002762e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000027619d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000027621f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002762970_0, 0;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000027626f0_0, 0;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027626f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002762e70_0, 0;
    %vpi_call 2 98 "$display", "=================================================" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002762dd0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0000000002762dd0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_10.1, 5;
    %vpi_call 2 100 "$display", "I_MEM[%d]=%b", v0000000002762dd0_0, &A<v0000000002762f10, v0000000002762dd0_0 > {0 0 0};
    %load/vec4 v0000000002762dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002762dd0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %vpi_call 2 102 "$display", "=================================================" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 104 "$display", "*****************************\012Forced_stop\012*****************************" {0 0 0};
    %vpi_call 2 105 "$finish" {0 0 0};
    %end;
    .scope S_00000000026d96d0;
t_10 %join;
    %end;
    .thread T_10;
    .scope S_00000000026d96d0;
T_11 ;
    %vpi_call 2 112 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 113 "$dumpvars" {0 0 0};
    %end;
    .thread T_11;
    .scope S_00000000026d96d0;
T_12 ;
    %fork t_13, S_00000000027639d0;
    %jmp t_12;
    .scope S_00000000027639d0;
t_13 ;
    %vpi_call 2 117 "$readmemb", "mem.prog", v0000000002761bb0 {0 0 0};
    %vpi_call 2 118 "$readmemb", "i_mem.prog", v0000000002762f10 {0 0 0};
    %end;
    .scope S_00000000026d96d0;
t_12 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "./cpu.v";
