void F_1 ( void ) {\r\nF_2 ( V_1 ,\r\nV_2 ,\r\nV_3 ,\r\nV_4 ,\r\nV_5 ) ;\r\nF_2 ( V_6 ,\r\nV_7 ,\r\nV_8 ,\r\nV_9 ,\r\nV_10 ) ;\r\n}\r\nvoid F_3 ( void ) {\r\nF_4 ( V_1 ) ;\r\nF_4 ( V_6 ) ;\r\n}\r\nstatic T_1 * V_2 ( T_1 * V_11 , T_2 V_12 ) {\r\nT_3 * V_13 = NULL ;\r\nif( ( V_13 = ( T_3 * ) F_5 ( sizeof( T_3 ) ) ) == NULL )\r\nreturn NULL ;\r\nV_13 -> V_14 = time ( NULL ) ;\r\nV_13 -> V_15 = va_arg ( V_12 , V_16 ) ;\r\nF_6 ( V_11 , ( void * ) V_13 ) ;\r\nreturn V_11 ;\r\n}\r\nstatic void V_3 ( T_1 * V_11 ) {\r\nF_7 ( F_8 ( V_11 ) ) ;\r\n}\r\nstatic T_4 V_4 ( T_1 * V_11 , T_2 V_12 V_17 ) {\r\nT_3 * V_13 = ( T_3 * ) F_8 ( V_11 ) ;\r\nV_16 V_18 ;\r\nif( V_13 -> V_15 == 0 ) return FALSE ;\r\nV_18 = ( V_16 ) ( time ( NULL ) - V_13 -> V_14 ) ;\r\nif( V_18 >= V_13 -> V_15 ) return TRUE ;\r\nreturn FALSE ;\r\n}\r\nstatic void V_5 ( T_1 * V_11 ) {\r\n( ( T_3 * ) F_8 ( V_11 ) ) -> V_14 = time ( NULL ) ;\r\n}\r\nstatic T_1 * V_7 ( T_1 * V_11 , T_2 V_12 ) {\r\nT_5 * V_13 = NULL ;\r\nif( ( V_13 = ( T_5 * ) F_5 ( sizeof( T_5 ) ) ) == NULL )\r\nreturn NULL ;\r\nV_13 -> V_19 = va_arg ( V_12 , V_20 ) ;\r\nif ( V_13 -> V_19 > ( ( V_20 ) V_21 + 1 ) )\r\nV_13 -> V_19 = ( V_20 ) V_21 + 1 ;\r\nF_6 ( V_11 , ( void * ) V_13 ) ;\r\nreturn V_11 ;\r\n}\r\nstatic void V_8 ( T_1 * V_11 ) {\r\nF_7 ( F_8 ( V_11 ) ) ;\r\n}\r\nstatic T_4 V_9 ( T_1 * V_11 , T_2 V_12 ) {\r\nT_5 * V_13 = ( T_5 * ) F_8 ( V_11 ) ;\r\nif( V_13 -> V_19 == 0 ) return FALSE ;\r\nif( va_arg ( V_12 , V_20 ) >= V_13 -> V_19 ) {\r\nreturn TRUE ;\r\n}\r\nreturn FALSE ;\r\n}\r\nstatic void V_10 ( T_1 * V_11 V_17 ) {\r\n}
