
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102548                       # Number of seconds simulated
sim_ticks                                102547765968                       # Number of ticks simulated
final_tick                               632185483278                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 125922                       # Simulator instruction rate (inst/s)
host_op_rate                                   159056                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5849171                       # Simulator tick rate (ticks/s)
host_mem_usage                               16916068                       # Number of bytes of host memory used
host_seconds                                 17532.02                       # Real time elapsed on the host
sim_insts                                  2207670230                       # Number of instructions simulated
sim_ops                                    2788567996                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       452864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1304576                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1760384                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1119872                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1119872                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3538                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10192                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13753                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8749                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8749                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12482                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      4416127                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16227                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12721642                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                17166478                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12482                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16227                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28709                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10920491                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10920491                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10920491                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12482                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      4416127                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16227                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12721642                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               28086970                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               245917905                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21389379                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17425999                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1905389                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8410937                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8104061                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2230270                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86385                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192904965                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120298772                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21389379                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10334331                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25418861                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5672832                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7172584                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11796080                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1902822                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    229235732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.634772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.006075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       203816871     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2720097      1.19%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2135490      0.93%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2292809      1.00%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1955974      0.85%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1088070      0.47%     93.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          746468      0.33%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1939726      0.85%     94.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12540227      5.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    229235732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086978                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.489183                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190646752                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      9469989                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25268942                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       117254                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3732791                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3642464                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6531                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145229693                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51720                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3732791                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190905728                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6293642                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2055320                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25134118                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1114121                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145014891                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          152                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        429429                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       557532                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2630                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202905390                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675810967                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675810967                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34454684                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32585                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16505                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3594869                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13954753                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7841498                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       294029                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1722459                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144496072                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32585                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137145376                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79162                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20042572                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41468696                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          425                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    229235732                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.598272                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.303381                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    171397137     74.77%     74.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24370810     10.63%     85.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12303107      5.37%     90.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7991804      3.49%     94.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6574896      2.87%     97.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2581475      1.13%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3182986      1.39%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       780071      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53446      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    229235732                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962383     75.20%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        147960     11.56%     86.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169392     13.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113717542     82.92%     82.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2006614      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13602957      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7802183      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137145376                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.557688                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1279735                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009331                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    504885381                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164571932                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133344177                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138425111                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       146887                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1803153                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          706                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       131932                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          543                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3732791                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        5570223                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       300980                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144528657                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          211                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13954753                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7841498                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16505                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        236648                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12489                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          706                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1135505                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1063549                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2199054                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134566160                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13475658                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2579216                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21277555                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19209091                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7801897                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.547200                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133347493                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133344177                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79194321                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213455616                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.542230                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371011                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22071234                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1926417                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    225502941                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.543081                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.396904                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    175730988     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23324047     10.34%     88.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10817621      4.80%     93.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4820441      2.14%     95.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3657250      1.62%     96.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1545363      0.69%     97.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1534932      0.68%     98.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1098048      0.49%     98.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2974251      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    225502941                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2974251                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367066287                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292808048                       # The number of ROB writes
system.switch_cpus0.timesIdled                2836031                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               16682173                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.459179                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.459179                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.406640                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.406640                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608333897                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183739372                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137901892                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               245917905                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22497860                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18223343                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2059812                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8916179                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8472274                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2525315                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93132                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    190127027                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             125097856                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22497860                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10997589                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27399637                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6330155                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4107731                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11897645                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2059781                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    225857548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.680587                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.053726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       198457911     87.87%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2555637      1.13%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2006498      0.89%     89.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4713832      2.09%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1014287      0.45%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1579179      0.70%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1213456      0.54%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          762244      0.34%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13554504      6.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    225857548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.091485                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.508698                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       188023676                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6273343                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27290164                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        90633                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4179728                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3880741                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44004                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     153414109                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        80869                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4179728                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       188541323                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1584443                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3260361                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26832537                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1459152                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     153270512                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        21904                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        281755                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       549289                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       176228                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    215590581                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    715235544                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    715235544                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174977433                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        40613148                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39438                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22477                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4836965                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14895002                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7415050                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       138270                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1648999                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152172908                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39397                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142878312                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       146719                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25524225                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     53184100                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5497                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    225857548                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.632604                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.303669                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    164287435     72.74%     72.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26372996     11.68%     84.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12789099      5.66%     90.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8557686      3.79%     93.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7919704      3.51%     97.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2661450      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2748198      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       389034      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       131946      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    225857548                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         410848     58.98%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     58.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        142587     20.47%     79.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       143191     20.55%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119996426     83.99%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2164206      1.51%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16949      0.01%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13347429      9.34%     94.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7353302      5.15%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142878312                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.581000                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             696626                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004876                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    512457517                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    177737019                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139210385                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143574938                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       357405                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3379409                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1046                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          489                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       213093                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4179728                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1038662                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        97972                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152212307                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        19129                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14895002                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7415050                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22447                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         82988                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          489                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1116955                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1170489                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2287444                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140273769                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12887313                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2604543                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20239255                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19881404                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7351942                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.570409                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139211314                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139210385                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82432040                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        227613481                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.566085                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362158                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102507702                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125889121                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26324589                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33900                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2063305                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    221677820                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.567892                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.372562                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    168818134     76.15%     76.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24876354     11.22%     87.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10860850      4.90%     92.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6170225      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4469942      2.02%     97.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1755491      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1356240      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       978943      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2391641      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    221677820                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102507702                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125889121                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18717550                       # Number of memory references committed
system.switch_cpus1.commit.loads             11515593                       # Number of loads committed
system.switch_cpus1.commit.membars              16950                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18087761                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113430683                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2562869                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2391641                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           371499889                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          308607274                       # The number of ROB writes
system.switch_cpus1.timesIdled                3072088                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20060357                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102507702                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125889121                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102507702                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.399019                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.399019                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.416837                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.416837                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       631823845                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193852469                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      141686338                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33900                       # number of misc regfile writes
system.l20.replacements                          3548                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                         1188105                       # Total number of references to valid blocks.
system.l20.sampled_refs                         69084                       # Sample count of references to valid blocks.
system.l20.avg_refs                         17.197976                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        43731.774291                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.597046                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1842.120169                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst           156.617162                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         19795.891333                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.667294                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000146                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.028109                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002390                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.302061                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        91533                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  91533                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           43342                       # number of Writeback hits
system.l20.Writeback_hits::total                43342                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        91533                       # number of demand (read+write) hits
system.l20.demand_hits::total                   91533                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        91533                       # number of overall hits
system.l20.overall_hits::total                  91533                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3538                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3548                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3538                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3548                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3538                       # number of overall misses
system.l20.overall_misses::total                 3548                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1948067                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    717427587                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      719375654                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1948067                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    717427587                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       719375654                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1948067                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    717427587                       # number of overall miss cycles
system.l20.overall_miss_latency::total      719375654                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95071                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95081                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        43342                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            43342                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95071                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95081                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95071                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95081                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.037214                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.037316                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.037214                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.037316                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.037214                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.037316                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 194806.700000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 202777.723855                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 202755.257610                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 194806.700000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 202777.723855                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 202755.257610                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 194806.700000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 202777.723855                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 202755.257610                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3518                       # number of writebacks
system.l20.writebacks::total                     3518                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3538                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3548                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3538                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3548                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3538                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3548                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1346957                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    505253935                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    506600892                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1346957                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    505253935                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    506600892                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1346957                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    505253935                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    506600892                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.037214                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.037316                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.037214                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.037316                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.037214                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.037316                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 134695.700000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 142807.782646                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 142784.918828                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 134695.700000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 142807.782646                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 142784.918828                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 134695.700000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 142807.782646                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 142784.918828                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         10205                       # number of replacements
system.l21.tagsinuse                            65536                       # Cycle average of tags in use
system.l21.total_refs                         1000015                       # Total number of references to valid blocks.
system.l21.sampled_refs                         75741                       # Sample count of references to valid blocks.
system.l21.avg_refs                         13.203087                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        36553.278997                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.818887                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5215.578586                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                  107                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         23647.323530                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.557759                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000196                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.079583                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.001633                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.360830                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        64937                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  64937                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           27167                       # number of Writeback hits
system.l21.Writeback_hits::total                27167                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        64937                       # number of demand (read+write) hits
system.l21.demand_hits::total                   64937                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        64937                       # number of overall hits
system.l21.overall_hits::total                  64937                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        10192                       # number of ReadReq misses
system.l21.ReadReq_misses::total                10205                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        10192                       # number of demand (read+write) misses
system.l21.demand_misses::total                 10205                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        10192                       # number of overall misses
system.l21.overall_misses::total                10205                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2550075                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2086093883                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2088643958                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2550075                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2086093883                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2088643958                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2550075                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2086093883                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2088643958                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        75129                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              75142                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        27167                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            27167                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        75129                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               75142                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        75129                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              75142                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.135660                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.135810                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.135660                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.135810                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.135660                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.135810                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 196159.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 204679.541111                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 204668.687702                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 196159.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 204679.541111                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 204668.687702                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 196159.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 204679.541111                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 204668.687702                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5231                       # number of writebacks
system.l21.writebacks::total                     5231                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        10192                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           10205                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        10192                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            10205                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        10192                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           10205                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1764577                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1472737832                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1474502409                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1764577                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1472737832                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1474502409                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1764577                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1472737832                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1474502409                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.135660                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.135810                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.135660                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.135810                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.135660                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.135810                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 135736.692308                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 144499.394819                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 144488.232141                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 135736.692308                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 144499.394819                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 144488.232141                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 135736.692308                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 144499.394819                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 144488.232141                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.597040                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011803720                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849732.577697                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.597040                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015380                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.875957                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11796070                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11796070                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11796070                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11796070                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11796070                       # number of overall hits
system.cpu0.icache.overall_hits::total       11796070                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2136067                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2136067                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2136067                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2136067                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2136067                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2136067                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11796080                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11796080                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11796080                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11796080                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11796080                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11796080                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 213606.700000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 213606.700000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 213606.700000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 213606.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 213606.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 213606.700000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2031067                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2031067                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2031067                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2031067                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2031067                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2031067                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 203106.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 203106.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 203106.700000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 203106.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 203106.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 203106.700000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95071                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190965906                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95327                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2003.271959                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.582034                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.417966                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916336                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083664                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10381754                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10381754                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677232                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677232                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16347                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16347                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18058986                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18058986                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18058986                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18058986                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       395545                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       395545                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           80                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       395625                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        395625                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       395625                       # number of overall misses
system.cpu0.dcache.overall_misses::total       395625                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  32762004112                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  32762004112                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     12661291                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12661291                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  32774665403                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  32774665403                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  32774665403                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  32774665403                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10777299                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10777299                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16347                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16347                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18454611                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18454611                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18454611                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18454611                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036702                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036702                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021438                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021438                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021438                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021438                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 82827.501579                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82827.501579                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 158266.137500                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 158266.137500                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 82842.756153                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82842.756153                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 82842.756153                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82842.756153                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        43342                       # number of writebacks
system.cpu0.dcache.writebacks::total            43342                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       300474                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       300474                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       300554                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       300554                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       300554                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       300554                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95071                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95071                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95071                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95071                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95071                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95071                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6965455385                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6965455385                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6965455385                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6965455385                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6965455385                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6965455385                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008821                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008821                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005152                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005152                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005152                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005152                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 73265.826435                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 73265.826435                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 73265.826435                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73265.826435                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 73265.826435                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73265.826435                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997069                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017067780                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2071421.140530                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997069                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11897631                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11897631                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11897631                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11897631                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11897631                       # number of overall hits
system.cpu1.icache.overall_hits::total       11897631                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3037116                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3037116                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3037116                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3037116                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3037116                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3037116                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11897645                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11897645                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11897645                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11897645                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11897645                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11897645                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 216936.857143                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 216936.857143                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 216936.857143                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 216936.857143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 216936.857143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 216936.857143                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2657975                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2657975                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2657975                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2657975                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2657975                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2657975                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 204459.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 204459.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 204459.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 204459.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 204459.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 204459.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 75129                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180684927                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 75385                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2396.828640                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.207419                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.792581                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903154                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096846                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9655869                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9655869                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7168058                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7168058                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22181                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22181                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16950                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16950                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16823927                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16823927                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16823927                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16823927                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       180505                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       180505                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       180505                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        180505                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       180505                       # number of overall misses
system.cpu1.dcache.overall_misses::total       180505                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18022706670                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18022706670                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18022706670                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18022706670                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18022706670                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18022706670                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9836374                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9836374                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7168058                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7168058                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16950                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16950                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17004432                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17004432                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17004432                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17004432                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018351                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018351                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010615                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010615                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010615                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010615                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 99846.024598                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99846.024598                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 99846.024598                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99846.024598                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 99846.024598                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99846.024598                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        27167                       # number of writebacks
system.cpu1.dcache.writebacks::total            27167                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       105376                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       105376                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       105376                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       105376                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       105376                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       105376                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        75129                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        75129                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        75129                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        75129                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        75129                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        75129                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6438372086                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6438372086                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6438372086                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6438372086                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6438372086                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6438372086                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007638                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007638                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004418                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004418                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004418                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004418                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 85697.561341                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85697.561341                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 85697.561341                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85697.561341                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 85697.561341                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85697.561341                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
