Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Mar  8 11:34:21 2024
| Host         : thisguy running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file framesMaster_timing_summary_routed.rpt -pb framesMaster_timing_summary_routed.pb -rpx framesMaster_timing_summary_routed.rpx -warn_on_violation
| Design       : framesMaster
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    77          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (77)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (181)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (77)
-------------------------
 There are 76 register/latch pins with no clock driven by root clock pin: clk25/clk25mhz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk25/clk50mhz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (181)
--------------------------------------------------
 There are 181 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.090        0.000                      0                 4758        0.041        0.000                      0                 4758        4.500        0.000                       0                   768  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.090        0.000                      0                 4758        0.041        0.000                      0                 4758        4.500        0.000                       0                   768  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 sDesigner/vAddr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.146ns  (logic 0.518ns (5.664%)  route 8.628ns (94.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 15.098 - 10.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.792     5.554    sDesigner/clk_IBUF_BUFG
    SLICE_X96Y15         FDRE                                         r  sDesigner/vAddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y15         FDRE (Prop_fdre_C_Q)         0.518     6.072 r  sDesigner/vAddr_reg[8]/Q
                         net (fo=80, routed)          8.628    14.700    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y7          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.615    15.098    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.294    15.391    
                         clock uncertainty           -0.035    15.356    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.790    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                         -14.700    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 sDesigner/vAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.795ns  (logic 0.478ns (5.435%)  route 8.317ns (94.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.556ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.794     5.556    sDesigner/clk_IBUF_BUFG
    SLICE_X96Y14         FDRE                                         r  sDesigner/vAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y14         FDRE (Prop_fdre_C_Q)         0.478     6.034 r  sDesigner/vAddr_reg[1]/Q
                         net (fo=80, routed)          8.317    14.351    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y13         RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.514    14.997    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.280    15.277    
                         clock uncertainty           -0.035    15.241    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.737    14.504    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -14.351    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 sDesigner/vAddr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.938ns  (logic 0.518ns (5.795%)  route 8.420ns (94.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.792     5.554    sDesigner/clk_IBUF_BUFG
    SLICE_X96Y15         FDRE                                         r  sDesigner/vAddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y15         FDRE (Prop_fdre_C_Q)         0.518     6.072 r  sDesigner/vAddr_reg[8]/Q
                         net (fo=80, routed)          8.420    14.492    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y15         RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.512    14.995    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.280    15.275    
                         clock uncertainty           -0.035    15.239    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.673    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -14.492    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 sDesigner/vAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.795ns  (logic 0.478ns (5.435%)  route 8.317ns (94.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.556ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.794     5.556    sDesigner/clk_IBUF_BUFG
    SLICE_X96Y14         FDRE                                         r  sDesigner/vAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y14         FDRE (Prop_fdre_C_Q)         0.478     6.034 r  sDesigner/vAddr_reg[1]/Q
                         net (fo=80, routed)          8.317    14.351    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y9          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.536    15.019    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.294    15.312    
                         clock uncertainty           -0.035    15.277    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.737    14.540    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -14.351    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 sDesigner/vAddr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.903ns  (logic 0.518ns (5.818%)  route 8.385ns (94.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.792     5.554    sDesigner/clk_IBUF_BUFG
    SLICE_X96Y15         FDRE                                         r  sDesigner/vAddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y15         FDRE (Prop_fdre_C_Q)         0.518     6.072 r  sDesigner/vAddr_reg[8]/Q
                         net (fo=80, routed)          8.385    14.457    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y17         RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.521    15.004    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.280    15.284    
                         clock uncertainty           -0.035    15.248    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.682    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                         -14.457    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 sDesigner/vAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.773ns  (logic 0.478ns (5.449%)  route 8.295ns (94.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns = ( 15.054 - 10.000 ) 
    Source Clock Delay      (SCD):    5.556ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.794     5.556    sDesigner/clk_IBUF_BUFG
    SLICE_X96Y14         FDRE                                         r  sDesigner/vAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y14         FDRE (Prop_fdre_C_Q)         0.478     6.034 r  sDesigner/vAddr_reg[1]/Q
                         net (fo=80, routed)          8.295    14.329    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/addra[1]
    RAMB36_X3Y13         RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.571    15.054    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.280    15.334    
                         clock uncertainty           -0.035    15.298    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.737    14.561    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                         -14.329    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 sDesigner/vAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.773ns  (logic 0.478ns (5.449%)  route 8.295ns (94.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    5.556ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.794     5.556    sDesigner/clk_IBUF_BUFG
    SLICE_X96Y14         FDRE                                         r  sDesigner/vAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y14         FDRE (Prop_fdre_C_Q)         0.478     6.034 r  sDesigner/vAddr_reg[1]/Q
                         net (fo=80, routed)          8.295    14.329    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addra[1]
    RAMB36_X3Y17         RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.578    15.061    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.280    15.341    
                         clock uncertainty           -0.035    15.305    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.737    14.568    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -14.329    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 sDesigner/vData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.813ns  (logic 0.518ns (5.878%)  route 8.295ns (94.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.558ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.796     5.558    sDesigner/clk_IBUF_BUFG
    SLICE_X90Y7          FDRE                                         r  sDesigner/vData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y7          FDRE (Prop_fdre_C_Q)         0.518     6.076 r  sDesigner/vData_reg[8]/Q
                         net (fo=57, routed)          8.295    14.372    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y8          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.618    15.101    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.294    15.394    
                         clock uncertainty           -0.035    15.359    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    14.622    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -14.372    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 sDesigner/vAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 0.518ns (5.831%)  route 8.365ns (94.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.556ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.794     5.556    sDesigner/clk_IBUF_BUFG
    SLICE_X96Y14         FDRE                                         r  sDesigner/vAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y14         FDRE (Prop_fdre_C_Q)         0.518     6.074 r  sDesigner/vAddr_reg[0]/Q
                         net (fo=80, routed)          8.365    14.440    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y7          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.532    15.015    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.294    15.308    
                         clock uncertainty           -0.035    15.273    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.707    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                         -14.440    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 sDesigner/vData_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.703ns  (logic 0.518ns (5.952%)  route 8.185ns (94.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.797     5.559    sDesigner/clk_IBUF_BUFG
    SLICE_X90Y5          FDSE                                         r  sDesigner/vData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y5          FDSE (Prop_fdse_C_Q)         0.518     6.077 r  sDesigner/vData_reg[7]/Q
                         net (fo=57, routed)          8.185    14.262    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/dina[4]
    RAMB36_X2Y0          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.535    15.018    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.294    15.311    
                         clock uncertainty           -0.035    15.276    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    14.539    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.262    
  -------------------------------------------------------------------
                         slack                                  0.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dStruct/data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.050%)  route 0.226ns (57.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.606     1.553    dStruct/clk_IBUF_BUFG
    SLICE_X90Y14         FDRE                                         r  dStruct/data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y14         FDRE (Prop_fdre_C_Q)         0.164     1.717 r  dStruct/data_reg[21]/Q
                         net (fo=2, routed)           0.226     1.943    memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[21]
    RAMB36_X4Y3          RAMB36E1                                     r  memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.912     2.107    memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y3          RAMB36E1                                     r  memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.606    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.296     1.902    memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dStruct/data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIPADIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.161%)  route 0.266ns (61.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.606     1.553    dStruct/clk_IBUF_BUFG
    SLICE_X90Y14         FDRE                                         r  dStruct/data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y14         FDRE (Prop_fdre_C_Q)         0.164     1.717 r  dStruct/data_reg[21]/Q
                         net (fo=2, routed)           0.266     1.983    memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[17]
    RAMB18_X4Y4          RAMB18E1                                     r  memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.916     2.111    memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X4Y4          RAMB18E1                                     r  memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.610    
    RAMB18_X4Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIPADIP[1])
                                                      0.296     1.906    memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dStruct/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.229%)  route 0.156ns (48.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.606     1.553    dStruct/clk_IBUF_BUFG
    SLICE_X90Y14         FDRE                                         r  dStruct/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y14         FDRE (Prop_fdre_C_Q)         0.164     1.717 r  dStruct/address_reg[2]/Q
                         net (fo=2, routed)           0.156     1.873    memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X4Y4          RAMB18E1                                     r  memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.916     2.111    memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X4Y4          RAMB18E1                                     r  memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.610    
    RAMB18_X4Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.793    memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sDesigner/eAddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memEnt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.277%)  route 0.201ns (58.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.609     1.556    sDesigner/clk_IBUF_BUFG
    SLICE_X93Y8          FDRE                                         r  sDesigner/eAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y8          FDRE (Prop_fdre_C_Q)         0.141     1.697 r  sDesigner/eAddr_reg[9]/Q
                         net (fo=5, routed)           0.201     1.897    memEnt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X4Y1          RAMB36E1                                     r  memEnt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.920     2.115    memEnt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y1          RAMB36E1                                     r  memEnt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.480     1.634    
    RAMB36_X4Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.817    memEnt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dStruct/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.164%)  route 0.270ns (67.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.606     1.553    dStruct/clk_IBUF_BUFG
    SLICE_X91Y13         FDRE                                         r  dStruct/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y13         FDRE (Prop_fdre_C_Q)         0.128     1.681 r  dStruct/data_reg[0]/Q
                         net (fo=1, routed)           0.270     1.951    memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X4Y3          RAMB36E1                                     r  memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.912     2.107    memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y3          RAMB36E1                                     r  memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.606    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.242     1.848    memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rand/lfsr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand/random_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.608     1.555    rand/clk_IBUF_BUFG
    SLICE_X93Y10         FDRE                                         r  rand/lfsr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y10         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  rand/lfsr_reg[9]/Q
                         net (fo=2, routed)           0.056     1.752    rand/lfsr[9]
    SLICE_X93Y10         FDRE                                         r  rand/random_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.878     2.072    rand/clk_IBUF_BUFG
    SLICE_X93Y10         FDRE                                         r  rand/random_reg[9]/C
                         clock pessimism             -0.517     1.555    
    SLICE_X93Y10         FDRE (Hold_fdre_C_D)         0.075     1.630    rand/random_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rand/lfsr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand/random_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.608     1.555    rand/clk_IBUF_BUFG
    SLICE_X91Y10         FDRE                                         r  rand/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y10         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  rand/lfsr_reg[0]/Q
                         net (fo=2, routed)           0.056     1.752    rand/lfsr[0]
    SLICE_X91Y10         FDRE                                         r  rand/random_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.877     2.071    rand/clk_IBUF_BUFG
    SLICE_X91Y10         FDRE                                         r  rand/random_reg[0]/C
                         clock pessimism             -0.516     1.555    
    SLICE_X91Y10         FDRE (Hold_fdre_C_D)         0.071     1.626    rand/random_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sDesigner/eAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memEnt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.323%)  route 0.247ns (63.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.610     1.557    sDesigner/clk_IBUF_BUFG
    SLICE_X93Y6          FDRE                                         r  sDesigner/eAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y6          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  sDesigner/eAddr_reg[0]/Q
                         net (fo=5, routed)           0.247     1.945    memEnt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X4Y1          RAMB36E1                                     r  memEnt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.920     2.115    memEnt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y1          RAMB36E1                                     r  memEnt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.480     1.634    
    RAMB36_X4Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.817    memEnt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 outMaster/rowCount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outMaster/playerY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.585     1.532    outMaster/clk_IBUF_BUFG
    SLICE_X78Y8          FDRE                                         r  outMaster/rowCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y8          FDRE (Prop_fdre_C_Q)         0.141     1.673 r  outMaster/rowCount_reg[5]/Q
                         net (fo=3, routed)           0.065     1.738    outMaster/rowCount_reg_n_0_[5]
    SLICE_X78Y8          FDRE                                         r  outMaster/playerY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.854     2.048    outMaster/clk_IBUF_BUFG
    SLICE_X78Y8          FDRE                                         r  outMaster/playerY_reg[5]/C
                         clock pessimism             -0.516     1.532    
    SLICE_X78Y8          FDRE (Hold_fdre_C_D)         0.075     1.607    outMaster/playerY_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rand/lfsr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand/random_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.607     1.554    rand/clk_IBUF_BUFG
    SLICE_X91Y12         FDRE                                         r  rand/lfsr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y12         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  rand/lfsr_reg[7]/Q
                         net (fo=2, routed)           0.068     1.763    rand/lfsr[7]
    SLICE_X91Y12         FDRE                                         r  rand/random_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.875     2.069    rand/clk_IBUF_BUFG
    SLICE_X91Y12         FDRE                                         r  rand/random_reg[7]/C
                         clock pessimism             -0.515     1.554    
    SLICE_X91Y12         FDRE (Hold_fdre_C_D)         0.075     1.629    rand/random_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y11  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y11  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y12  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y12  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y0   memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y0   memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y1   memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y1   memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y15  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y15  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y14  conta_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y14  conta_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y16  conta_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y16  conta_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y16  conta_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y16  conta_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y16  conta_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y16  conta_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y17  conta_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y17  conta_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y14  conta_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y14  conta_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y16  conta_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y16  conta_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y16  conta_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y16  conta_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y16  conta_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y16  conta_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y17  conta_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y17  conta_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           183 Endpoints
Min Delay           183 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_rn_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.839ns  (logic 4.611ns (42.546%)  route 6.227ns (57.454%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE                         0.000     0.000 r  vga/v_rn_reg[1]/C
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/v_rn_reg[1]/Q
                         net (fo=3, routed)           1.035     1.491    vga/v_rn_reg_n_0_[1]
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124     1.615 r  vga/vsync_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.810     2.425    vga/vsync_OBUF_inst_i_6_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.124     2.549 r  vga/vsync_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.090     3.639    vga/vsync_OBUF_inst_i_3_n_0
    SLICE_X61Y27         LUT3 (Prop_lut3_I1_O)        0.152     3.791 r  vga/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.292     7.083    vsync_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.755    10.839 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.839    vsync
    Y19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_rn_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.986ns  (logic 4.926ns (49.331%)  route 5.060ns (50.669%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE                         0.000     0.000 r  vga/h_rn_reg[29]/C
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/h_rn_reg[29]/Q
                         net (fo=4, routed)           0.841     1.297    vga/h_rn[29]
    SLICE_X60Y29         LUT3 (Prop_lut3_I2_O)        0.152     1.449 r  vga/hsync_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.647     2.096    vga/hsync_OBUF_inst_i_7_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I0_O)        0.326     2.422 r  vga/hsync_OBUF_inst_i_6/O
                         net (fo=3, routed)           0.474     2.895    vga/hsync_OBUF_inst_i_6_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I5_O)        0.124     3.019 f  vga/hsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.438     3.457    vga/hsync_OBUF_inst_i_2_n_0
    SLICE_X60Y26         LUT4 (Prop_lut4_I0_O)        0.119     3.576 r  vga/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.660     6.237    hsync_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         3.749     9.986 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     9.986    hsync
    AA19                                                              r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blue_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.688ns  (logic 4.050ns (52.682%)  route 3.638ns (47.318%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDRE                         0.000     0.000 r  vga/blue_reg[0]/C
    SLICE_X54Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/blue_reg[0]/Q
                         net (fo=1, routed)           3.638     4.156    blue_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.532     7.688 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.688    blue[0]
    Y21                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blue_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.638ns  (logic 3.993ns (52.272%)  route 3.645ns (47.728%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE                         0.000     0.000 r  vga/blue_reg[3]/C
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/blue_reg[3]/Q
                         net (fo=1, routed)           3.645     4.101    blue_OBUF[3]
    AB19                 OBUF (Prop_obuf_I_O)         3.537     7.638 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.638    blue[3]
    AB19                                                              r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blue_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.530ns  (logic 4.049ns (53.768%)  route 3.481ns (46.232%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDRE                         0.000     0.000 r  vga/blue_reg[1]/C
    SLICE_X54Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/blue_reg[1]/Q
                         net (fo=1, routed)           3.481     3.999    blue_OBUF[1]
    Y20                  OBUF (Prop_obuf_I_O)         3.531     7.530 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.530    blue[1]
    Y20                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/green_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.518ns  (logic 4.065ns (54.069%)  route 3.453ns (45.931%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDRE                         0.000     0.000 r  vga/green_reg[3]/C
    SLICE_X54Y35         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/green_reg[3]/Q
                         net (fo=1, routed)           3.453     3.971    green_OBUF[3]
    AA21                 OBUF (Prop_obuf_I_O)         3.547     7.518 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.518    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/green_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.508ns  (logic 4.075ns (54.272%)  route 3.433ns (45.728%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDRE                         0.000     0.000 r  vga/green_reg[0]/C
    SLICE_X54Y35         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/green_reg[0]/Q
                         net (fo=1, routed)           3.433     3.951    green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557     7.508 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.508    green[0]
    AB22                                                              r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.489ns  (logic 4.056ns (54.156%)  route 3.433ns (45.844%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE                         0.000     0.000 r  vga/red_reg[0]/C
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/red_reg[0]/Q
                         net (fo=1, routed)           3.433     3.951    red_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         3.538     7.489 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.489    red[0]
    V20                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blue_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.468ns  (logic 4.003ns (53.604%)  route 3.465ns (46.396%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE                         0.000     0.000 r  vga/blue_reg[2]/C
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/blue_reg[2]/Q
                         net (fo=1, routed)           3.465     3.921    blue_OBUF[2]
    AB20                 OBUF (Prop_obuf_I_O)         3.547     7.468 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.468    blue[2]
    AB20                                                              r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/green_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.369ns  (logic 4.065ns (55.160%)  route 3.304ns (44.840%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDRE                         0.000     0.000 r  vga/green_reg[1]/C
    SLICE_X54Y35         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/green_reg[1]/Q
                         net (fo=1, routed)           3.304     3.822    green_OBUF[1]
    AA22                 OBUF (Prop_obuf_I_O)         3.547     7.369 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.369    green[1]
    AA22                                                              r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_rn_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_rn_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE                         0.000     0.000 r  vga/v_rn_reg[0]/C
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vga/v_rn_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    vga/v_rn_reg_n_0_[0]
    SLICE_X61Y27         LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  vga/v_rn[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    vga/v_rn[0]_i_1_n_0
    SLICE_X61Y27         FDRE                                         r  vga/v_rn_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_rn_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_rn_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE                         0.000     0.000 r  vga/v_rn_reg[28]/C
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/v_rn_reg[28]/Q
                         net (fo=2, routed)           0.117     0.258    vga/v_rn_reg_n_0_[28]
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  vga/v_rn_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    vga/data0[28]
    SLICE_X63Y30         FDRE                                         r  vga/v_rn_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_rn_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_rn_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE                         0.000     0.000 r  vga/h_rn_reg[20]/C
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/h_rn_reg[20]/Q
                         net (fo=3, routed)           0.118     0.259    vga/h_rn[20]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  vga/h_rn_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    vga/p_1_in[20]
    SLICE_X59Y27         FDRE                                         r  vga/h_rn_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_rn_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_rn_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE                         0.000     0.000 r  vga/h_rn_reg[28]/C
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/h_rn_reg[28]/Q
                         net (fo=4, routed)           0.118     0.259    vga/h_rn[28]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  vga/h_rn_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    vga/p_1_in[28]
    SLICE_X59Y29         FDRE                                         r  vga/h_rn_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk25/clk25mhz_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk25/clk25mhz_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.382%)  route 0.183ns (49.618%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE                         0.000     0.000 r  clk25/clk25mhz_reg/C
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clk25/clk25mhz_reg/Q
                         net (fo=6, routed)           0.183     0.324    clk25/clk25mhz
    SLICE_X59Y45         LUT1 (Prop_lut1_I0_O)        0.045     0.369 r  clk25/clk25mhz_i_1/O
                         net (fo=1, routed)           0.000     0.369    clk25/clk25mhz_i_1_n_0
    SLICE_X59Y45         FDRE                                         r  clk25/clk25mhz_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_rn_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_rn_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE                         0.000     0.000 r  vga/h_rn_reg[12]/C
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/h_rn_reg[12]/Q
                         net (fo=3, routed)           0.120     0.261    vga/h_rn[12]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  vga/h_rn_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    vga/p_1_in[12]
    SLICE_X59Y25         FDRE                                         r  vga/h_rn_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_rn_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_rn_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE                         0.000     0.000 r  vga/h_rn_reg[16]/C
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/h_rn_reg[16]/Q
                         net (fo=3, routed)           0.120     0.261    vga/h_rn[16]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  vga/h_rn_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    vga/p_1_in[16]
    SLICE_X59Y26         FDRE                                         r  vga/h_rn_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_rn_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_rn_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  vga/h_rn_reg[8]/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/h_rn_reg[8]/Q
                         net (fo=5, routed)           0.120     0.261    vga/h_rn[8]
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  vga/h_rn_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    vga/p_1_in[8]
    SLICE_X59Y24         FDRE                                         r  vga/h_rn_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_rn_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_rn_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  vga/v_rn_reg[12]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/v_rn_reg[12]/Q
                         net (fo=3, routed)           0.120     0.261    vga/v_rn_reg_n_0_[12]
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  vga/v_rn_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    vga/data0[12]
    SLICE_X63Y26         FDRE                                         r  vga/v_rn_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_rn_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_rn_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE                         0.000     0.000 r  vga/v_rn_reg[20]/C
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/v_rn_reg[20]/Q
                         net (fo=3, routed)           0.120     0.261    vga/v_rn_reg_n_0_[20]
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  vga/v_rn_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    vga/data0[20]
    SLICE_X63Y28         FDRE                                         r  vga/v_rn_reg[20]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 outMaster/b_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/blue_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.748ns  (logic 0.456ns (26.092%)  route 1.292ns (73.908%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.655     5.417    outMaster/clk_IBUF_BUFG
    SLICE_X47Y51         FDSE                                         r  outMaster/b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDSE (Prop_fdse_C_Q)         0.456     5.873 r  outMaster/b_reg[1]/Q
                         net (fo=1, routed)           1.292     7.165    vga/b[1]
    SLICE_X54Y37         FDRE                                         r  vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/g_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/green_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.686ns  (logic 0.518ns (30.717%)  route 1.168ns (69.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.643     5.405    outMaster/clk_IBUF_BUFG
    SLICE_X50Y51         FDSE                                         r  outMaster/g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDSE (Prop_fdse_C_Q)         0.518     5.923 r  outMaster/g_reg[0]/Q
                         net (fo=1, routed)           1.168     7.092    vga/g[0]
    SLICE_X54Y35         FDRE                                         r  vga/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/g_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/green_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.545ns  (logic 0.518ns (33.528%)  route 1.027ns (66.472%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.643     5.405    outMaster/clk_IBUF_BUFG
    SLICE_X50Y51         FDSE                                         r  outMaster/g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDSE (Prop_fdse_C_Q)         0.518     5.923 r  outMaster/g_reg[1]/Q
                         net (fo=1, routed)           1.027     6.950    vga/g[1]
    SLICE_X54Y35         FDRE                                         r  vga/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/b_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/blue_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.496ns  (logic 0.518ns (34.619%)  route 0.978ns (65.381%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.643     5.405    outMaster/clk_IBUF_BUFG
    SLICE_X50Y50         FDSE                                         r  outMaster/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDSE (Prop_fdse_C_Q)         0.518     5.923 r  outMaster/b_reg[0]/Q
                         net (fo=1, routed)           0.978     6.902    vga/b[0]
    SLICE_X54Y37         FDRE                                         r  vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/r_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/red_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.479ns  (logic 0.456ns (30.828%)  route 1.023ns (69.172%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.654     5.416    outMaster/clk_IBUF_BUFG
    SLICE_X49Y51         FDSE                                         r  outMaster/r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDSE (Prop_fdse_C_Q)         0.456     5.872 r  outMaster/r_reg[0]/Q
                         net (fo=1, routed)           1.023     6.896    vga/r[0]
    SLICE_X54Y39         FDRE                                         r  vga/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/r_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/red_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.352ns  (logic 0.518ns (38.305%)  route 0.834ns (61.695%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.643     5.405    outMaster/clk_IBUF_BUFG
    SLICE_X50Y50         FDSE                                         r  outMaster/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDSE (Prop_fdse_C_Q)         0.518     5.923 r  outMaster/r_reg[1]/Q
                         net (fo=1, routed)           0.834     6.758    vga/r[1]
    SLICE_X54Y39         FDRE                                         r  vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/g_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/green_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.244ns  (logic 0.518ns (41.641%)  route 0.726ns (58.359%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.724     5.486    outMaster/clk_IBUF_BUFG
    SLICE_X54Y42         FDSE                                         r  outMaster/g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDSE (Prop_fdse_C_Q)         0.518     6.004 r  outMaster/g_reg[3]/Q
                         net (fo=1, routed)           0.726     6.730    vga/g[3]
    SLICE_X54Y35         FDRE                                         r  vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/b_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/blue_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.021ns  (logic 0.456ns (44.655%)  route 0.565ns (55.345%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.726     5.488    outMaster/clk_IBUF_BUFG
    SLICE_X64Y38         FDSE                                         r  outMaster/b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDSE (Prop_fdse_C_Q)         0.456     5.944 r  outMaster/b_reg[2]/Q
                         net (fo=1, routed)           0.565     6.510    vga/b[2]
    SLICE_X65Y38         FDRE                                         r  vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/g_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/green_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.021ns  (logic 0.456ns (44.655%)  route 0.565ns (55.345%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.724     5.486    outMaster/clk_IBUF_BUFG
    SLICE_X60Y37         FDSE                                         r  outMaster/g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDSE (Prop_fdse_C_Q)         0.456     5.942 r  outMaster/g_reg[2]/Q
                         net (fo=1, routed)           0.565     6.508    vga/g[2]
    SLICE_X61Y37         FDRE                                         r  vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/r_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/red_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.954ns  (logic 0.456ns (47.787%)  route 0.498ns (52.213%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.721     5.483    outMaster/clk_IBUF_BUFG
    SLICE_X55Y37         FDSE                                         r  outMaster/r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDSE (Prop_fdse_C_Q)         0.456     5.939 r  outMaster/r_reg[2]/Q
                         net (fo=1, routed)           0.498     6.438    vga/r[2]
    SLICE_X56Y37         FDRE                                         r  vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 outMaster/b_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/blue_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.482%)  route 0.169ns (54.518%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.578     1.525    outMaster/clk_IBUF_BUFG
    SLICE_X55Y39         FDSE                                         r  outMaster/b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDSE (Prop_fdse_C_Q)         0.141     1.666 r  outMaster/b_reg[3]/Q
                         net (fo=1, routed)           0.169     1.835    vga/b[3]
    SLICE_X56Y39         FDRE                                         r  vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/r_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/red_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.282%)  route 0.170ns (54.718%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.577     1.524    outMaster/clk_IBUF_BUFG
    SLICE_X55Y37         FDSE                                         r  outMaster/r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDSE (Prop_fdse_C_Q)         0.141     1.665 r  outMaster/r_reg[3]/Q
                         net (fo=1, routed)           0.170     1.835    vga/r[3]
    SLICE_X56Y37         FDRE                                         r  vga/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/r_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/red_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.577     1.524    outMaster/clk_IBUF_BUFG
    SLICE_X55Y37         FDSE                                         r  outMaster/r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDSE (Prop_fdse_C_Q)         0.141     1.665 r  outMaster/r_reg[2]/Q
                         net (fo=1, routed)           0.176     1.841    vga/r[2]
    SLICE_X56Y37         FDRE                                         r  vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/g_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/green_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.450%)  route 0.191ns (57.550%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.580     1.527    outMaster/clk_IBUF_BUFG
    SLICE_X60Y37         FDSE                                         r  outMaster/g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDSE (Prop_fdse_C_Q)         0.141     1.668 r  outMaster/g_reg[2]/Q
                         net (fo=1, routed)           0.191     1.859    vga/g[2]
    SLICE_X61Y37         FDRE                                         r  vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/b_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/blue_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.450%)  route 0.191ns (57.550%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.581     1.528    outMaster/clk_IBUF_BUFG
    SLICE_X64Y38         FDSE                                         r  outMaster/b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDSE (Prop_fdse_C_Q)         0.141     1.669 r  outMaster/b_reg[2]/Q
                         net (fo=1, routed)           0.191     1.860    vga/b[2]
    SLICE_X65Y38         FDRE                                         r  vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/g_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/green_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.164ns (38.865%)  route 0.258ns (61.135%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.579     1.526    outMaster/clk_IBUF_BUFG
    SLICE_X54Y42         FDSE                                         r  outMaster/g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDSE (Prop_fdse_C_Q)         0.164     1.690 r  outMaster/g_reg[3]/Q
                         net (fo=1, routed)           0.258     1.948    vga/g[3]
    SLICE_X54Y35         FDRE                                         r  vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/r_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/red_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.526ns  (logic 0.164ns (31.161%)  route 0.362ns (68.839%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.555     1.502    outMaster/clk_IBUF_BUFG
    SLICE_X50Y50         FDSE                                         r  outMaster/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDSE (Prop_fdse_C_Q)         0.164     1.666 r  outMaster/r_reg[1]/Q
                         net (fo=1, routed)           0.362     2.028    vga/r[1]
    SLICE_X54Y39         FDRE                                         r  vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/b_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/blue_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.576ns  (logic 0.164ns (28.458%)  route 0.412ns (71.542%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.555     1.502    outMaster/clk_IBUF_BUFG
    SLICE_X50Y50         FDSE                                         r  outMaster/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDSE (Prop_fdse_C_Q)         0.164     1.666 r  outMaster/b_reg[0]/Q
                         net (fo=1, routed)           0.412     2.078    vga/b[0]
    SLICE_X54Y37         FDRE                                         r  vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/r_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/red_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.599ns  (logic 0.141ns (23.533%)  route 0.458ns (76.467%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.558     1.505    outMaster/clk_IBUF_BUFG
    SLICE_X49Y51         FDSE                                         r  outMaster/r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDSE (Prop_fdse_C_Q)         0.141     1.646 r  outMaster/r_reg[0]/Q
                         net (fo=1, routed)           0.458     2.104    vga/r[0]
    SLICE_X54Y39         FDRE                                         r  vga/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/g_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/green_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.617ns  (logic 0.164ns (26.581%)  route 0.453ns (73.419%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.555     1.502    outMaster/clk_IBUF_BUFG
    SLICE_X50Y51         FDSE                                         r  outMaster/g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDSE (Prop_fdse_C_Q)         0.164     1.666 r  outMaster/g_reg[1]/Q
                         net (fo=1, routed)           0.453     2.119    vga/g[1]
    SLICE_X54Y35         FDRE                                         r  vga/green_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           264 Endpoints
Min Delay           264 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/memCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.141ns  (logic 0.952ns (15.503%)  route 5.189ns (84.497%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE                         0.000     0.000 r  vga/active_reg/C
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/active_reg/Q
                         net (fo=7, routed)           1.683     2.139    outMaster/active
    SLICE_X83Y22         LUT4 (Prop_lut4_I3_O)        0.124     2.263 r  outMaster/HCounter[9]_i_1/O
                         net (fo=40, routed)          0.755     3.018    outMaster/trCount
    SLICE_X83Y20         LUT6 (Prop_lut6_I5_O)        0.124     3.142 r  outMaster/pixelN[5]_i_1/O
                         net (fo=75, routed)          0.788     3.930    outMaster/pixelN[5]_i_1_n_0
    SLICE_X79Y19         LUT5 (Prop_lut5_I4_O)        0.124     4.054 r  outMaster/memCounter[16]_i_2/O
                         net (fo=18, routed)          1.074     5.128    outMaster/memCounter
    SLICE_X89Y22         LUT3 (Prop_lut3_I2_O)        0.124     5.252 r  outMaster/memCounter[16]_i_1/O
                         net (fo=16, routed)          0.889     6.141    outMaster/memCounter[16]_i_1_n_0
    SLICE_X78Y19         FDRE                                         r  outMaster/memCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.547     5.030    outMaster/clk_IBUF_BUFG
    SLICE_X78Y19         FDRE                                         r  outMaster/memCounter_reg[1]/C

Slack:                    inf
  Source:                 vga/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/memCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.141ns  (logic 0.952ns (15.503%)  route 5.189ns (84.497%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE                         0.000     0.000 r  vga/active_reg/C
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/active_reg/Q
                         net (fo=7, routed)           1.683     2.139    outMaster/active
    SLICE_X83Y22         LUT4 (Prop_lut4_I3_O)        0.124     2.263 r  outMaster/HCounter[9]_i_1/O
                         net (fo=40, routed)          0.755     3.018    outMaster/trCount
    SLICE_X83Y20         LUT6 (Prop_lut6_I5_O)        0.124     3.142 r  outMaster/pixelN[5]_i_1/O
                         net (fo=75, routed)          0.788     3.930    outMaster/pixelN[5]_i_1_n_0
    SLICE_X79Y19         LUT5 (Prop_lut5_I4_O)        0.124     4.054 r  outMaster/memCounter[16]_i_2/O
                         net (fo=18, routed)          1.074     5.128    outMaster/memCounter
    SLICE_X89Y22         LUT3 (Prop_lut3_I2_O)        0.124     5.252 r  outMaster/memCounter[16]_i_1/O
                         net (fo=16, routed)          0.889     6.141    outMaster/memCounter[16]_i_1_n_0
    SLICE_X78Y19         FDRE                                         r  outMaster/memCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.547     5.030    outMaster/clk_IBUF_BUFG
    SLICE_X78Y19         FDRE                                         r  outMaster/memCounter_reg[2]/C

Slack:                    inf
  Source:                 vga/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/memCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.141ns  (logic 0.952ns (15.503%)  route 5.189ns (84.497%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE                         0.000     0.000 r  vga/active_reg/C
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/active_reg/Q
                         net (fo=7, routed)           1.683     2.139    outMaster/active
    SLICE_X83Y22         LUT4 (Prop_lut4_I3_O)        0.124     2.263 r  outMaster/HCounter[9]_i_1/O
                         net (fo=40, routed)          0.755     3.018    outMaster/trCount
    SLICE_X83Y20         LUT6 (Prop_lut6_I5_O)        0.124     3.142 r  outMaster/pixelN[5]_i_1/O
                         net (fo=75, routed)          0.788     3.930    outMaster/pixelN[5]_i_1_n_0
    SLICE_X79Y19         LUT5 (Prop_lut5_I4_O)        0.124     4.054 r  outMaster/memCounter[16]_i_2/O
                         net (fo=18, routed)          1.074     5.128    outMaster/memCounter
    SLICE_X89Y22         LUT3 (Prop_lut3_I2_O)        0.124     5.252 r  outMaster/memCounter[16]_i_1/O
                         net (fo=16, routed)          0.889     6.141    outMaster/memCounter[16]_i_1_n_0
    SLICE_X78Y19         FDRE                                         r  outMaster/memCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.547     5.030    outMaster/clk_IBUF_BUFG
    SLICE_X78Y19         FDRE                                         r  outMaster/memCounter_reg[3]/C

Slack:                    inf
  Source:                 vga/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/memCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.141ns  (logic 0.952ns (15.503%)  route 5.189ns (84.497%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE                         0.000     0.000 r  vga/active_reg/C
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/active_reg/Q
                         net (fo=7, routed)           1.683     2.139    outMaster/active
    SLICE_X83Y22         LUT4 (Prop_lut4_I3_O)        0.124     2.263 r  outMaster/HCounter[9]_i_1/O
                         net (fo=40, routed)          0.755     3.018    outMaster/trCount
    SLICE_X83Y20         LUT6 (Prop_lut6_I5_O)        0.124     3.142 r  outMaster/pixelN[5]_i_1/O
                         net (fo=75, routed)          0.788     3.930    outMaster/pixelN[5]_i_1_n_0
    SLICE_X79Y19         LUT5 (Prop_lut5_I4_O)        0.124     4.054 r  outMaster/memCounter[16]_i_2/O
                         net (fo=18, routed)          1.074     5.128    outMaster/memCounter
    SLICE_X89Y22         LUT3 (Prop_lut3_I2_O)        0.124     5.252 r  outMaster/memCounter[16]_i_1/O
                         net (fo=16, routed)          0.889     6.141    outMaster/memCounter[16]_i_1_n_0
    SLICE_X78Y19         FDRE                                         r  outMaster/memCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.547     5.030    outMaster/clk_IBUF_BUFG
    SLICE_X78Y19         FDRE                                         r  outMaster/memCounter_reg[4]/C

Slack:                    inf
  Source:                 vga/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/memCounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.095ns  (logic 0.952ns (15.619%)  route 5.143ns (84.381%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE                         0.000     0.000 r  vga/active_reg/C
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/active_reg/Q
                         net (fo=7, routed)           1.683     2.139    outMaster/active
    SLICE_X83Y22         LUT4 (Prop_lut4_I3_O)        0.124     2.263 r  outMaster/HCounter[9]_i_1/O
                         net (fo=40, routed)          0.755     3.018    outMaster/trCount
    SLICE_X83Y20         LUT6 (Prop_lut6_I5_O)        0.124     3.142 r  outMaster/pixelN[5]_i_1/O
                         net (fo=75, routed)          0.788     3.930    outMaster/pixelN[5]_i_1_n_0
    SLICE_X79Y19         LUT5 (Prop_lut5_I4_O)        0.124     4.054 r  outMaster/memCounter[16]_i_2/O
                         net (fo=18, routed)          1.074     5.128    outMaster/memCounter
    SLICE_X89Y22         LUT3 (Prop_lut3_I2_O)        0.124     5.252 r  outMaster/memCounter[16]_i_1/O
                         net (fo=16, routed)          0.844     6.095    outMaster/memCounter[16]_i_1_n_0
    SLICE_X78Y21         FDRE                                         r  outMaster/memCounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.546     5.029    outMaster/clk_IBUF_BUFG
    SLICE_X78Y21         FDRE                                         r  outMaster/memCounter_reg[10]/C

Slack:                    inf
  Source:                 vga/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/memCounter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.095ns  (logic 0.952ns (15.619%)  route 5.143ns (84.381%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE                         0.000     0.000 r  vga/active_reg/C
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/active_reg/Q
                         net (fo=7, routed)           1.683     2.139    outMaster/active
    SLICE_X83Y22         LUT4 (Prop_lut4_I3_O)        0.124     2.263 r  outMaster/HCounter[9]_i_1/O
                         net (fo=40, routed)          0.755     3.018    outMaster/trCount
    SLICE_X83Y20         LUT6 (Prop_lut6_I5_O)        0.124     3.142 r  outMaster/pixelN[5]_i_1/O
                         net (fo=75, routed)          0.788     3.930    outMaster/pixelN[5]_i_1_n_0
    SLICE_X79Y19         LUT5 (Prop_lut5_I4_O)        0.124     4.054 r  outMaster/memCounter[16]_i_2/O
                         net (fo=18, routed)          1.074     5.128    outMaster/memCounter
    SLICE_X89Y22         LUT3 (Prop_lut3_I2_O)        0.124     5.252 r  outMaster/memCounter[16]_i_1/O
                         net (fo=16, routed)          0.844     6.095    outMaster/memCounter[16]_i_1_n_0
    SLICE_X78Y21         FDRE                                         r  outMaster/memCounter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.546     5.029    outMaster/clk_IBUF_BUFG
    SLICE_X78Y21         FDRE                                         r  outMaster/memCounter_reg[11]/C

Slack:                    inf
  Source:                 vga/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/memCounter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.095ns  (logic 0.952ns (15.619%)  route 5.143ns (84.381%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE                         0.000     0.000 r  vga/active_reg/C
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/active_reg/Q
                         net (fo=7, routed)           1.683     2.139    outMaster/active
    SLICE_X83Y22         LUT4 (Prop_lut4_I3_O)        0.124     2.263 r  outMaster/HCounter[9]_i_1/O
                         net (fo=40, routed)          0.755     3.018    outMaster/trCount
    SLICE_X83Y20         LUT6 (Prop_lut6_I5_O)        0.124     3.142 r  outMaster/pixelN[5]_i_1/O
                         net (fo=75, routed)          0.788     3.930    outMaster/pixelN[5]_i_1_n_0
    SLICE_X79Y19         LUT5 (Prop_lut5_I4_O)        0.124     4.054 r  outMaster/memCounter[16]_i_2/O
                         net (fo=18, routed)          1.074     5.128    outMaster/memCounter
    SLICE_X89Y22         LUT3 (Prop_lut3_I2_O)        0.124     5.252 r  outMaster/memCounter[16]_i_1/O
                         net (fo=16, routed)          0.844     6.095    outMaster/memCounter[16]_i_1_n_0
    SLICE_X78Y21         FDRE                                         r  outMaster/memCounter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.546     5.029    outMaster/clk_IBUF_BUFG
    SLICE_X78Y21         FDRE                                         r  outMaster/memCounter_reg[12]/C

Slack:                    inf
  Source:                 vga/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/memCounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.095ns  (logic 0.952ns (15.619%)  route 5.143ns (84.381%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE                         0.000     0.000 r  vga/active_reg/C
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/active_reg/Q
                         net (fo=7, routed)           1.683     2.139    outMaster/active
    SLICE_X83Y22         LUT4 (Prop_lut4_I3_O)        0.124     2.263 r  outMaster/HCounter[9]_i_1/O
                         net (fo=40, routed)          0.755     3.018    outMaster/trCount
    SLICE_X83Y20         LUT6 (Prop_lut6_I5_O)        0.124     3.142 r  outMaster/pixelN[5]_i_1/O
                         net (fo=75, routed)          0.788     3.930    outMaster/pixelN[5]_i_1_n_0
    SLICE_X79Y19         LUT5 (Prop_lut5_I4_O)        0.124     4.054 r  outMaster/memCounter[16]_i_2/O
                         net (fo=18, routed)          1.074     5.128    outMaster/memCounter
    SLICE_X89Y22         LUT3 (Prop_lut3_I2_O)        0.124     5.252 r  outMaster/memCounter[16]_i_1/O
                         net (fo=16, routed)          0.844     6.095    outMaster/memCounter[16]_i_1_n_0
    SLICE_X78Y21         FDRE                                         r  outMaster/memCounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.546     5.029    outMaster/clk_IBUF_BUFG
    SLICE_X78Y21         FDRE                                         r  outMaster/memCounter_reg[9]/C

Slack:                    inf
  Source:                 vga/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/memCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.092ns  (logic 0.952ns (15.627%)  route 5.140ns (84.373%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE                         0.000     0.000 r  vga/active_reg/C
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/active_reg/Q
                         net (fo=7, routed)           1.683     2.139    outMaster/active
    SLICE_X83Y22         LUT4 (Prop_lut4_I3_O)        0.124     2.263 r  outMaster/HCounter[9]_i_1/O
                         net (fo=40, routed)          0.755     3.018    outMaster/trCount
    SLICE_X83Y20         LUT6 (Prop_lut6_I5_O)        0.124     3.142 r  outMaster/pixelN[5]_i_1/O
                         net (fo=75, routed)          0.788     3.930    outMaster/pixelN[5]_i_1_n_0
    SLICE_X79Y19         LUT5 (Prop_lut5_I4_O)        0.124     4.054 r  outMaster/memCounter[16]_i_2/O
                         net (fo=18, routed)          1.074     5.128    outMaster/memCounter
    SLICE_X89Y22         LUT3 (Prop_lut3_I2_O)        0.124     5.252 r  outMaster/memCounter[16]_i_1/O
                         net (fo=16, routed)          0.841     6.092    outMaster/memCounter[16]_i_1_n_0
    SLICE_X78Y20         FDRE                                         r  outMaster/memCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.547     5.030    outMaster/clk_IBUF_BUFG
    SLICE_X78Y20         FDRE                                         r  outMaster/memCounter_reg[5]/C

Slack:                    inf
  Source:                 vga/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/memCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.092ns  (logic 0.952ns (15.627%)  route 5.140ns (84.373%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE                         0.000     0.000 r  vga/active_reg/C
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/active_reg/Q
                         net (fo=7, routed)           1.683     2.139    outMaster/active
    SLICE_X83Y22         LUT4 (Prop_lut4_I3_O)        0.124     2.263 r  outMaster/HCounter[9]_i_1/O
                         net (fo=40, routed)          0.755     3.018    outMaster/trCount
    SLICE_X83Y20         LUT6 (Prop_lut6_I5_O)        0.124     3.142 r  outMaster/pixelN[5]_i_1/O
                         net (fo=75, routed)          0.788     3.930    outMaster/pixelN[5]_i_1_n_0
    SLICE_X79Y19         LUT5 (Prop_lut5_I4_O)        0.124     4.054 r  outMaster/memCounter[16]_i_2/O
                         net (fo=18, routed)          1.074     5.128    outMaster/memCounter
    SLICE_X89Y22         LUT3 (Prop_lut3_I2_O)        0.124     5.252 r  outMaster/memCounter[16]_i_1/O
                         net (fo=16, routed)          0.841     6.092    outMaster/memCounter[16]_i_1_n_0
    SLICE_X78Y20         FDRE                                         r  outMaster/memCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         1.547     5.030    outMaster/clk_IBUF_BUFG
    SLICE_X78Y20         FDRE                                         r  outMaster/memCounter_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/ena_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE                         0.000     0.000 r  vga/active_reg/C
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/active_reg/Q
                         net (fo=7, routed)           0.109     0.250    outMaster/active
    SLICE_X60Y26         LUT4 (Prop_lut4_I1_O)        0.045     0.295 r  outMaster/ena_i_1__0/O
                         net (fo=1, routed)           0.000     0.295    outMaster/ena_i_1__0_n_0
    SLICE_X60Y26         FDRE                                         r  outMaster/ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.836     2.030    outMaster/clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  outMaster/ena_reg/C

Slack:                    inf
  Source:                 vga/endFrame_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/timeCount_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.445%)  route 0.446ns (70.555%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE                         0.000     0.000 r  vga/endFrame_reg/C
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/endFrame_reg/Q
                         net (fo=6, routed)           0.366     0.507    outMaster/endFrame
    SLICE_X68Y26         LUT3 (Prop_lut3_I1_O)        0.045     0.552 r  outMaster/timeCount[0]_i_1/O
                         net (fo=32, routed)          0.080     0.632    outMaster/timeCount
    SLICE_X69Y26         FDRE                                         r  outMaster/timeCount_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.837     2.031    outMaster/clk_IBUF_BUFG
    SLICE_X69Y26         FDRE                                         r  outMaster/timeCount_reg[24]/C

Slack:                    inf
  Source:                 vga/endFrame_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/timeCount_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.445%)  route 0.446ns (70.555%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE                         0.000     0.000 r  vga/endFrame_reg/C
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/endFrame_reg/Q
                         net (fo=6, routed)           0.366     0.507    outMaster/endFrame
    SLICE_X68Y26         LUT3 (Prop_lut3_I1_O)        0.045     0.552 r  outMaster/timeCount[0]_i_1/O
                         net (fo=32, routed)          0.080     0.632    outMaster/timeCount
    SLICE_X69Y26         FDRE                                         r  outMaster/timeCount_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.837     2.031    outMaster/clk_IBUF_BUFG
    SLICE_X69Y26         FDRE                                         r  outMaster/timeCount_reg[25]/C

Slack:                    inf
  Source:                 vga/endFrame_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/timeCount_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.445%)  route 0.446ns (70.555%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE                         0.000     0.000 r  vga/endFrame_reg/C
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/endFrame_reg/Q
                         net (fo=6, routed)           0.366     0.507    outMaster/endFrame
    SLICE_X68Y26         LUT3 (Prop_lut3_I1_O)        0.045     0.552 r  outMaster/timeCount[0]_i_1/O
                         net (fo=32, routed)          0.080     0.632    outMaster/timeCount
    SLICE_X69Y26         FDRE                                         r  outMaster/timeCount_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.837     2.031    outMaster/clk_IBUF_BUFG
    SLICE_X69Y26         FDRE                                         r  outMaster/timeCount_reg[26]/C

Slack:                    inf
  Source:                 vga/endFrame_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/timeCount_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.445%)  route 0.446ns (70.555%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE                         0.000     0.000 r  vga/endFrame_reg/C
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/endFrame_reg/Q
                         net (fo=6, routed)           0.366     0.507    outMaster/endFrame
    SLICE_X68Y26         LUT3 (Prop_lut3_I1_O)        0.045     0.552 r  outMaster/timeCount[0]_i_1/O
                         net (fo=32, routed)          0.080     0.632    outMaster/timeCount
    SLICE_X69Y26         FDRE                                         r  outMaster/timeCount_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.837     2.031    outMaster/clk_IBUF_BUFG
    SLICE_X69Y26         FDRE                                         r  outMaster/timeCount_reg[27]/C

Slack:                    inf
  Source:                 vga/endFrame_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/timeCount_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.186ns (27.091%)  route 0.501ns (72.909%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE                         0.000     0.000 r  vga/endFrame_reg/C
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/endFrame_reg/Q
                         net (fo=6, routed)           0.366     0.507    outMaster/endFrame
    SLICE_X68Y26         LUT3 (Prop_lut3_I1_O)        0.045     0.552 r  outMaster/timeCount[0]_i_1/O
                         net (fo=32, routed)          0.135     0.687    outMaster/timeCount
    SLICE_X69Y27         FDRE                                         r  outMaster/timeCount_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.839     2.033    outMaster/clk_IBUF_BUFG
    SLICE_X69Y27         FDRE                                         r  outMaster/timeCount_reg[28]/C

Slack:                    inf
  Source:                 vga/endFrame_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/timeCount_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.186ns (27.091%)  route 0.501ns (72.909%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE                         0.000     0.000 r  vga/endFrame_reg/C
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/endFrame_reg/Q
                         net (fo=6, routed)           0.366     0.507    outMaster/endFrame
    SLICE_X68Y26         LUT3 (Prop_lut3_I1_O)        0.045     0.552 r  outMaster/timeCount[0]_i_1/O
                         net (fo=32, routed)          0.135     0.687    outMaster/timeCount
    SLICE_X69Y27         FDRE                                         r  outMaster/timeCount_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.839     2.033    outMaster/clk_IBUF_BUFG
    SLICE_X69Y27         FDRE                                         r  outMaster/timeCount_reg[29]/C

Slack:                    inf
  Source:                 vga/endFrame_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/timeCount_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.186ns (27.091%)  route 0.501ns (72.909%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE                         0.000     0.000 r  vga/endFrame_reg/C
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/endFrame_reg/Q
                         net (fo=6, routed)           0.366     0.507    outMaster/endFrame
    SLICE_X68Y26         LUT3 (Prop_lut3_I1_O)        0.045     0.552 r  outMaster/timeCount[0]_i_1/O
                         net (fo=32, routed)          0.135     0.687    outMaster/timeCount
    SLICE_X69Y27         FDRE                                         r  outMaster/timeCount_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.839     2.033    outMaster/clk_IBUF_BUFG
    SLICE_X69Y27         FDRE                                         r  outMaster/timeCount_reg[30]/C

Slack:                    inf
  Source:                 vga/endFrame_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/timeCount_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.186ns (27.091%)  route 0.501ns (72.909%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE                         0.000     0.000 r  vga/endFrame_reg/C
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/endFrame_reg/Q
                         net (fo=6, routed)           0.366     0.507    outMaster/endFrame
    SLICE_X68Y26         LUT3 (Prop_lut3_I1_O)        0.045     0.552 r  outMaster/timeCount[0]_i_1/O
                         net (fo=32, routed)          0.135     0.687    outMaster/timeCount
    SLICE_X69Y27         FDRE                                         r  outMaster/timeCount_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.839     2.033    outMaster/clk_IBUF_BUFG
    SLICE_X69Y27         FDRE                                         r  outMaster/timeCount_reg[31]/C

Slack:                    inf
  Source:                 vga/endFrame_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/vgaCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.202%)  route 0.524ns (73.798%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE                         0.000     0.000 r  vga/endFrame_reg/C
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/endFrame_reg/Q
                         net (fo=6, routed)           0.524     0.665    outMaster/endFrame
    SLICE_X79Y22         LUT6 (Prop_lut6_I3_O)        0.045     0.710 r  outMaster/vgaCount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.710    outMaster/vgaCount[0]_i_1_n_0
    SLICE_X79Y22         FDRE                                         r  outMaster/vgaCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=767, routed)         0.842     2.036    outMaster/clk_IBUF_BUFG
    SLICE_X79Y22         FDRE                                         r  outMaster/vgaCount_reg[0]/C





