#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x129675210 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x129674420 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x1296c9f70_0 .net "active", 0 0, L_0x1296d32f0;  1 drivers
v0x1296ca020_0 .var "clk", 0 0;
v0x1296ca130_0 .var "clk_enable", 0 0;
v0x1296ca1c0_0 .net "data_address", 31 0, v0x1296c7d50_0;  1 drivers
v0x1296ca250_0 .net "data_read", 0 0, L_0x1296d2a50;  1 drivers
v0x1296ca2e0_0 .var "data_readdata", 31 0;
v0x1296ca370_0 .net "data_write", 0 0, L_0x1296d23c0;  1 drivers
v0x1296ca400_0 .net "data_writedata", 31 0, v0x1296c09f0_0;  1 drivers
v0x1296ca4d0_0 .net "instr_address", 31 0, L_0x1296d3420;  1 drivers
v0x1296ca5e0_0 .var "instr_readdata", 31 0;
v0x1296ca670_0 .net "register_v0", 31 0, L_0x1296d0c90;  1 drivers
v0x1296ca740_0 .var "reset", 0 0;
S_0x129677120 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x129674420;
 .timescale 0 0;
v0x1296b3900_0 .var "ex_imm", 31 0;
v0x1296bd6b0_0 .var "expected", 31 0;
v0x1296bd750_0 .var "i", 4 0;
v0x1296bd800_0 .var "imm", 15 0;
v0x1296bd8b0_0 .var "imm_instr", 31 0;
v0x1296bd9a0_0 .var "opcode", 5 0;
v0x1296bda50_0 .var "rs", 4 0;
v0x1296bdb00_0 .var "rt", 4 0;
v0x1296bdbb0_0 .var "test", 31 0;
v0x1296bdcc0_0 .var "test_imm", 15 0;
E_0x1296a78a0 .event posedge, v0x1296c0d60_0;
S_0x1296bdd70 .scope module, "dut" "mips_cpu_harvard" 3 138, 4 1 0, S_0x129674420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x1296cbde0 .functor OR 1, L_0x1296cba90, L_0x1296cbca0, C4<0>, C4<0>;
L_0x1296cbed0 .functor BUFZ 1, L_0x1296cb580, C4<0>, C4<0>, C4<0>;
L_0x1296cc260 .functor BUFZ 1, L_0x1296cb6a0, C4<0>, C4<0>, C4<0>;
L_0x1296cc3b0 .functor AND 1, L_0x1296cb580, L_0x1296cc500, C4<1>, C4<1>;
L_0x1296cc6a0 .functor OR 1, L_0x1296cc3b0, L_0x1296cc420, C4<0>, C4<0>;
L_0x1296cc7e0 .functor OR 1, L_0x1296cc6a0, L_0x1296cc180, C4<0>, C4<0>;
L_0x1296cc8d0 .functor OR 1, L_0x1296cc7e0, L_0x1296cdb70, C4<0>, C4<0>;
L_0x1296cc9c0 .functor OR 1, L_0x1296cc8d0, L_0x1296cd650, C4<0>, C4<0>;
L_0x1296cd510 .functor AND 1, L_0x1296cd020, L_0x1296cd140, C4<1>, C4<1>;
L_0x1296cd650 .functor OR 1, L_0x1296ccdc0, L_0x1296cd510, C4<0>, C4<0>;
L_0x1296cdb70 .functor AND 1, L_0x1296cd2f0, L_0x1296cd7e0, C4<1>, C4<1>;
L_0x1296ce0f0 .functor OR 1, L_0x1296cda10, L_0x1296cdda0, C4<0>, C4<0>;
L_0x1296cb330 .functor OR 1, L_0x1296ce480, L_0x1296ce730, C4<0>, C4<0>;
L_0x1296ceb10 .functor AND 1, L_0x1296cc080, L_0x1296cb330, C4<1>, C4<1>;
L_0x1296ceca0 .functor OR 1, L_0x1296ce8f0, L_0x1296cede0, C4<0>, C4<0>;
L_0x1296ceaa0 .functor OR 1, L_0x1296ceca0, L_0x1296cf090, C4<0>, C4<0>;
L_0x1296cf1f0 .functor AND 1, L_0x1296cb580, L_0x1296ceaa0, C4<1>, C4<1>;
L_0x1296ceec0 .functor AND 1, L_0x1296cb580, L_0x1296cf3b0, C4<1>, C4<1>;
L_0x1296cd430 .functor AND 1, L_0x1296cb580, L_0x1296cef30, C4<1>, C4<1>;
L_0x1296cfe00 .functor AND 1, v0x1296c7c30_0, v0x1296c9c70_0, C4<1>, C4<1>;
L_0x1296cfe70 .functor AND 1, L_0x1296cfe00, L_0x1296cc9c0, C4<1>, C4<1>;
L_0x1296d0050 .functor OR 1, L_0x1296cd650, L_0x1296cdb70, C4<0>, C4<0>;
L_0x1296d0d00 .functor BUFZ 32, L_0x1296d0930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1296d0eb0 .functor BUFZ 32, L_0x1296d0be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1296d1d10 .functor AND 1, v0x1296ca130_0, L_0x1296cf1f0, C4<1>, C4<1>;
L_0x1296d1e50 .functor AND 1, L_0x1296d1d10, v0x1296c7c30_0, C4<1>, C4<1>;
L_0x1296d0690 .functor AND 1, L_0x1296d1e50, L_0x1296d1f60, C4<1>, C4<1>;
L_0x1296d2350 .functor AND 1, v0x1296c7c30_0, v0x1296c9c70_0, C4<1>, C4<1>;
L_0x1296d23c0 .functor AND 1, L_0x1296d2350, L_0x1296ccb50, C4<1>, C4<1>;
L_0x1296d20a0 .functor OR 1, L_0x1296d2270, L_0x1296d25a0, C4<0>, C4<0>;
L_0x1296d28e0 .functor AND 1, L_0x1296d20a0, L_0x1296d2190, C4<1>, C4<1>;
L_0x1296d2a50 .functor OR 1, L_0x1296cc180, L_0x1296d28e0, C4<0>, C4<0>;
L_0x1296d32f0 .functor BUFZ 1, v0x1296c7c30_0, C4<0>, C4<0>, C4<0>;
L_0x1296d3420 .functor BUFZ 32, v0x1296c7cc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1296c2da0_0 .net *"_ivl_102", 31 0, L_0x1296cd740;  1 drivers
L_0x1300884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1296c2e30_0 .net *"_ivl_105", 25 0, L_0x1300884d8;  1 drivers
L_0x130088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1296c2ec0_0 .net/2u *"_ivl_106", 31 0, L_0x130088520;  1 drivers
v0x1296c2f50_0 .net *"_ivl_108", 0 0, L_0x1296cd2f0;  1 drivers
v0x1296c2fe0_0 .net *"_ivl_111", 5 0, L_0x1296cd970;  1 drivers
L_0x130088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1296c3080_0 .net/2u *"_ivl_112", 5 0, L_0x130088568;  1 drivers
v0x1296c3130_0 .net *"_ivl_114", 0 0, L_0x1296cd7e0;  1 drivers
v0x1296c31d0_0 .net *"_ivl_118", 31 0, L_0x1296cdd00;  1 drivers
L_0x1300880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x1296c3280_0 .net/2u *"_ivl_12", 5 0, L_0x1300880a0;  1 drivers
L_0x1300885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1296c3390_0 .net *"_ivl_121", 25 0, L_0x1300885b0;  1 drivers
L_0x1300885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1296c3440_0 .net/2u *"_ivl_122", 31 0, L_0x1300885f8;  1 drivers
v0x1296c34f0_0 .net *"_ivl_124", 0 0, L_0x1296cda10;  1 drivers
v0x1296c3590_0 .net *"_ivl_126", 31 0, L_0x1296cded0;  1 drivers
L_0x130088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1296c3640_0 .net *"_ivl_129", 25 0, L_0x130088640;  1 drivers
L_0x130088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1296c36f0_0 .net/2u *"_ivl_130", 31 0, L_0x130088688;  1 drivers
v0x1296c37a0_0 .net *"_ivl_132", 0 0, L_0x1296cdda0;  1 drivers
v0x1296c3840_0 .net *"_ivl_136", 31 0, L_0x1296ce1e0;  1 drivers
L_0x1300886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1296c39d0_0 .net *"_ivl_139", 25 0, L_0x1300886d0;  1 drivers
L_0x130088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1296c3a60_0 .net/2u *"_ivl_140", 31 0, L_0x130088718;  1 drivers
v0x1296c3b10_0 .net *"_ivl_142", 0 0, L_0x1296cc080;  1 drivers
v0x1296c3bb0_0 .net *"_ivl_145", 5 0, L_0x1296ce590;  1 drivers
L_0x130088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1296c3c60_0 .net/2u *"_ivl_146", 5 0, L_0x130088760;  1 drivers
v0x1296c3d10_0 .net *"_ivl_148", 0 0, L_0x1296ce480;  1 drivers
v0x1296c3db0_0 .net *"_ivl_151", 5 0, L_0x1296ce850;  1 drivers
L_0x1300887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x1296c3e60_0 .net/2u *"_ivl_152", 5 0, L_0x1300887a8;  1 drivers
v0x1296c3f10_0 .net *"_ivl_154", 0 0, L_0x1296ce730;  1 drivers
v0x1296c3fb0_0 .net *"_ivl_157", 0 0, L_0x1296cb330;  1 drivers
L_0x1300880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x1296c4050_0 .net/2u *"_ivl_16", 5 0, L_0x1300880e8;  1 drivers
v0x1296c4100_0 .net *"_ivl_161", 1 0, L_0x1296cebc0;  1 drivers
L_0x1300887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1296c41b0_0 .net/2u *"_ivl_162", 1 0, L_0x1300887f0;  1 drivers
v0x1296c4260_0 .net *"_ivl_164", 0 0, L_0x1296ce8f0;  1 drivers
L_0x130088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x1296c4300_0 .net/2u *"_ivl_166", 5 0, L_0x130088838;  1 drivers
v0x1296c43b0_0 .net *"_ivl_168", 0 0, L_0x1296cede0;  1 drivers
v0x1296c38e0_0 .net *"_ivl_171", 0 0, L_0x1296ceca0;  1 drivers
L_0x130088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x1296c4640_0 .net/2u *"_ivl_172", 5 0, L_0x130088880;  1 drivers
v0x1296c46d0_0 .net *"_ivl_174", 0 0, L_0x1296cf090;  1 drivers
v0x1296c4760_0 .net *"_ivl_177", 0 0, L_0x1296ceaa0;  1 drivers
L_0x1300888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x1296c47f0_0 .net/2u *"_ivl_180", 5 0, L_0x1300888c8;  1 drivers
v0x1296c4890_0 .net *"_ivl_182", 0 0, L_0x1296cf3b0;  1 drivers
L_0x130088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x1296c4930_0 .net/2u *"_ivl_186", 5 0, L_0x130088910;  1 drivers
v0x1296c49e0_0 .net *"_ivl_188", 0 0, L_0x1296cef30;  1 drivers
L_0x130088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1296c4a80_0 .net/2u *"_ivl_196", 4 0, L_0x130088958;  1 drivers
v0x1296c4b30_0 .net *"_ivl_199", 4 0, L_0x1296cf4f0;  1 drivers
v0x1296c4be0_0 .net *"_ivl_20", 31 0, L_0x1296cb8f0;  1 drivers
v0x1296c4c90_0 .net *"_ivl_201", 4 0, L_0x1296cfab0;  1 drivers
v0x1296c4d40_0 .net *"_ivl_202", 4 0, L_0x1296cfb50;  1 drivers
v0x1296c4df0_0 .net *"_ivl_207", 0 0, L_0x1296cfe00;  1 drivers
v0x1296c4e90_0 .net *"_ivl_211", 0 0, L_0x1296d0050;  1 drivers
L_0x1300889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1296c4f30_0 .net/2u *"_ivl_212", 31 0, L_0x1300889a0;  1 drivers
v0x1296c4fe0_0 .net *"_ivl_214", 31 0, L_0x1296d00c0;  1 drivers
v0x1296c5090_0 .net *"_ivl_216", 31 0, L_0x1296cfbf0;  1 drivers
v0x1296c5140_0 .net *"_ivl_218", 31 0, L_0x1296d0360;  1 drivers
v0x1296c51f0_0 .net *"_ivl_220", 31 0, L_0x1296d0220;  1 drivers
v0x1296c52a0_0 .net *"_ivl_229", 0 0, L_0x1296d1d10;  1 drivers
L_0x130088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1296c5340_0 .net *"_ivl_23", 25 0, L_0x130088130;  1 drivers
v0x1296c53f0_0 .net *"_ivl_231", 0 0, L_0x1296d1e50;  1 drivers
v0x1296c5490_0 .net *"_ivl_232", 31 0, L_0x1296d1ec0;  1 drivers
L_0x130088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1296c5540_0 .net *"_ivl_235", 30 0, L_0x130088ac0;  1 drivers
L_0x130088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1296c55f0_0 .net/2u *"_ivl_236", 31 0, L_0x130088b08;  1 drivers
v0x1296c56a0_0 .net *"_ivl_238", 0 0, L_0x1296d1f60;  1 drivers
L_0x130088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1296c5740_0 .net/2u *"_ivl_24", 31 0, L_0x130088178;  1 drivers
v0x1296c57f0_0 .net *"_ivl_243", 0 0, L_0x1296d2350;  1 drivers
L_0x130088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x1296c5890_0 .net/2u *"_ivl_246", 5 0, L_0x130088b50;  1 drivers
L_0x130088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x1296c5940_0 .net/2u *"_ivl_250", 5 0, L_0x130088b98;  1 drivers
v0x1296c59f0_0 .net *"_ivl_257", 0 0, L_0x1296d2190;  1 drivers
v0x1296c4450_0 .net *"_ivl_259", 0 0, L_0x1296d28e0;  1 drivers
v0x1296c44f0_0 .net *"_ivl_26", 0 0, L_0x1296cba90;  1 drivers
L_0x130088be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x1296c4590_0 .net/2u *"_ivl_262", 5 0, L_0x130088be0;  1 drivers
L_0x130088c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x1296c5a80_0 .net/2u *"_ivl_266", 5 0, L_0x130088c28;  1 drivers
v0x1296c5b30_0 .net *"_ivl_271", 15 0, L_0x1296d2f90;  1 drivers
v0x1296c5be0_0 .net *"_ivl_272", 17 0, L_0x1296d2b40;  1 drivers
L_0x130088cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1296c5c90_0 .net *"_ivl_275", 1 0, L_0x130088cb8;  1 drivers
v0x1296c5d40_0 .net *"_ivl_278", 15 0, L_0x1296d3250;  1 drivers
v0x1296c5df0_0 .net *"_ivl_28", 31 0, L_0x1296cbbb0;  1 drivers
L_0x130088d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1296c5ea0_0 .net *"_ivl_280", 1 0, L_0x130088d00;  1 drivers
v0x1296c5f50_0 .net *"_ivl_283", 0 0, L_0x1296d3170;  1 drivers
L_0x130088d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x1296c6000_0 .net/2u *"_ivl_284", 13 0, L_0x130088d48;  1 drivers
L_0x130088d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x1296c60b0_0 .net/2u *"_ivl_286", 13 0, L_0x130088d90;  1 drivers
v0x1296c6160_0 .net *"_ivl_288", 13 0, L_0x1296d3510;  1 drivers
L_0x1300881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1296c6210_0 .net *"_ivl_31", 25 0, L_0x1300881c0;  1 drivers
L_0x130088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1296c62c0_0 .net/2u *"_ivl_32", 31 0, L_0x130088208;  1 drivers
v0x1296c6370_0 .net *"_ivl_34", 0 0, L_0x1296cbca0;  1 drivers
v0x1296c6410_0 .net *"_ivl_4", 31 0, L_0x1296cb450;  1 drivers
v0x1296c64c0_0 .net *"_ivl_41", 2 0, L_0x1296cbf80;  1 drivers
L_0x130088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x1296c6570_0 .net/2u *"_ivl_42", 2 0, L_0x130088250;  1 drivers
v0x1296c6620_0 .net *"_ivl_49", 2 0, L_0x1296cc310;  1 drivers
L_0x130088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1296c66d0_0 .net/2u *"_ivl_50", 2 0, L_0x130088298;  1 drivers
v0x1296c6780_0 .net *"_ivl_55", 0 0, L_0x1296cc500;  1 drivers
v0x1296c6820_0 .net *"_ivl_57", 0 0, L_0x1296cc3b0;  1 drivers
v0x1296c68c0_0 .net *"_ivl_59", 0 0, L_0x1296cc6a0;  1 drivers
v0x1296c6960_0 .net *"_ivl_61", 0 0, L_0x1296cc7e0;  1 drivers
v0x1296c6a00_0 .net *"_ivl_63", 0 0, L_0x1296cc8d0;  1 drivers
v0x1296c6aa0_0 .net *"_ivl_67", 2 0, L_0x1296cca90;  1 drivers
L_0x1300882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x1296c6b50_0 .net/2u *"_ivl_68", 2 0, L_0x1300882e0;  1 drivers
L_0x130088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1296c6c00_0 .net *"_ivl_7", 25 0, L_0x130088010;  1 drivers
v0x1296c6cb0_0 .net *"_ivl_72", 31 0, L_0x1296ccd20;  1 drivers
L_0x130088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1296c6d60_0 .net *"_ivl_75", 25 0, L_0x130088328;  1 drivers
L_0x130088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1296c6e10_0 .net/2u *"_ivl_76", 31 0, L_0x130088370;  1 drivers
v0x1296c6ec0_0 .net *"_ivl_78", 0 0, L_0x1296ccdc0;  1 drivers
L_0x130088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1296c6f60_0 .net/2u *"_ivl_8", 31 0, L_0x130088058;  1 drivers
v0x1296c7010_0 .net *"_ivl_80", 31 0, L_0x1296ccf80;  1 drivers
L_0x1300883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1296c70c0_0 .net *"_ivl_83", 25 0, L_0x1300883b8;  1 drivers
L_0x130088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1296c7170_0 .net/2u *"_ivl_84", 31 0, L_0x130088400;  1 drivers
v0x1296c7220_0 .net *"_ivl_86", 0 0, L_0x1296cd020;  1 drivers
v0x1296c72c0_0 .net *"_ivl_89", 0 0, L_0x1296ccee0;  1 drivers
v0x1296c7370_0 .net *"_ivl_90", 31 0, L_0x1296cd1f0;  1 drivers
L_0x130088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1296c7420_0 .net *"_ivl_93", 30 0, L_0x130088448;  1 drivers
L_0x130088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1296c74d0_0 .net/2u *"_ivl_94", 31 0, L_0x130088490;  1 drivers
v0x1296c7580_0 .net *"_ivl_96", 0 0, L_0x1296cd140;  1 drivers
v0x1296c7620_0 .net *"_ivl_99", 0 0, L_0x1296cd510;  1 drivers
v0x1296c76c0_0 .net "active", 0 0, L_0x1296d32f0;  alias, 1 drivers
v0x1296c7760_0 .net "alu_op1", 31 0, L_0x1296d0d00;  1 drivers
v0x1296c7800_0 .net "alu_op2", 31 0, L_0x1296d0eb0;  1 drivers
v0x1296c78a0_0 .net "alui_instr", 0 0, L_0x1296cc420;  1 drivers
v0x1296c7940_0 .net "b_flag", 0 0, v0x1296be9d0_0;  1 drivers
v0x1296c79f0_0 .net "b_imm", 17 0, L_0x1296d3050;  1 drivers
v0x1296c7a80_0 .net "b_offset", 31 0, L_0x1296d3690;  1 drivers
v0x1296c7b10_0 .net "clk", 0 0, v0x1296ca020_0;  1 drivers
v0x1296c7ba0_0 .net "clk_enable", 0 0, v0x1296ca130_0;  1 drivers
v0x1296c7c30_0 .var "cpu_active", 0 0;
v0x1296c7cc0_0 .var "curr_addr", 31 0;
v0x1296c7d50_0 .var "data_address", 31 0;
v0x1296c7df0_0 .net "data_read", 0 0, L_0x1296d2a50;  alias, 1 drivers
v0x1296c7e90_0 .net "data_readdata", 31 0, v0x1296ca2e0_0;  1 drivers
v0x1296c7f70_0 .net "data_write", 0 0, L_0x1296d23c0;  alias, 1 drivers
v0x1296c8010_0 .net "data_writedata", 31 0, v0x1296c09f0_0;  alias, 1 drivers
v0x1296c80b0_0 .var "delay_slot", 31 0;
v0x1296c8150_0 .net "effective_addr", 31 0, v0x1296bed90_0;  1 drivers
v0x1296c81f0_0 .net "funct_code", 5 0, L_0x1296cb3b0;  1 drivers
v0x1296c82a0_0 .net "hi_out", 31 0, v0x1296c0df0_0;  1 drivers
v0x1296c8360_0 .net "hl_reg_enable", 0 0, L_0x1296d0690;  1 drivers
v0x1296c8430_0 .net "instr_address", 31 0, L_0x1296d3420;  alias, 1 drivers
v0x1296c84d0_0 .net "instr_opcode", 5 0, L_0x1296cb250;  1 drivers
v0x1296c8570_0 .net "instr_readdata", 31 0, v0x1296ca5e0_0;  1 drivers
v0x1296c8640_0 .net "j_imm", 0 0, L_0x1296ce0f0;  1 drivers
v0x1296c86e0_0 .net "j_reg", 0 0, L_0x1296ceb10;  1 drivers
v0x1296c8780_0 .net "link_const", 0 0, L_0x1296cd650;  1 drivers
v0x1296c8820_0 .net "link_reg", 0 0, L_0x1296cdb70;  1 drivers
v0x1296c88c0_0 .net "lo_out", 31 0, v0x1296c1500_0;  1 drivers
v0x1296c8960_0 .net "load_data", 31 0, v0x1296bfe40_0;  1 drivers
v0x1296c8a10_0 .net "load_instr", 0 0, L_0x1296cc180;  1 drivers
v0x1296c8aa0_0 .net "lw", 0 0, L_0x1296cb6a0;  1 drivers
v0x1296c8b40_0 .net "lwl", 0 0, L_0x1296d24f0;  1 drivers
v0x1296c8be0_0 .net "lwr", 0 0, L_0x1296d2680;  1 drivers
v0x1296c8c80_0 .net "mem_to_reg", 0 0, L_0x1296cc260;  1 drivers
v0x1296c8d20_0 .net "mfhi", 0 0, L_0x1296ceec0;  1 drivers
v0x1296c8dc0_0 .net "mflo", 0 0, L_0x1296cd430;  1 drivers
v0x1296c8e60_0 .net "movefrom", 0 0, L_0x1296cbde0;  1 drivers
v0x1296c8f00_0 .net "muldiv", 0 0, L_0x1296cf1f0;  1 drivers
v0x1296c8fa0_0 .var "next_delay_slot", 31 0;
v0x1296c9050_0 .net "partial_store", 0 0, L_0x1296d20a0;  1 drivers
v0x1296c90f0_0 .net "r_format", 0 0, L_0x1296cb580;  1 drivers
v0x1296c9190_0 .net "reg_a_read_data", 31 0, L_0x1296d0930;  1 drivers
v0x1296c9250_0 .net "reg_a_read_index", 4 0, L_0x1296cf850;  1 drivers
v0x1296c9300_0 .net "reg_b_read_data", 31 0, L_0x1296d0be0;  1 drivers
v0x1296c93d0_0 .net "reg_b_read_index", 4 0, L_0x1296cf450;  1 drivers
v0x1296c9470_0 .net "reg_dst", 0 0, L_0x1296cbed0;  1 drivers
v0x1296c9500_0 .net "reg_write", 0 0, L_0x1296cc9c0;  1 drivers
v0x1296c95a0_0 .net "reg_write_data", 31 0, L_0x1296d05f0;  1 drivers
v0x1296c9660_0 .net "reg_write_enable", 0 0, L_0x1296cfe70;  1 drivers
v0x1296c9710_0 .net "reg_write_index", 4 0, L_0x1296cf9b0;  1 drivers
v0x1296c97c0_0 .net "register_v0", 31 0, L_0x1296d0c90;  alias, 1 drivers
v0x1296c9870_0 .net "reset", 0 0, v0x1296ca740_0;  1 drivers
v0x1296c9900_0 .net "result", 31 0, v0x1296bf1e0_0;  1 drivers
v0x1296c99b0_0 .net "result_hi", 31 0, v0x1296beb80_0;  1 drivers
v0x1296c9a80_0 .net "result_lo", 31 0, v0x1296bece0_0;  1 drivers
v0x1296c9b50_0 .net "sb", 0 0, L_0x1296d2270;  1 drivers
v0x1296c9be0_0 .net "sh", 0 0, L_0x1296d25a0;  1 drivers
v0x1296c9c70_0 .var "state", 0 0;
v0x1296c9d10_0 .net "store_instr", 0 0, L_0x1296ccb50;  1 drivers
v0x1296c9db0_0 .net "sw", 0 0, L_0x1296cb810;  1 drivers
E_0x1296bd940/0 .event edge, v0x1296be9d0_0, v0x1296c80b0_0, v0x1296c7a80_0, v0x1296c8640_0;
E_0x1296bd940/1 .event edge, v0x1296bec30_0, v0x1296c86e0_0, v0x1296c21c0_0, v0x1296c7cc0_0;
E_0x1296bd940 .event/or E_0x1296bd940/0, E_0x1296bd940/1;
E_0x1296be100 .event edge, v0x1296c8b40_0, v0x1296c8be0_0, v0x1296c06f0_0, v0x1296bed90_0;
L_0x1296cb250 .part v0x1296ca5e0_0, 26, 6;
L_0x1296cb3b0 .part v0x1296ca5e0_0, 0, 6;
L_0x1296cb450 .concat [ 6 26 0 0], L_0x1296cb250, L_0x130088010;
L_0x1296cb580 .cmp/eq 32, L_0x1296cb450, L_0x130088058;
L_0x1296cb6a0 .cmp/eq 6, L_0x1296cb250, L_0x1300880a0;
L_0x1296cb810 .cmp/eq 6, L_0x1296cb250, L_0x1300880e8;
L_0x1296cb8f0 .concat [ 6 26 0 0], L_0x1296cb250, L_0x130088130;
L_0x1296cba90 .cmp/eq 32, L_0x1296cb8f0, L_0x130088178;
L_0x1296cbbb0 .concat [ 6 26 0 0], L_0x1296cb250, L_0x1300881c0;
L_0x1296cbca0 .cmp/eq 32, L_0x1296cbbb0, L_0x130088208;
L_0x1296cbf80 .part L_0x1296cb250, 3, 3;
L_0x1296cc180 .cmp/eq 3, L_0x1296cbf80, L_0x130088250;
L_0x1296cc310 .part L_0x1296cb250, 3, 3;
L_0x1296cc420 .cmp/eq 3, L_0x1296cc310, L_0x130088298;
L_0x1296cc500 .reduce/nor L_0x1296cf1f0;
L_0x1296cca90 .part L_0x1296cb250, 3, 3;
L_0x1296ccb50 .cmp/eq 3, L_0x1296cca90, L_0x1300882e0;
L_0x1296ccd20 .concat [ 6 26 0 0], L_0x1296cb250, L_0x130088328;
L_0x1296ccdc0 .cmp/eq 32, L_0x1296ccd20, L_0x130088370;
L_0x1296ccf80 .concat [ 6 26 0 0], L_0x1296cb250, L_0x1300883b8;
L_0x1296cd020 .cmp/eq 32, L_0x1296ccf80, L_0x130088400;
L_0x1296ccee0 .part v0x1296ca5e0_0, 20, 1;
L_0x1296cd1f0 .concat [ 1 31 0 0], L_0x1296ccee0, L_0x130088448;
L_0x1296cd140 .cmp/eq 32, L_0x1296cd1f0, L_0x130088490;
L_0x1296cd740 .concat [ 6 26 0 0], L_0x1296cb250, L_0x1300884d8;
L_0x1296cd2f0 .cmp/eq 32, L_0x1296cd740, L_0x130088520;
L_0x1296cd970 .part v0x1296ca5e0_0, 0, 6;
L_0x1296cd7e0 .cmp/eq 6, L_0x1296cd970, L_0x130088568;
L_0x1296cdd00 .concat [ 6 26 0 0], L_0x1296cb250, L_0x1300885b0;
L_0x1296cda10 .cmp/eq 32, L_0x1296cdd00, L_0x1300885f8;
L_0x1296cded0 .concat [ 6 26 0 0], L_0x1296cb250, L_0x130088640;
L_0x1296cdda0 .cmp/eq 32, L_0x1296cded0, L_0x130088688;
L_0x1296ce1e0 .concat [ 6 26 0 0], L_0x1296cb250, L_0x1300886d0;
L_0x1296cc080 .cmp/eq 32, L_0x1296ce1e0, L_0x130088718;
L_0x1296ce590 .part v0x1296ca5e0_0, 0, 6;
L_0x1296ce480 .cmp/eq 6, L_0x1296ce590, L_0x130088760;
L_0x1296ce850 .part v0x1296ca5e0_0, 0, 6;
L_0x1296ce730 .cmp/eq 6, L_0x1296ce850, L_0x1300887a8;
L_0x1296cebc0 .part L_0x1296cb3b0, 3, 2;
L_0x1296ce8f0 .cmp/eq 2, L_0x1296cebc0, L_0x1300887f0;
L_0x1296cede0 .cmp/eq 6, L_0x1296cb3b0, L_0x130088838;
L_0x1296cf090 .cmp/eq 6, L_0x1296cb3b0, L_0x130088880;
L_0x1296cf3b0 .cmp/eq 6, L_0x1296cb3b0, L_0x1300888c8;
L_0x1296cef30 .cmp/eq 6, L_0x1296cb3b0, L_0x130088910;
L_0x1296cf850 .part v0x1296ca5e0_0, 21, 5;
L_0x1296cf450 .part v0x1296ca5e0_0, 16, 5;
L_0x1296cf4f0 .part v0x1296ca5e0_0, 11, 5;
L_0x1296cfab0 .part v0x1296ca5e0_0, 16, 5;
L_0x1296cfb50 .functor MUXZ 5, L_0x1296cfab0, L_0x1296cf4f0, L_0x1296cbed0, C4<>;
L_0x1296cf9b0 .functor MUXZ 5, L_0x1296cfb50, L_0x130088958, L_0x1296cd650, C4<>;
L_0x1296d00c0 .arith/sum 32, v0x1296c80b0_0, L_0x1300889a0;
L_0x1296cfbf0 .functor MUXZ 32, v0x1296bf1e0_0, v0x1296bfe40_0, L_0x1296cc260, C4<>;
L_0x1296d0360 .functor MUXZ 32, L_0x1296cfbf0, v0x1296c1500_0, L_0x1296cd430, C4<>;
L_0x1296d0220 .functor MUXZ 32, L_0x1296d0360, v0x1296c0df0_0, L_0x1296ceec0, C4<>;
L_0x1296d05f0 .functor MUXZ 32, L_0x1296d0220, L_0x1296d00c0, L_0x1296d0050, C4<>;
L_0x1296d1ec0 .concat [ 1 31 0 0], v0x1296c9c70_0, L_0x130088ac0;
L_0x1296d1f60 .cmp/eq 32, L_0x1296d1ec0, L_0x130088b08;
L_0x1296d2270 .cmp/eq 6, L_0x1296cb250, L_0x130088b50;
L_0x1296d25a0 .cmp/eq 6, L_0x1296cb250, L_0x130088b98;
L_0x1296d2190 .reduce/nor v0x1296c9c70_0;
L_0x1296d24f0 .cmp/eq 6, L_0x1296cb250, L_0x130088be0;
L_0x1296d2680 .cmp/eq 6, L_0x1296cb250, L_0x130088c28;
L_0x1296d2f90 .part v0x1296ca5e0_0, 0, 16;
L_0x1296d2b40 .concat [ 16 2 0 0], L_0x1296d2f90, L_0x130088cb8;
L_0x1296d3250 .part L_0x1296d2b40, 0, 16;
L_0x1296d3050 .concat [ 2 16 0 0], L_0x130088d00, L_0x1296d3250;
L_0x1296d3170 .part L_0x1296d3050, 17, 1;
L_0x1296d3510 .functor MUXZ 14, L_0x130088d90, L_0x130088d48, L_0x1296d3170, C4<>;
L_0x1296d3690 .concat [ 18 14 0 0], L_0x1296d3050, L_0x1296d3510;
S_0x1296be150 .scope module, "cpu_alu" "alu" 4 138, 5 1 0, S_0x1296bdd70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x1296be4a0_0 .net *"_ivl_10", 15 0, L_0x1296d1790;  1 drivers
L_0x130088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1296be560_0 .net/2u *"_ivl_14", 15 0, L_0x130088a78;  1 drivers
v0x1296be610_0 .net *"_ivl_17", 15 0, L_0x1296d18d0;  1 drivers
v0x1296be6d0_0 .net *"_ivl_5", 0 0, L_0x1296d10e0;  1 drivers
v0x1296be780_0 .net *"_ivl_6", 15 0, L_0x1296ce630;  1 drivers
v0x1296be870_0 .net *"_ivl_9", 15 0, L_0x1296d1490;  1 drivers
v0x1296be920_0 .net "addr_rt", 4 0, L_0x1296d1ab0;  1 drivers
v0x1296be9d0_0 .var "b_flag", 0 0;
v0x1296bea70_0 .net "funct", 5 0, L_0x1296d1040;  1 drivers
v0x1296beb80_0 .var "hi", 31 0;
v0x1296bec30_0 .net "instructionword", 31 0, v0x1296ca5e0_0;  alias, 1 drivers
v0x1296bece0_0 .var "lo", 31 0;
v0x1296bed90_0 .var "memaddroffset", 31 0;
v0x1296bee40_0 .var "multresult", 63 0;
v0x1296beef0_0 .net "op1", 31 0, L_0x1296d0d00;  alias, 1 drivers
v0x1296befa0_0 .net "op2", 31 0, L_0x1296d0eb0;  alias, 1 drivers
v0x1296bf050_0 .net "opcode", 5 0, L_0x1296d0fa0;  1 drivers
v0x1296bf1e0_0 .var "result", 31 0;
v0x1296bf270_0 .net "shamt", 4 0, L_0x1296d1a10;  1 drivers
v0x1296bf320_0 .net/s "sign_op1", 31 0, L_0x1296d0d00;  alias, 1 drivers
v0x1296bf3e0_0 .net/s "sign_op2", 31 0, L_0x1296d0eb0;  alias, 1 drivers
v0x1296bf470_0 .net "simmediatedata", 31 0, L_0x1296d1830;  1 drivers
v0x1296bf500_0 .net "simmediatedatas", 31 0, L_0x1296d1830;  alias, 1 drivers
v0x1296bf590_0 .net "uimmediatedata", 31 0, L_0x1296d1970;  1 drivers
v0x1296bf620_0 .net "unsign_op1", 31 0, L_0x1296d0d00;  alias, 1 drivers
v0x1296bf6f0_0 .net "unsign_op2", 31 0, L_0x1296d0eb0;  alias, 1 drivers
v0x1296bf7d0_0 .var "unsigned_result", 31 0;
E_0x1296be410/0 .event edge, v0x1296bf050_0, v0x1296bea70_0, v0x1296befa0_0, v0x1296bf270_0;
E_0x1296be410/1 .event edge, v0x1296beef0_0, v0x1296bee40_0, v0x1296be920_0, v0x1296bf470_0;
E_0x1296be410/2 .event edge, v0x1296bf590_0, v0x1296bf7d0_0;
E_0x1296be410 .event/or E_0x1296be410/0, E_0x1296be410/1, E_0x1296be410/2;
L_0x1296d0fa0 .part v0x1296ca5e0_0, 26, 6;
L_0x1296d1040 .part v0x1296ca5e0_0, 0, 6;
L_0x1296d10e0 .part v0x1296ca5e0_0, 15, 1;
LS_0x1296ce630_0_0 .concat [ 1 1 1 1], L_0x1296d10e0, L_0x1296d10e0, L_0x1296d10e0, L_0x1296d10e0;
LS_0x1296ce630_0_4 .concat [ 1 1 1 1], L_0x1296d10e0, L_0x1296d10e0, L_0x1296d10e0, L_0x1296d10e0;
LS_0x1296ce630_0_8 .concat [ 1 1 1 1], L_0x1296d10e0, L_0x1296d10e0, L_0x1296d10e0, L_0x1296d10e0;
LS_0x1296ce630_0_12 .concat [ 1 1 1 1], L_0x1296d10e0, L_0x1296d10e0, L_0x1296d10e0, L_0x1296d10e0;
L_0x1296ce630 .concat [ 4 4 4 4], LS_0x1296ce630_0_0, LS_0x1296ce630_0_4, LS_0x1296ce630_0_8, LS_0x1296ce630_0_12;
L_0x1296d1490 .part v0x1296ca5e0_0, 0, 16;
L_0x1296d1790 .concat [ 16 0 0 0], L_0x1296d1490;
L_0x1296d1830 .concat [ 16 16 0 0], L_0x1296d1790, L_0x1296ce630;
L_0x1296d18d0 .part v0x1296ca5e0_0, 0, 16;
L_0x1296d1970 .concat [ 16 16 0 0], L_0x1296d18d0, L_0x130088a78;
L_0x1296d1a10 .part v0x1296ca5e0_0, 6, 5;
L_0x1296d1ab0 .part v0x1296ca5e0_0, 16, 5;
S_0x1296bf920 .scope module, "cpu_load_block" "load_block" 4 151, 6 1 0, S_0x1296bdd70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x1296bfb70_0 .net "address", 31 0, v0x1296bed90_0;  alias, 1 drivers
v0x1296bfc30_0 .net "datafromMem", 31 0, v0x1296ca2e0_0;  alias, 1 drivers
v0x1296bfcd0_0 .net "instr_word", 31 0, v0x1296ca5e0_0;  alias, 1 drivers
v0x1296bfda0_0 .net "opcode", 5 0, L_0x1296d1b50;  1 drivers
v0x1296bfe40_0 .var "out_transformed", 31 0;
v0x1296bff30_0 .net "whichbyte", 1 0, L_0x1296d1bf0;  1 drivers
E_0x1296bfb40 .event edge, v0x1296bfda0_0, v0x1296bfc30_0, v0x1296bff30_0, v0x1296bec30_0;
L_0x1296d1b50 .part v0x1296ca5e0_0, 26, 6;
L_0x1296d1bf0 .part v0x1296bed90_0, 0, 2;
S_0x1296c0020 .scope module, "dut" "store_block" 4 214, 7 1 0, S_0x1296bdd70;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x1296c02f0_0 .net *"_ivl_1", 1 0, L_0x1296d2760;  1 drivers
L_0x130088c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1296c03b0_0 .net *"_ivl_5", 0 0, L_0x130088c70;  1 drivers
v0x1296c0460_0 .net "bytenum", 2 0, L_0x1296d2d30;  1 drivers
v0x1296c0520_0 .net "dataword", 31 0, v0x1296ca2e0_0;  alias, 1 drivers
v0x1296c05e0_0 .net "eff_addr", 31 0, v0x1296bed90_0;  alias, 1 drivers
v0x1296c06f0_0 .net "opcode", 5 0, L_0x1296cb250;  alias, 1 drivers
v0x1296c0780_0 .net "regbyte", 7 0, L_0x1296d2e10;  1 drivers
v0x1296c0830_0 .net "reghalfword", 15 0, L_0x1296d2ed0;  1 drivers
v0x1296c08e0_0 .net "regword", 31 0, L_0x1296d0be0;  alias, 1 drivers
v0x1296c09f0_0 .var "storedata", 31 0;
E_0x1296c0290/0 .event edge, v0x1296c06f0_0, v0x1296c08e0_0, v0x1296c0460_0, v0x1296c0780_0;
E_0x1296c0290/1 .event edge, v0x1296bfc30_0, v0x1296c0830_0;
E_0x1296c0290 .event/or E_0x1296c0290/0, E_0x1296c0290/1;
L_0x1296d2760 .part v0x1296bed90_0, 0, 2;
L_0x1296d2d30 .concat [ 2 1 0 0], L_0x1296d2760, L_0x130088c70;
L_0x1296d2e10 .part L_0x1296d0be0, 0, 8;
L_0x1296d2ed0 .part L_0x1296d0be0, 0, 16;
S_0x1296c0b20 .scope module, "hi" "hl_reg" 4 174, 8 1 0, S_0x1296bdd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1296c0d60_0 .net "clk", 0 0, v0x1296ca020_0;  alias, 1 drivers
v0x1296c0df0_0 .var "data", 31 0;
v0x1296c0e80_0 .net "data_in", 31 0, v0x1296beb80_0;  alias, 1 drivers
v0x1296c0f50_0 .net "data_out", 31 0, v0x1296c0df0_0;  alias, 1 drivers
v0x1296c0ff0_0 .net "enable", 0 0, L_0x1296d0690;  alias, 1 drivers
v0x1296c10d0_0 .net "reset", 0 0, v0x1296ca740_0;  alias, 1 drivers
S_0x1296c11f0 .scope module, "lo" "hl_reg" 4 166, 8 1 0, S_0x1296bdd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1296c1470_0 .net "clk", 0 0, v0x1296ca020_0;  alias, 1 drivers
v0x1296c1500_0 .var "data", 31 0;
v0x1296c1590_0 .net "data_in", 31 0, v0x1296bece0_0;  alias, 1 drivers
v0x1296c1660_0 .net "data_out", 31 0, v0x1296c1500_0;  alias, 1 drivers
v0x1296c1700_0 .net "enable", 0 0, L_0x1296d0690;  alias, 1 drivers
v0x1296c17d0_0 .net "reset", 0 0, v0x1296ca740_0;  alias, 1 drivers
S_0x1296c18e0 .scope module, "register" "regfile" 4 109, 9 1 0, S_0x1296bdd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x1296d0930 .functor BUFZ 32, L_0x1296d04c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1296d0be0 .functor BUFZ 32, L_0x1296d0a20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1296c2540_2 .array/port v0x1296c2540, 2;
L_0x1296d0c90 .functor BUFZ 32, v0x1296c2540_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1296c1c10_0 .net *"_ivl_0", 31 0, L_0x1296d04c0;  1 drivers
v0x1296c1cd0_0 .net *"_ivl_10", 6 0, L_0x1296d0ac0;  1 drivers
L_0x130088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1296c1d70_0 .net *"_ivl_13", 1 0, L_0x130088a30;  1 drivers
v0x1296c1e10_0 .net *"_ivl_2", 6 0, L_0x1296d0850;  1 drivers
L_0x1300889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1296c1ec0_0 .net *"_ivl_5", 1 0, L_0x1300889e8;  1 drivers
v0x1296c1fb0_0 .net *"_ivl_8", 31 0, L_0x1296d0a20;  1 drivers
v0x1296c2060_0 .net "r_clk", 0 0, v0x1296ca020_0;  alias, 1 drivers
v0x1296c2130_0 .net "r_clk_enable", 0 0, v0x1296ca130_0;  alias, 1 drivers
v0x1296c21c0_0 .net "read_data1", 31 0, L_0x1296d0930;  alias, 1 drivers
v0x1296c22d0_0 .net "read_data2", 31 0, L_0x1296d0be0;  alias, 1 drivers
v0x1296c2380_0 .net "read_reg1", 4 0, L_0x1296cf850;  alias, 1 drivers
v0x1296c2410_0 .net "read_reg2", 4 0, L_0x1296cf450;  alias, 1 drivers
v0x1296c24a0_0 .net "register_v0", 31 0, L_0x1296d0c90;  alias, 1 drivers
v0x1296c2540 .array "registers", 0 31, 31 0;
v0x1296c28e0_0 .net "reset", 0 0, v0x1296ca740_0;  alias, 1 drivers
v0x1296c29b0_0 .net "write_control", 0 0, L_0x1296cfe70;  alias, 1 drivers
v0x1296c2a50_0 .net "write_data", 31 0, L_0x1296d05f0;  alias, 1 drivers
v0x1296c2be0_0 .net "write_reg", 4 0, L_0x1296cf9b0;  alias, 1 drivers
L_0x1296d04c0 .array/port v0x1296c2540, L_0x1296d0850;
L_0x1296d0850 .concat [ 5 2 0 0], L_0x1296cf850, L_0x1300889e8;
L_0x1296d0a20 .array/port v0x1296c2540, L_0x1296d0ac0;
L_0x1296d0ac0 .concat [ 5 2 0 0], L_0x1296cf450, L_0x130088a30;
S_0x1296a9680 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x1296a8410 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x1300536d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1296ca850_0 .net "in", 31 0, o0x1300536d0;  0 drivers
v0x1296ca8e0_0 .var "out", 31 0;
S_0x1296959f0 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x130053790 .functor BUFZ 1, C4<z>; HiZ drive
v0x1296ca970_0 .net "clk", 0 0, o0x130053790;  0 drivers
o0x1300537c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1296caa00_0 .net "data_address", 31 0, o0x1300537c0;  0 drivers
o0x1300537f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1296caab0_0 .net "data_read", 0 0, o0x1300537f0;  0 drivers
v0x1296cab60_0 .var "data_readdata", 31 0;
o0x130053850 .functor BUFZ 1, C4<z>; HiZ drive
v0x1296cac10_0 .net "data_write", 0 0, o0x130053850;  0 drivers
o0x130053880 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1296cacf0_0 .net "data_writedata", 31 0, o0x130053880;  0 drivers
S_0x1296a76c0 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x1300539d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1296cae30_0 .net "clk", 0 0, o0x1300539d0;  0 drivers
v0x1296caee0_0 .var "curr_addr", 31 0;
o0x130053a30 .functor BUFZ 1, C4<z>; HiZ drive
v0x1296caf90_0 .net "enable", 0 0, o0x130053a30;  0 drivers
o0x130053a60 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1296cb040_0 .net "next_addr", 31 0, o0x130053a60;  0 drivers
o0x130053a90 .functor BUFZ 1, C4<z>; HiZ drive
v0x1296cb0f0_0 .net "reset", 0 0, o0x130053a90;  0 drivers
E_0x12968fea0 .event posedge, v0x1296cae30_0;
    .scope S_0x1296c18e0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1296c2540, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x1296c18e0;
T_1 ;
    %wait E_0x1296a78a0;
    %load/vec4 v0x1296c28e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1296c2130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x1296c29b0_0;
    %load/vec4 v0x1296c2be0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x1296c2a50_0;
    %load/vec4 v0x1296c2be0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296c2540, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1296be150;
T_2 ;
    %wait E_0x1296be410;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1296be9d0_0, 0, 1;
    %load/vec4 v0x1296bf050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x1296bea70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x1296bf3e0_0;
    %ix/getv 4, v0x1296bf270_0;
    %shiftl 4;
    %store/vec4 v0x1296bf7d0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x1296bf3e0_0;
    %ix/getv 4, v0x1296bf270_0;
    %shiftr 4;
    %store/vec4 v0x1296bf7d0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x1296bf3e0_0;
    %ix/getv 4, v0x1296bf270_0;
    %shiftr/s 4;
    %store/vec4 v0x1296bf7d0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x1296bf3e0_0;
    %load/vec4 v0x1296bf620_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1296bf7d0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x1296bf3e0_0;
    %load/vec4 v0x1296bf620_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1296bf7d0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x1296bf3e0_0;
    %load/vec4 v0x1296bf620_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x1296bf7d0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x1296bf320_0;
    %pad/s 64;
    %load/vec4 v0x1296bf3e0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x1296bee40_0, 0, 64;
    %load/vec4 v0x1296bee40_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1296beb80_0, 0, 32;
    %load/vec4 v0x1296bee40_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1296bece0_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x1296bf620_0;
    %pad/u 64;
    %load/vec4 v0x1296bf6f0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x1296bee40_0, 0, 64;
    %load/vec4 v0x1296bee40_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1296beb80_0, 0, 32;
    %load/vec4 v0x1296bee40_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1296bece0_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x1296bf320_0;
    %load/vec4 v0x1296bf3e0_0;
    %mod/s;
    %store/vec4 v0x1296beb80_0, 0, 32;
    %load/vec4 v0x1296bf320_0;
    %load/vec4 v0x1296bf3e0_0;
    %div/s;
    %store/vec4 v0x1296bece0_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x1296bf620_0;
    %load/vec4 v0x1296bf6f0_0;
    %mod;
    %store/vec4 v0x1296beb80_0, 0, 32;
    %load/vec4 v0x1296bf620_0;
    %load/vec4 v0x1296bf6f0_0;
    %div;
    %store/vec4 v0x1296bece0_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x1296beef0_0;
    %store/vec4 v0x1296beb80_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x1296beef0_0;
    %store/vec4 v0x1296bece0_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x1296bf320_0;
    %load/vec4 v0x1296bf3e0_0;
    %add;
    %store/vec4 v0x1296bf7d0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x1296bf620_0;
    %load/vec4 v0x1296bf6f0_0;
    %add;
    %store/vec4 v0x1296bf7d0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x1296bf620_0;
    %load/vec4 v0x1296bf6f0_0;
    %sub;
    %store/vec4 v0x1296bf7d0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x1296bf620_0;
    %load/vec4 v0x1296bf6f0_0;
    %and;
    %store/vec4 v0x1296bf7d0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x1296bf620_0;
    %load/vec4 v0x1296bf6f0_0;
    %or;
    %store/vec4 v0x1296bf7d0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x1296bf620_0;
    %load/vec4 v0x1296bf6f0_0;
    %xor;
    %store/vec4 v0x1296bf7d0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x1296bf620_0;
    %load/vec4 v0x1296bf6f0_0;
    %or;
    %inv;
    %store/vec4 v0x1296bf7d0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x1296bf320_0;
    %load/vec4 v0x1296bf3e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x1296bf7d0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x1296bf620_0;
    %load/vec4 v0x1296bf6f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x1296bf7d0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x1296be920_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x1296bf320_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1296be9d0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1296be9d0_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x1296bf320_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1296be9d0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1296be9d0_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x1296bf320_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1296be9d0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1296be9d0_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x1296bf320_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1296be9d0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1296be9d0_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x1296bf320_0;
    %load/vec4 v0x1296bf3e0_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1296be9d0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1296be9d0_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x1296bf320_0;
    %load/vec4 v0x1296befa0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1296be9d0_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1296be9d0_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x1296bf320_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1296be9d0_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1296be9d0_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x1296bf320_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1296be9d0_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1296be9d0_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x1296bf320_0;
    %load/vec4 v0x1296bf470_0;
    %add;
    %store/vec4 v0x1296bf7d0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x1296bf620_0;
    %load/vec4 v0x1296bf470_0;
    %add;
    %store/vec4 v0x1296bf7d0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x1296bf320_0;
    %load/vec4 v0x1296bf470_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x1296bf7d0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x1296bf620_0;
    %load/vec4 v0x1296bf500_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x1296bf7d0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x1296bf620_0;
    %load/vec4 v0x1296bf590_0;
    %and;
    %store/vec4 v0x1296bf7d0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x1296bf620_0;
    %load/vec4 v0x1296bf590_0;
    %or;
    %store/vec4 v0x1296bf7d0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x1296bf620_0;
    %load/vec4 v0x1296bf590_0;
    %xor;
    %store/vec4 v0x1296bf7d0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x1296bf590_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1296bf7d0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x1296bf320_0;
    %load/vec4 v0x1296bf470_0;
    %add;
    %store/vec4 v0x1296bed90_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x1296bf320_0;
    %load/vec4 v0x1296bf470_0;
    %add;
    %store/vec4 v0x1296bed90_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x1296bf320_0;
    %load/vec4 v0x1296bf470_0;
    %add;
    %store/vec4 v0x1296bed90_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x1296bf320_0;
    %load/vec4 v0x1296bf470_0;
    %add;
    %store/vec4 v0x1296bed90_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x1296bf320_0;
    %load/vec4 v0x1296bf470_0;
    %add;
    %store/vec4 v0x1296bed90_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x1296bf320_0;
    %load/vec4 v0x1296bf470_0;
    %add;
    %store/vec4 v0x1296bed90_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x1296bf320_0;
    %load/vec4 v0x1296bf470_0;
    %add;
    %store/vec4 v0x1296bed90_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x1296bf320_0;
    %load/vec4 v0x1296bf470_0;
    %add;
    %store/vec4 v0x1296bed90_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x1296bf7d0_0;
    %store/vec4 v0x1296bf1e0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1296bf920;
T_3 ;
    %wait E_0x1296bfb40;
    %load/vec4 v0x1296bfda0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x1296bfc30_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1296bfc30_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1296bfc30_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1296bfc30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1296bfe40_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x1296bff30_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x1296bfc30_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x1296bfc30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1296bfe40_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x1296bfc30_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x1296bfc30_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1296bfe40_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x1296bfc30_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x1296bfc30_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1296bfe40_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x1296bfc30_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x1296bfc30_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1296bfe40_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x1296bff30_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1296bfc30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1296bfe40_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1296bfc30_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1296bfe40_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1296bfc30_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1296bfe40_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1296bfc30_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1296bfe40_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x1296bff30_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.19;
T_3.17 ;
    %load/vec4 v0x1296bfc30_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1296bfc30_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1296bfe40_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x1296bfc30_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1296bfc30_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1296bfe40_0, 0, 32;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x1296bff30_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1296bfc30_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1296bfe40_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1296bfc30_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1296bfe40_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x1296bfcd0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x1296bfe40_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1296c11f0;
T_4 ;
    %wait E_0x1296a78a0;
    %load/vec4 v0x1296c17d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1296c1500_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1296c1700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x1296c1590_0;
    %assign/vec4 v0x1296c1500_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1296c0b20;
T_5 ;
    %wait E_0x1296a78a0;
    %load/vec4 v0x1296c10d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1296c0df0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1296c0ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1296c0e80_0;
    %assign/vec4 v0x1296c0df0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1296c0020;
T_6 ;
    %wait E_0x1296c0290;
    %load/vec4 v0x1296c06f0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1296c08e0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1296c09f0_0, 4, 8;
    %load/vec4 v0x1296c08e0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1296c09f0_0, 4, 8;
    %load/vec4 v0x1296c08e0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1296c09f0_0, 4, 8;
    %load/vec4 v0x1296c08e0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1296c09f0_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1296c06f0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1296c0460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x1296c0780_0;
    %load/vec4 v0x1296c0520_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1296c09f0_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x1296c0520_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1296c0780_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1296c0520_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x1296c09f0_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x1296c0520_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1296c0780_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1296c0520_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1296c09f0_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x1296c0520_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x1296c0780_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1296c09f0_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x1296c06f0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x1296c0460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x1296c0830_0;
    %load/vec4 v0x1296c0520_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1296c09f0_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x1296c0520_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1296c0830_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1296c09f0_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1296bdd70;
T_7 ;
    %wait E_0x1296be100;
    %load/vec4 v0x1296c8b40_0;
    %flag_set/vec4 8;
    %load/vec4 v0x1296c8be0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1296c84d0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1296c8150_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1296c7d50_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1296bdd70;
T_8 ;
    %wait E_0x1296bd940;
    %load/vec4 v0x1296c7940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1296c80b0_0;
    %load/vec4 v0x1296c7a80_0;
    %add;
    %store/vec4 v0x1296c8fa0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1296c8640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x1296c80b0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x1296c8570_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1296c8fa0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x1296c86e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x1296c9190_0;
    %store/vec4 v0x1296c8fa0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x1296c7cc0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1296c8fa0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1296bdd70;
T_9 ;
    %wait E_0x1296a78a0;
    %load/vec4 v0x1296c7ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1296c9870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1296c7cc0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x1296c80b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1296c7c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1296c9c70_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x1296c7c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x1296c9c70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1296c9c70_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x1296c9c70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1296c9c70_0, 0;
    %load/vec4 v0x1296c80b0_0;
    %assign/vec4 v0x1296c7cc0_0, 0;
    %load/vec4 v0x1296c8fa0_0;
    %assign/vec4 v0x1296c80b0_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x1296c80b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1296c7c30_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x129674420;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1296ca020_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1296ca020_0;
    %inv;
    %store/vec4 v0x1296ca020_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x129674420;
T_11 ;
    %fork t_1, S_0x129677120;
    %jmp t_0;
    .scope S_0x129677120;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1296ca740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1296ca130_0, 0, 1;
    %wait E_0x1296a78a0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1296ca740_0, 0, 1;
    %wait E_0x1296a78a0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1296bd750_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1296ca2e0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x1296bd9a0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1296bda50_0, 0, 5;
    %load/vec4 v0x1296bd750_0;
    %store/vec4 v0x1296bdb00_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1296bd800_0, 0, 16;
    %load/vec4 v0x1296bd9a0_0;
    %load/vec4 v0x1296bda50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1296bdb00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1296bd800_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1296bd8b0_0, 0, 32;
    %load/vec4 v0x1296bd8b0_0;
    %store/vec4 v0x1296ca5e0_0, 0, 32;
    %load/vec4 v0x1296ca2e0_0;
    %load/vec4 v0x1296bd750_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x1296ca2e0_0, 0, 32;
    %wait E_0x1296a78a0;
    %wait E_0x1296a78a0;
    %delay 2, 0;
    %load/vec4 v0x1296ca370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.3 ;
    %load/vec4 v0x1296ca250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 3 90 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.5 ;
    %load/vec4 v0x1296bd750_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1296bd750_0, 0, 5;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1296bd750_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_11.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.7, 5;
    %jmp/1 T_11.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x1296bd9a0_0, 0, 6;
    %load/vec4 v0x1296bd750_0;
    %store/vec4 v0x1296bda50_0, 0, 5;
    %load/vec4 v0x1296bd750_0;
    %addi 15, 0, 5;
    %store/vec4 v0x1296bdb00_0, 0, 5;
    %load/vec4 v0x1296bd750_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x1296bd800_0, 0, 16;
    %load/vec4 v0x1296bd9a0_0;
    %load/vec4 v0x1296bda50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1296bdb00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1296bd800_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1296bd8b0_0, 0, 32;
    %load/vec4 v0x1296bd8b0_0;
    %store/vec4 v0x1296ca5e0_0, 0, 32;
    %wait E_0x1296a78a0;
    %wait E_0x1296a78a0;
    %delay 2, 0;
    %load/vec4 v0x1296bd750_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1296bd750_0, 0, 5;
    %jmp T_11.6;
T_11.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1296bd750_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1296bdbb0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_11.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.9, 5;
    %jmp/1 T_11.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x1296bd9a0_0, 0, 6;
    %load/vec4 v0x1296bd750_0;
    %addi 15, 0, 5;
    %store/vec4 v0x1296bda50_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1296bdb00_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1296bd800_0, 0, 16;
    %load/vec4 v0x1296bd9a0_0;
    %load/vec4 v0x1296bda50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1296bdb00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1296bd800_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1296bd8b0_0, 0, 32;
    %load/vec4 v0x1296bd8b0_0;
    %store/vec4 v0x1296ca5e0_0, 0, 32;
    %wait E_0x1296a78a0;
    %delay 2, 0;
    %load/vec4 v0x1296bd750_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x1296bdcc0_0, 0, 16;
    %load/vec4 v0x1296bdcc0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %load/vec4 v0x1296bdcc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1296b3900_0, 0, 32;
    %vpi_call/w 3 129 "$display", "%b", v0x1296b3900_0 {0 0 0};
    %load/vec4 v0x1296bdbb0_0;
    %load/vec4 v0x1296bd750_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x1296bdbb0_0, 0, 32;
    %load/vec4 v0x1296bdbb0_0;
    %load/vec4 v0x1296b3900_0;
    %add;
    %store/vec4 v0x1296bd6b0_0, 0, 32;
    %load/vec4 v0x1296ca670_0;
    %load/vec4 v0x1296bd6b0_0;
    %cmp/e;
    %jmp/0xz  T_11.12, 4;
    %jmp T_11.13;
T_11.12 ;
    %vpi_call/w 3 133 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x1296bd6b0_0, v0x1296ca670_0 {0 0 0};
T_11.13 ;
    %load/vec4 v0x1296bd750_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1296bd750_0, 0, 5;
    %jmp T_11.8;
T_11.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x129674420;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_0x1296a76c0;
T_12 ;
    %wait E_0x12968fea0;
    %load/vec4 v0x1296cb0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1296caee0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1296caf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x1296cb040_0;
    %assign/vec4 v0x1296caee0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
