// Seed: 294540451
module module_0 (
    input tri id_0,
    output tri0 id_1,
    input tri id_2,
    output tri0 id_3,
    output tri0 id_4,
    input wor id_5,
    input tri0 id_6,
    output wand id_7,
    output supply1 id_8,
    input uwire id_9,
    input tri0 id_10
);
  wire id_12;
  wor  id_13;
  assign #1 id_13 = id_10;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    output supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    output tri id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wand id_8
);
  wire id_10 = id_6;
  module_0 modCall_1 (
      id_10,
      id_5,
      id_4,
      id_1,
      id_5,
      id_0,
      id_6,
      id_1,
      id_10,
      id_8,
      id_7
  );
endmodule
