OPT_DESIGN_PATH=D:/RTL_FPGA/SD2/VHDL/aula14_fsm_divisor/sim_divisor_RDA/work/@_opt
