and r0, r1, r2 
asr r1, r3, r0 
bic r3, r1, r2 
mvn r1, r3 
