# ERROR: No extended dataflow license exists
# do TrafficLightsController_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/chetan/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/chetan/Desktop/Semester4/CS232DLDCALab/lab7/TrafficLightsController.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:37:08 on Apr 17,2022
# vcom -reportprogress 300 -93 -work work /home/chetan/Desktop/Semester4/CS232DLDCALab/lab7/TrafficLightsController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TrafficLightsController
# -- Compiling architecture trafficlight_arc of TrafficLightsController
# End time: 16:37:08 on Apr 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/chetan/Desktop/Semester4/CS232DLDCALab/lab7/Testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:37:08 on Apr 17,2022
# vcom -reportprogress 300 -93 -work work /home/chetan/Desktop/Semester4/CS232DLDCALab/lab7/Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Testbench
# -- Compiling architecture trafficlight_vd of Testbench
# ** Warning: /home/chetan/Desktop/Semester4/CS232DLDCALab/lab7/Testbench.vhd(27): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /home/chetan/Desktop/Semester4/CS232DLDCALab/lab7/Testbench.vhd(30): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /home/chetan/Desktop/Semester4/CS232DLDCALab/lab7/Testbench.vhd(38): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /home/chetan/Desktop/Semester4/CS232DLDCALab/lab7/Testbench.vhd(41): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 16:37:08 on Apr 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 16:37:08 on Apr 17,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(trafficlight_vd)
# Loading work.trafficlightscontroller(trafficlight_arc)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 16:37:54 on Apr 17,2022, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
