
SympleServo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004764  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000154  080048f4  080048f4  000148f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000024  08004a48  08004a48  00014a48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000100  08004a6c  08004a6c  00014a6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000004  08004b6c  08004b6c  00014b6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  08004b70  08004b70  00014b70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         00000070  20000000  08004b74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
  9 .bss          000001b0  20000070  20000070  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  20000220  00020070  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f5b9  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004005  00000000  00000000  0003f659  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000da58  00000000  00000000  0004365e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000b58  00000000  00000000  000510b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001c20  00000000  00000000  00051c10  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000889f  00000000  00000000  00053830  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000046e6  00000000  00000000  0005c0cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007c  00000000  00000000  000607b5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002be4  00000000  00000000  00060834  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080048dc 	.word	0x080048dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	080048dc 	.word	0x080048dc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <selfrel_offset31>:
 8000270:	6803      	ldr	r3, [r0, #0]
 8000272:	005a      	lsls	r2, r3, #1
 8000274:	bf4c      	ite	mi
 8000276:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800027a:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 800027e:	4418      	add	r0, r3
 8000280:	4770      	bx	lr
 8000282:	bf00      	nop

08000284 <search_EIT_table>:
 8000284:	b361      	cbz	r1, 80002e0 <search_EIT_table+0x5c>
 8000286:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800028a:	f101 3aff 	add.w	sl, r1, #4294967295
 800028e:	4690      	mov	r8, r2
 8000290:	4606      	mov	r6, r0
 8000292:	46d1      	mov	r9, sl
 8000294:	2700      	movs	r7, #0
 8000296:	eb07 0409 	add.w	r4, r7, r9
 800029a:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 800029e:	1064      	asrs	r4, r4, #1
 80002a0:	00e5      	lsls	r5, r4, #3
 80002a2:	1971      	adds	r1, r6, r5
 80002a4:	4608      	mov	r0, r1
 80002a6:	f7ff ffe3 	bl	8000270 <selfrel_offset31>
 80002aa:	45a2      	cmp	sl, r4
 80002ac:	4683      	mov	fp, r0
 80002ae:	f105 0008 	add.w	r0, r5, #8
 80002b2:	4430      	add	r0, r6
 80002b4:	d009      	beq.n	80002ca <search_EIT_table+0x46>
 80002b6:	f7ff ffdb 	bl	8000270 <selfrel_offset31>
 80002ba:	45c3      	cmp	fp, r8
 80002bc:	f100 30ff 	add.w	r0, r0, #4294967295
 80002c0:	d805      	bhi.n	80002ce <search_EIT_table+0x4a>
 80002c2:	4540      	cmp	r0, r8
 80002c4:	d209      	bcs.n	80002da <search_EIT_table+0x56>
 80002c6:	1c67      	adds	r7, r4, #1
 80002c8:	e7e5      	b.n	8000296 <search_EIT_table+0x12>
 80002ca:	45c3      	cmp	fp, r8
 80002cc:	d905      	bls.n	80002da <search_EIT_table+0x56>
 80002ce:	42a7      	cmp	r7, r4
 80002d0:	d002      	beq.n	80002d8 <search_EIT_table+0x54>
 80002d2:	f104 39ff 	add.w	r9, r4, #4294967295
 80002d6:	e7de      	b.n	8000296 <search_EIT_table+0x12>
 80002d8:	2100      	movs	r1, #0
 80002da:	4608      	mov	r0, r1
 80002dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80002e0:	4608      	mov	r0, r1
 80002e2:	4770      	bx	lr

080002e4 <__gnu_unwind_get_pr_addr>:
 80002e4:	2801      	cmp	r0, #1
 80002e6:	d007      	beq.n	80002f8 <__gnu_unwind_get_pr_addr+0x14>
 80002e8:	2802      	cmp	r0, #2
 80002ea:	d007      	beq.n	80002fc <__gnu_unwind_get_pr_addr+0x18>
 80002ec:	4b04      	ldr	r3, [pc, #16]	; (8000300 <__gnu_unwind_get_pr_addr+0x1c>)
 80002ee:	2800      	cmp	r0, #0
 80002f0:	bf0c      	ite	eq
 80002f2:	4618      	moveq	r0, r3
 80002f4:	2000      	movne	r0, #0
 80002f6:	4770      	bx	lr
 80002f8:	4802      	ldr	r0, [pc, #8]	; (8000304 <__gnu_unwind_get_pr_addr+0x20>)
 80002fa:	4770      	bx	lr
 80002fc:	4802      	ldr	r0, [pc, #8]	; (8000308 <__gnu_unwind_get_pr_addr+0x24>)
 80002fe:	4770      	bx	lr
 8000300:	080009e9 	.word	0x080009e9
 8000304:	080009ed 	.word	0x080009ed
 8000308:	080009f1 	.word	0x080009f1

0800030c <get_eit_entry>:
 800030c:	b530      	push	{r4, r5, lr}
 800030e:	4b24      	ldr	r3, [pc, #144]	; (80003a0 <get_eit_entry+0x94>)
 8000310:	b083      	sub	sp, #12
 8000312:	4604      	mov	r4, r0
 8000314:	1e8d      	subs	r5, r1, #2
 8000316:	b37b      	cbz	r3, 8000378 <get_eit_entry+0x6c>
 8000318:	a901      	add	r1, sp, #4
 800031a:	4628      	mov	r0, r5
 800031c:	f3af 8000 	nop.w
 8000320:	b320      	cbz	r0, 800036c <get_eit_entry+0x60>
 8000322:	9901      	ldr	r1, [sp, #4]
 8000324:	462a      	mov	r2, r5
 8000326:	f7ff ffad 	bl	8000284 <search_EIT_table>
 800032a:	4601      	mov	r1, r0
 800032c:	b1f0      	cbz	r0, 800036c <get_eit_entry+0x60>
 800032e:	f7ff ff9f 	bl	8000270 <selfrel_offset31>
 8000332:	684b      	ldr	r3, [r1, #4]
 8000334:	64a0      	str	r0, [r4, #72]	; 0x48
 8000336:	2b01      	cmp	r3, #1
 8000338:	d012      	beq.n	8000360 <get_eit_entry+0x54>
 800033a:	2b00      	cmp	r3, #0
 800033c:	f101 0004 	add.w	r0, r1, #4
 8000340:	db20      	blt.n	8000384 <get_eit_entry+0x78>
 8000342:	f7ff ff95 	bl	8000270 <selfrel_offset31>
 8000346:	2300      	movs	r3, #0
 8000348:	64e0      	str	r0, [r4, #76]	; 0x4c
 800034a:	6523      	str	r3, [r4, #80]	; 0x50
 800034c:	6803      	ldr	r3, [r0, #0]
 800034e:	2b00      	cmp	r3, #0
 8000350:	db1c      	blt.n	800038c <get_eit_entry+0x80>
 8000352:	f7ff ff8d 	bl	8000270 <selfrel_offset31>
 8000356:	2300      	movs	r3, #0
 8000358:	6120      	str	r0, [r4, #16]
 800035a:	4618      	mov	r0, r3
 800035c:	b003      	add	sp, #12
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	2300      	movs	r3, #0
 8000362:	6123      	str	r3, [r4, #16]
 8000364:	2305      	movs	r3, #5
 8000366:	4618      	mov	r0, r3
 8000368:	b003      	add	sp, #12
 800036a:	bd30      	pop	{r4, r5, pc}
 800036c:	2300      	movs	r3, #0
 800036e:	6123      	str	r3, [r4, #16]
 8000370:	2309      	movs	r3, #9
 8000372:	4618      	mov	r0, r3
 8000374:	b003      	add	sp, #12
 8000376:	bd30      	pop	{r4, r5, pc}
 8000378:	490a      	ldr	r1, [pc, #40]	; (80003a4 <get_eit_entry+0x98>)
 800037a:	480b      	ldr	r0, [pc, #44]	; (80003a8 <get_eit_entry+0x9c>)
 800037c:	1a09      	subs	r1, r1, r0
 800037e:	10c9      	asrs	r1, r1, #3
 8000380:	9101      	str	r1, [sp, #4]
 8000382:	e7cf      	b.n	8000324 <get_eit_entry+0x18>
 8000384:	2301      	movs	r3, #1
 8000386:	64e0      	str	r0, [r4, #76]	; 0x4c
 8000388:	6523      	str	r3, [r4, #80]	; 0x50
 800038a:	e7df      	b.n	800034c <get_eit_entry+0x40>
 800038c:	f3c3 6003 	ubfx	r0, r3, #24, #4
 8000390:	f7ff ffa8 	bl	80002e4 <__gnu_unwind_get_pr_addr>
 8000394:	2800      	cmp	r0, #0
 8000396:	6120      	str	r0, [r4, #16]
 8000398:	bf14      	ite	ne
 800039a:	2300      	movne	r3, #0
 800039c:	2309      	moveq	r3, #9
 800039e:	e7dc      	b.n	800035a <get_eit_entry+0x4e>
 80003a0:	00000000 	.word	0x00000000
 80003a4:	08004b6c 	.word	0x08004b6c
 80003a8:	08004a6c 	.word	0x08004a6c

080003ac <restore_non_core_regs>:
 80003ac:	6803      	ldr	r3, [r0, #0]
 80003ae:	07da      	lsls	r2, r3, #31
 80003b0:	b510      	push	{r4, lr}
 80003b2:	4604      	mov	r4, r0
 80003b4:	d406      	bmi.n	80003c4 <restore_non_core_regs+0x18>
 80003b6:	079b      	lsls	r3, r3, #30
 80003b8:	f100 0048 	add.w	r0, r0, #72	; 0x48
 80003bc:	d509      	bpl.n	80003d2 <restore_non_core_regs+0x26>
 80003be:	f000 fc51 	bl	8000c64 <__gnu_Unwind_Restore_VFP_D>
 80003c2:	6823      	ldr	r3, [r4, #0]
 80003c4:	0759      	lsls	r1, r3, #29
 80003c6:	d509      	bpl.n	80003dc <restore_non_core_regs+0x30>
 80003c8:	071a      	lsls	r2, r3, #28
 80003ca:	d50e      	bpl.n	80003ea <restore_non_core_regs+0x3e>
 80003cc:	06db      	lsls	r3, r3, #27
 80003ce:	d513      	bpl.n	80003f8 <restore_non_core_regs+0x4c>
 80003d0:	bd10      	pop	{r4, pc}
 80003d2:	f000 fc3f 	bl	8000c54 <__gnu_Unwind_Restore_VFP>
 80003d6:	6823      	ldr	r3, [r4, #0]
 80003d8:	0759      	lsls	r1, r3, #29
 80003da:	d4f5      	bmi.n	80003c8 <restore_non_core_regs+0x1c>
 80003dc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80003e0:	f000 fc48 	bl	8000c74 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 80003e4:	6823      	ldr	r3, [r4, #0]
 80003e6:	071a      	lsls	r2, r3, #28
 80003e8:	d4f0      	bmi.n	80003cc <restore_non_core_regs+0x20>
 80003ea:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 80003ee:	f000 fc49 	bl	8000c84 <__gnu_Unwind_Restore_WMMXD>
 80003f2:	6823      	ldr	r3, [r4, #0]
 80003f4:	06db      	lsls	r3, r3, #27
 80003f6:	d4eb      	bmi.n	80003d0 <restore_non_core_regs+0x24>
 80003f8:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 80003fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000400:	f000 bc84 	b.w	8000d0c <__gnu_Unwind_Restore_WMMXC>

08000404 <_Unwind_decode_typeinfo_ptr.isra.0>:
 8000404:	6803      	ldr	r3, [r0, #0]
 8000406:	b103      	cbz	r3, 800040a <_Unwind_decode_typeinfo_ptr.isra.0+0x6>
 8000408:	4403      	add	r3, r0
 800040a:	4618      	mov	r0, r3
 800040c:	4770      	bx	lr
 800040e:	bf00      	nop

08000410 <__gnu_unwind_24bit.isra.1>:
 8000410:	2009      	movs	r0, #9
 8000412:	4770      	bx	lr

08000414 <_Unwind_DebugHook>:
 8000414:	4770      	bx	lr
 8000416:	bf00      	nop

08000418 <unwind_phase2>:
 8000418:	b570      	push	{r4, r5, r6, lr}
 800041a:	4604      	mov	r4, r0
 800041c:	460d      	mov	r5, r1
 800041e:	e008      	b.n	8000432 <unwind_phase2+0x1a>
 8000420:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8000422:	6163      	str	r3, [r4, #20]
 8000424:	462a      	mov	r2, r5
 8000426:	6923      	ldr	r3, [r4, #16]
 8000428:	4621      	mov	r1, r4
 800042a:	2001      	movs	r0, #1
 800042c:	4798      	blx	r3
 800042e:	2808      	cmp	r0, #8
 8000430:	d108      	bne.n	8000444 <unwind_phase2+0x2c>
 8000432:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8000434:	4620      	mov	r0, r4
 8000436:	f7ff ff69 	bl	800030c <get_eit_entry>
 800043a:	4606      	mov	r6, r0
 800043c:	2800      	cmp	r0, #0
 800043e:	d0ef      	beq.n	8000420 <unwind_phase2+0x8>
 8000440:	f004 fa00 	bl	8004844 <abort>
 8000444:	2807      	cmp	r0, #7
 8000446:	d1fb      	bne.n	8000440 <unwind_phase2+0x28>
 8000448:	4630      	mov	r0, r6
 800044a:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800044c:	f7ff ffe2 	bl	8000414 <_Unwind_DebugHook>
 8000450:	1d28      	adds	r0, r5, #4
 8000452:	f000 fbf3 	bl	8000c3c <__restore_core_regs>
 8000456:	bf00      	nop

08000458 <unwind_phase2_forced>:
 8000458:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800045c:	1d0c      	adds	r4, r1, #4
 800045e:	4605      	mov	r5, r0
 8000460:	4692      	mov	sl, r2
 8000462:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000464:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 8000468:	ae03      	add	r6, sp, #12
 800046a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800046c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800046e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000470:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000472:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000474:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000478:	ac02      	add	r4, sp, #8
 800047a:	f8d5 800c 	ldr.w	r8, [r5, #12]
 800047e:	f8d5 9018 	ldr.w	r9, [r5, #24]
 8000482:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 8000486:	2300      	movs	r3, #0
 8000488:	4628      	mov	r0, r5
 800048a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800048c:	6023      	str	r3, [r4, #0]
 800048e:	f7ff ff3d 	bl	800030c <get_eit_entry>
 8000492:	f1ba 0f00 	cmp.w	sl, #0
 8000496:	4607      	mov	r7, r0
 8000498:	bf14      	ite	ne
 800049a:	260a      	movne	r6, #10
 800049c:	2609      	moveq	r6, #9
 800049e:	b17f      	cbz	r7, 80004c0 <unwind_phase2_forced+0x68>
 80004a0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80004a2:	f046 0110 	orr.w	r1, r6, #16
 80004a6:	e88d 0210 	stmia.w	sp, {r4, r9}
 80004aa:	462a      	mov	r2, r5
 80004ac:	6463      	str	r3, [r4, #68]	; 0x44
 80004ae:	2001      	movs	r0, #1
 80004b0:	462b      	mov	r3, r5
 80004b2:	47c0      	blx	r8
 80004b4:	bb78      	cbnz	r0, 8000516 <unwind_phase2_forced+0xbe>
 80004b6:	4638      	mov	r0, r7
 80004b8:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80004c2:	616b      	str	r3, [r5, #20]
 80004c4:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80004c8:	4621      	mov	r1, r4
 80004ca:	a87a      	add	r0, sp, #488	; 0x1e8
 80004cc:	f003 f9f0 	bl	80038b0 <memcpy>
 80004d0:	692b      	ldr	r3, [r5, #16]
 80004d2:	aa7a      	add	r2, sp, #488	; 0x1e8
 80004d4:	4629      	mov	r1, r5
 80004d6:	4630      	mov	r0, r6
 80004d8:	4798      	blx	r3
 80004da:	9b88      	ldr	r3, [sp, #544]	; 0x220
 80004dc:	4682      	mov	sl, r0
 80004de:	e88d 0210 	stmia.w	sp, {r4, r9}
 80004e2:	4631      	mov	r1, r6
 80004e4:	6463      	str	r3, [r4, #68]	; 0x44
 80004e6:	462a      	mov	r2, r5
 80004e8:	462b      	mov	r3, r5
 80004ea:	2001      	movs	r0, #1
 80004ec:	47c0      	blx	r8
 80004ee:	b990      	cbnz	r0, 8000516 <unwind_phase2_forced+0xbe>
 80004f0:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80004f4:	a97a      	add	r1, sp, #488	; 0x1e8
 80004f6:	4620      	mov	r0, r4
 80004f8:	f003 f9da 	bl	80038b0 <memcpy>
 80004fc:	f1ba 0f08 	cmp.w	sl, #8
 8000500:	d106      	bne.n	8000510 <unwind_phase2_forced+0xb8>
 8000502:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8000504:	4628      	mov	r0, r5
 8000506:	f7ff ff01 	bl	800030c <get_eit_entry>
 800050a:	2609      	movs	r6, #9
 800050c:	4607      	mov	r7, r0
 800050e:	e7c6      	b.n	800049e <unwind_phase2_forced+0x46>
 8000510:	f1ba 0f07 	cmp.w	sl, #7
 8000514:	d005      	beq.n	8000522 <unwind_phase2_forced+0xca>
 8000516:	2709      	movs	r7, #9
 8000518:	4638      	mov	r0, r7
 800051a:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	4638      	mov	r0, r7
 8000524:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8000526:	f7ff ff75 	bl	8000414 <_Unwind_DebugHook>
 800052a:	a803      	add	r0, sp, #12
 800052c:	f000 fb86 	bl	8000c3c <__restore_core_regs>

08000530 <_Unwind_GetCFA>:
 8000530:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8000532:	4770      	bx	lr

08000534 <__gnu_Unwind_RaiseException>:
 8000534:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000536:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8000538:	640b      	str	r3, [r1, #64]	; 0x40
 800053a:	1d0e      	adds	r6, r1, #4
 800053c:	460f      	mov	r7, r1
 800053e:	4604      	mov	r4, r0
 8000540:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000542:	b0f9      	sub	sp, #484	; 0x1e4
 8000544:	ad01      	add	r5, sp, #4
 8000546:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000548:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800054a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800054c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800054e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000550:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000554:	f04f 36ff 	mov.w	r6, #4294967295
 8000558:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800055c:	9600      	str	r6, [sp, #0]
 800055e:	e006      	b.n	800056e <__gnu_Unwind_RaiseException+0x3a>
 8000560:	6923      	ldr	r3, [r4, #16]
 8000562:	466a      	mov	r2, sp
 8000564:	4621      	mov	r1, r4
 8000566:	4798      	blx	r3
 8000568:	2808      	cmp	r0, #8
 800056a:	4605      	mov	r5, r0
 800056c:	d108      	bne.n	8000580 <__gnu_Unwind_RaiseException+0x4c>
 800056e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8000570:	4620      	mov	r0, r4
 8000572:	f7ff fecb 	bl	800030c <get_eit_entry>
 8000576:	2800      	cmp	r0, #0
 8000578:	d0f2      	beq.n	8000560 <__gnu_Unwind_RaiseException+0x2c>
 800057a:	2009      	movs	r0, #9
 800057c:	b079      	add	sp, #484	; 0x1e4
 800057e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000580:	4668      	mov	r0, sp
 8000582:	f7ff ff13 	bl	80003ac <restore_non_core_regs>
 8000586:	2d06      	cmp	r5, #6
 8000588:	d1f7      	bne.n	800057a <__gnu_Unwind_RaiseException+0x46>
 800058a:	4639      	mov	r1, r7
 800058c:	4620      	mov	r0, r4
 800058e:	f7ff ff43 	bl	8000418 <unwind_phase2>
 8000592:	bf00      	nop

08000594 <__gnu_Unwind_ForcedUnwind>:
 8000594:	b430      	push	{r4, r5}
 8000596:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 8000598:	60c1      	str	r1, [r0, #12]
 800059a:	6182      	str	r2, [r0, #24]
 800059c:	4619      	mov	r1, r3
 800059e:	641d      	str	r5, [r3, #64]	; 0x40
 80005a0:	2200      	movs	r2, #0
 80005a2:	bc30      	pop	{r4, r5}
 80005a4:	e758      	b.n	8000458 <unwind_phase2_forced>
 80005a6:	bf00      	nop

080005a8 <__gnu_Unwind_Resume>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	68c6      	ldr	r6, [r0, #12]
 80005ac:	6943      	ldr	r3, [r0, #20]
 80005ae:	640b      	str	r3, [r1, #64]	; 0x40
 80005b0:	b126      	cbz	r6, 80005bc <__gnu_Unwind_Resume+0x14>
 80005b2:	2201      	movs	r2, #1
 80005b4:	f7ff ff50 	bl	8000458 <unwind_phase2_forced>
 80005b8:	f004 f944 	bl	8004844 <abort>
 80005bc:	6903      	ldr	r3, [r0, #16]
 80005be:	460a      	mov	r2, r1
 80005c0:	4604      	mov	r4, r0
 80005c2:	460d      	mov	r5, r1
 80005c4:	4601      	mov	r1, r0
 80005c6:	2002      	movs	r0, #2
 80005c8:	4798      	blx	r3
 80005ca:	2807      	cmp	r0, #7
 80005cc:	d007      	beq.n	80005de <__gnu_Unwind_Resume+0x36>
 80005ce:	2808      	cmp	r0, #8
 80005d0:	d103      	bne.n	80005da <__gnu_Unwind_Resume+0x32>
 80005d2:	4629      	mov	r1, r5
 80005d4:	4620      	mov	r0, r4
 80005d6:	f7ff ff1f 	bl	8000418 <unwind_phase2>
 80005da:	f004 f933 	bl	8004844 <abort>
 80005de:	4630      	mov	r0, r6
 80005e0:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80005e2:	f7ff ff17 	bl	8000414 <_Unwind_DebugHook>
 80005e6:	1d28      	adds	r0, r5, #4
 80005e8:	f000 fb28 	bl	8000c3c <__restore_core_regs>

080005ec <__gnu_Unwind_Resume_or_Rethrow>:
 80005ec:	68c2      	ldr	r2, [r0, #12]
 80005ee:	b11a      	cbz	r2, 80005f8 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 80005f0:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 80005f2:	640a      	str	r2, [r1, #64]	; 0x40
 80005f4:	2200      	movs	r2, #0
 80005f6:	e72f      	b.n	8000458 <unwind_phase2_forced>
 80005f8:	e79c      	b.n	8000534 <__gnu_Unwind_RaiseException>
 80005fa:	bf00      	nop

080005fc <_Unwind_Complete>:
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop

08000600 <_Unwind_DeleteException>:
 8000600:	6883      	ldr	r3, [r0, #8]
 8000602:	b113      	cbz	r3, 800060a <_Unwind_DeleteException+0xa>
 8000604:	4601      	mov	r1, r0
 8000606:	2001      	movs	r0, #1
 8000608:	4718      	bx	r3
 800060a:	4770      	bx	lr

0800060c <_Unwind_VRS_Get>:
 800060c:	b500      	push	{lr}
 800060e:	2904      	cmp	r1, #4
 8000610:	d807      	bhi.n	8000622 <_Unwind_VRS_Get+0x16>
 8000612:	e8df f001 	tbb	[pc, r1]
 8000616:	0903      	.short	0x0903
 8000618:	0906      	.short	0x0906
 800061a:	09          	.byte	0x09
 800061b:	00          	.byte	0x00
 800061c:	b90b      	cbnz	r3, 8000622 <_Unwind_VRS_Get+0x16>
 800061e:	2a0f      	cmp	r2, #15
 8000620:	d905      	bls.n	800062e <_Unwind_VRS_Get+0x22>
 8000622:	2002      	movs	r0, #2
 8000624:	f85d fb04 	ldr.w	pc, [sp], #4
 8000628:	2001      	movs	r0, #1
 800062a:	f85d fb04 	ldr.w	pc, [sp], #4
 800062e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8000632:	4618      	mov	r0, r3
 8000634:	6853      	ldr	r3, [r2, #4]
 8000636:	9a01      	ldr	r2, [sp, #4]
 8000638:	6013      	str	r3, [r2, #0]
 800063a:	f85d fb04 	ldr.w	pc, [sp], #4
 800063e:	bf00      	nop

08000640 <_Unwind_GetGR>:
 8000640:	b510      	push	{r4, lr}
 8000642:	b084      	sub	sp, #16
 8000644:	2300      	movs	r3, #0
 8000646:	ac03      	add	r4, sp, #12
 8000648:	460a      	mov	r2, r1
 800064a:	9400      	str	r4, [sp, #0]
 800064c:	4619      	mov	r1, r3
 800064e:	f7ff ffdd 	bl	800060c <_Unwind_VRS_Get>
 8000652:	9803      	ldr	r0, [sp, #12]
 8000654:	b004      	add	sp, #16
 8000656:	bd10      	pop	{r4, pc}

08000658 <_Unwind_VRS_Set>:
 8000658:	b500      	push	{lr}
 800065a:	2904      	cmp	r1, #4
 800065c:	d807      	bhi.n	800066e <_Unwind_VRS_Set+0x16>
 800065e:	e8df f001 	tbb	[pc, r1]
 8000662:	0903      	.short	0x0903
 8000664:	0906      	.short	0x0906
 8000666:	09          	.byte	0x09
 8000667:	00          	.byte	0x00
 8000668:	b90b      	cbnz	r3, 800066e <_Unwind_VRS_Set+0x16>
 800066a:	2a0f      	cmp	r2, #15
 800066c:	d905      	bls.n	800067a <_Unwind_VRS_Set+0x22>
 800066e:	2002      	movs	r0, #2
 8000670:	f85d fb04 	ldr.w	pc, [sp], #4
 8000674:	2001      	movs	r0, #1
 8000676:	f85d fb04 	ldr.w	pc, [sp], #4
 800067a:	9901      	ldr	r1, [sp, #4]
 800067c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8000680:	6809      	ldr	r1, [r1, #0]
 8000682:	6051      	str	r1, [r2, #4]
 8000684:	4618      	mov	r0, r3
 8000686:	f85d fb04 	ldr.w	pc, [sp], #4
 800068a:	bf00      	nop

0800068c <_Unwind_SetGR>:
 800068c:	b510      	push	{r4, lr}
 800068e:	b084      	sub	sp, #16
 8000690:	ac04      	add	r4, sp, #16
 8000692:	2300      	movs	r3, #0
 8000694:	f844 2d04 	str.w	r2, [r4, #-4]!
 8000698:	460a      	mov	r2, r1
 800069a:	9400      	str	r4, [sp, #0]
 800069c:	4619      	mov	r1, r3
 800069e:	f7ff ffdb 	bl	8000658 <_Unwind_VRS_Set>
 80006a2:	b004      	add	sp, #16
 80006a4:	bd10      	pop	{r4, pc}
 80006a6:	bf00      	nop

080006a8 <__gnu_Unwind_Backtrace>:
 80006a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006aa:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80006ac:	6413      	str	r3, [r2, #64]	; 0x40
 80006ae:	1d15      	adds	r5, r2, #4
 80006b0:	4607      	mov	r7, r0
 80006b2:	460e      	mov	r6, r1
 80006b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006b6:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 80006ba:	ac17      	add	r4, sp, #92	; 0x5c
 80006bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006c6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80006ca:	f04f 35ff 	mov.w	r5, #4294967295
 80006ce:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80006d2:	9516      	str	r5, [sp, #88]	; 0x58
 80006d4:	e010      	b.n	80006f8 <__gnu_Unwind_Backtrace+0x50>
 80006d6:	a816      	add	r0, sp, #88	; 0x58
 80006d8:	f7ff ffd8 	bl	800068c <_Unwind_SetGR>
 80006dc:	4631      	mov	r1, r6
 80006de:	a816      	add	r0, sp, #88	; 0x58
 80006e0:	47b8      	blx	r7
 80006e2:	aa16      	add	r2, sp, #88	; 0x58
 80006e4:	4669      	mov	r1, sp
 80006e6:	b978      	cbnz	r0, 8000708 <__gnu_Unwind_Backtrace+0x60>
 80006e8:	9b04      	ldr	r3, [sp, #16]
 80006ea:	2008      	movs	r0, #8
 80006ec:	4798      	blx	r3
 80006ee:	2805      	cmp	r0, #5
 80006f0:	4604      	mov	r4, r0
 80006f2:	d00a      	beq.n	800070a <__gnu_Unwind_Backtrace+0x62>
 80006f4:	2809      	cmp	r0, #9
 80006f6:	d007      	beq.n	8000708 <__gnu_Unwind_Backtrace+0x60>
 80006f8:	9926      	ldr	r1, [sp, #152]	; 0x98
 80006fa:	4668      	mov	r0, sp
 80006fc:	f7ff fe06 	bl	800030c <get_eit_entry>
 8000700:	466a      	mov	r2, sp
 8000702:	210c      	movs	r1, #12
 8000704:	2800      	cmp	r0, #0
 8000706:	d0e6      	beq.n	80006d6 <__gnu_Unwind_Backtrace+0x2e>
 8000708:	2409      	movs	r4, #9
 800070a:	a816      	add	r0, sp, #88	; 0x58
 800070c:	f7ff fe4e 	bl	80003ac <restore_non_core_regs>
 8000710:	4620      	mov	r0, r4
 8000712:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 8000716:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000718 <__gnu_unwind_pr_common>:
 8000718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800071c:	460d      	mov	r5, r1
 800071e:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 8000720:	b08b      	sub	sp, #44	; 0x2c
 8000722:	1d0c      	adds	r4, r1, #4
 8000724:	6809      	ldr	r1, [r1, #0]
 8000726:	9107      	str	r1, [sp, #28]
 8000728:	4691      	mov	r9, r2
 800072a:	9408      	str	r4, [sp, #32]
 800072c:	f000 0b03 	and.w	fp, r0, #3
 8000730:	461e      	mov	r6, r3
 8000732:	2b00      	cmp	r3, #0
 8000734:	d160      	bne.n	80007f8 <__gnu_unwind_pr_common+0xe0>
 8000736:	0209      	lsls	r1, r1, #8
 8000738:	2303      	movs	r3, #3
 800073a:	9107      	str	r1, [sp, #28]
 800073c:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 8000740:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8000744:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8000746:	f1bb 0f02 	cmp.w	fp, #2
 800074a:	bf08      	it	eq
 800074c:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 800074e:	f013 0301 	ands.w	r3, r3, #1
 8000752:	d140      	bne.n	80007d6 <__gnu_unwind_pr_common+0xbe>
 8000754:	9301      	str	r3, [sp, #4]
 8000756:	f000 0308 	and.w	r3, r0, #8
 800075a:	9303      	str	r3, [sp, #12]
 800075c:	f8d4 8000 	ldr.w	r8, [r4]
 8000760:	f1b8 0f00 	cmp.w	r8, #0
 8000764:	d039      	beq.n	80007da <__gnu_unwind_pr_common+0xc2>
 8000766:	2e02      	cmp	r6, #2
 8000768:	d043      	beq.n	80007f2 <__gnu_unwind_pr_common+0xda>
 800076a:	f8b4 8000 	ldrh.w	r8, [r4]
 800076e:	8867      	ldrh	r7, [r4, #2]
 8000770:	3404      	adds	r4, #4
 8000772:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8000774:	f027 0a01 	bic.w	sl, r7, #1
 8000778:	210f      	movs	r1, #15
 800077a:	4648      	mov	r0, r9
 800077c:	449a      	add	sl, r3
 800077e:	f7ff ff5f 	bl	8000640 <_Unwind_GetGR>
 8000782:	4582      	cmp	sl, r0
 8000784:	d833      	bhi.n	80007ee <__gnu_unwind_pr_common+0xd6>
 8000786:	f028 0301 	bic.w	r3, r8, #1
 800078a:	449a      	add	sl, r3
 800078c:	4550      	cmp	r0, sl
 800078e:	bf2c      	ite	cs
 8000790:	2000      	movcs	r0, #0
 8000792:	2001      	movcc	r0, #1
 8000794:	007f      	lsls	r7, r7, #1
 8000796:	f007 0702 	and.w	r7, r7, #2
 800079a:	f008 0801 	and.w	r8, r8, #1
 800079e:	ea47 0708 	orr.w	r7, r7, r8
 80007a2:	2f01      	cmp	r7, #1
 80007a4:	d03e      	beq.n	8000824 <__gnu_unwind_pr_common+0x10c>
 80007a6:	d335      	bcc.n	8000814 <__gnu_unwind_pr_common+0xfc>
 80007a8:	2f02      	cmp	r7, #2
 80007aa:	d11c      	bne.n	80007e6 <__gnu_unwind_pr_common+0xce>
 80007ac:	6823      	ldr	r3, [r4, #0]
 80007ae:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80007b2:	9202      	str	r2, [sp, #8]
 80007b4:	f1bb 0f00 	cmp.w	fp, #0
 80007b8:	d176      	bne.n	80008a8 <__gnu_unwind_pr_common+0x190>
 80007ba:	b128      	cbz	r0, 80007c8 <__gnu_unwind_pr_common+0xb0>
 80007bc:	9903      	ldr	r1, [sp, #12]
 80007be:	2900      	cmp	r1, #0
 80007c0:	d07e      	beq.n	80008c0 <__gnu_unwind_pr_common+0x1a8>
 80007c2:	2a00      	cmp	r2, #0
 80007c4:	f000 80a6 	beq.w	8000914 <__gnu_unwind_pr_common+0x1fc>
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	db77      	blt.n	80008bc <__gnu_unwind_pr_common+0x1a4>
 80007cc:	9b02      	ldr	r3, [sp, #8]
 80007ce:	3301      	adds	r3, #1
 80007d0:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 80007d4:	e7c2      	b.n	800075c <__gnu_unwind_pr_common+0x44>
 80007d6:	2300      	movs	r3, #0
 80007d8:	9301      	str	r3, [sp, #4]
 80007da:	2e02      	cmp	r6, #2
 80007dc:	dd3e      	ble.n	800085c <__gnu_unwind_pr_common+0x144>
 80007de:	f7ff fe17 	bl	8000410 <__gnu_unwind_24bit.isra.1>
 80007e2:	2800      	cmp	r0, #0
 80007e4:	d040      	beq.n	8000868 <__gnu_unwind_pr_common+0x150>
 80007e6:	2009      	movs	r0, #9
 80007e8:	b00b      	add	sp, #44	; 0x2c
 80007ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80007ee:	2000      	movs	r0, #0
 80007f0:	e7d0      	b.n	8000794 <__gnu_unwind_pr_common+0x7c>
 80007f2:	6867      	ldr	r7, [r4, #4]
 80007f4:	3408      	adds	r4, #8
 80007f6:	e7bc      	b.n	8000772 <__gnu_unwind_pr_common+0x5a>
 80007f8:	2b02      	cmp	r3, #2
 80007fa:	dca3      	bgt.n	8000744 <__gnu_unwind_pr_common+0x2c>
 80007fc:	0c0b      	lsrs	r3, r1, #16
 80007fe:	b2da      	uxtb	r2, r3
 8000800:	0409      	lsls	r1, r1, #16
 8000802:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 8000806:	2302      	movs	r3, #2
 8000808:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 800080c:	9107      	str	r1, [sp, #28]
 800080e:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8000812:	e797      	b.n	8000744 <__gnu_unwind_pr_common+0x2c>
 8000814:	f1bb 0f00 	cmp.w	fp, #0
 8000818:	d002      	beq.n	8000820 <__gnu_unwind_pr_common+0x108>
 800081a:	2800      	cmp	r0, #0
 800081c:	f040 80bd 	bne.w	800099a <__gnu_unwind_pr_common+0x282>
 8000820:	3404      	adds	r4, #4
 8000822:	e79b      	b.n	800075c <__gnu_unwind_pr_common+0x44>
 8000824:	f1bb 0f00 	cmp.w	fp, #0
 8000828:	d125      	bne.n	8000876 <__gnu_unwind_pr_common+0x15e>
 800082a:	b1a8      	cbz	r0, 8000858 <__gnu_unwind_pr_common+0x140>
 800082c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8000830:	1c99      	adds	r1, r3, #2
 8000832:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8000836:	d0d6      	beq.n	80007e6 <__gnu_unwind_pr_common+0xce>
 8000838:	f105 0158 	add.w	r1, r5, #88	; 0x58
 800083c:	3301      	adds	r3, #1
 800083e:	9106      	str	r1, [sp, #24]
 8000840:	f000 80a3 	beq.w	800098a <__gnu_unwind_pr_common+0x272>
 8000844:	1d20      	adds	r0, r4, #4
 8000846:	f7ff fddd 	bl	8000404 <_Unwind_decode_typeinfo_ptr.isra.0>
 800084a:	ab06      	add	r3, sp, #24
 800084c:	4601      	mov	r1, r0
 800084e:	4628      	mov	r0, r5
 8000850:	f3af 8000 	nop.w
 8000854:	2800      	cmp	r0, #0
 8000856:	d177      	bne.n	8000948 <__gnu_unwind_pr_common+0x230>
 8000858:	3408      	adds	r4, #8
 800085a:	e77f      	b.n	800075c <__gnu_unwind_pr_common+0x44>
 800085c:	a907      	add	r1, sp, #28
 800085e:	4648      	mov	r0, r9
 8000860:	f000 faee 	bl	8000e40 <__gnu_unwind_execute>
 8000864:	2800      	cmp	r0, #0
 8000866:	d1be      	bne.n	80007e6 <__gnu_unwind_pr_common+0xce>
 8000868:	9b01      	ldr	r3, [sp, #4]
 800086a:	2b00      	cmp	r3, #0
 800086c:	d15c      	bne.n	8000928 <__gnu_unwind_pr_common+0x210>
 800086e:	2008      	movs	r0, #8
 8000870:	b00b      	add	sp, #44	; 0x2c
 8000872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000876:	210d      	movs	r1, #13
 8000878:	4648      	mov	r0, r9
 800087a:	6a2f      	ldr	r7, [r5, #32]
 800087c:	f7ff fee0 	bl	8000640 <_Unwind_GetGR>
 8000880:	4287      	cmp	r7, r0
 8000882:	d1e9      	bne.n	8000858 <__gnu_unwind_pr_common+0x140>
 8000884:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000886:	429c      	cmp	r4, r3
 8000888:	d1e6      	bne.n	8000858 <__gnu_unwind_pr_common+0x140>
 800088a:	4620      	mov	r0, r4
 800088c:	f7ff fcf0 	bl	8000270 <selfrel_offset31>
 8000890:	210f      	movs	r1, #15
 8000892:	4602      	mov	r2, r0
 8000894:	4648      	mov	r0, r9
 8000896:	f7ff fef9 	bl	800068c <_Unwind_SetGR>
 800089a:	4648      	mov	r0, r9
 800089c:	462a      	mov	r2, r5
 800089e:	2100      	movs	r1, #0
 80008a0:	f7ff fef4 	bl	800068c <_Unwind_SetGR>
 80008a4:	2007      	movs	r0, #7
 80008a6:	e79f      	b.n	80007e8 <__gnu_unwind_pr_common+0xd0>
 80008a8:	210d      	movs	r1, #13
 80008aa:	4648      	mov	r0, r9
 80008ac:	6a2f      	ldr	r7, [r5, #32]
 80008ae:	f7ff fec7 	bl	8000640 <_Unwind_GetGR>
 80008b2:	4287      	cmp	r7, r0
 80008b4:	d058      	beq.n	8000968 <__gnu_unwind_pr_common+0x250>
 80008b6:	6823      	ldr	r3, [r4, #0]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	da87      	bge.n	80007cc <__gnu_unwind_pr_common+0xb4>
 80008bc:	3404      	adds	r4, #4
 80008be:	e785      	b.n	80007cc <__gnu_unwind_pr_common+0xb4>
 80008c0:	9b02      	ldr	r3, [sp, #8]
 80008c2:	b33b      	cbz	r3, 8000914 <__gnu_unwind_pr_common+0x1fc>
 80008c4:	f105 0358 	add.w	r3, r5, #88	; 0x58
 80008c8:	1d27      	adds	r7, r4, #4
 80008ca:	f8cd b010 	str.w	fp, [sp, #16]
 80008ce:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80008d2:	f8dd a008 	ldr.w	sl, [sp, #8]
 80008d6:	9605      	str	r6, [sp, #20]
 80008d8:	46a3      	mov	fp, r4
 80008da:	461c      	mov	r4, r3
 80008dc:	e002      	b.n	80008e4 <__gnu_unwind_pr_common+0x1cc>
 80008de:	45b2      	cmp	sl, r6
 80008e0:	46b0      	mov	r8, r6
 80008e2:	d016      	beq.n	8000912 <__gnu_unwind_pr_common+0x1fa>
 80008e4:	4638      	mov	r0, r7
 80008e6:	9406      	str	r4, [sp, #24]
 80008e8:	f7ff fd8c 	bl	8000404 <_Unwind_decode_typeinfo_ptr.isra.0>
 80008ec:	ab06      	add	r3, sp, #24
 80008ee:	4601      	mov	r1, r0
 80008f0:	2200      	movs	r2, #0
 80008f2:	4628      	mov	r0, r5
 80008f4:	f3af 8000 	nop.w
 80008f8:	f108 0601 	add.w	r6, r8, #1
 80008fc:	3704      	adds	r7, #4
 80008fe:	2800      	cmp	r0, #0
 8000900:	d0ed      	beq.n	80008de <__gnu_unwind_pr_common+0x1c6>
 8000902:	9b02      	ldr	r3, [sp, #8]
 8000904:	9e05      	ldr	r6, [sp, #20]
 8000906:	4543      	cmp	r3, r8
 8000908:	465c      	mov	r4, fp
 800090a:	f8dd b010 	ldr.w	fp, [sp, #16]
 800090e:	d1d2      	bne.n	80008b6 <__gnu_unwind_pr_common+0x19e>
 8000910:	e000      	b.n	8000914 <__gnu_unwind_pr_common+0x1fc>
 8000912:	465c      	mov	r4, fp
 8000914:	4648      	mov	r0, r9
 8000916:	210d      	movs	r1, #13
 8000918:	f7ff fe92 	bl	8000640 <_Unwind_GetGR>
 800091c:	9b06      	ldr	r3, [sp, #24]
 800091e:	6228      	str	r0, [r5, #32]
 8000920:	62ac      	str	r4, [r5, #40]	; 0x28
 8000922:	626b      	str	r3, [r5, #36]	; 0x24
 8000924:	2006      	movs	r0, #6
 8000926:	e75f      	b.n	80007e8 <__gnu_unwind_pr_common+0xd0>
 8000928:	210f      	movs	r1, #15
 800092a:	4648      	mov	r0, r9
 800092c:	f7ff fe88 	bl	8000640 <_Unwind_GetGR>
 8000930:	210e      	movs	r1, #14
 8000932:	4602      	mov	r2, r0
 8000934:	4648      	mov	r0, r9
 8000936:	f7ff fea9 	bl	800068c <_Unwind_SetGR>
 800093a:	4648      	mov	r0, r9
 800093c:	4a29      	ldr	r2, [pc, #164]	; (80009e4 <__gnu_unwind_pr_common+0x2cc>)
 800093e:	210f      	movs	r1, #15
 8000940:	f7ff fea4 	bl	800068c <_Unwind_SetGR>
 8000944:	2007      	movs	r0, #7
 8000946:	e74f      	b.n	80007e8 <__gnu_unwind_pr_common+0xd0>
 8000948:	4607      	mov	r7, r0
 800094a:	210d      	movs	r1, #13
 800094c:	4648      	mov	r0, r9
 800094e:	f7ff fe77 	bl	8000640 <_Unwind_GetGR>
 8000952:	2f02      	cmp	r7, #2
 8000954:	6228      	str	r0, [r5, #32]
 8000956:	d11d      	bne.n	8000994 <__gnu_unwind_pr_common+0x27c>
 8000958:	462b      	mov	r3, r5
 800095a:	9a06      	ldr	r2, [sp, #24]
 800095c:	f843 2f2c 	str.w	r2, [r3, #44]!
 8000960:	626b      	str	r3, [r5, #36]	; 0x24
 8000962:	62ac      	str	r4, [r5, #40]	; 0x28
 8000964:	2006      	movs	r0, #6
 8000966:	e73f      	b.n	80007e8 <__gnu_unwind_pr_common+0xd0>
 8000968:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800096a:	429c      	cmp	r4, r3
 800096c:	d1a3      	bne.n	80008b6 <__gnu_unwind_pr_common+0x19e>
 800096e:	2204      	movs	r2, #4
 8000970:	2700      	movs	r7, #0
 8000972:	18a3      	adds	r3, r4, r2
 8000974:	9902      	ldr	r1, [sp, #8]
 8000976:	62a9      	str	r1, [r5, #40]	; 0x28
 8000978:	62ef      	str	r7, [r5, #44]	; 0x2c
 800097a:	632a      	str	r2, [r5, #48]	; 0x30
 800097c:	636b      	str	r3, [r5, #52]	; 0x34
 800097e:	6823      	ldr	r3, [r4, #0]
 8000980:	42bb      	cmp	r3, r7
 8000982:	db1d      	blt.n	80009c0 <__gnu_unwind_pr_common+0x2a8>
 8000984:	2301      	movs	r3, #1
 8000986:	9301      	str	r3, [sp, #4]
 8000988:	e720      	b.n	80007cc <__gnu_unwind_pr_common+0xb4>
 800098a:	4648      	mov	r0, r9
 800098c:	210d      	movs	r1, #13
 800098e:	f7ff fe57 	bl	8000640 <_Unwind_GetGR>
 8000992:	6228      	str	r0, [r5, #32]
 8000994:	9b06      	ldr	r3, [sp, #24]
 8000996:	626b      	str	r3, [r5, #36]	; 0x24
 8000998:	e7e3      	b.n	8000962 <__gnu_unwind_pr_common+0x24a>
 800099a:	4620      	mov	r0, r4
 800099c:	f7ff fc68 	bl	8000270 <selfrel_offset31>
 80009a0:	3404      	adds	r4, #4
 80009a2:	4606      	mov	r6, r0
 80009a4:	63ac      	str	r4, [r5, #56]	; 0x38
 80009a6:	4628      	mov	r0, r5
 80009a8:	f3af 8000 	nop.w
 80009ac:	2800      	cmp	r0, #0
 80009ae:	f43f af1a 	beq.w	80007e6 <__gnu_unwind_pr_common+0xce>
 80009b2:	4648      	mov	r0, r9
 80009b4:	4632      	mov	r2, r6
 80009b6:	210f      	movs	r1, #15
 80009b8:	f7ff fe68 	bl	800068c <_Unwind_SetGR>
 80009bc:	2007      	movs	r0, #7
 80009be:	e713      	b.n	80007e8 <__gnu_unwind_pr_common+0xd0>
 80009c0:	4608      	mov	r0, r1
 80009c2:	3001      	adds	r0, #1
 80009c4:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 80009c8:	f7ff fc52 	bl	8000270 <selfrel_offset31>
 80009cc:	210f      	movs	r1, #15
 80009ce:	4602      	mov	r2, r0
 80009d0:	4648      	mov	r0, r9
 80009d2:	f7ff fe5b 	bl	800068c <_Unwind_SetGR>
 80009d6:	4648      	mov	r0, r9
 80009d8:	462a      	mov	r2, r5
 80009da:	4639      	mov	r1, r7
 80009dc:	f7ff fe56 	bl	800068c <_Unwind_SetGR>
 80009e0:	2007      	movs	r0, #7
 80009e2:	e701      	b.n	80007e8 <__gnu_unwind_pr_common+0xd0>
 80009e4:	00000000 	.word	0x00000000

080009e8 <__aeabi_unwind_cpp_pr0>:
 80009e8:	2300      	movs	r3, #0
 80009ea:	e695      	b.n	8000718 <__gnu_unwind_pr_common>

080009ec <__aeabi_unwind_cpp_pr1>:
 80009ec:	2301      	movs	r3, #1
 80009ee:	e693      	b.n	8000718 <__gnu_unwind_pr_common>

080009f0 <__aeabi_unwind_cpp_pr2>:
 80009f0:	2302      	movs	r3, #2
 80009f2:	e691      	b.n	8000718 <__gnu_unwind_pr_common>

080009f4 <_Unwind_VRS_Pop>:
 80009f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009f6:	4604      	mov	r4, r0
 80009f8:	b0c5      	sub	sp, #276	; 0x114
 80009fa:	2904      	cmp	r1, #4
 80009fc:	d80d      	bhi.n	8000a1a <_Unwind_VRS_Pop+0x26>
 80009fe:	e8df f001 	tbb	[pc, r1]
 8000a02:	0353      	.short	0x0353
 8000a04:	310c      	.short	0x310c
 8000a06:	0f          	.byte	0x0f
 8000a07:	00          	.byte	0x00
 8000a08:	2b01      	cmp	r3, #1
 8000a0a:	ea4f 4612 	mov.w	r6, r2, lsr #16
 8000a0e:	b295      	uxth	r5, r2
 8000a10:	d162      	bne.n	8000ad8 <_Unwind_VRS_Pop+0xe4>
 8000a12:	1972      	adds	r2, r6, r5
 8000a14:	2a10      	cmp	r2, #16
 8000a16:	f240 809b 	bls.w	8000b50 <_Unwind_VRS_Pop+0x15c>
 8000a1a:	2002      	movs	r0, #2
 8000a1c:	b045      	add	sp, #276	; 0x114
 8000a1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d1fa      	bne.n	8000a1a <_Unwind_VRS_Pop+0x26>
 8000a24:	2a10      	cmp	r2, #16
 8000a26:	d8f8      	bhi.n	8000a1a <_Unwind_VRS_Pop+0x26>
 8000a28:	6823      	ldr	r3, [r4, #0]
 8000a2a:	06d8      	lsls	r0, r3, #27
 8000a2c:	f100 80c6 	bmi.w	8000bbc <_Unwind_VRS_Pop+0x1c8>
 8000a30:	ae22      	add	r6, sp, #136	; 0x88
 8000a32:	4630      	mov	r0, r6
 8000a34:	9201      	str	r2, [sp, #4]
 8000a36:	f000 f973 	bl	8000d20 <__gnu_Unwind_Save_WMMXC>
 8000a3a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8000a3c:	9a01      	ldr	r2, [sp, #4]
 8000a3e:	2300      	movs	r3, #0
 8000a40:	2501      	movs	r5, #1
 8000a42:	fa05 f103 	lsl.w	r1, r5, r3
 8000a46:	4211      	tst	r1, r2
 8000a48:	d003      	beq.n	8000a52 <_Unwind_VRS_Pop+0x5e>
 8000a4a:	6801      	ldr	r1, [r0, #0]
 8000a4c:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 8000a50:	3004      	adds	r0, #4
 8000a52:	3301      	adds	r3, #1
 8000a54:	2b04      	cmp	r3, #4
 8000a56:	d1f4      	bne.n	8000a42 <_Unwind_VRS_Pop+0x4e>
 8000a58:	63a0      	str	r0, [r4, #56]	; 0x38
 8000a5a:	4630      	mov	r0, r6
 8000a5c:	f000 f956 	bl	8000d0c <__gnu_Unwind_Restore_WMMXC>
 8000a60:	2000      	movs	r0, #0
 8000a62:	e7db      	b.n	8000a1c <_Unwind_VRS_Pop+0x28>
 8000a64:	2b03      	cmp	r3, #3
 8000a66:	d1d8      	bne.n	8000a1a <_Unwind_VRS_Pop+0x26>
 8000a68:	0c15      	lsrs	r5, r2, #16
 8000a6a:	b297      	uxth	r7, r2
 8000a6c:	19eb      	adds	r3, r5, r7
 8000a6e:	2b10      	cmp	r3, #16
 8000a70:	d8d3      	bhi.n	8000a1a <_Unwind_VRS_Pop+0x26>
 8000a72:	6823      	ldr	r3, [r4, #0]
 8000a74:	071e      	lsls	r6, r3, #28
 8000a76:	f100 80b5 	bmi.w	8000be4 <_Unwind_VRS_Pop+0x1f0>
 8000a7a:	ae22      	add	r6, sp, #136	; 0x88
 8000a7c:	4630      	mov	r0, r6
 8000a7e:	f000 f923 	bl	8000cc8 <__gnu_Unwind_Save_WMMXD>
 8000a82:	00ed      	lsls	r5, r5, #3
 8000a84:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000a86:	b14f      	cbz	r7, 8000a9c <_Unwind_VRS_Pop+0xa8>
 8000a88:	3d04      	subs	r5, #4
 8000a8a:	1971      	adds	r1, r6, r5
 8000a8c:	eb03 00c7 	add.w	r0, r3, r7, lsl #3
 8000a90:	f853 2b04 	ldr.w	r2, [r3], #4
 8000a94:	f841 2f04 	str.w	r2, [r1, #4]!
 8000a98:	4283      	cmp	r3, r0
 8000a9a:	d1f9      	bne.n	8000a90 <_Unwind_VRS_Pop+0x9c>
 8000a9c:	4630      	mov	r0, r6
 8000a9e:	63a3      	str	r3, [r4, #56]	; 0x38
 8000aa0:	f000 f8f0 	bl	8000c84 <__gnu_Unwind_Restore_WMMXD>
 8000aa4:	2000      	movs	r0, #0
 8000aa6:	e7b9      	b.n	8000a1c <_Unwind_VRS_Pop+0x28>
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d1b6      	bne.n	8000a1a <_Unwind_VRS_Pop+0x26>
 8000aac:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8000aae:	b297      	uxth	r7, r2
 8000ab0:	1d20      	adds	r0, r4, #4
 8000ab2:	2601      	movs	r6, #1
 8000ab4:	fa06 f103 	lsl.w	r1, r6, r3
 8000ab8:	4239      	tst	r1, r7
 8000aba:	f103 0301 	add.w	r3, r3, #1
 8000abe:	d002      	beq.n	8000ac6 <_Unwind_VRS_Pop+0xd2>
 8000ac0:	6829      	ldr	r1, [r5, #0]
 8000ac2:	6001      	str	r1, [r0, #0]
 8000ac4:	3504      	adds	r5, #4
 8000ac6:	2b10      	cmp	r3, #16
 8000ac8:	f100 0004 	add.w	r0, r0, #4
 8000acc:	d1f2      	bne.n	8000ab4 <_Unwind_VRS_Pop+0xc0>
 8000ace:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 8000ad2:	d13b      	bne.n	8000b4c <_Unwind_VRS_Pop+0x158>
 8000ad4:	63a5      	str	r5, [r4, #56]	; 0x38
 8000ad6:	e7a1      	b.n	8000a1c <_Unwind_VRS_Pop+0x28>
 8000ad8:	2b05      	cmp	r3, #5
 8000ada:	d19e      	bne.n	8000a1a <_Unwind_VRS_Pop+0x26>
 8000adc:	1977      	adds	r7, r6, r5
 8000ade:	2f20      	cmp	r7, #32
 8000ae0:	d89b      	bhi.n	8000a1a <_Unwind_VRS_Pop+0x26>
 8000ae2:	2e0f      	cmp	r6, #15
 8000ae4:	d966      	bls.n	8000bb4 <_Unwind_VRS_Pop+0x1c0>
 8000ae6:	462f      	mov	r7, r5
 8000ae8:	2d00      	cmp	r5, #0
 8000aea:	d13a      	bne.n	8000b62 <_Unwind_VRS_Pop+0x16e>
 8000aec:	462a      	mov	r2, r5
 8000aee:	2700      	movs	r7, #0
 8000af0:	2a00      	cmp	r2, #0
 8000af2:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8000af4:	dd72      	ble.n	8000bdc <_Unwind_VRS_Pop+0x1e8>
 8000af6:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8000afa:	4601      	mov	r1, r0
 8000afc:	a844      	add	r0, sp, #272	; 0x110
 8000afe:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 8000b02:	388c      	subs	r0, #140	; 0x8c
 8000b04:	f851 5b04 	ldr.w	r5, [r1], #4
 8000b08:	f840 5f04 	str.w	r5, [r0, #4]!
 8000b0c:	4291      	cmp	r1, r2
 8000b0e:	d1f9      	bne.n	8000b04 <_Unwind_VRS_Pop+0x110>
 8000b10:	4608      	mov	r0, r1
 8000b12:	b197      	cbz	r7, 8000b3a <_Unwind_VRS_Pop+0x146>
 8000b14:	2e10      	cmp	r6, #16
 8000b16:	4632      	mov	r2, r6
 8000b18:	a944      	add	r1, sp, #272	; 0x110
 8000b1a:	bf38      	it	cc
 8000b1c:	2210      	movcc	r2, #16
 8000b1e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8000b22:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 8000b26:	0079      	lsls	r1, r7, #1
 8000b28:	3a04      	subs	r2, #4
 8000b2a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8000b2e:	f850 5b04 	ldr.w	r5, [r0], #4
 8000b32:	f842 5f04 	str.w	r5, [r2, #4]!
 8000b36:	4288      	cmp	r0, r1
 8000b38:	d1f9      	bne.n	8000b2e <_Unwind_VRS_Pop+0x13a>
 8000b3a:	2b01      	cmp	r3, #1
 8000b3c:	d048      	beq.n	8000bd0 <_Unwind_VRS_Pop+0x1dc>
 8000b3e:	2e0f      	cmp	r6, #15
 8000b40:	63a1      	str	r1, [r4, #56]	; 0x38
 8000b42:	d933      	bls.n	8000bac <_Unwind_VRS_Pop+0x1b8>
 8000b44:	b117      	cbz	r7, 8000b4c <_Unwind_VRS_Pop+0x158>
 8000b46:	a802      	add	r0, sp, #8
 8000b48:	f000 f894 	bl	8000c74 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8000b4c:	2000      	movs	r0, #0
 8000b4e:	e765      	b.n	8000a1c <_Unwind_VRS_Pop+0x28>
 8000b50:	2e0f      	cmp	r6, #15
 8000b52:	f63f af62 	bhi.w	8000a1a <_Unwind_VRS_Pop+0x26>
 8000b56:	2700      	movs	r7, #0
 8000b58:	6822      	ldr	r2, [r4, #0]
 8000b5a:	07d1      	lsls	r1, r2, #31
 8000b5c:	d417      	bmi.n	8000b8e <_Unwind_VRS_Pop+0x19a>
 8000b5e:	2f00      	cmp	r7, #0
 8000b60:	d060      	beq.n	8000c24 <_Unwind_VRS_Pop+0x230>
 8000b62:	6822      	ldr	r2, [r4, #0]
 8000b64:	0751      	lsls	r1, r2, #29
 8000b66:	d445      	bmi.n	8000bf4 <_Unwind_VRS_Pop+0x200>
 8000b68:	2b01      	cmp	r3, #1
 8000b6a:	d04d      	beq.n	8000c08 <_Unwind_VRS_Pop+0x214>
 8000b6c:	2e0f      	cmp	r6, #15
 8000b6e:	d806      	bhi.n	8000b7e <_Unwind_VRS_Pop+0x18a>
 8000b70:	a822      	add	r0, sp, #136	; 0x88
 8000b72:	9301      	str	r3, [sp, #4]
 8000b74:	f000 f87a 	bl	8000c6c <__gnu_Unwind_Save_VFP_D>
 8000b78:	9b01      	ldr	r3, [sp, #4]
 8000b7a:	2f00      	cmp	r7, #0
 8000b7c:	d0b6      	beq.n	8000aec <_Unwind_VRS_Pop+0xf8>
 8000b7e:	a802      	add	r0, sp, #8
 8000b80:	9301      	str	r3, [sp, #4]
 8000b82:	f000 f87b 	bl	8000c7c <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000b86:	9b01      	ldr	r3, [sp, #4]
 8000b88:	f1c6 0210 	rsb	r2, r6, #16
 8000b8c:	e7b0      	b.n	8000af0 <_Unwind_VRS_Pop+0xfc>
 8000b8e:	f022 0101 	bic.w	r1, r2, #1
 8000b92:	2b05      	cmp	r3, #5
 8000b94:	6021      	str	r1, [r4, #0]
 8000b96:	9301      	str	r3, [sp, #4]
 8000b98:	4620      	mov	r0, r4
 8000b9a:	d03b      	beq.n	8000c14 <_Unwind_VRS_Pop+0x220>
 8000b9c:	f022 0203 	bic.w	r2, r2, #3
 8000ba0:	f840 2b48 	str.w	r2, [r0], #72
 8000ba4:	f000 f85a 	bl	8000c5c <__gnu_Unwind_Save_VFP>
 8000ba8:	9b01      	ldr	r3, [sp, #4]
 8000baa:	e7d8      	b.n	8000b5e <_Unwind_VRS_Pop+0x16a>
 8000bac:	a822      	add	r0, sp, #136	; 0x88
 8000bae:	f000 f859 	bl	8000c64 <__gnu_Unwind_Restore_VFP_D>
 8000bb2:	e7c7      	b.n	8000b44 <_Unwind_VRS_Pop+0x150>
 8000bb4:	2f10      	cmp	r7, #16
 8000bb6:	d9ce      	bls.n	8000b56 <_Unwind_VRS_Pop+0x162>
 8000bb8:	3f10      	subs	r7, #16
 8000bba:	e7cd      	b.n	8000b58 <_Unwind_VRS_Pop+0x164>
 8000bbc:	f023 0310 	bic.w	r3, r3, #16
 8000bc0:	6023      	str	r3, [r4, #0]
 8000bc2:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8000bc6:	9201      	str	r2, [sp, #4]
 8000bc8:	f000 f8aa 	bl	8000d20 <__gnu_Unwind_Save_WMMXC>
 8000bcc:	9a01      	ldr	r2, [sp, #4]
 8000bce:	e72f      	b.n	8000a30 <_Unwind_VRS_Pop+0x3c>
 8000bd0:	3104      	adds	r1, #4
 8000bd2:	63a1      	str	r1, [r4, #56]	; 0x38
 8000bd4:	a822      	add	r0, sp, #136	; 0x88
 8000bd6:	f000 f83d 	bl	8000c54 <__gnu_Unwind_Restore_VFP>
 8000bda:	e7b7      	b.n	8000b4c <_Unwind_VRS_Pop+0x158>
 8000bdc:	2f00      	cmp	r7, #0
 8000bde:	d199      	bne.n	8000b14 <_Unwind_VRS_Pop+0x120>
 8000be0:	4601      	mov	r1, r0
 8000be2:	e7aa      	b.n	8000b3a <_Unwind_VRS_Pop+0x146>
 8000be4:	f023 0308 	bic.w	r3, r3, #8
 8000be8:	6023      	str	r3, [r4, #0]
 8000bea:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8000bee:	f000 f86b 	bl	8000cc8 <__gnu_Unwind_Save_WMMXD>
 8000bf2:	e742      	b.n	8000a7a <_Unwind_VRS_Pop+0x86>
 8000bf4:	4620      	mov	r0, r4
 8000bf6:	f022 0204 	bic.w	r2, r2, #4
 8000bfa:	f840 2bd0 	str.w	r2, [r0], #208
 8000bfe:	9301      	str	r3, [sp, #4]
 8000c00:	f000 f83c 	bl	8000c7c <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000c04:	9b01      	ldr	r3, [sp, #4]
 8000c06:	e7af      	b.n	8000b68 <_Unwind_VRS_Pop+0x174>
 8000c08:	a822      	add	r0, sp, #136	; 0x88
 8000c0a:	9301      	str	r3, [sp, #4]
 8000c0c:	f000 f826 	bl	8000c5c <__gnu_Unwind_Save_VFP>
 8000c10:	9b01      	ldr	r3, [sp, #4]
 8000c12:	e7b9      	b.n	8000b88 <_Unwind_VRS_Pop+0x194>
 8000c14:	f041 0102 	orr.w	r1, r1, #2
 8000c18:	f840 1b48 	str.w	r1, [r0], #72
 8000c1c:	f000 f826 	bl	8000c6c <__gnu_Unwind_Save_VFP_D>
 8000c20:	9b01      	ldr	r3, [sp, #4]
 8000c22:	e79c      	b.n	8000b5e <_Unwind_VRS_Pop+0x16a>
 8000c24:	2b01      	cmp	r3, #1
 8000c26:	d003      	beq.n	8000c30 <_Unwind_VRS_Pop+0x23c>
 8000c28:	2e0f      	cmp	r6, #15
 8000c2a:	f63f af5f 	bhi.w	8000aec <_Unwind_VRS_Pop+0xf8>
 8000c2e:	e79f      	b.n	8000b70 <_Unwind_VRS_Pop+0x17c>
 8000c30:	a822      	add	r0, sp, #136	; 0x88
 8000c32:	9301      	str	r3, [sp, #4]
 8000c34:	f000 f812 	bl	8000c5c <__gnu_Unwind_Save_VFP>
 8000c38:	9b01      	ldr	r3, [sp, #4]
 8000c3a:	e757      	b.n	8000aec <_Unwind_VRS_Pop+0xf8>

08000c3c <__restore_core_regs>:
 8000c3c:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8000c40:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8000c44:	469c      	mov	ip, r3
 8000c46:	46a6      	mov	lr, r4
 8000c48:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8000c4c:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8000c50:	46e5      	mov	sp, ip
 8000c52:	bd00      	pop	{pc}

08000c54 <__gnu_Unwind_Restore_VFP>:
 8000c54:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop

08000c5c <__gnu_Unwind_Save_VFP>:
 8000c5c:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop

08000c64 <__gnu_Unwind_Restore_VFP_D>:
 8000c64:	ec90 0b20 	vldmia	r0, {d0-d15}
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop

08000c6c <__gnu_Unwind_Save_VFP_D>:
 8000c6c:	ec80 0b20 	vstmia	r0, {d0-d15}
 8000c70:	4770      	bx	lr
 8000c72:	bf00      	nop

08000c74 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 8000c74:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop

08000c7c <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8000c7c:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop

08000c84 <__gnu_Unwind_Restore_WMMXD>:
 8000c84:	ecf0 0102 	ldfe	f0, [r0], #8
 8000c88:	ecf0 1102 	ldfe	f1, [r0], #8
 8000c8c:	ecf0 2102 	ldfe	f2, [r0], #8
 8000c90:	ecf0 3102 	ldfe	f3, [r0], #8
 8000c94:	ecf0 4102 	ldfe	f4, [r0], #8
 8000c98:	ecf0 5102 	ldfe	f5, [r0], #8
 8000c9c:	ecf0 6102 	ldfe	f6, [r0], #8
 8000ca0:	ecf0 7102 	ldfe	f7, [r0], #8
 8000ca4:	ecf0 8102 	ldfp	f0, [r0], #8
 8000ca8:	ecf0 9102 	ldfp	f1, [r0], #8
 8000cac:	ecf0 a102 	ldfp	f2, [r0], #8
 8000cb0:	ecf0 b102 	ldfp	f3, [r0], #8
 8000cb4:	ecf0 c102 	ldfp	f4, [r0], #8
 8000cb8:	ecf0 d102 	ldfp	f5, [r0], #8
 8000cbc:	ecf0 e102 	ldfp	f6, [r0], #8
 8000cc0:	ecf0 f102 	ldfp	f7, [r0], #8
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__gnu_Unwind_Save_WMMXD>:
 8000cc8:	ece0 0102 	stfe	f0, [r0], #8
 8000ccc:	ece0 1102 	stfe	f1, [r0], #8
 8000cd0:	ece0 2102 	stfe	f2, [r0], #8
 8000cd4:	ece0 3102 	stfe	f3, [r0], #8
 8000cd8:	ece0 4102 	stfe	f4, [r0], #8
 8000cdc:	ece0 5102 	stfe	f5, [r0], #8
 8000ce0:	ece0 6102 	stfe	f6, [r0], #8
 8000ce4:	ece0 7102 	stfe	f7, [r0], #8
 8000ce8:	ece0 8102 	stfp	f0, [r0], #8
 8000cec:	ece0 9102 	stfp	f1, [r0], #8
 8000cf0:	ece0 a102 	stfp	f2, [r0], #8
 8000cf4:	ece0 b102 	stfp	f3, [r0], #8
 8000cf8:	ece0 c102 	stfp	f4, [r0], #8
 8000cfc:	ece0 d102 	stfp	f5, [r0], #8
 8000d00:	ece0 e102 	stfp	f6, [r0], #8
 8000d04:	ece0 f102 	stfp	f7, [r0], #8
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop

08000d0c <__gnu_Unwind_Restore_WMMXC>:
 8000d0c:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8000d10:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8000d14:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8000d18:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop

08000d20 <__gnu_Unwind_Save_WMMXC>:
 8000d20:	fca0 8101 	stc2	1, cr8, [r0], #4
 8000d24:	fca0 9101 	stc2	1, cr9, [r0], #4
 8000d28:	fca0 a101 	stc2	1, cr10, [r0], #4
 8000d2c:	fca0 b101 	stc2	1, cr11, [r0], #4
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop

08000d34 <_Unwind_RaiseException>:
 8000d34:	46ec      	mov	ip, sp
 8000d36:	b500      	push	{lr}
 8000d38:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000d3c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000d40:	f04f 0300 	mov.w	r3, #0
 8000d44:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000d48:	a901      	add	r1, sp, #4
 8000d4a:	f7ff fbf3 	bl	8000534 <__gnu_Unwind_RaiseException>
 8000d4e:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000d52:	b012      	add	sp, #72	; 0x48
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop

08000d58 <_Unwind_Resume>:
 8000d58:	46ec      	mov	ip, sp
 8000d5a:	b500      	push	{lr}
 8000d5c:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000d60:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000d64:	f04f 0300 	mov.w	r3, #0
 8000d68:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000d6c:	a901      	add	r1, sp, #4
 8000d6e:	f7ff fc1b 	bl	80005a8 <__gnu_Unwind_Resume>
 8000d72:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000d76:	b012      	add	sp, #72	; 0x48
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop

08000d7c <_Unwind_Resume_or_Rethrow>:
 8000d7c:	46ec      	mov	ip, sp
 8000d7e:	b500      	push	{lr}
 8000d80:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000d84:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000d88:	f04f 0300 	mov.w	r3, #0
 8000d8c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000d90:	a901      	add	r1, sp, #4
 8000d92:	f7ff fc2b 	bl	80005ec <__gnu_Unwind_Resume_or_Rethrow>
 8000d96:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000d9a:	b012      	add	sp, #72	; 0x48
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop

08000da0 <_Unwind_ForcedUnwind>:
 8000da0:	46ec      	mov	ip, sp
 8000da2:	b500      	push	{lr}
 8000da4:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000da8:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000dac:	f04f 0300 	mov.w	r3, #0
 8000db0:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000db4:	ab01      	add	r3, sp, #4
 8000db6:	f7ff fbed 	bl	8000594 <__gnu_Unwind_ForcedUnwind>
 8000dba:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000dbe:	b012      	add	sp, #72	; 0x48
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop

08000dc4 <_Unwind_Backtrace>:
 8000dc4:	46ec      	mov	ip, sp
 8000dc6:	b500      	push	{lr}
 8000dc8:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000dcc:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000dd8:	aa01      	add	r2, sp, #4
 8000dda:	f7ff fc65 	bl	80006a8 <__gnu_Unwind_Backtrace>
 8000dde:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000de2:	b012      	add	sp, #72	; 0x48
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop

08000de8 <next_unwind_byte>:
 8000de8:	7a02      	ldrb	r2, [r0, #8]
 8000dea:	b91a      	cbnz	r2, 8000df4 <next_unwind_byte+0xc>
 8000dec:	7a43      	ldrb	r3, [r0, #9]
 8000dee:	b943      	cbnz	r3, 8000e02 <next_unwind_byte+0x1a>
 8000df0:	20b0      	movs	r0, #176	; 0xb0
 8000df2:	4770      	bx	lr
 8000df4:	6803      	ldr	r3, [r0, #0]
 8000df6:	3a01      	subs	r2, #1
 8000df8:	7202      	strb	r2, [r0, #8]
 8000dfa:	021a      	lsls	r2, r3, #8
 8000dfc:	6002      	str	r2, [r0, #0]
 8000dfe:	0e18      	lsrs	r0, r3, #24
 8000e00:	4770      	bx	lr
 8000e02:	6842      	ldr	r2, [r0, #4]
 8000e04:	3b01      	subs	r3, #1
 8000e06:	b410      	push	{r4}
 8000e08:	7243      	strb	r3, [r0, #9]
 8000e0a:	6813      	ldr	r3, [r2, #0]
 8000e0c:	2103      	movs	r1, #3
 8000e0e:	1d14      	adds	r4, r2, #4
 8000e10:	7201      	strb	r1, [r0, #8]
 8000e12:	021a      	lsls	r2, r3, #8
 8000e14:	6044      	str	r4, [r0, #4]
 8000e16:	6002      	str	r2, [r0, #0]
 8000e18:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000e1c:	0e18      	lsrs	r0, r3, #24
 8000e1e:	4770      	bx	lr

08000e20 <_Unwind_GetGR.constprop.0>:
 8000e20:	b500      	push	{lr}
 8000e22:	b085      	sub	sp, #20
 8000e24:	aa03      	add	r2, sp, #12
 8000e26:	2300      	movs	r3, #0
 8000e28:	9200      	str	r2, [sp, #0]
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	220c      	movs	r2, #12
 8000e2e:	f7ff fbed 	bl	800060c <_Unwind_VRS_Get>
 8000e32:	9803      	ldr	r0, [sp, #12]
 8000e34:	b005      	add	sp, #20
 8000e36:	f85d fb04 	ldr.w	pc, [sp], #4
 8000e3a:	bf00      	nop

08000e3c <unwind_UCB_from_context>:
 8000e3c:	e7f0      	b.n	8000e20 <_Unwind_GetGR.constprop.0>
 8000e3e:	bf00      	nop

08000e40 <__gnu_unwind_execute>:
 8000e40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000e44:	4606      	mov	r6, r0
 8000e46:	b085      	sub	sp, #20
 8000e48:	460f      	mov	r7, r1
 8000e4a:	f04f 0800 	mov.w	r8, #0
 8000e4e:	4638      	mov	r0, r7
 8000e50:	f7ff ffca 	bl	8000de8 <next_unwind_byte>
 8000e54:	28b0      	cmp	r0, #176	; 0xb0
 8000e56:	4604      	mov	r4, r0
 8000e58:	d023      	beq.n	8000ea2 <__gnu_unwind_execute+0x62>
 8000e5a:	0605      	lsls	r5, r0, #24
 8000e5c:	d427      	bmi.n	8000eae <__gnu_unwind_execute+0x6e>
 8000e5e:	2300      	movs	r3, #0
 8000e60:	f10d 090c 	add.w	r9, sp, #12
 8000e64:	4619      	mov	r1, r3
 8000e66:	0085      	lsls	r5, r0, #2
 8000e68:	220d      	movs	r2, #13
 8000e6a:	f8cd 9000 	str.w	r9, [sp]
 8000e6e:	4630      	mov	r0, r6
 8000e70:	f7ff fbcc 	bl	800060c <_Unwind_VRS_Get>
 8000e74:	b2ed      	uxtb	r5, r5
 8000e76:	9b03      	ldr	r3, [sp, #12]
 8000e78:	f8cd 9000 	str.w	r9, [sp]
 8000e7c:	0660      	lsls	r0, r4, #25
 8000e7e:	f105 0504 	add.w	r5, r5, #4
 8000e82:	bf4c      	ite	mi
 8000e84:	1b5d      	submi	r5, r3, r5
 8000e86:	18ed      	addpl	r5, r5, r3
 8000e88:	2300      	movs	r3, #0
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	220d      	movs	r2, #13
 8000e8e:	4630      	mov	r0, r6
 8000e90:	9503      	str	r5, [sp, #12]
 8000e92:	f7ff fbe1 	bl	8000658 <_Unwind_VRS_Set>
 8000e96:	4638      	mov	r0, r7
 8000e98:	f7ff ffa6 	bl	8000de8 <next_unwind_byte>
 8000e9c:	28b0      	cmp	r0, #176	; 0xb0
 8000e9e:	4604      	mov	r4, r0
 8000ea0:	d1db      	bne.n	8000e5a <__gnu_unwind_execute+0x1a>
 8000ea2:	f1b8 0f00 	cmp.w	r8, #0
 8000ea6:	f000 8095 	beq.w	8000fd4 <__gnu_unwind_execute+0x194>
 8000eaa:	2000      	movs	r0, #0
 8000eac:	e01c      	b.n	8000ee8 <__gnu_unwind_execute+0xa8>
 8000eae:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8000eb2:	2b80      	cmp	r3, #128	; 0x80
 8000eb4:	d05d      	beq.n	8000f72 <__gnu_unwind_execute+0x132>
 8000eb6:	2b90      	cmp	r3, #144	; 0x90
 8000eb8:	d019      	beq.n	8000eee <__gnu_unwind_execute+0xae>
 8000eba:	2ba0      	cmp	r3, #160	; 0xa0
 8000ebc:	d02c      	beq.n	8000f18 <__gnu_unwind_execute+0xd8>
 8000ebe:	2bb0      	cmp	r3, #176	; 0xb0
 8000ec0:	d03f      	beq.n	8000f42 <__gnu_unwind_execute+0x102>
 8000ec2:	2bc0      	cmp	r3, #192	; 0xc0
 8000ec4:	d06c      	beq.n	8000fa0 <__gnu_unwind_execute+0x160>
 8000ec6:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8000eca:	2bd0      	cmp	r3, #208	; 0xd0
 8000ecc:	d10b      	bne.n	8000ee6 <__gnu_unwind_execute+0xa6>
 8000ece:	f000 0207 	and.w	r2, r0, #7
 8000ed2:	3201      	adds	r2, #1
 8000ed4:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000ed8:	2305      	movs	r3, #5
 8000eda:	2101      	movs	r1, #1
 8000edc:	4630      	mov	r0, r6
 8000ede:	f7ff fd89 	bl	80009f4 <_Unwind_VRS_Pop>
 8000ee2:	2800      	cmp	r0, #0
 8000ee4:	d0b3      	beq.n	8000e4e <__gnu_unwind_execute+0xe>
 8000ee6:	2009      	movs	r0, #9
 8000ee8:	b005      	add	sp, #20
 8000eea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000eee:	f000 030d 	and.w	r3, r0, #13
 8000ef2:	2b0d      	cmp	r3, #13
 8000ef4:	d0f7      	beq.n	8000ee6 <__gnu_unwind_execute+0xa6>
 8000ef6:	ad03      	add	r5, sp, #12
 8000ef8:	2300      	movs	r3, #0
 8000efa:	f000 020f 	and.w	r2, r0, #15
 8000efe:	4619      	mov	r1, r3
 8000f00:	9500      	str	r5, [sp, #0]
 8000f02:	4630      	mov	r0, r6
 8000f04:	f7ff fb82 	bl	800060c <_Unwind_VRS_Get>
 8000f08:	2300      	movs	r3, #0
 8000f0a:	9500      	str	r5, [sp, #0]
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	220d      	movs	r2, #13
 8000f10:	4630      	mov	r0, r6
 8000f12:	f7ff fba1 	bl	8000658 <_Unwind_VRS_Set>
 8000f16:	e79a      	b.n	8000e4e <__gnu_unwind_execute+0xe>
 8000f18:	43c2      	mvns	r2, r0
 8000f1a:	f002 0307 	and.w	r3, r2, #7
 8000f1e:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8000f22:	411a      	asrs	r2, r3
 8000f24:	0701      	lsls	r1, r0, #28
 8000f26:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8000f2a:	f04f 0300 	mov.w	r3, #0
 8000f2e:	bf48      	it	mi
 8000f30:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8000f34:	4619      	mov	r1, r3
 8000f36:	4630      	mov	r0, r6
 8000f38:	f7ff fd5c 	bl	80009f4 <_Unwind_VRS_Pop>
 8000f3c:	2800      	cmp	r0, #0
 8000f3e:	d1d2      	bne.n	8000ee6 <__gnu_unwind_execute+0xa6>
 8000f40:	e785      	b.n	8000e4e <__gnu_unwind_execute+0xe>
 8000f42:	28b1      	cmp	r0, #177	; 0xb1
 8000f44:	d057      	beq.n	8000ff6 <__gnu_unwind_execute+0x1b6>
 8000f46:	28b2      	cmp	r0, #178	; 0xb2
 8000f48:	d068      	beq.n	800101c <__gnu_unwind_execute+0x1dc>
 8000f4a:	28b3      	cmp	r0, #179	; 0xb3
 8000f4c:	f000 8095 	beq.w	800107a <__gnu_unwind_execute+0x23a>
 8000f50:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8000f54:	2bb4      	cmp	r3, #180	; 0xb4
 8000f56:	d0c6      	beq.n	8000ee6 <__gnu_unwind_execute+0xa6>
 8000f58:	f000 0207 	and.w	r2, r0, #7
 8000f5c:	3201      	adds	r2, #1
 8000f5e:	2301      	movs	r3, #1
 8000f60:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000f64:	4619      	mov	r1, r3
 8000f66:	4630      	mov	r0, r6
 8000f68:	f7ff fd44 	bl	80009f4 <_Unwind_VRS_Pop>
 8000f6c:	2800      	cmp	r0, #0
 8000f6e:	d1ba      	bne.n	8000ee6 <__gnu_unwind_execute+0xa6>
 8000f70:	e76d      	b.n	8000e4e <__gnu_unwind_execute+0xe>
 8000f72:	4638      	mov	r0, r7
 8000f74:	f7ff ff38 	bl	8000de8 <next_unwind_byte>
 8000f78:	0224      	lsls	r4, r4, #8
 8000f7a:	4304      	orrs	r4, r0
 8000f7c:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8000f80:	d0b1      	beq.n	8000ee6 <__gnu_unwind_execute+0xa6>
 8000f82:	0124      	lsls	r4, r4, #4
 8000f84:	2300      	movs	r3, #0
 8000f86:	b2a2      	uxth	r2, r4
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4630      	mov	r0, r6
 8000f8c:	f7ff fd32 	bl	80009f4 <_Unwind_VRS_Pop>
 8000f90:	2800      	cmp	r0, #0
 8000f92:	d1a8      	bne.n	8000ee6 <__gnu_unwind_execute+0xa6>
 8000f94:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8000f98:	bf18      	it	ne
 8000f9a:	f04f 0801 	movne.w	r8, #1
 8000f9e:	e756      	b.n	8000e4e <__gnu_unwind_execute+0xe>
 8000fa0:	28c6      	cmp	r0, #198	; 0xc6
 8000fa2:	d07d      	beq.n	80010a0 <__gnu_unwind_execute+0x260>
 8000fa4:	28c7      	cmp	r0, #199	; 0xc7
 8000fa6:	f000 8086 	beq.w	80010b6 <__gnu_unwind_execute+0x276>
 8000faa:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8000fae:	2bc0      	cmp	r3, #192	; 0xc0
 8000fb0:	f000 8094 	beq.w	80010dc <__gnu_unwind_execute+0x29c>
 8000fb4:	28c8      	cmp	r0, #200	; 0xc8
 8000fb6:	f000 809f 	beq.w	80010f8 <__gnu_unwind_execute+0x2b8>
 8000fba:	28c9      	cmp	r0, #201	; 0xc9
 8000fbc:	d193      	bne.n	8000ee6 <__gnu_unwind_execute+0xa6>
 8000fbe:	4638      	mov	r0, r7
 8000fc0:	f7ff ff12 	bl	8000de8 <next_unwind_byte>
 8000fc4:	0302      	lsls	r2, r0, #12
 8000fc6:	f000 000f 	and.w	r0, r0, #15
 8000fca:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8000fce:	3001      	adds	r0, #1
 8000fd0:	4302      	orrs	r2, r0
 8000fd2:	e781      	b.n	8000ed8 <__gnu_unwind_execute+0x98>
 8000fd4:	ac03      	add	r4, sp, #12
 8000fd6:	4643      	mov	r3, r8
 8000fd8:	220e      	movs	r2, #14
 8000fda:	4641      	mov	r1, r8
 8000fdc:	9400      	str	r4, [sp, #0]
 8000fde:	4630      	mov	r0, r6
 8000fe0:	f7ff fb14 	bl	800060c <_Unwind_VRS_Get>
 8000fe4:	9400      	str	r4, [sp, #0]
 8000fe6:	4630      	mov	r0, r6
 8000fe8:	4643      	mov	r3, r8
 8000fea:	220f      	movs	r2, #15
 8000fec:	4641      	mov	r1, r8
 8000fee:	f7ff fb33 	bl	8000658 <_Unwind_VRS_Set>
 8000ff2:	4640      	mov	r0, r8
 8000ff4:	e778      	b.n	8000ee8 <__gnu_unwind_execute+0xa8>
 8000ff6:	4638      	mov	r0, r7
 8000ff8:	f7ff fef6 	bl	8000de8 <next_unwind_byte>
 8000ffc:	2800      	cmp	r0, #0
 8000ffe:	f43f af72 	beq.w	8000ee6 <__gnu_unwind_execute+0xa6>
 8001002:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001006:	f47f af6e 	bne.w	8000ee6 <__gnu_unwind_execute+0xa6>
 800100a:	4602      	mov	r2, r0
 800100c:	4619      	mov	r1, r3
 800100e:	4630      	mov	r0, r6
 8001010:	f7ff fcf0 	bl	80009f4 <_Unwind_VRS_Pop>
 8001014:	2800      	cmp	r0, #0
 8001016:	f47f af66 	bne.w	8000ee6 <__gnu_unwind_execute+0xa6>
 800101a:	e718      	b.n	8000e4e <__gnu_unwind_execute+0xe>
 800101c:	2300      	movs	r3, #0
 800101e:	f10d 090c 	add.w	r9, sp, #12
 8001022:	220d      	movs	r2, #13
 8001024:	4619      	mov	r1, r3
 8001026:	f8cd 9000 	str.w	r9, [sp]
 800102a:	4630      	mov	r0, r6
 800102c:	f7ff faee 	bl	800060c <_Unwind_VRS_Get>
 8001030:	4638      	mov	r0, r7
 8001032:	f7ff fed9 	bl	8000de8 <next_unwind_byte>
 8001036:	0602      	lsls	r2, r0, #24
 8001038:	f04f 0402 	mov.w	r4, #2
 800103c:	d50c      	bpl.n	8001058 <__gnu_unwind_execute+0x218>
 800103e:	9b03      	ldr	r3, [sp, #12]
 8001040:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8001044:	40a0      	lsls	r0, r4
 8001046:	4403      	add	r3, r0
 8001048:	4638      	mov	r0, r7
 800104a:	9303      	str	r3, [sp, #12]
 800104c:	f7ff fecc 	bl	8000de8 <next_unwind_byte>
 8001050:	0603      	lsls	r3, r0, #24
 8001052:	f104 0407 	add.w	r4, r4, #7
 8001056:	d4f2      	bmi.n	800103e <__gnu_unwind_execute+0x1fe>
 8001058:	9b03      	ldr	r3, [sp, #12]
 800105a:	f8cd 9000 	str.w	r9, [sp]
 800105e:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8001062:	40a2      	lsls	r2, r4
 8001064:	f503 7401 	add.w	r4, r3, #516	; 0x204
 8001068:	2300      	movs	r3, #0
 800106a:	4414      	add	r4, r2
 800106c:	4619      	mov	r1, r3
 800106e:	220d      	movs	r2, #13
 8001070:	4630      	mov	r0, r6
 8001072:	9403      	str	r4, [sp, #12]
 8001074:	f7ff faf0 	bl	8000658 <_Unwind_VRS_Set>
 8001078:	e6e9      	b.n	8000e4e <__gnu_unwind_execute+0xe>
 800107a:	4638      	mov	r0, r7
 800107c:	f7ff feb4 	bl	8000de8 <next_unwind_byte>
 8001080:	0301      	lsls	r1, r0, #12
 8001082:	f000 000f 	and.w	r0, r0, #15
 8001086:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 800108a:	1c42      	adds	r2, r0, #1
 800108c:	2301      	movs	r3, #1
 800108e:	430a      	orrs	r2, r1
 8001090:	4630      	mov	r0, r6
 8001092:	4619      	mov	r1, r3
 8001094:	f7ff fcae 	bl	80009f4 <_Unwind_VRS_Pop>
 8001098:	2800      	cmp	r0, #0
 800109a:	f47f af24 	bne.w	8000ee6 <__gnu_unwind_execute+0xa6>
 800109e:	e6d6      	b.n	8000e4e <__gnu_unwind_execute+0xe>
 80010a0:	4638      	mov	r0, r7
 80010a2:	f7ff fea1 	bl	8000de8 <next_unwind_byte>
 80010a6:	0301      	lsls	r1, r0, #12
 80010a8:	f000 000f 	and.w	r0, r0, #15
 80010ac:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 80010b0:	1c42      	adds	r2, r0, #1
 80010b2:	2303      	movs	r3, #3
 80010b4:	e7eb      	b.n	800108e <__gnu_unwind_execute+0x24e>
 80010b6:	4638      	mov	r0, r7
 80010b8:	f7ff fe96 	bl	8000de8 <next_unwind_byte>
 80010bc:	2800      	cmp	r0, #0
 80010be:	f43f af12 	beq.w	8000ee6 <__gnu_unwind_execute+0xa6>
 80010c2:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 80010c6:	f47f af0e 	bne.w	8000ee6 <__gnu_unwind_execute+0xa6>
 80010ca:	4602      	mov	r2, r0
 80010cc:	2104      	movs	r1, #4
 80010ce:	4630      	mov	r0, r6
 80010d0:	f7ff fc90 	bl	80009f4 <_Unwind_VRS_Pop>
 80010d4:	2800      	cmp	r0, #0
 80010d6:	f47f af06 	bne.w	8000ee6 <__gnu_unwind_execute+0xa6>
 80010da:	e6b8      	b.n	8000e4e <__gnu_unwind_execute+0xe>
 80010dc:	f000 020f 	and.w	r2, r0, #15
 80010e0:	3201      	adds	r2, #1
 80010e2:	2303      	movs	r3, #3
 80010e4:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 80010e8:	4619      	mov	r1, r3
 80010ea:	4630      	mov	r0, r6
 80010ec:	f7ff fc82 	bl	80009f4 <_Unwind_VRS_Pop>
 80010f0:	2800      	cmp	r0, #0
 80010f2:	f47f aef8 	bne.w	8000ee6 <__gnu_unwind_execute+0xa6>
 80010f6:	e6aa      	b.n	8000e4e <__gnu_unwind_execute+0xe>
 80010f8:	4638      	mov	r0, r7
 80010fa:	f7ff fe75 	bl	8000de8 <next_unwind_byte>
 80010fe:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8001102:	f000 030f 	and.w	r3, r0, #15
 8001106:	3210      	adds	r2, #16
 8001108:	3301      	adds	r3, #1
 800110a:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 800110e:	e6e3      	b.n	8000ed8 <__gnu_unwind_execute+0x98>

08001110 <__gnu_unwind_frame>:
 8001110:	b510      	push	{r4, lr}
 8001112:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001114:	b084      	sub	sp, #16
 8001116:	685a      	ldr	r2, [r3, #4]
 8001118:	2003      	movs	r0, #3
 800111a:	f88d 000c 	strb.w	r0, [sp, #12]
 800111e:	79dc      	ldrb	r4, [r3, #7]
 8001120:	f88d 400d 	strb.w	r4, [sp, #13]
 8001124:	0212      	lsls	r2, r2, #8
 8001126:	3308      	adds	r3, #8
 8001128:	4608      	mov	r0, r1
 800112a:	a901      	add	r1, sp, #4
 800112c:	9201      	str	r2, [sp, #4]
 800112e:	9302      	str	r3, [sp, #8]
 8001130:	f7ff fe86 	bl	8000e40 <__gnu_unwind_execute>
 8001134:	b004      	add	sp, #16
 8001136:	bd10      	pop	{r4, pc}

08001138 <_Unwind_GetRegionStart>:
 8001138:	b508      	push	{r3, lr}
 800113a:	f7ff fe7f 	bl	8000e3c <unwind_UCB_from_context>
 800113e:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8001140:	bd08      	pop	{r3, pc}
 8001142:	bf00      	nop

08001144 <_Unwind_GetLanguageSpecificData>:
 8001144:	b508      	push	{r3, lr}
 8001146:	f7ff fe79 	bl	8000e3c <unwind_UCB_from_context>
 800114a:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 800114c:	79c3      	ldrb	r3, [r0, #7]
 800114e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8001152:	3008      	adds	r0, #8
 8001154:	bd08      	pop	{r3, pc}
 8001156:	bf00      	nop

08001158 <_Unwind_GetTextRelBase>:
 8001158:	b508      	push	{r3, lr}
 800115a:	f003 fb73 	bl	8004844 <abort>
 800115e:	bf00      	nop

08001160 <_Unwind_GetDataRelBase>:
 8001160:	b508      	push	{r3, lr}
 8001162:	f7ff fff9 	bl	8001158 <_Unwind_GetTextRelBase>
 8001166:	bf00      	nop

08001168 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001168:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800116a:	4a0e      	ldr	r2, [pc, #56]	; (80011a4 <HAL_InitTick+0x3c>)
 800116c:	4b0e      	ldr	r3, [pc, #56]	; (80011a8 <HAL_InitTick+0x40>)
 800116e:	7812      	ldrb	r2, [r2, #0]
 8001170:	681b      	ldr	r3, [r3, #0]
{
 8001172:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001174:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001178:	fbb0 f0f2 	udiv	r0, r0, r2
 800117c:	fbb3 f0f0 	udiv	r0, r3, r0
 8001180:	f000 f9c4 	bl	800150c <HAL_SYSTICK_Config>
 8001184:	b908      	cbnz	r0, 800118a <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001186:	2d0f      	cmp	r5, #15
 8001188:	d901      	bls.n	800118e <HAL_InitTick+0x26>
    return HAL_ERROR;
 800118a:	2001      	movs	r0, #1
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
}
 800118c:	bd38      	pop	{r3, r4, r5, pc}
 800118e:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001190:	4602      	mov	r2, r0
 8001192:	4629      	mov	r1, r5
 8001194:	f04f 30ff 	mov.w	r0, #4294967295
 8001198:	f000 f982 	bl	80014a0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800119c:	4b03      	ldr	r3, [pc, #12]	; (80011ac <HAL_InitTick+0x44>)
 800119e:	4620      	mov	r0, r4
 80011a0:	601d      	str	r5, [r3, #0]
 80011a2:	bd38      	pop	{r3, r4, r5, pc}
 80011a4:	20000000 	.word	0x20000000
 80011a8:	20000008 	.word	0x20000008
 80011ac:	20000004 	.word	0x20000004

080011b0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011b0:	4a07      	ldr	r2, [pc, #28]	; (80011d0 <HAL_Init+0x20>)
{
 80011b2:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011b4:	6813      	ldr	r3, [r2, #0]
 80011b6:	f043 0310 	orr.w	r3, r3, #16
 80011ba:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011bc:	2003      	movs	r0, #3
 80011be:	f000 f95d 	bl	800147c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80011c2:	2000      	movs	r0, #0
 80011c4:	f7ff ffd0 	bl	8001168 <HAL_InitTick>
  HAL_MspInit();
 80011c8:	f001 ffc6 	bl	8003158 <HAL_MspInit>
}
 80011cc:	2000      	movs	r0, #0
 80011ce:	bd08      	pop	{r3, pc}
 80011d0:	40022000 	.word	0x40022000

080011d4 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80011d4:	4a03      	ldr	r2, [pc, #12]	; (80011e4 <HAL_IncTick+0x10>)
 80011d6:	4b04      	ldr	r3, [pc, #16]	; (80011e8 <HAL_IncTick+0x14>)
 80011d8:	6811      	ldr	r1, [r2, #0]
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	440b      	add	r3, r1
 80011de:	6013      	str	r3, [r2, #0]
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	200000c0 	.word	0x200000c0
 80011e8:	20000000 	.word	0x20000000

080011ec <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 80011ec:	4b01      	ldr	r3, [pc, #4]	; (80011f4 <HAL_GetTick+0x8>)
 80011ee:	6818      	ldr	r0, [r3, #0]
}
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	200000c0 	.word	0x200000c0

080011f8 <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80011f8:	2800      	cmp	r0, #0
 80011fa:	d07c      	beq.n	80012f6 <HAL_CAN_Init+0xfe>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 80011fc:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 8001200:	b570      	push	{r4, r5, r6, lr}
 8001202:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001204:	2b00      	cmp	r3, #0
 8001206:	d073      	beq.n	80012f0 <HAL_CAN_Init+0xf8>
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001208:	6822      	ldr	r2, [r4, #0]
 800120a:	6813      	ldr	r3, [r2, #0]
 800120c:	f023 0302 	bic.w	r3, r3, #2
 8001210:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001212:	f7ff ffeb 	bl	80011ec <HAL_GetTick>
 8001216:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001218:	e004      	b.n	8001224 <HAL_CAN_Init+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800121a:	f7ff ffe7 	bl	80011ec <HAL_GetTick>
 800121e:	1b40      	subs	r0, r0, r5
 8001220:	280a      	cmp	r0, #10
 8001222:	d85c      	bhi.n	80012de <HAL_CAN_Init+0xe6>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001224:	6823      	ldr	r3, [r4, #0]
 8001226:	685a      	ldr	r2, [r3, #4]
 8001228:	0791      	lsls	r1, r2, #30
 800122a:	d4f6      	bmi.n	800121a <HAL_CAN_Init+0x22>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	f042 0201 	orr.w	r2, r2, #1
 8001232:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001234:	f7ff ffda 	bl	80011ec <HAL_GetTick>
 8001238:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800123a:	e004      	b.n	8001246 <HAL_CAN_Init+0x4e>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800123c:	f7ff ffd6 	bl	80011ec <HAL_GetTick>
 8001240:	1b40      	subs	r0, r0, r5
 8001242:	280a      	cmp	r0, #10
 8001244:	d84b      	bhi.n	80012de <HAL_CAN_Init+0xe6>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001246:	6823      	ldr	r3, [r4, #0]
 8001248:	685a      	ldr	r2, [r3, #4]
 800124a:	07d2      	lsls	r2, r2, #31
 800124c:	d5f6      	bpl.n	800123c <HAL_CAN_Init+0x44>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800124e:	7e22      	ldrb	r2, [r4, #24]
 8001250:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	bf0c      	ite	eq
 8001256:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800125a:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 800125e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001260:	7e62      	ldrb	r2, [r4, #25]
 8001262:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	bf0c      	ite	eq
 8001268:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800126c:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 8001270:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001272:	7ea2      	ldrb	r2, [r4, #26]
 8001274:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001276:	681a      	ldr	r2, [r3, #0]
 8001278:	bf0c      	ite	eq
 800127a:	f042 0220 	orreq.w	r2, r2, #32
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800127e:	f022 0220 	bicne.w	r2, r2, #32
 8001282:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001284:	7ee2      	ldrb	r2, [r4, #27]
 8001286:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001288:	681a      	ldr	r2, [r3, #0]
 800128a:	bf0c      	ite	eq
 800128c:	f022 0210 	biceq.w	r2, r2, #16
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001290:	f042 0210 	orrne.w	r2, r2, #16
 8001294:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001296:	7f22      	ldrb	r2, [r4, #28]
 8001298:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800129a:	681a      	ldr	r2, [r3, #0]
 800129c:	bf0c      	ite	eq
 800129e:	f042 0208 	orreq.w	r2, r2, #8
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80012a2:	f022 0208 	bicne.w	r2, r2, #8
 80012a6:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80012a8:	7f62      	ldrb	r2, [r4, #29]
 80012aa:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	bf0c      	ite	eq
 80012b0:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80012b4:	f022 0204 	bicne.w	r2, r2, #4
 80012b8:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80012ba:	68a2      	ldr	r2, [r4, #8]
 80012bc:	68e6      	ldr	r6, [r4, #12]
 80012be:	6925      	ldr	r5, [r4, #16]
 80012c0:	6960      	ldr	r0, [r4, #20]
 80012c2:	6861      	ldr	r1, [r4, #4]
 80012c4:	4332      	orrs	r2, r6
 80012c6:	432a      	orrs	r2, r5
 80012c8:	4302      	orrs	r2, r0
 80012ca:	3901      	subs	r1, #1
 80012cc:	430a      	orrs	r2, r1

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80012ce:	2501      	movs	r5, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80012d0:	2100      	movs	r1, #0
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80012d2:	61da      	str	r2, [r3, #28]

  /* Return function status */
  return HAL_OK;
 80012d4:	4608      	mov	r0, r1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80012d6:	6261      	str	r1, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 80012d8:	f884 5020 	strb.w	r5, [r4, #32]
  return HAL_OK;
 80012dc:	bd70      	pop	{r4, r5, r6, pc}
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80012de:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 80012e0:	2205      	movs	r2, #5
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80012e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012e6:	6263      	str	r3, [r4, #36]	; 0x24
      return HAL_ERROR;
 80012e8:	2001      	movs	r0, #1
      hcan->State = HAL_CAN_STATE_ERROR;
 80012ea:	f884 2020 	strb.w	r2, [r4, #32]
      return HAL_ERROR;
 80012ee:	bd70      	pop	{r4, r5, r6, pc}
    HAL_CAN_MspInit(hcan);
 80012f0:	f001 fdb4 	bl	8002e5c <HAL_CAN_MspInit>
 80012f4:	e788      	b.n	8001208 <HAL_CAN_Init+0x10>
    return HAL_ERROR;
 80012f6:	2001      	movs	r0, #1
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop

080012fc <HAL_CAN_ConfigFilter>:
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 80012fc:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 8001300:	3b01      	subs	r3, #1
 8001302:	2b01      	cmp	r3, #1
 8001304:	d905      	bls.n	8001312 <HAL_CAN_ConfigFilter+0x16>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001306:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001308:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800130c:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800130e:	2001      	movs	r0, #1
 8001310:	4770      	bx	lr
  CAN_TypeDef *can_ip = hcan->Instance;
 8001312:	6803      	ldr	r3, [r0, #0]
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001314:	6948      	ldr	r0, [r1, #20]
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001316:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800131a:	f042 0201 	orr.w	r2, r2, #1
{
 800131e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001322:	69ce      	ldr	r6, [r1, #28]
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001324:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001328:	2501      	movs	r5, #1
 800132a:	f000 021f 	and.w	r2, r0, #31
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800132e:	f8d3 421c 	ldr.w	r4, [r3, #540]	; 0x21c
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001332:	fa05 f202 	lsl.w	r2, r5, r2
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001336:	43d5      	mvns	r5, r2
 8001338:	402c      	ands	r4, r5
 800133a:	f8c3 421c 	str.w	r4, [r3, #540]	; 0x21c
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800133e:	b3b6      	cbz	r6, 80013ae <HAL_CAN_ConfigFilter+0xb2>
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001340:	2e01      	cmp	r6, #1
 8001342:	d115      	bne.n	8001370 <HAL_CAN_ConfigFilter+0x74>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001344:	f8d3 620c 	ldr.w	r6, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001348:	680f      	ldr	r7, [r1, #0]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800134a:	f8b1 c004 	ldrh.w	ip, [r1, #4]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800134e:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
 8001352:	eb03 04c0 	add.w	r4, r3, r0, lsl #3
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001356:	ea42 0006 	orr.w	r0, r2, r6
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800135a:	688e      	ldr	r6, [r1, #8]
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800135c:	f8c3 020c 	str.w	r0, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001360:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001364:	ea4e 4606 	orr.w	r6, lr, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001368:	f8c4 7240 	str.w	r7, [r4, #576]	; 0x240
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800136c:	f8c4 6244 	str.w	r6, [r4, #580]	; 0x244
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001370:	6988      	ldr	r0, [r1, #24]
 8001372:	bba0      	cbnz	r0, 80013de <HAL_CAN_ConfigFilter+0xe2>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001374:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 8001378:	4028      	ands	r0, r5
 800137a:	f8c3 0204 	str.w	r0, [r3, #516]	; 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800137e:	6908      	ldr	r0, [r1, #16]
 8001380:	bba8      	cbnz	r0, 80013ee <HAL_CAN_ConfigFilter+0xf2>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001382:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 8001386:	4028      	ands	r0, r5
 8001388:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800138c:	6a09      	ldr	r1, [r1, #32]
 800138e:	2901      	cmp	r1, #1
 8001390:	d104      	bne.n	800139c <HAL_CAN_ConfigFilter+0xa0>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001392:	f8d3 121c 	ldr.w	r1, [r3, #540]	; 0x21c
 8001396:	430a      	orrs	r2, r1
 8001398:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800139c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80013a0:	f022 0201 	bic.w	r2, r2, #1
 80013a4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    return HAL_OK;
 80013a8:	2000      	movs	r0, #0
 80013aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80013ae:	f8d3 720c 	ldr.w	r7, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80013b2:	68ce      	ldr	r6, [r1, #12]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80013b4:	f8b1 e004 	ldrh.w	lr, [r1, #4]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80013b8:	880c      	ldrh	r4, [r1, #0]
 80013ba:	eb03 08c0 	add.w	r8, r3, r0, lsl #3
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80013be:	ea05 0007 	and.w	r0, r5, r7
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80013c2:	688f      	ldr	r7, [r1, #8]
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80013c4:	f8c3 020c 	str.w	r0, [r3, #524]	; 0x20c
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80013c8:	6988      	ldr	r0, [r1, #24]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80013ca:	ea4e 4606 	orr.w	r6, lr, r6, lsl #16
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80013ce:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80013d2:	f8c8 6240 	str.w	r6, [r8, #576]	; 0x240
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80013d6:	f8c8 4244 	str.w	r4, [r8, #580]	; 0x244
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80013da:	2800      	cmp	r0, #0
 80013dc:	d0ca      	beq.n	8001374 <HAL_CAN_ConfigFilter+0x78>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80013de:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 80013e2:	4310      	orrs	r0, r2
 80013e4:	f8c3 0204 	str.w	r0, [r3, #516]	; 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80013e8:	6908      	ldr	r0, [r1, #16]
 80013ea:	2800      	cmp	r0, #0
 80013ec:	d0c9      	beq.n	8001382 <HAL_CAN_ConfigFilter+0x86>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80013ee:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 80013f2:	4310      	orrs	r0, r2
 80013f4:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214
 80013f8:	e7c8      	b.n	800138c <HAL_CAN_ConfigFilter+0x90>
 80013fa:	bf00      	nop

080013fc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80013fc:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80013fe:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001402:	2b01      	cmp	r3, #1
 8001404:	d005      	beq.n	8001412 <HAL_CAN_Start+0x16>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001406:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001408:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800140c:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800140e:	2001      	movs	r0, #1
  }
}
 8001410:	bd38      	pop	{r3, r4, r5, pc}
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001412:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001414:	2302      	movs	r3, #2
 8001416:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800141a:	6813      	ldr	r3, [r2, #0]
 800141c:	f023 0301 	bic.w	r3, r3, #1
 8001420:	6013      	str	r3, [r2, #0]
 8001422:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();
 8001424:	f7ff fee2 	bl	80011ec <HAL_GetTick>
 8001428:	4605      	mov	r5, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800142a:	e004      	b.n	8001436 <HAL_CAN_Start+0x3a>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800142c:	f7ff fede 	bl	80011ec <HAL_GetTick>
 8001430:	1b40      	subs	r0, r0, r5
 8001432:	280a      	cmp	r0, #10
 8001434:	d807      	bhi.n	8001446 <HAL_CAN_Start+0x4a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001436:	6823      	ldr	r3, [r4, #0]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	f013 0301 	ands.w	r3, r3, #1
 800143e:	d1f5      	bne.n	800142c <HAL_CAN_Start+0x30>
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001440:	6263      	str	r3, [r4, #36]	; 0x24
    return HAL_OK;
 8001442:	4618      	mov	r0, r3
 8001444:	bd38      	pop	{r3, r4, r5, pc}
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001446:	6a63      	ldr	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8001448:	2205      	movs	r2, #5
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800144a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800144e:	6263      	str	r3, [r4, #36]	; 0x24
        return HAL_ERROR;
 8001450:	2001      	movs	r0, #1
        hcan->State = HAL_CAN_STATE_ERROR;
 8001452:	f884 2020 	strb.w	r2, [r4, #32]
        return HAL_ERROR;
 8001456:	bd38      	pop	{r3, r4, r5, pc}

08001458 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8001458:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800145c:	3b01      	subs	r3, #1
 800145e:	2b01      	cmp	r3, #1
 8001460:	d905      	bls.n	800146e <HAL_CAN_ActivateNotification+0x16>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001462:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001464:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001468:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800146a:	2001      	movs	r0, #1
  }
}
 800146c:	4770      	bx	lr
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800146e:	6802      	ldr	r2, [r0, #0]
 8001470:	6953      	ldr	r3, [r2, #20]
 8001472:	4319      	orrs	r1, r3
 8001474:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 8001476:	2000      	movs	r0, #0
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop

0800147c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800147c:	4a07      	ldr	r2, [pc, #28]	; (800149c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800147e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001480:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 8001484:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001486:	0200      	lsls	r0, r0, #8
 8001488:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800148c:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8001490:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8001494:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001496:	60d3      	str	r3, [r2, #12]
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	e000ed00 	.word	0xe000ed00

080014a0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014a0:	4b18      	ldr	r3, [pc, #96]	; (8001504 <HAL_NVIC_SetPriority+0x64>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014a2:	b470      	push	{r4, r5, r6}
 80014a4:	68dc      	ldr	r4, [r3, #12]
 80014a6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014aa:	f1c4 0607 	rsb	r6, r4, #7
 80014ae:	2e04      	cmp	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014b0:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014b4:	bf28      	it	cs
 80014b6:	2604      	movcs	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014b8:	2b06      	cmp	r3, #6
 80014ba:	d917      	bls.n	80014ec <HAL_NVIC_SetPriority+0x4c>
 80014bc:	3c03      	subs	r4, #3
 80014be:	2501      	movs	r5, #1
 80014c0:	40a5      	lsls	r5, r4
 80014c2:	3d01      	subs	r5, #1
 80014c4:	402a      	ands	r2, r5

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014c6:	2301      	movs	r3, #1
 80014c8:	40b3      	lsls	r3, r6
 80014ca:	3b01      	subs	r3, #1
 80014cc:	4019      	ands	r1, r3
 80014ce:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) < 0)
 80014d0:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014d2:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) < 0)
 80014d6:	db0c      	blt.n	80014f2 <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014d8:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80014dc:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80014e0:	0109      	lsls	r1, r1, #4
 80014e2:	b2c9      	uxtb	r1, r1
 80014e4:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80014e8:	bc70      	pop	{r4, r5, r6}
 80014ea:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014ec:	2200      	movs	r2, #0
 80014ee:	4614      	mov	r4, r2
 80014f0:	e7e9      	b.n	80014c6 <HAL_NVIC_SetPriority+0x26>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014f2:	4b05      	ldr	r3, [pc, #20]	; (8001508 <HAL_NVIC_SetPriority+0x68>)
 80014f4:	f000 000f 	and.w	r0, r0, #15
 80014f8:	0109      	lsls	r1, r1, #4
 80014fa:	4403      	add	r3, r0
 80014fc:	b2c9      	uxtb	r1, r1
 80014fe:	7619      	strb	r1, [r3, #24]
 8001500:	bc70      	pop	{r4, r5, r6}
 8001502:	4770      	bx	lr
 8001504:	e000ed00 	.word	0xe000ed00
 8001508:	e000ecfc 	.word	0xe000ecfc

0800150c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800150c:	3801      	subs	r0, #1
 800150e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001512:	d20e      	bcs.n	8001532 <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001514:	4b08      	ldr	r3, [pc, #32]	; (8001538 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001516:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001518:	4c08      	ldr	r4, [pc, #32]	; (800153c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800151a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800151c:	20f0      	movs	r0, #240	; 0xf0
 800151e:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001522:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001524:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001526:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001528:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800152a:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 800152c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001530:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001532:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	e000e010 	.word	0xe000e010
 800153c:	e000ed00 	.word	0xe000ed00

08001540 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001540:	468c      	mov	ip, r1
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001542:	6809      	ldr	r1, [r1, #0]
 8001544:	2900      	cmp	r1, #0
 8001546:	f000 80d9 	beq.w	80016fc <HAL_GPIO_Init+0x1bc>
{
 800154a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800154e:	f8df e1c0 	ldr.w	lr, [pc, #448]	; 8001710 <HAL_GPIO_Init+0x1d0>
{
 8001552:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001554:	2500      	movs	r5, #0
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001556:	f04f 0801 	mov.w	r8, #1
 800155a:	e079      	b.n	8001650 <HAL_GPIO_Init+0x110>
 800155c:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001560:	2303      	movs	r3, #3
      temp = GPIOx->MODER;
 8001562:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001566:	fa03 f309 	lsl.w	r3, r3, r9
 800156a:	43db      	mvns	r3, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800156c:	f004 0603 	and.w	r6, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001570:	ea0b 0b03 	and.w	fp, fp, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001574:	fa06 f609 	lsl.w	r6, r6, r9
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001578:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800157c:	ea46 060b 	orr.w	r6, r6, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001580:	f1ba 0f01 	cmp.w	sl, #1
      GPIOx->MODER = temp;
 8001584:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001586:	f240 8098 	bls.w	80016ba <HAL_GPIO_Init+0x17a>
      temp = GPIOx->PUPDR;
 800158a:	68c6      	ldr	r6, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800158c:	f8dc 2008 	ldr.w	r2, [ip, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001590:	4033      	ands	r3, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001592:	fa02 f209 	lsl.w	r2, r2, r9
 8001596:	431a      	orrs	r2, r3
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001598:	00e3      	lsls	r3, r4, #3
      GPIOx->PUPDR = temp;
 800159a:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800159c:	d554      	bpl.n	8001648 <HAL_GPIO_Init+0x108>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800159e:	4b58      	ldr	r3, [pc, #352]	; (8001700 <HAL_GPIO_Init+0x1c0>)
 80015a0:	4a57      	ldr	r2, [pc, #348]	; (8001700 <HAL_GPIO_Init+0x1c0>)
 80015a2:	699b      	ldr	r3, [r3, #24]
 80015a4:	f043 0301 	orr.w	r3, r3, #1
 80015a8:	6193      	str	r3, [r2, #24]
 80015aa:	6993      	ldr	r3, [r2, #24]
 80015ac:	f025 0603 	bic.w	r6, r5, #3
 80015b0:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 80015b4:	f003 0301 	and.w	r3, r3, #1
 80015b8:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 80015bc:	9301      	str	r3, [sp, #4]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80015be:	f005 0303 	and.w	r3, r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015c2:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 80015c4:	68b2      	ldr	r2, [r6, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80015c6:	009b      	lsls	r3, r3, #2
 80015c8:	f04f 090f 	mov.w	r9, #15
 80015cc:	fa09 f903 	lsl.w	r9, r9, r3
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80015d0:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80015d4:	ea22 0a09 	bic.w	sl, r2, r9
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80015d8:	f000 8086 	beq.w	80016e8 <HAL_GPIO_Init+0x1a8>
 80015dc:	4a49      	ldr	r2, [pc, #292]	; (8001704 <HAL_GPIO_Init+0x1c4>)
 80015de:	4290      	cmp	r0, r2
 80015e0:	f000 8084 	beq.w	80016ec <HAL_GPIO_Init+0x1ac>
 80015e4:	4a48      	ldr	r2, [pc, #288]	; (8001708 <HAL_GPIO_Init+0x1c8>)
 80015e6:	4290      	cmp	r0, r2
 80015e8:	f000 8083 	beq.w	80016f2 <HAL_GPIO_Init+0x1b2>
 80015ec:	4a47      	ldr	r2, [pc, #284]	; (800170c <HAL_GPIO_Init+0x1cc>)
 80015ee:	4290      	cmp	r0, r2
 80015f0:	bf0b      	itete	eq
 80015f2:	f04f 0903 	moveq.w	r9, #3
 80015f6:	2205      	movne	r2, #5
 80015f8:	fa09 f303 	lsleq.w	r3, r9, r3
 80015fc:	fa02 f303 	lslne.w	r3, r2, r3
 8001600:	ea43 030a 	orr.w	r3, r3, sl
        SYSCFG->EXTICR[position >> 2] = temp;
 8001604:	60b3      	str	r3, [r6, #8]
        temp = EXTI->IMR;
 8001606:	f8de 3000 	ldr.w	r3, [lr]
        temp &= ~((uint32_t)iocurrent);
 800160a:	43fa      	mvns	r2, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800160c:	03e6      	lsls	r6, r4, #15
        temp &= ~((uint32_t)iocurrent);
 800160e:	bf54      	ite	pl
 8001610:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8001612:	433b      	orrmi	r3, r7
        }
        EXTI->IMR = temp;
 8001614:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 8001618:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800161c:	03a6      	lsls	r6, r4, #14
        temp &= ~((uint32_t)iocurrent);
 800161e:	bf54      	ite	pl
 8001620:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8001622:	433b      	orrmi	r3, r7
        }
        EXTI->EMR = temp;
 8001624:	f8ce 3004 	str.w	r3, [lr, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001628:	f8de 3008 	ldr.w	r3, [lr, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800162c:	02e6      	lsls	r6, r4, #11
        temp &= ~((uint32_t)iocurrent);
 800162e:	bf54      	ite	pl
 8001630:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8001632:	433b      	orrmi	r3, r7
        }
        EXTI->RTSR = temp;
 8001634:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 8001638:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800163c:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 800163e:	bf54      	ite	pl
 8001640:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8001642:	433b      	orrmi	r3, r7
        }
        EXTI->FTSR = temp;
 8001644:	f8ce 300c 	str.w	r3, [lr, #12]
      }
    }
    
    position++;
 8001648:	3501      	adds	r5, #1
  while (((GPIO_Init->Pin) >> position) != RESET)
 800164a:	fa31 f305 	lsrs.w	r3, r1, r5
 800164e:	d048      	beq.n	80016e2 <HAL_GPIO_Init+0x1a2>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001650:	fa08 f205 	lsl.w	r2, r8, r5
    if(iocurrent)
 8001654:	ea12 0701 	ands.w	r7, r2, r1
 8001658:	d0f6      	beq.n	8001648 <HAL_GPIO_Init+0x108>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800165a:	f8dc 4004 	ldr.w	r4, [ip, #4]
 800165e:	f024 0a10 	bic.w	sl, r4, #16
 8001662:	f1ba 0f02 	cmp.w	sl, #2
 8001666:	f47f af79 	bne.w	800155c <HAL_GPIO_Init+0x1c>
        temp = GPIOx->AFR[position >> 3];
 800166a:	ea4f 09d5 	mov.w	r9, r5, lsr #3
 800166e:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001672:	f005 0307 	and.w	r3, r5, #7
        temp = GPIOx->AFR[position >> 3];
 8001676:	f8d9 6020 	ldr.w	r6, [r9, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800167a:	009b      	lsls	r3, r3, #2
 800167c:	f04f 0a0f 	mov.w	sl, #15
 8001680:	fa0a fb03 	lsl.w	fp, sl, r3
 8001684:	ea26 0a0b 	bic.w	sl, r6, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001688:	f8dc 6010 	ldr.w	r6, [ip, #16]
 800168c:	fa06 f303 	lsl.w	r3, r6, r3
 8001690:	ea43 030a 	orr.w	r3, r3, sl
        GPIOx->AFR[position >> 3] = temp;
 8001694:	f8c9 3020 	str.w	r3, [r9, #32]
 8001698:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800169c:	2303      	movs	r3, #3
      temp = GPIOx->MODER;
 800169e:	f8d0 a000 	ldr.w	sl, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80016a2:	fa03 f309 	lsl.w	r3, r3, r9
 80016a6:	43db      	mvns	r3, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80016a8:	f004 0603 	and.w	r6, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80016ac:	ea03 0a0a 	and.w	sl, r3, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80016b0:	fa06 f609 	lsl.w	r6, r6, r9
 80016b4:	ea46 060a 	orr.w	r6, r6, sl
      GPIOx->MODER = temp;
 80016b8:	6006      	str	r6, [r0, #0]
        temp = GPIOx->OSPEEDR;
 80016ba:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80016bc:	ea06 0a03 	and.w	sl, r6, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016c0:	f8dc 600c 	ldr.w	r6, [ip, #12]
 80016c4:	fa06 f609 	lsl.w	r6, r6, r9
 80016c8:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OSPEEDR = temp;
 80016cc:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 80016ce:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80016d2:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016d6:	ea2a 0202 	bic.w	r2, sl, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80016da:	40ae      	lsls	r6, r5
 80016dc:	4316      	orrs	r6, r2
        GPIOx->OTYPER = temp;
 80016de:	6046      	str	r6, [r0, #4]
 80016e0:	e753      	b.n	800158a <HAL_GPIO_Init+0x4a>
  }
}
 80016e2:	b003      	add	sp, #12
 80016e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80016e8:	2300      	movs	r3, #0
 80016ea:	e789      	b.n	8001600 <HAL_GPIO_Init+0xc0>
 80016ec:	fa08 f303 	lsl.w	r3, r8, r3
 80016f0:	e786      	b.n	8001600 <HAL_GPIO_Init+0xc0>
 80016f2:	f04f 0902 	mov.w	r9, #2
 80016f6:	fa09 f303 	lsl.w	r3, r9, r3
 80016fa:	e781      	b.n	8001600 <HAL_GPIO_Init+0xc0>
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	40021000 	.word	0x40021000
 8001704:	48000400 	.word	0x48000400
 8001708:	48000800 	.word	0x48000800
 800170c:	48000c00 	.word	0x48000c00
 8001710:	40010400 	.word	0x40010400

08001714 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001714:	b90a      	cbnz	r2, 800171a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001716:	6281      	str	r1, [r0, #40]	; 0x28
 8001718:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800171a:	6181      	str	r1, [r0, #24]
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop

08001720 <HAL_RCC_OscConfig>:
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001720:	2800      	cmp	r0, #0
 8001722:	f000 82cb 	beq.w	8001cbc <HAL_RCC_OscConfig+0x59c>
{
 8001726:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800172a:	6803      	ldr	r3, [r0, #0]
 800172c:	07d9      	lsls	r1, r3, #31
{
 800172e:	b083      	sub	sp, #12
 8001730:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001732:	d543      	bpl.n	80017bc <HAL_RCC_OscConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001734:	49b7      	ldr	r1, [pc, #732]	; (8001a14 <HAL_RCC_OscConfig+0x2f4>)
 8001736:	684a      	ldr	r2, [r1, #4]
 8001738:	f002 020c 	and.w	r2, r2, #12
 800173c:	2a04      	cmp	r2, #4
 800173e:	f000 81b0 	beq.w	8001aa2 <HAL_RCC_OscConfig+0x382>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001742:	684a      	ldr	r2, [r1, #4]
 8001744:	f002 020c 	and.w	r2, r2, #12
 8001748:	2a08      	cmp	r2, #8
 800174a:	f000 81a6 	beq.w	8001a9a <HAL_RCC_OscConfig+0x37a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800174e:	6863      	ldr	r3, [r4, #4]
 8001750:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001754:	f000 8218 	beq.w	8001b88 <HAL_RCC_OscConfig+0x468>
 8001758:	2b00      	cmp	r3, #0
 800175a:	f000 8161 	beq.w	8001a20 <HAL_RCC_OscConfig+0x300>
 800175e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001762:	f000 829e 	beq.w	8001ca2 <HAL_RCC_OscConfig+0x582>
 8001766:	4bab      	ldr	r3, [pc, #684]	; (8001a14 <HAL_RCC_OscConfig+0x2f4>)
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800176e:	601a      	str	r2, [r3, #0]
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001776:	601a      	str	r2, [r3, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001778:	4da6      	ldr	r5, [pc, #664]	; (8001a14 <HAL_RCC_OscConfig+0x2f4>)
 800177a:	68a2      	ldr	r2, [r4, #8]
 800177c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800177e:	f023 030f 	bic.w	r3, r3, #15
 8001782:	4313      	orrs	r3, r2
 8001784:	62eb      	str	r3, [r5, #44]	; 0x2c

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001786:	f7ff fd31 	bl	80011ec <HAL_GetTick>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800178a:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 800178e:	4607      	mov	r7, r0
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001790:	2601      	movs	r6, #1
 8001792:	e005      	b.n	80017a0 <HAL_RCC_OscConfig+0x80>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001794:	f7ff fd2a 	bl	80011ec <HAL_GetTick>
 8001798:	1bc0      	subs	r0, r0, r7
 800179a:	2864      	cmp	r0, #100	; 0x64
 800179c:	f200 8179 	bhi.w	8001a92 <HAL_RCC_OscConfig+0x372>
 80017a0:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017a4:	682a      	ldr	r2, [r5, #0]
 80017a6:	fa98 f3a8 	rbit	r3, r8
 80017aa:	fab3 f383 	clz	r3, r3
 80017ae:	f003 031f 	and.w	r3, r3, #31
 80017b2:	fa06 f303 	lsl.w	r3, r6, r3
 80017b6:	4213      	tst	r3, r2
 80017b8:	d0ec      	beq.n	8001794 <HAL_RCC_OscConfig+0x74>
 80017ba:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017bc:	079f      	lsls	r7, r3, #30
 80017be:	d542      	bpl.n	8001846 <HAL_RCC_OscConfig+0x126>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80017c0:	4a94      	ldr	r2, [pc, #592]	; (8001a14 <HAL_RCC_OscConfig+0x2f4>)
 80017c2:	6851      	ldr	r1, [r2, #4]
 80017c4:	f011 0f0c 	tst.w	r1, #12
 80017c8:	f000 80c9 	beq.w	800195e <HAL_RCC_OscConfig+0x23e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80017cc:	6851      	ldr	r1, [r2, #4]
 80017ce:	f001 010c 	and.w	r1, r1, #12
 80017d2:	2908      	cmp	r1, #8
 80017d4:	f000 80bf 	beq.w	8001956 <HAL_RCC_OscConfig+0x236>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80017d8:	6922      	ldr	r2, [r4, #16]
 80017da:	2a00      	cmp	r2, #0
 80017dc:	f000 81ae 	beq.w	8001b3c <HAL_RCC_OscConfig+0x41c>
 80017e0:	2201      	movs	r2, #1
 80017e2:	fa92 f3a2 	rbit	r3, r2
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017e6:	fab3 f383 	clz	r3, r3
 80017ea:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80017ee:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80017f2:	009b      	lsls	r3, r3, #2
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017f4:	4616      	mov	r6, r2
        __HAL_RCC_HSI_ENABLE();
 80017f6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80017f8:	f7ff fcf8 	bl	80011ec <HAL_GetTick>
 80017fc:	f04f 0802 	mov.w	r8, #2
 8001800:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001802:	4d84      	ldr	r5, [pc, #528]	; (8001a14 <HAL_RCC_OscConfig+0x2f4>)
 8001804:	e005      	b.n	8001812 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001806:	f7ff fcf1 	bl	80011ec <HAL_GetTick>
 800180a:	1bc0      	subs	r0, r0, r7
 800180c:	2802      	cmp	r0, #2
 800180e:	f200 8140 	bhi.w	8001a92 <HAL_RCC_OscConfig+0x372>
 8001812:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001816:	682a      	ldr	r2, [r5, #0]
 8001818:	fa98 f3a8 	rbit	r3, r8
 800181c:	fab3 f383 	clz	r3, r3
 8001820:	f003 031f 	and.w	r3, r3, #31
 8001824:	fa06 f303 	lsl.w	r3, r6, r3
 8001828:	4213      	tst	r3, r2
 800182a:	d0ec      	beq.n	8001806 <HAL_RCC_OscConfig+0xe6>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800182c:	6829      	ldr	r1, [r5, #0]
 800182e:	22f8      	movs	r2, #248	; 0xf8
 8001830:	fa92 f2a2 	rbit	r2, r2
 8001834:	6963      	ldr	r3, [r4, #20]
 8001836:	fab2 f282 	clz	r2, r2
 800183a:	f021 01f8 	bic.w	r1, r1, #248	; 0xf8
 800183e:	4093      	lsls	r3, r2
 8001840:	430b      	orrs	r3, r1
 8001842:	602b      	str	r3, [r5, #0]
 8001844:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001846:	071d      	lsls	r5, r3, #28
 8001848:	d421      	bmi.n	800188e <HAL_RCC_OscConfig+0x16e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800184a:	0758      	lsls	r0, r3, #29
 800184c:	d54d      	bpl.n	80018ea <HAL_RCC_OscConfig+0x1ca>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800184e:	4b71      	ldr	r3, [pc, #452]	; (8001a14 <HAL_RCC_OscConfig+0x2f4>)
 8001850:	69da      	ldr	r2, [r3, #28]
 8001852:	00d1      	lsls	r1, r2, #3
 8001854:	f140 80c1 	bpl.w	80019da <HAL_RCC_OscConfig+0x2ba>
    FlagStatus       pwrclkchanged = RESET;
 8001858:	f04f 0800 	mov.w	r8, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800185c:	4d6e      	ldr	r5, [pc, #440]	; (8001a18 <HAL_RCC_OscConfig+0x2f8>)
 800185e:	682b      	ldr	r3, [r5, #0]
 8001860:	05da      	lsls	r2, r3, #23
 8001862:	f140 8106 	bpl.w	8001a72 <HAL_RCC_OscConfig+0x352>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001866:	68e3      	ldr	r3, [r4, #12]
 8001868:	2b01      	cmp	r3, #1
 800186a:	f000 8193 	beq.w	8001b94 <HAL_RCC_OscConfig+0x474>
 800186e:	2b00      	cmp	r3, #0
 8001870:	f000 812e 	beq.w	8001ad0 <HAL_RCC_OscConfig+0x3b0>
 8001874:	2b05      	cmp	r3, #5
 8001876:	4b67      	ldr	r3, [pc, #412]	; (8001a14 <HAL_RCC_OscConfig+0x2f4>)
 8001878:	6a1a      	ldr	r2, [r3, #32]
 800187a:	f000 81b5 	beq.w	8001be8 <HAL_RCC_OscConfig+0x4c8>
 800187e:	f022 0201 	bic.w	r2, r2, #1
 8001882:	621a      	str	r2, [r3, #32]
 8001884:	6a1a      	ldr	r2, [r3, #32]
 8001886:	f022 0204 	bic.w	r2, r2, #4
 800188a:	621a      	str	r2, [r3, #32]
 800188c:	e187      	b.n	8001b9e <HAL_RCC_OscConfig+0x47e>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800188e:	69a2      	ldr	r2, [r4, #24]
 8001890:	2a00      	cmp	r2, #0
 8001892:	d07b      	beq.n	800198c <HAL_RCC_OscConfig+0x26c>
 8001894:	2201      	movs	r2, #1
 8001896:	fa92 f1a2 	rbit	r1, r2
      __HAL_RCC_LSI_ENABLE();
 800189a:	4b60      	ldr	r3, [pc, #384]	; (8001a1c <HAL_RCC_OscConfig+0x2fc>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800189c:	4e5d      	ldr	r6, [pc, #372]	; (8001a14 <HAL_RCC_OscConfig+0x2f4>)
      __HAL_RCC_LSI_ENABLE();
 800189e:	fab1 f181 	clz	r1, r1
 80018a2:	440b      	add	r3, r1
 80018a4:	009b      	lsls	r3, r3, #2
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018a6:	4615      	mov	r5, r2
      __HAL_RCC_LSI_ENABLE();
 80018a8:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80018aa:	f7ff fc9f 	bl	80011ec <HAL_GetTick>
 80018ae:	f04f 0802 	mov.w	r8, #2
 80018b2:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018b4:	e005      	b.n	80018c2 <HAL_RCC_OscConfig+0x1a2>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018b6:	f7ff fc99 	bl	80011ec <HAL_GetTick>
 80018ba:	1bc0      	subs	r0, r0, r7
 80018bc:	2802      	cmp	r0, #2
 80018be:	f200 80e8 	bhi.w	8001a92 <HAL_RCC_OscConfig+0x372>
 80018c2:	fa98 f3a8 	rbit	r3, r8
 80018c6:	fa98 f3a8 	rbit	r3, r8
 80018ca:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018ce:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80018d0:	fa98 f3a8 	rbit	r3, r8
 80018d4:	fab3 f383 	clz	r3, r3
 80018d8:	f003 031f 	and.w	r3, r3, #31
 80018dc:	fa05 f303 	lsl.w	r3, r5, r3
 80018e0:	4213      	tst	r3, r2
 80018e2:	d0e8      	beq.n	80018b6 <HAL_RCC_OscConfig+0x196>
 80018e4:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018e6:	0758      	lsls	r0, r3, #29
 80018e8:	d4b1      	bmi.n	800184e <HAL_RCC_OscConfig+0x12e>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018ea:	69e3      	ldr	r3, [r4, #28]
 80018ec:	b37b      	cbz	r3, 800194e <HAL_RCC_OscConfig+0x22e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018ee:	4d49      	ldr	r5, [pc, #292]	; (8001a14 <HAL_RCC_OscConfig+0x2f4>)
 80018f0:	686a      	ldr	r2, [r5, #4]
 80018f2:	f002 020c 	and.w	r2, r2, #12
 80018f6:	2a08      	cmp	r2, #8
 80018f8:	d044      	beq.n	8001984 <HAL_RCC_OscConfig+0x264>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018fa:	2b02      	cmp	r3, #2
 80018fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001900:	f000 817a 	beq.w	8001bf8 <HAL_RCC_OscConfig+0x4d8>
 8001904:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001908:	fab3 f383 	clz	r3, r3
 800190c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001910:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	2200      	movs	r2, #0
 8001918:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800191a:	f7ff fc67 	bl	80011ec <HAL_GetTick>
 800191e:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8001922:	4607      	mov	r7, r0
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001924:	2601      	movs	r6, #1
 8001926:	e005      	b.n	8001934 <HAL_RCC_OscConfig+0x214>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001928:	f7ff fc60 	bl	80011ec <HAL_GetTick>
 800192c:	1bc0      	subs	r0, r0, r7
 800192e:	2802      	cmp	r0, #2
 8001930:	f200 80af 	bhi.w	8001a92 <HAL_RCC_OscConfig+0x372>
 8001934:	fa94 f3a4 	rbit	r3, r4
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001938:	682a      	ldr	r2, [r5, #0]
 800193a:	fa94 f3a4 	rbit	r3, r4
 800193e:	fab3 f383 	clz	r3, r3
 8001942:	f003 031f 	and.w	r3, r3, #31
 8001946:	fa06 f303 	lsl.w	r3, r6, r3
 800194a:	4213      	tst	r3, r2
 800194c:	d1ec      	bne.n	8001928 <HAL_RCC_OscConfig+0x208>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 800194e:	2000      	movs	r0, #0
}
 8001950:	b003      	add	sp, #12
 8001952:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001956:	6852      	ldr	r2, [r2, #4]
 8001958:	03d6      	lsls	r6, r2, #15
 800195a:	f53f af3d 	bmi.w	80017d8 <HAL_RCC_OscConfig+0xb8>
 800195e:	2202      	movs	r2, #2
 8001960:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001964:	492b      	ldr	r1, [pc, #172]	; (8001a14 <HAL_RCC_OscConfig+0x2f4>)
 8001966:	6808      	ldr	r0, [r1, #0]
 8001968:	fa92 f2a2 	rbit	r2, r2
 800196c:	fab2 f282 	clz	r2, r2
 8001970:	f002 021f 	and.w	r2, r2, #31
 8001974:	2101      	movs	r1, #1
 8001976:	fa01 f202 	lsl.w	r2, r1, r2
 800197a:	4202      	tst	r2, r0
 800197c:	d039      	beq.n	80019f2 <HAL_RCC_OscConfig+0x2d2>
 800197e:	6922      	ldr	r2, [r4, #16]
 8001980:	428a      	cmp	r2, r1
 8001982:	d036      	beq.n	80019f2 <HAL_RCC_OscConfig+0x2d2>
    return HAL_ERROR;
 8001984:	2001      	movs	r0, #1
}
 8001986:	b003      	add	sp, #12
 8001988:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800198c:	2501      	movs	r5, #1
 800198e:	fa95 f1a5 	rbit	r1, r5
      __HAL_RCC_LSI_DISABLE();
 8001992:	4b22      	ldr	r3, [pc, #136]	; (8001a1c <HAL_RCC_OscConfig+0x2fc>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001994:	4e1f      	ldr	r6, [pc, #124]	; (8001a14 <HAL_RCC_OscConfig+0x2f4>)
      __HAL_RCC_LSI_DISABLE();
 8001996:	fab1 f181 	clz	r1, r1
 800199a:	440b      	add	r3, r1
 800199c:	009b      	lsls	r3, r3, #2
 800199e:	f04f 0802 	mov.w	r8, #2
 80019a2:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80019a4:	f7ff fc22 	bl	80011ec <HAL_GetTick>
 80019a8:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019aa:	e004      	b.n	80019b6 <HAL_RCC_OscConfig+0x296>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019ac:	f7ff fc1e 	bl	80011ec <HAL_GetTick>
 80019b0:	1bc0      	subs	r0, r0, r7
 80019b2:	2802      	cmp	r0, #2
 80019b4:	d86d      	bhi.n	8001a92 <HAL_RCC_OscConfig+0x372>
 80019b6:	fa98 f3a8 	rbit	r3, r8
 80019ba:	fa98 f3a8 	rbit	r3, r8
 80019be:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019c2:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80019c4:	fa98 f3a8 	rbit	r3, r8
 80019c8:	fab3 f383 	clz	r3, r3
 80019cc:	f003 031f 	and.w	r3, r3, #31
 80019d0:	fa05 f303 	lsl.w	r3, r5, r3
 80019d4:	4213      	tst	r3, r2
 80019d6:	d1e9      	bne.n	80019ac <HAL_RCC_OscConfig+0x28c>
 80019d8:	e784      	b.n	80018e4 <HAL_RCC_OscConfig+0x1c4>
      __HAL_RCC_PWR_CLK_ENABLE();
 80019da:	69da      	ldr	r2, [r3, #28]
 80019dc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80019e0:	61da      	str	r2, [r3, #28]
 80019e2:	69db      	ldr	r3, [r3, #28]
 80019e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019e8:	9301      	str	r3, [sp, #4]
 80019ea:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80019ec:	f04f 0801 	mov.w	r8, #1
 80019f0:	e734      	b.n	800185c <HAL_RCC_OscConfig+0x13c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019f2:	4d08      	ldr	r5, [pc, #32]	; (8001a14 <HAL_RCC_OscConfig+0x2f4>)
 80019f4:	21f8      	movs	r1, #248	; 0xf8
 80019f6:	6828      	ldr	r0, [r5, #0]
 80019f8:	fa91 f1a1 	rbit	r1, r1
 80019fc:	6962      	ldr	r2, [r4, #20]
 80019fe:	fab1 f181 	clz	r1, r1
 8001a02:	f020 00f8 	bic.w	r0, r0, #248	; 0xf8
 8001a06:	408a      	lsls	r2, r1
 8001a08:	4302      	orrs	r2, r0
 8001a0a:	602a      	str	r2, [r5, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a0c:	071d      	lsls	r5, r3, #28
 8001a0e:	f57f af1c 	bpl.w	800184a <HAL_RCC_OscConfig+0x12a>
 8001a12:	e73c      	b.n	800188e <HAL_RCC_OscConfig+0x16e>
 8001a14:	40021000 	.word	0x40021000
 8001a18:	40007000 	.word	0x40007000
 8001a1c:	10908120 	.word	0x10908120
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a20:	4da7      	ldr	r5, [pc, #668]	; (8001cc0 <HAL_RCC_OscConfig+0x5a0>)
 8001a22:	682b      	ldr	r3, [r5, #0]
 8001a24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a28:	602b      	str	r3, [r5, #0]
 8001a2a:	682b      	ldr	r3, [r5, #0]
 8001a2c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a30:	602b      	str	r3, [r5, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001a32:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8001a34:	68a2      	ldr	r2, [r4, #8]
 8001a36:	f023 030f 	bic.w	r3, r3, #15
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	62eb      	str	r3, [r5, #44]	; 0x2c
        tickstart = HAL_GetTick();
 8001a3e:	f7ff fbd5 	bl	80011ec <HAL_GetTick>
 8001a42:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 8001a46:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a48:	2601      	movs	r6, #1
 8001a4a:	e004      	b.n	8001a56 <HAL_RCC_OscConfig+0x336>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a4c:	f7ff fbce 	bl	80011ec <HAL_GetTick>
 8001a50:	1bc0      	subs	r0, r0, r7
 8001a52:	2864      	cmp	r0, #100	; 0x64
 8001a54:	d81d      	bhi.n	8001a92 <HAL_RCC_OscConfig+0x372>
 8001a56:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a5a:	682a      	ldr	r2, [r5, #0]
 8001a5c:	fa98 f3a8 	rbit	r3, r8
 8001a60:	fab3 f383 	clz	r3, r3
 8001a64:	f003 031f 	and.w	r3, r3, #31
 8001a68:	fa06 f303 	lsl.w	r3, r6, r3
 8001a6c:	4213      	tst	r3, r2
 8001a6e:	d1ed      	bne.n	8001a4c <HAL_RCC_OscConfig+0x32c>
 8001a70:	e6a3      	b.n	80017ba <HAL_RCC_OscConfig+0x9a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a72:	682b      	ldr	r3, [r5, #0]
 8001a74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a78:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001a7a:	f7ff fbb7 	bl	80011ec <HAL_GetTick>
 8001a7e:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a80:	682b      	ldr	r3, [r5, #0]
 8001a82:	05db      	lsls	r3, r3, #23
 8001a84:	f53f aeef 	bmi.w	8001866 <HAL_RCC_OscConfig+0x146>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a88:	f7ff fbb0 	bl	80011ec <HAL_GetTick>
 8001a8c:	1b80      	subs	r0, r0, r6
 8001a8e:	2864      	cmp	r0, #100	; 0x64
 8001a90:	d9f6      	bls.n	8001a80 <HAL_RCC_OscConfig+0x360>
            return HAL_TIMEOUT;
 8001a92:	2003      	movs	r0, #3
}
 8001a94:	b003      	add	sp, #12
 8001a96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a9a:	684a      	ldr	r2, [r1, #4]
 8001a9c:	03d2      	lsls	r2, r2, #15
 8001a9e:	f57f ae56 	bpl.w	800174e <HAL_RCC_OscConfig+0x2e>
 8001aa2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001aa6:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001aaa:	4985      	ldr	r1, [pc, #532]	; (8001cc0 <HAL_RCC_OscConfig+0x5a0>)
 8001aac:	6808      	ldr	r0, [r1, #0]
 8001aae:	fa92 f2a2 	rbit	r2, r2
 8001ab2:	fab2 f282 	clz	r2, r2
 8001ab6:	f002 021f 	and.w	r2, r2, #31
 8001aba:	2101      	movs	r1, #1
 8001abc:	fa01 f202 	lsl.w	r2, r1, r2
 8001ac0:	4202      	tst	r2, r0
 8001ac2:	f43f ae7b 	beq.w	80017bc <HAL_RCC_OscConfig+0x9c>
 8001ac6:	6862      	ldr	r2, [r4, #4]
 8001ac8:	2a00      	cmp	r2, #0
 8001aca:	f47f ae77 	bne.w	80017bc <HAL_RCC_OscConfig+0x9c>
 8001ace:	e759      	b.n	8001984 <HAL_RCC_OscConfig+0x264>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ad0:	4d7b      	ldr	r5, [pc, #492]	; (8001cc0 <HAL_RCC_OscConfig+0x5a0>)
 8001ad2:	6a2b      	ldr	r3, [r5, #32]
 8001ad4:	f023 0301 	bic.w	r3, r3, #1
 8001ad8:	622b      	str	r3, [r5, #32]
 8001ada:	6a2b      	ldr	r3, [r5, #32]
 8001adc:	f023 0304 	bic.w	r3, r3, #4
 8001ae0:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8001ae2:	f7ff fb83 	bl	80011ec <HAL_GetTick>
 8001ae6:	f04f 0902 	mov.w	r9, #2
 8001aea:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001aec:	2601      	movs	r6, #1
 8001aee:	e013      	b.n	8001b18 <HAL_RCC_OscConfig+0x3f8>
 8001af0:	fa99 f3a9 	rbit	r3, r9
 8001af4:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8001af6:	fa99 f3a9 	rbit	r3, r9
 8001afa:	fab3 f383 	clz	r3, r3
 8001afe:	f003 031f 	and.w	r3, r3, #31
 8001b02:	fa06 f303 	lsl.w	r3, r6, r3
 8001b06:	4213      	tst	r3, r2
 8001b08:	d00e      	beq.n	8001b28 <HAL_RCC_OscConfig+0x408>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b0a:	f7ff fb6f 	bl	80011ec <HAL_GetTick>
 8001b0e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001b12:	1bc0      	subs	r0, r0, r7
 8001b14:	4298      	cmp	r0, r3
 8001b16:	d8bc      	bhi.n	8001a92 <HAL_RCC_OscConfig+0x372>
 8001b18:	fa99 f3a9 	rbit	r3, r9
 8001b1c:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d0e5      	beq.n	8001af0 <HAL_RCC_OscConfig+0x3d0>
 8001b24:	6a2a      	ldr	r2, [r5, #32]
 8001b26:	e7e6      	b.n	8001af6 <HAL_RCC_OscConfig+0x3d6>
    if(pwrclkchanged == SET)
 8001b28:	f1b8 0f00 	cmp.w	r8, #0
 8001b2c:	f43f aedd 	beq.w	80018ea <HAL_RCC_OscConfig+0x1ca>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b30:	4a63      	ldr	r2, [pc, #396]	; (8001cc0 <HAL_RCC_OscConfig+0x5a0>)
 8001b32:	69d3      	ldr	r3, [r2, #28]
 8001b34:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b38:	61d3      	str	r3, [r2, #28]
 8001b3a:	e6d6      	b.n	80018ea <HAL_RCC_OscConfig+0x1ca>
 8001b3c:	2501      	movs	r5, #1
 8001b3e:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_DISABLE();
 8001b42:	fab3 f383 	clz	r3, r3
 8001b46:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001b4a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001b4e:	009b      	lsls	r3, r3, #2
 8001b50:	f04f 0802 	mov.w	r8, #2
 8001b54:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001b56:	f7ff fb49 	bl	80011ec <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b5a:	4e59      	ldr	r6, [pc, #356]	; (8001cc0 <HAL_RCC_OscConfig+0x5a0>)
        tickstart = HAL_GetTick();
 8001b5c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b5e:	e004      	b.n	8001b6a <HAL_RCC_OscConfig+0x44a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b60:	f7ff fb44 	bl	80011ec <HAL_GetTick>
 8001b64:	1bc0      	subs	r0, r0, r7
 8001b66:	2802      	cmp	r0, #2
 8001b68:	d893      	bhi.n	8001a92 <HAL_RCC_OscConfig+0x372>
 8001b6a:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b6e:	6832      	ldr	r2, [r6, #0]
 8001b70:	fa98 f3a8 	rbit	r3, r8
 8001b74:	fab3 f383 	clz	r3, r3
 8001b78:	f003 031f 	and.w	r3, r3, #31
 8001b7c:	fa05 f303 	lsl.w	r3, r5, r3
 8001b80:	4213      	tst	r3, r2
 8001b82:	d1ed      	bne.n	8001b60 <HAL_RCC_OscConfig+0x440>
 8001b84:	6823      	ldr	r3, [r4, #0]
 8001b86:	e65e      	b.n	8001846 <HAL_RCC_OscConfig+0x126>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b88:	4a4d      	ldr	r2, [pc, #308]	; (8001cc0 <HAL_RCC_OscConfig+0x5a0>)
 8001b8a:	6813      	ldr	r3, [r2, #0]
 8001b8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b90:	6013      	str	r3, [r2, #0]
 8001b92:	e5f1      	b.n	8001778 <HAL_RCC_OscConfig+0x58>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b94:	4a4a      	ldr	r2, [pc, #296]	; (8001cc0 <HAL_RCC_OscConfig+0x5a0>)
 8001b96:	6a13      	ldr	r3, [r2, #32]
 8001b98:	f043 0301 	orr.w	r3, r3, #1
 8001b9c:	6213      	str	r3, [r2, #32]
      tickstart = HAL_GetTick();
 8001b9e:	f7ff fb25 	bl	80011ec <HAL_GetTick>
 8001ba2:	f04f 0902 	mov.w	r9, #2
 8001ba6:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ba8:	4e45      	ldr	r6, [pc, #276]	; (8001cc0 <HAL_RCC_OscConfig+0x5a0>)
 8001baa:	2501      	movs	r5, #1
 8001bac:	e014      	b.n	8001bd8 <HAL_RCC_OscConfig+0x4b8>
 8001bae:	fa99 f3a9 	rbit	r3, r9
 8001bb2:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8001bb4:	fa99 f3a9 	rbit	r3, r9
 8001bb8:	fab3 f383 	clz	r3, r3
 8001bbc:	f003 031f 	and.w	r3, r3, #31
 8001bc0:	fa05 f303 	lsl.w	r3, r5, r3
 8001bc4:	4213      	tst	r3, r2
 8001bc6:	d1af      	bne.n	8001b28 <HAL_RCC_OscConfig+0x408>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bc8:	f7ff fb10 	bl	80011ec <HAL_GetTick>
 8001bcc:	f241 3388 	movw	r3, #5000	; 0x1388
 8001bd0:	1bc0      	subs	r0, r0, r7
 8001bd2:	4298      	cmp	r0, r3
 8001bd4:	f63f af5d 	bhi.w	8001a92 <HAL_RCC_OscConfig+0x372>
 8001bd8:	fa99 f3a9 	rbit	r3, r9
 8001bdc:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d0e4      	beq.n	8001bae <HAL_RCC_OscConfig+0x48e>
 8001be4:	6a32      	ldr	r2, [r6, #32]
 8001be6:	e7e5      	b.n	8001bb4 <HAL_RCC_OscConfig+0x494>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001be8:	f042 0204 	orr.w	r2, r2, #4
 8001bec:	621a      	str	r2, [r3, #32]
 8001bee:	6a1a      	ldr	r2, [r3, #32]
 8001bf0:	f042 0201 	orr.w	r2, r2, #1
 8001bf4:	621a      	str	r2, [r3, #32]
 8001bf6:	e7d2      	b.n	8001b9e <HAL_RCC_OscConfig+0x47e>
 8001bf8:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001bfc:	fab3 f383 	clz	r3, r3
 8001c00:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001c04:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001c08:	009b      	lsls	r3, r3, #2
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001c0e:	f7ff faed 	bl	80011ec <HAL_GetTick>
 8001c12:	f04f 7800 	mov.w	r8, #33554432	; 0x2000000
 8001c16:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c18:	2601      	movs	r6, #1
 8001c1a:	e005      	b.n	8001c28 <HAL_RCC_OscConfig+0x508>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c1c:	f7ff fae6 	bl	80011ec <HAL_GetTick>
 8001c20:	1bc0      	subs	r0, r0, r7
 8001c22:	2802      	cmp	r0, #2
 8001c24:	f63f af35 	bhi.w	8001a92 <HAL_RCC_OscConfig+0x372>
 8001c28:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c2c:	682a      	ldr	r2, [r5, #0]
 8001c2e:	fa98 f3a8 	rbit	r3, r8
 8001c32:	fab3 f383 	clz	r3, r3
 8001c36:	f003 031f 	and.w	r3, r3, #31
 8001c3a:	fa06 f303 	lsl.w	r3, r6, r3
 8001c3e:	4213      	tst	r3, r2
 8001c40:	d1ec      	bne.n	8001c1c <HAL_RCC_OscConfig+0x4fc>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c42:	686a      	ldr	r2, [r5, #4]
 8001c44:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001c46:	6a21      	ldr	r1, [r4, #32]
 8001c48:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001c4c:	430b      	orrs	r3, r1
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	606b      	str	r3, [r5, #4]
 8001c52:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001c56:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8001c5a:	fab3 f383 	clz	r3, r3
 8001c5e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001c62:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001c66:	009b      	lsls	r3, r3, #2
 8001c68:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8001c6c:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8001c6e:	f7ff fabd 	bl	80011ec <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c72:	4e13      	ldr	r6, [pc, #76]	; (8001cc0 <HAL_RCC_OscConfig+0x5a0>)
        tickstart = HAL_GetTick();
 8001c74:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c76:	2501      	movs	r5, #1
 8001c78:	e005      	b.n	8001c86 <HAL_RCC_OscConfig+0x566>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c7a:	f7ff fab7 	bl	80011ec <HAL_GetTick>
 8001c7e:	1bc0      	subs	r0, r0, r7
 8001c80:	2802      	cmp	r0, #2
 8001c82:	f63f af06 	bhi.w	8001a92 <HAL_RCC_OscConfig+0x372>
 8001c86:	fa94 f3a4 	rbit	r3, r4
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c8a:	6832      	ldr	r2, [r6, #0]
 8001c8c:	fa94 f3a4 	rbit	r3, r4
 8001c90:	fab3 f383 	clz	r3, r3
 8001c94:	f003 031f 	and.w	r3, r3, #31
 8001c98:	fa05 f303 	lsl.w	r3, r5, r3
 8001c9c:	4213      	tst	r3, r2
 8001c9e:	d0ec      	beq.n	8001c7a <HAL_RCC_OscConfig+0x55a>
 8001ca0:	e655      	b.n	800194e <HAL_RCC_OscConfig+0x22e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ca2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001ca6:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001cb0:	601a      	str	r2, [r3, #0]
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001cb8:	601a      	str	r2, [r3, #0]
 8001cba:	e55d      	b.n	8001778 <HAL_RCC_OscConfig+0x58>
    return HAL_ERROR;
 8001cbc:	2001      	movs	r0, #1
}
 8001cbe:	4770      	bx	lr
 8001cc0:	40021000 	.word	0x40021000

08001cc4 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart = 0U;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001cc4:	b178      	cbz	r0, 8001ce6 <HAL_RCC_ClockConfig+0x22>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001cc6:	4a65      	ldr	r2, [pc, #404]	; (8001e5c <HAL_RCC_ClockConfig+0x198>)
 8001cc8:	6813      	ldr	r3, [r2, #0]
 8001cca:	f003 0307 	and.w	r3, r3, #7
 8001cce:	428b      	cmp	r3, r1
 8001cd0:	d20b      	bcs.n	8001cea <HAL_RCC_ClockConfig+0x26>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cd2:	6813      	ldr	r3, [r2, #0]
 8001cd4:	f023 0307 	bic.w	r3, r3, #7
 8001cd8:	430b      	orrs	r3, r1
 8001cda:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cdc:	6813      	ldr	r3, [r2, #0]
 8001cde:	f003 0307 	and.w	r3, r3, #7
 8001ce2:	4299      	cmp	r1, r3
 8001ce4:	d001      	beq.n	8001cea <HAL_RCC_ClockConfig+0x26>
    return HAL_ERROR;
 8001ce6:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
  
  return HAL_OK;
}
 8001ce8:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cea:	6803      	ldr	r3, [r0, #0]
{
 8001cec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cf0:	079f      	lsls	r7, r3, #30
 8001cf2:	d506      	bpl.n	8001d02 <HAL_RCC_ClockConfig+0x3e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cf4:	4c5a      	ldr	r4, [pc, #360]	; (8001e60 <HAL_RCC_ClockConfig+0x19c>)
 8001cf6:	6885      	ldr	r5, [r0, #8]
 8001cf8:	6862      	ldr	r2, [r4, #4]
 8001cfa:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001cfe:	432a      	orrs	r2, r5
 8001d00:	6062      	str	r2, [r4, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d02:	07de      	lsls	r6, r3, #31
 8001d04:	4604      	mov	r4, r0
 8001d06:	460d      	mov	r5, r1
 8001d08:	d530      	bpl.n	8001d6c <HAL_RCC_ClockConfig+0xa8>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d0a:	6842      	ldr	r2, [r0, #4]
 8001d0c:	2a01      	cmp	r2, #1
 8001d0e:	f000 8093 	beq.w	8001e38 <HAL_RCC_ClockConfig+0x174>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d12:	2a02      	cmp	r2, #2
 8001d14:	bf0c      	ite	eq
 8001d16:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8001d1a:	2302      	movne	r3, #2
 8001d1c:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d20:	494f      	ldr	r1, [pc, #316]	; (8001e60 <HAL_RCC_ClockConfig+0x19c>)
 8001d22:	6808      	ldr	r0, [r1, #0]
 8001d24:	fa93 f3a3 	rbit	r3, r3
 8001d28:	fab3 f383 	clz	r3, r3
 8001d2c:	f003 031f 	and.w	r3, r3, #31
 8001d30:	2101      	movs	r1, #1
 8001d32:	fa01 f303 	lsl.w	r3, r1, r3
 8001d36:	4203      	tst	r3, r0
 8001d38:	d028      	beq.n	8001d8c <HAL_RCC_ClockConfig+0xc8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d3a:	4e49      	ldr	r6, [pc, #292]	; (8001e60 <HAL_RCC_ClockConfig+0x19c>)
 8001d3c:	6873      	ldr	r3, [r6, #4]
 8001d3e:	f023 0303 	bic.w	r3, r3, #3
 8001d42:	4313      	orrs	r3, r2
 8001d44:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8001d46:	f7ff fa51 	bl	80011ec <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d4a:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001d4e:	4680      	mov	r8, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d50:	e005      	b.n	8001d5e <HAL_RCC_ClockConfig+0x9a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d52:	f7ff fa4b 	bl	80011ec <HAL_GetTick>
 8001d56:	eba0 0008 	sub.w	r0, r0, r8
 8001d5a:	42b8      	cmp	r0, r7
 8001d5c:	d869      	bhi.n	8001e32 <HAL_RCC_ClockConfig+0x16e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d5e:	6873      	ldr	r3, [r6, #4]
 8001d60:	6862      	ldr	r2, [r4, #4]
 8001d62:	f003 030c 	and.w	r3, r3, #12
 8001d66:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001d6a:	d1f2      	bne.n	8001d52 <HAL_RCC_ClockConfig+0x8e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d6c:	4a3b      	ldr	r2, [pc, #236]	; (8001e5c <HAL_RCC_ClockConfig+0x198>)
 8001d6e:	6813      	ldr	r3, [r2, #0]
 8001d70:	f003 0307 	and.w	r3, r3, #7
 8001d74:	429d      	cmp	r5, r3
 8001d76:	d20c      	bcs.n	8001d92 <HAL_RCC_ClockConfig+0xce>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d78:	6813      	ldr	r3, [r2, #0]
 8001d7a:	f023 0307 	bic.w	r3, r3, #7
 8001d7e:	432b      	orrs	r3, r5
 8001d80:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d82:	6813      	ldr	r3, [r2, #0]
 8001d84:	f003 0307 	and.w	r3, r3, #7
 8001d88:	429d      	cmp	r5, r3
 8001d8a:	d002      	beq.n	8001d92 <HAL_RCC_ClockConfig+0xce>
    return HAL_ERROR;
 8001d8c:	2001      	movs	r0, #1
 8001d8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d92:	6823      	ldr	r3, [r4, #0]
 8001d94:	0758      	lsls	r0, r3, #29
 8001d96:	d506      	bpl.n	8001da6 <HAL_RCC_ClockConfig+0xe2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d98:	4931      	ldr	r1, [pc, #196]	; (8001e60 <HAL_RCC_ClockConfig+0x19c>)
 8001d9a:	68e0      	ldr	r0, [r4, #12]
 8001d9c:	684a      	ldr	r2, [r1, #4]
 8001d9e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001da2:	4302      	orrs	r2, r0
 8001da4:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001da6:	0719      	lsls	r1, r3, #28
 8001da8:	d507      	bpl.n	8001dba <HAL_RCC_ClockConfig+0xf6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001daa:	4a2d      	ldr	r2, [pc, #180]	; (8001e60 <HAL_RCC_ClockConfig+0x19c>)
 8001dac:	6921      	ldr	r1, [r4, #16]
 8001dae:	6853      	ldr	r3, [r2, #4]
 8001db0:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001db4:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001db8:	6053      	str	r3, [r2, #4]
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8001dba:	4b29      	ldr	r3, [pc, #164]	; (8001e60 <HAL_RCC_ClockConfig+0x19c>)
 8001dbc:	685a      	ldr	r2, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001dbe:	f002 010c 	and.w	r1, r2, #12
 8001dc2:	2908      	cmp	r1, #8
 8001dc4:	d016      	beq.n	8001df4 <HAL_RCC_ClockConfig+0x130>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001dc6:	4927      	ldr	r1, [pc, #156]	; (8001e64 <HAL_RCC_ClockConfig+0x1a0>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001dc8:	4b25      	ldr	r3, [pc, #148]	; (8001e60 <HAL_RCC_ClockConfig+0x19c>)
 8001dca:	22f0      	movs	r2, #240	; 0xf0
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	fa92 f2a2 	rbit	r2, r2
 8001dd2:	fab2 f282 	clz	r2, r2
 8001dd6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001dda:	40d3      	lsrs	r3, r2
 8001ddc:	4822      	ldr	r0, [pc, #136]	; (8001e68 <HAL_RCC_ClockConfig+0x1a4>)
 8001dde:	4a23      	ldr	r2, [pc, #140]	; (8001e6c <HAL_RCC_ClockConfig+0x1a8>)
 8001de0:	5cc3      	ldrb	r3, [r0, r3]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001de2:	2000      	movs	r0, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001de4:	fa21 f303 	lsr.w	r3, r1, r3
 8001de8:	6013      	str	r3, [r2, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001dea:	f7ff f9bd 	bl	8001168 <HAL_InitTick>
  return HAL_OK;
 8001dee:	2000      	movs	r0, #0
 8001df0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001df4:	f44f 1170 	mov.w	r1, #3932160	; 0x3c0000
 8001df8:	fa91 f1a1 	rbit	r1, r1
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001dfc:	fab1 f181 	clz	r1, r1
 8001e00:	f402 1070 	and.w	r0, r2, #3932160	; 0x3c0000
 8001e04:	40c8      	lsrs	r0, r1
 8001e06:	4c1a      	ldr	r4, [pc, #104]	; (8001e70 <HAL_RCC_ClockConfig+0x1ac>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001e08:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001e0a:	5c23      	ldrb	r3, [r4, r0]
 8001e0c:	200f      	movs	r0, #15
 8001e0e:	fa90 f0a0 	rbit	r0, r0
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001e12:	fab0 f080 	clz	r0, r0
 8001e16:	f001 010f 	and.w	r1, r1, #15
 8001e1a:	40c1      	lsrs	r1, r0
 8001e1c:	4815      	ldr	r0, [pc, #84]	; (8001e74 <HAL_RCC_ClockConfig+0x1b0>)
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001e1e:	03d2      	lsls	r2, r2, #15
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001e20:	5c40      	ldrb	r0, [r0, r1]
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001e22:	bf4a      	itet	mi
 8001e24:	490f      	ldrmi	r1, [pc, #60]	; (8001e64 <HAL_RCC_ClockConfig+0x1a0>)
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8001e26:	4914      	ldrpl	r1, [pc, #80]	; (8001e78 <HAL_RCC_ClockConfig+0x1b4>)
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001e28:	fbb1 f1f0 	udivmi	r1, r1, r0
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8001e2c:	fb01 f103 	mul.w	r1, r1, r3
 8001e30:	e7ca      	b.n	8001dc8 <HAL_RCC_ClockConfig+0x104>
        return HAL_TIMEOUT;
 8001e32:	2003      	movs	r0, #3
}
 8001e34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001e38:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e3c:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e40:	4907      	ldr	r1, [pc, #28]	; (8001e60 <HAL_RCC_ClockConfig+0x19c>)
 8001e42:	6809      	ldr	r1, [r1, #0]
 8001e44:	fa93 f3a3 	rbit	r3, r3
 8001e48:	fab3 f383 	clz	r3, r3
 8001e4c:	f003 031f 	and.w	r3, r3, #31
 8001e50:	fa02 f303 	lsl.w	r3, r2, r3
 8001e54:	420b      	tst	r3, r1
 8001e56:	f47f af70 	bne.w	8001d3a <HAL_RCC_ClockConfig+0x76>
 8001e5a:	e797      	b.n	8001d8c <HAL_RCC_ClockConfig+0xc8>
 8001e5c:	40022000 	.word	0x40022000
 8001e60:	40021000 	.word	0x40021000
 8001e64:	007a1200 	.word	0x007a1200
 8001e68:	08004998 	.word	0x08004998
 8001e6c:	20000008 	.word	0x20000008
 8001e70:	080048f4 	.word	0x080048f4
 8001e74:	08004904 	.word	0x08004904
 8001e78:	003d0900 	.word	0x003d0900

08001e7c <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8001e7c:	4a14      	ldr	r2, [pc, #80]	; (8001ed0 <HAL_RCC_GetSysClockFreq+0x54>)
 8001e7e:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001e80:	f003 010c 	and.w	r1, r3, #12
 8001e84:	2908      	cmp	r1, #8
 8001e86:	d121      	bne.n	8001ecc <HAL_RCC_GetSysClockFreq+0x50>
 8001e88:	f44f 1170 	mov.w	r1, #3932160	; 0x3c0000
 8001e8c:	fa91 f1a1 	rbit	r1, r1
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001e90:	f403 1070 	and.w	r0, r3, #3932160	; 0x3c0000
 8001e94:	fab1 f181 	clz	r1, r1
 8001e98:	fa20 f101 	lsr.w	r1, r0, r1
 8001e9c:	480d      	ldr	r0, [pc, #52]	; (8001ed4 <HAL_RCC_GetSysClockFreq+0x58>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001e9e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001ea0:	5c40      	ldrb	r0, [r0, r1]
 8001ea2:	210f      	movs	r1, #15
 8001ea4:	fa91 f1a1 	rbit	r1, r1
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001ea8:	03db      	lsls	r3, r3, #15
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001eaa:	fab1 f181 	clz	r1, r1
 8001eae:	f002 020f 	and.w	r2, r2, #15
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001eb2:	bf4c      	ite	mi
 8001eb4:	4b08      	ldrmi	r3, [pc, #32]	; (8001ed8 <HAL_RCC_GetSysClockFreq+0x5c>)
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8001eb6:	4b09      	ldrpl	r3, [pc, #36]	; (8001edc <HAL_RCC_GetSysClockFreq+0x60>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001eb8:	fa22 f201 	lsr.w	r2, r2, r1
 8001ebc:	4908      	ldr	r1, [pc, #32]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x64>)
 8001ebe:	5c8a      	ldrb	r2, [r1, r2]
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001ec0:	bf48      	it	mi
 8001ec2:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8001ec6:	fb03 f000 	mul.w	r0, r3, r0
 8001eca:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 8001ecc:	4802      	ldr	r0, [pc, #8]	; (8001ed8 <HAL_RCC_GetSysClockFreq+0x5c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001ece:	4770      	bx	lr
 8001ed0:	40021000 	.word	0x40021000
 8001ed4:	080048f4 	.word	0x080048f4
 8001ed8:	007a1200 	.word	0x007a1200
 8001edc:	003d0900 	.word	0x003d0900
 8001ee0:	08004904 	.word	0x08004904

08001ee4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001ee4:	4b08      	ldr	r3, [pc, #32]	; (8001f08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ee6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	fa92 f2a2 	rbit	r2, r2
 8001ef0:	fab2 f282 	clz	r2, r2
 8001ef4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001ef8:	40d3      	lsrs	r3, r2
 8001efa:	4904      	ldr	r1, [pc, #16]	; (8001f0c <HAL_RCC_GetPCLK1Freq+0x28>)
  return SystemCoreClock;
 8001efc:	4a04      	ldr	r2, [pc, #16]	; (8001f10 <HAL_RCC_GetPCLK1Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001efe:	5ccb      	ldrb	r3, [r1, r3]
 8001f00:	6810      	ldr	r0, [r2, #0]
}    
 8001f02:	40d8      	lsrs	r0, r3
 8001f04:	4770      	bx	lr
 8001f06:	bf00      	nop
 8001f08:	40021000 	.word	0x40021000
 8001f0c:	080049a8 	.word	0x080049a8
 8001f10:	20000008 	.word	0x20000008

08001f14 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001f14:	4b08      	ldr	r3, [pc, #32]	; (8001f38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f16:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	fa92 f2a2 	rbit	r2, r2
 8001f20:	fab2 f282 	clz	r2, r2
 8001f24:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001f28:	40d3      	lsrs	r3, r2
 8001f2a:	4904      	ldr	r1, [pc, #16]	; (8001f3c <HAL_RCC_GetPCLK2Freq+0x28>)
  return SystemCoreClock;
 8001f2c:	4a04      	ldr	r2, [pc, #16]	; (8001f40 <HAL_RCC_GetPCLK2Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001f2e:	5ccb      	ldrb	r3, [r1, r3]
 8001f30:	6810      	ldr	r0, [r2, #0]
} 
 8001f32:	40d8      	lsrs	r0, r3
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	40021000 	.word	0x40021000
 8001f3c:	080049a8 	.word	0x080049a8
 8001f40:	20000008 	.word	0x20000008

08001f44 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001f48:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001f4a:	6800      	ldr	r0, [r0, #0]
 8001f4c:	03c5      	lsls	r5, r0, #15
{
 8001f4e:	b083      	sub	sp, #12
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001f50:	d538      	bpl.n	8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x80>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f52:	4b56      	ldr	r3, [pc, #344]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001f54:	69da      	ldr	r2, [r3, #28]
 8001f56:	00d1      	lsls	r1, r2, #3
 8001f58:	d55e      	bpl.n	8002018 <HAL_RCCEx_PeriphCLKConfig+0xd4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f5a:	4d55      	ldr	r5, [pc, #340]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x16c>)
 8001f5c:	682b      	ldr	r3, [r5, #0]
 8001f5e:	05da      	lsls	r2, r3, #23
    FlagStatus       pwrclkchanged = RESET;
 8001f60:	f04f 0600 	mov.w	r6, #0
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f64:	d567      	bpl.n	8002036 <HAL_RCCEx_PeriphCLKConfig+0xf2>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001f66:	4d51      	ldr	r5, [pc, #324]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001f68:	6a2b      	ldr	r3, [r5, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001f6a:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001f6e:	d01f      	beq.n	8001fb0 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8001f70:	6861      	ldr	r1, [r4, #4]
 8001f72:	f401 7240 	and.w	r2, r1, #768	; 0x300
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d01b      	beq.n	8001fb2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001f7a:	6a29      	ldr	r1, [r5, #32]
 8001f7c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f80:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 8001f84:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001f88:	4f4a      	ldr	r7, [pc, #296]	; (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 8001f8a:	fab2 f282 	clz	r2, r2
 8001f8e:	443a      	add	r2, r7
 8001f90:	0092      	lsls	r2, r2, #2
 8001f92:	f04f 0e01 	mov.w	lr, #1
 8001f96:	f8c2 e000 	str.w	lr, [r2]
 8001f9a:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001f9e:	fab3 f383 	clz	r3, r3
 8001fa2:	443b      	add	r3, r7
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001faa:	6228      	str	r0, [r5, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001fac:	07c8      	lsls	r0, r1, #31
 8001fae:	d458      	bmi.n	8002062 <HAL_RCCEx_PeriphCLKConfig+0x11e>
 8001fb0:	6861      	ldr	r1, [r4, #4]
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001fb2:	4a3e      	ldr	r2, [pc, #248]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001fb4:	6a13      	ldr	r3, [r2, #32]
 8001fb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001fba:	430b      	orrs	r3, r1
 8001fbc:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001fbe:	2e00      	cmp	r6, #0
 8001fc0:	d14a      	bne.n	8002058 <HAL_RCCEx_PeriphCLKConfig+0x114>
 8001fc2:	6820      	ldr	r0, [r4, #0]
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001fc4:	07c1      	lsls	r1, r0, #31
 8001fc6:	d506      	bpl.n	8001fd6 <HAL_RCCEx_PeriphCLKConfig+0x92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001fc8:	4a38      	ldr	r2, [pc, #224]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001fca:	68a1      	ldr	r1, [r4, #8]
 8001fcc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001fce:	f023 0303 	bic.w	r3, r3, #3
 8001fd2:	430b      	orrs	r3, r1
 8001fd4:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001fd6:	0682      	lsls	r2, r0, #26
 8001fd8:	d506      	bpl.n	8001fe8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001fda:	4a34      	ldr	r2, [pc, #208]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001fdc:	68e1      	ldr	r1, [r4, #12]
 8001fde:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001fe0:	f023 0310 	bic.w	r3, r3, #16
 8001fe4:	430b      	orrs	r3, r1
 8001fe6:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8001fe8:	0603      	lsls	r3, r0, #24
 8001fea:	d40d      	bmi.n	8002008 <HAL_RCCEx_PeriphCLKConfig+0xc4>
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001fec:	f410 5080 	ands.w	r0, r0, #4096	; 0x1000
 8001ff0:	d007      	beq.n	8002002 <HAL_RCCEx_PeriphCLKConfig+0xbe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8001ff2:	4a2e      	ldr	r2, [pc, #184]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001ff4:	6961      	ldr	r1, [r4, #20]
 8001ff6:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001ff8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001ffc:	430b      	orrs	r3, r1
 8001ffe:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002000:	2000      	movs	r0, #0
}
 8002002:	b003      	add	sp, #12
 8002004:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002008:	4a28      	ldr	r2, [pc, #160]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800200a:	6921      	ldr	r1, [r4, #16]
 800200c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800200e:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8002012:	430b      	orrs	r3, r1
 8002014:	62d3      	str	r3, [r2, #44]	; 0x2c
 8002016:	e7e9      	b.n	8001fec <HAL_RCCEx_PeriphCLKConfig+0xa8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002018:	69da      	ldr	r2, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800201a:	4d25      	ldr	r5, [pc, #148]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x16c>)
      __HAL_RCC_PWR_CLK_ENABLE();
 800201c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002020:	61da      	str	r2, [r3, #28]
 8002022:	69db      	ldr	r3, [r3, #28]
 8002024:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002028:	9301      	str	r3, [sp, #4]
 800202a:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800202c:	682b      	ldr	r3, [r5, #0]
 800202e:	05da      	lsls	r2, r3, #23
      pwrclkchanged = SET;
 8002030:	f04f 0601 	mov.w	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002034:	d497      	bmi.n	8001f66 <HAL_RCCEx_PeriphCLKConfig+0x22>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002036:	682b      	ldr	r3, [r5, #0]
 8002038:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800203c:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800203e:	f7ff f8d5 	bl	80011ec <HAL_GetTick>
 8002042:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002044:	682b      	ldr	r3, [r5, #0]
 8002046:	05db      	lsls	r3, r3, #23
 8002048:	d48d      	bmi.n	8001f66 <HAL_RCCEx_PeriphCLKConfig+0x22>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800204a:	f7ff f8cf 	bl	80011ec <HAL_GetTick>
 800204e:	1bc0      	subs	r0, r0, r7
 8002050:	2864      	cmp	r0, #100	; 0x64
 8002052:	d9f7      	bls.n	8002044 <HAL_RCCEx_PeriphCLKConfig+0x100>
          return HAL_TIMEOUT;
 8002054:	2003      	movs	r0, #3
 8002056:	e7d4      	b.n	8002002 <HAL_RCCEx_PeriphCLKConfig+0xbe>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002058:	69d3      	ldr	r3, [r2, #28]
 800205a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800205e:	61d3      	str	r3, [r2, #28]
 8002060:	e7af      	b.n	8001fc2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002062:	4677      	mov	r7, lr
        tickstart = HAL_GetTick();
 8002064:	f7ff f8c2 	bl	80011ec <HAL_GetTick>
 8002068:	f04f 0902 	mov.w	r9, #2
 800206c:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800206e:	e014      	b.n	800209a <HAL_RCCEx_PeriphCLKConfig+0x156>
 8002070:	fa99 f3a9 	rbit	r3, r9
 8002074:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8002076:	fa99 f3a9 	rbit	r3, r9
 800207a:	fab3 f383 	clz	r3, r3
 800207e:	f003 031f 	and.w	r3, r3, #31
 8002082:	fa07 f303 	lsl.w	r3, r7, r3
 8002086:	4213      	tst	r3, r2
 8002088:	d192      	bne.n	8001fb0 <HAL_RCCEx_PeriphCLKConfig+0x6c>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800208a:	f7ff f8af 	bl	80011ec <HAL_GetTick>
 800208e:	f241 3388 	movw	r3, #5000	; 0x1388
 8002092:	eba0 0008 	sub.w	r0, r0, r8
 8002096:	4298      	cmp	r0, r3
 8002098:	d8dc      	bhi.n	8002054 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800209a:	fa99 f3a9 	rbit	r3, r9
 800209e:	fa99 f3a9 	rbit	r3, r9
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d0e4      	beq.n	8002070 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 80020a6:	6a2a      	ldr	r2, [r5, #32]
 80020a8:	e7e5      	b.n	8002076 <HAL_RCCEx_PeriphCLKConfig+0x132>
 80020aa:	bf00      	nop
 80020ac:	40021000 	.word	0x40021000
 80020b0:	40007000 	.word	0x40007000
 80020b4:	10908100 	.word	0x10908100

080020b8 <HAL_TIM_PWM_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80020b8:	2800      	cmp	r0, #0
 80020ba:	d066      	beq.n	800218a <HAL_TIM_PWM_Init+0xd2>
{
 80020bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 80020be:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80020c2:	4604      	mov	r4, r0
 80020c4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d039      	beq.n	8002140 <HAL_TIM_PWM_Init+0x88>

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80020cc:	6823      	ldr	r3, [r4, #0]
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020ce:	4930      	ldr	r1, [pc, #192]	; (8002190 <HAL_TIM_PWM_Init+0xd8>)
  htim->State= HAL_TIM_STATE_BUSY;
 80020d0:	2202      	movs	r2, #2
 80020d2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020d6:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 80020d8:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020da:	d04f      	beq.n	800217c <HAL_TIM_PWM_Init+0xc4>
 80020dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020e0:	d033      	beq.n	800214a <HAL_TIM_PWM_Init+0x92>
 80020e2:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 80020e6:	428b      	cmp	r3, r1
 80020e8:	d02f      	beq.n	800214a <HAL_TIM_PWM_Init+0x92>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020ea:	f501 319e 	add.w	r1, r1, #80896	; 0x13c00
 80020ee:	428b      	cmp	r3, r1
 80020f0:	d016      	beq.n	8002120 <HAL_TIM_PWM_Init+0x68>
 80020f2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80020f6:	428b      	cmp	r3, r1
 80020f8:	d012      	beq.n	8002120 <HAL_TIM_PWM_Init+0x68>
 80020fa:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80020fe:	428b      	cmp	r3, r1
 8002100:	d00e      	beq.n	8002120 <HAL_TIM_PWM_Init+0x68>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002102:	69a5      	ldr	r5, [r4, #24]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002104:	68e0      	ldr	r0, [r4, #12]
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002106:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002108:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800210c:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 800210e:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002110:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002112:	6299      	str	r1, [r3, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8002114:	2201      	movs	r2, #1
 8002116:	615a      	str	r2, [r3, #20]
  return HAL_OK;
 8002118:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 800211a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  return HAL_OK;
 800211e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002120:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002122:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002124:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002128:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800212a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800212e:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8002130:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002132:	68e2      	ldr	r2, [r4, #12]
 8002134:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002136:	6862      	ldr	r2, [r4, #4]
 8002138:	629a      	str	r2, [r3, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800213a:	6962      	ldr	r2, [r4, #20]
 800213c:	631a      	str	r2, [r3, #48]	; 0x30
 800213e:	e7e9      	b.n	8002114 <HAL_TIM_PWM_Init+0x5c>
    htim->Lock = HAL_UNLOCKED;
 8002140:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8002144:	f001 fad4 	bl	80036f0 <HAL_TIM_PWM_MspInit>
 8002148:	e7c0      	b.n	80020cc <HAL_TIM_PWM_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 800214a:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800214c:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800214e:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002150:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002152:	6865      	ldr	r5, [r4, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002154:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002158:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 800215a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800215e:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002160:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002164:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8002166:	601a      	str	r2, [r3, #0]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8002168:	4a0a      	ldr	r2, [pc, #40]	; (8002194 <HAL_TIM_PWM_Init+0xdc>)
  TIMx->ARR = (uint32_t)Structure->Period ;
 800216a:	62df      	str	r7, [r3, #44]	; 0x2c
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 800216c:	4293      	cmp	r3, r2
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800216e:	629d      	str	r5, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8002170:	d0e3      	beq.n	800213a <HAL_TIM_PWM_Init+0x82>
 8002172:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002176:	4293      	cmp	r3, r2
 8002178:	d1cc      	bne.n	8002114 <HAL_TIM_PWM_Init+0x5c>
 800217a:	e7de      	b.n	800213a <HAL_TIM_PWM_Init+0x82>
    tmpcr1 |= Structure->CounterMode;
 800217c:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800217e:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002180:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002182:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002186:	432a      	orrs	r2, r5
 8002188:	e7cc      	b.n	8002124 <HAL_TIM_PWM_Init+0x6c>
    return HAL_ERROR;
 800218a:	2001      	movs	r0, #1
 800218c:	4770      	bx	lr
 800218e:	bf00      	nop
 8002190:	40012c00 	.word	0x40012c00
 8002194:	40014400 	.word	0x40014400

08002198 <HAL_TIM_PWM_Start>:
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002198:	6803      	ldr	r3, [r0, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 800219a:	2201      	movs	r2, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800219c:	6a18      	ldr	r0, [r3, #32]
  tmp = TIM_CCER_CC1E << Channel;
 800219e:	fa02 f101 	lsl.w	r1, r2, r1
  TIMx->CCER &= ~tmp;
 80021a2:	ea20 0001 	bic.w	r0, r0, r1
{
 80021a6:	b410      	push	{r4}
  TIMx->CCER &= ~tmp;
 80021a8:	6218      	str	r0, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80021aa:	6a1a      	ldr	r2, [r3, #32]
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 80021ac:	4c0e      	ldr	r4, [pc, #56]	; (80021e8 <HAL_TIM_PWM_Start+0x50>)
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80021ae:	4311      	orrs	r1, r2
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 80021b0:	42a3      	cmp	r3, r4
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80021b2:	6219      	str	r1, [r3, #32]
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 80021b4:	d012      	beq.n	80021dc <HAL_TIM_PWM_Start+0x44>
 80021b6:	4a0d      	ldr	r2, [pc, #52]	; (80021ec <HAL_TIM_PWM_Start+0x54>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d00f      	beq.n	80021dc <HAL_TIM_PWM_Start+0x44>
 80021bc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d00b      	beq.n	80021dc <HAL_TIM_PWM_Start+0x44>
 80021c4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d007      	beq.n	80021dc <HAL_TIM_PWM_Start+0x44>
  __HAL_TIM_ENABLE(htim);
 80021cc:	681a      	ldr	r2, [r3, #0]
} 
 80021ce:	f85d 4b04 	ldr.w	r4, [sp], #4
  __HAL_TIM_ENABLE(htim);
 80021d2:	f042 0201 	orr.w	r2, r2, #1
} 
 80021d6:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 80021d8:	601a      	str	r2, [r3, #0]
} 
 80021da:	4770      	bx	lr
    __HAL_TIM_MOE_ENABLE(htim);
 80021dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80021de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80021e2:	645a      	str	r2, [r3, #68]	; 0x44
 80021e4:	e7f2      	b.n	80021cc <HAL_TIM_PWM_Start+0x34>
 80021e6:	bf00      	nop
 80021e8:	40012c00 	.word	0x40012c00
 80021ec:	40014000 	.word	0x40014000

080021f0 <TIM_OC1_SetConfig>:
{
 80021f0:	b4f0      	push	{r4, r5, r6, r7}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80021f2:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= OC_Config->OCPolarity;
 80021f4:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 80021f6:	680e      	ldr	r6, [r1, #0]
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80021f8:	4d19      	ldr	r5, [pc, #100]	; (8002260 <TIM_OC1_SetConfig+0x70>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80021fa:	f024 0401 	bic.w	r4, r4, #1
 80021fe:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 8002200:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 8002202:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002204:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002206:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC1P;
 800220a:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800220e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002212:	42a8      	cmp	r0, r5
  tmpccer |= OC_Config->OCPolarity;
 8002214:	ea43 0307 	orr.w	r3, r3, r7
  tmpccmrx |= OC_Config->OCMode;
 8002218:	ea42 0206 	orr.w	r2, r2, r6
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800221c:	d012      	beq.n	8002244 <TIM_OC1_SetConfig+0x54>
 800221e:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8002222:	42a8      	cmp	r0, r5
 8002224:	d00e      	beq.n	8002244 <TIM_OC1_SetConfig+0x54>
 8002226:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800222a:	42a8      	cmp	r0, r5
 800222c:	d00a      	beq.n	8002244 <TIM_OC1_SetConfig+0x54>
 800222e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002232:	42a8      	cmp	r0, r5
 8002234:	d006      	beq.n	8002244 <TIM_OC1_SetConfig+0x54>
  TIMx->CCR1 = OC_Config->Pulse;
 8002236:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8002238:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800223a:	6182      	str	r2, [r0, #24]
} 
 800223c:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR1 = OC_Config->Pulse;
 800223e:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;  
 8002240:	6203      	str	r3, [r0, #32]
} 
 8002242:	4770      	bx	lr
    tmpccer |= OC_Config->OCNPolarity;
 8002244:	68cd      	ldr	r5, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 8002246:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 8002248:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800224c:	432b      	orrs	r3, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 800224e:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002250:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8002254:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8002256:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 800225a:	432c      	orrs	r4, r5
 800225c:	e7eb      	b.n	8002236 <TIM_OC1_SetConfig+0x46>
 800225e:	bf00      	nop
 8002260:	40012c00 	.word	0x40012c00

08002264 <TIM_OC2_SetConfig>:
{
 8002264:	b4f0      	push	{r4, r5, r6, r7}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002266:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002268:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800226a:	680e      	ldr	r6, [r1, #0]
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800226c:	4d19      	ldr	r5, [pc, #100]	; (80022d4 <TIM_OC2_SetConfig+0x70>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800226e:	f024 0410 	bic.w	r4, r4, #16
 8002272:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 8002274:	6a02      	ldr	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 8002276:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002278:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800227a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC2P;
 800227e:	f022 0220 	bic.w	r2, r2, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002282:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002286:	42a8      	cmp	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002288:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800228c:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002290:	d010      	beq.n	80022b4 <TIM_OC2_SetConfig+0x50>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002292:	4d11      	ldr	r5, [pc, #68]	; (80022d8 <TIM_OC2_SetConfig+0x74>)
 8002294:	42a8      	cmp	r0, r5
 8002296:	d014      	beq.n	80022c2 <TIM_OC2_SetConfig+0x5e>
 8002298:	4d10      	ldr	r5, [pc, #64]	; (80022dc <TIM_OC2_SetConfig+0x78>)
 800229a:	42a8      	cmp	r0, r5
 800229c:	d011      	beq.n	80022c2 <TIM_OC2_SetConfig+0x5e>
 800229e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80022a2:	42a8      	cmp	r0, r5
 80022a4:	d00d      	beq.n	80022c2 <TIM_OC2_SetConfig+0x5e>
  TIMx->CCR2 = OC_Config->Pulse;
 80022a6:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80022a8:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80022aa:	6183      	str	r3, [r0, #24]
}
 80022ac:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR2 = OC_Config->Pulse;
 80022ae:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;  
 80022b0:	6202      	str	r2, [r0, #32]
}
 80022b2:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80022b4:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80022b6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80022ba:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80022be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80022c2:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80022c4:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80022c6:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80022ca:	4335      	orrs	r5, r6
 80022cc:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 80022d0:	e7e9      	b.n	80022a6 <TIM_OC2_SetConfig+0x42>
 80022d2:	bf00      	nop
 80022d4:	40012c00 	.word	0x40012c00
 80022d8:	40014000 	.word	0x40014000
 80022dc:	40014400 	.word	0x40014400

080022e0 <TIM_OC3_SetConfig>:
{
 80022e0:	b4f0      	push	{r4, r5, r6, r7}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80022e2:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80022e4:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 80022e6:	680e      	ldr	r6, [r1, #0]
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80022e8:	4d19      	ldr	r5, [pc, #100]	; (8002350 <TIM_OC3_SetConfig+0x70>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80022ea:	f424 7480 	bic.w	r4, r4, #256	; 0x100
 80022ee:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 80022f0:	6a02      	ldr	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 80022f2:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 80022f4:	69c3      	ldr	r3, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 80022f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC3P;
 80022fa:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 80022fe:	f023 0373 	bic.w	r3, r3, #115	; 0x73
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002302:	42a8      	cmp	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002304:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 8002308:	ea43 0306 	orr.w	r3, r3, r6
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800230c:	d010      	beq.n	8002330 <TIM_OC3_SetConfig+0x50>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800230e:	4d11      	ldr	r5, [pc, #68]	; (8002354 <TIM_OC3_SetConfig+0x74>)
 8002310:	42a8      	cmp	r0, r5
 8002312:	d014      	beq.n	800233e <TIM_OC3_SetConfig+0x5e>
 8002314:	4d10      	ldr	r5, [pc, #64]	; (8002358 <TIM_OC3_SetConfig+0x78>)
 8002316:	42a8      	cmp	r0, r5
 8002318:	d011      	beq.n	800233e <TIM_OC3_SetConfig+0x5e>
 800231a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800231e:	42a8      	cmp	r0, r5
 8002320:	d00d      	beq.n	800233e <TIM_OC3_SetConfig+0x5e>
  TIMx->CCR3 = OC_Config->Pulse;
 8002322:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8002324:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8002326:	61c3      	str	r3, [r0, #28]
}
 8002328:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR3 = OC_Config->Pulse;
 800232a:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;  
 800232c:	6202      	str	r2, [r0, #32]
}
 800232e:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002330:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8002332:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002336:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 800233a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800233e:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002340:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002342:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002346:	4335      	orrs	r5, r6
 8002348:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 800234c:	e7e9      	b.n	8002322 <TIM_OC3_SetConfig+0x42>
 800234e:	bf00      	nop
 8002350:	40012c00 	.word	0x40012c00
 8002354:	40014000 	.word	0x40014000
 8002358:	40014400 	.word	0x40014400

0800235c <TIM_OC4_SetConfig>:
{
 800235c:	b4f0      	push	{r4, r5, r6, r7}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800235e:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002360:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002362:	680e      	ldr	r6, [r1, #0]
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002364:	4d15      	ldr	r5, [pc, #84]	; (80023bc <TIM_OC4_SetConfig+0x60>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002366:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 800236a:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 800236c:	6a02      	ldr	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 800236e:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8002370:	69c3      	ldr	r3, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002372:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC4P;
 8002376:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800237a:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800237e:	42a8      	cmp	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002380:	ea42 3207 	orr.w	r2, r2, r7, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002384:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002388:	d012      	beq.n	80023b0 <TIM_OC4_SetConfig+0x54>
 800238a:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 800238e:	42a8      	cmp	r0, r5
 8002390:	d00e      	beq.n	80023b0 <TIM_OC4_SetConfig+0x54>
 8002392:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002396:	42a8      	cmp	r0, r5
 8002398:	d00a      	beq.n	80023b0 <TIM_OC4_SetConfig+0x54>
 800239a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800239e:	42a8      	cmp	r0, r5
 80023a0:	d006      	beq.n	80023b0 <TIM_OC4_SetConfig+0x54>
  TIMx->CCR4 = OC_Config->Pulse;
 80023a2:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80023a4:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 80023a6:	61c3      	str	r3, [r0, #28]
}
 80023a8:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR4 = OC_Config->Pulse;
 80023aa:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;  
 80023ac:	6202      	str	r2, [r0, #32]
}
 80023ae:	4770      	bx	lr
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80023b0:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80023b2:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80023b6:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 80023ba:	e7f2      	b.n	80023a2 <TIM_OC4_SetConfig+0x46>
 80023bc:	40012c00 	.word	0x40012c00

080023c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, 
                                            TIM_OC_InitTypeDef* sConfig, 
                                            uint32_t Channel)
{
 80023c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 80023c2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80023c6:	2b01      	cmp	r3, #1
 80023c8:	d057      	beq.n	800247a <HAL_TIM_PWM_ConfigChannel+0xba>
 80023ca:	460d      	mov	r5, r1
  
  htim->State = HAL_TIM_STATE_BUSY;
 80023cc:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 80023ce:	2101      	movs	r1, #1
 80023d0:	4604      	mov	r4, r0
 80023d2:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80023d6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    
  switch (Channel)
 80023da:	2a14      	cmp	r2, #20
 80023dc:	d846      	bhi.n	800246c <HAL_TIM_PWM_ConfigChannel+0xac>
 80023de:	e8df f002 	tbb	[pc, r2]
 80023e2:	454e      	.short	0x454e
 80023e4:	45604545 	.word	0x45604545
 80023e8:	45734545 	.word	0x45734545
 80023ec:	45854545 	.word	0x45854545
 80023f0:	45984545 	.word	0x45984545
 80023f4:	4545      	.short	0x4545
 80023f6:	0b          	.byte	0x0b
 80023f7:	00          	.byte	0x00
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80023f8:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80023fa:	f8d5 e008 	ldr.w	lr, [r5, #8]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80023fe:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002400:	682f      	ldr	r7, [r5, #0]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002402:	4e65      	ldr	r6, [pc, #404]	; (8002598 <HAL_TIM_PWM_ConfigChannel+0x1d8>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002404:	f420 1080 	bic.w	r0, r0, #1048576	; 0x100000
 8002408:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 800240a:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 800240c:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800240e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002410:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002414:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002418:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800241c:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800241e:	ea41 510e 	orr.w	r1, r1, lr, lsl #20
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002422:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002426:	f000 80b0 	beq.w	800258a <HAL_TIM_PWM_ConfigChannel+0x1ca>
 800242a:	f506 56a0 	add.w	r6, r6, #5120	; 0x1400
 800242e:	42b3      	cmp	r3, r6
 8002430:	f000 80ab 	beq.w	800258a <HAL_TIM_PWM_ConfigChannel+0x1ca>
 8002434:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002438:	42b3      	cmp	r3, r6
 800243a:	f000 80a6 	beq.w	800258a <HAL_TIM_PWM_ConfigChannel+0x1ca>
 800243e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002442:	42b3      	cmp	r3, r6
 8002444:	f000 80a1 	beq.w	800258a <HAL_TIM_PWM_ConfigChannel+0x1ca>
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002448:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 800244a:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 800244c:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 800244e:	65de      	str	r6, [r3, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002450:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002452:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8002454:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002456:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800245a:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800245c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800245e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8002462:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8002464:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002466:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800246a:	655a      	str	r2, [r3, #84]	; 0x54
  htim->State = HAL_TIM_STATE_READY;
 800246c:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800246e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002470:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002474:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8002478:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 800247a:	2002      	movs	r0, #2
}
 800247c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800247e:	4629      	mov	r1, r5
 8002480:	6800      	ldr	r0, [r0, #0]
 8002482:	f7ff feb5 	bl	80021f0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002486:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002488:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800248a:	6999      	ldr	r1, [r3, #24]
 800248c:	f041 0108 	orr.w	r1, r1, #8
 8002490:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002492:	6999      	ldr	r1, [r3, #24]
 8002494:	f021 0104 	bic.w	r1, r1, #4
 8002498:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800249a:	699a      	ldr	r2, [r3, #24]
 800249c:	4302      	orrs	r2, r0
 800249e:	619a      	str	r2, [r3, #24]
    break;
 80024a0:	e7e4      	b.n	800246c <HAL_TIM_PWM_ConfigChannel+0xac>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80024a2:	4629      	mov	r1, r5
 80024a4:	6800      	ldr	r0, [r0, #0]
 80024a6:	f7ff fedd 	bl	8002264 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80024aa:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80024ac:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80024ae:	6999      	ldr	r1, [r3, #24]
 80024b0:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80024b4:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80024b6:	6999      	ldr	r1, [r3, #24]
 80024b8:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80024bc:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80024be:	699a      	ldr	r2, [r3, #24]
 80024c0:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80024c4:	619a      	str	r2, [r3, #24]
    break;
 80024c6:	e7d1      	b.n	800246c <HAL_TIM_PWM_ConfigChannel+0xac>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80024c8:	4629      	mov	r1, r5
 80024ca:	6800      	ldr	r0, [r0, #0]
 80024cc:	f7ff ff08 	bl	80022e0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80024d0:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80024d2:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80024d4:	69d9      	ldr	r1, [r3, #28]
 80024d6:	f041 0108 	orr.w	r1, r1, #8
 80024da:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80024dc:	69d9      	ldr	r1, [r3, #28]
 80024de:	f021 0104 	bic.w	r1, r1, #4
 80024e2:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80024e4:	69da      	ldr	r2, [r3, #28]
 80024e6:	4302      	orrs	r2, r0
 80024e8:	61da      	str	r2, [r3, #28]
    break;
 80024ea:	e7bf      	b.n	800246c <HAL_TIM_PWM_ConfigChannel+0xac>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80024ec:	4629      	mov	r1, r5
 80024ee:	6800      	ldr	r0, [r0, #0]
 80024f0:	f7ff ff34 	bl	800235c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80024f4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80024f6:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80024f8:	69d9      	ldr	r1, [r3, #28]
 80024fa:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80024fe:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002500:	69d9      	ldr	r1, [r3, #28]
 8002502:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8002506:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8002508:	69da      	ldr	r2, [r3, #28]
 800250a:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800250e:	61da      	str	r2, [r3, #28]
    break;
 8002510:	e7ac      	b.n	800246c <HAL_TIM_PWM_ConfigChannel+0xac>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002512:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002514:	f8d5 e008 	ldr.w	lr, [r5, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002518:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 800251a:	682f      	ldr	r7, [r5, #0]
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800251c:	4e1e      	ldr	r6, [pc, #120]	; (8002598 <HAL_TIM_PWM_ConfigChannel+0x1d8>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800251e:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 8002522:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 8002524:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 8002526:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8002528:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800252a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC5P;
 800252e:	f421 3100 	bic.w	r1, r1, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002532:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002536:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002538:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
  tmpccmrx |= OC_Config->OCMode;
 800253c:	ea42 0207 	orr.w	r2, r2, r7
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002540:	d01d      	beq.n	800257e <HAL_TIM_PWM_ConfigChannel+0x1be>
 8002542:	f506 56a0 	add.w	r6, r6, #5120	; 0x1400
 8002546:	42b3      	cmp	r3, r6
 8002548:	d019      	beq.n	800257e <HAL_TIM_PWM_ConfigChannel+0x1be>
 800254a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800254e:	42b3      	cmp	r3, r6
 8002550:	d015      	beq.n	800257e <HAL_TIM_PWM_ConfigChannel+0x1be>
 8002552:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002556:	42b3      	cmp	r3, r6
 8002558:	d011      	beq.n	800257e <HAL_TIM_PWM_ConfigChannel+0x1be>
  TIMx->CCR5 = OC_Config->Pulse;
 800255a:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 800255c:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 800255e:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 8002560:	659e      	str	r6, [r3, #88]	; 0x58
  TIMx->CCER = tmpccer;  
 8002562:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002564:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8002566:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002568:	f041 0108 	orr.w	r1, r1, #8
 800256c:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800256e:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002570:	f021 0104 	bic.w	r1, r1, #4
 8002574:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8002576:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002578:	4302      	orrs	r2, r0
 800257a:	655a      	str	r2, [r3, #84]	; 0x54
    break;
 800257c:	e776      	b.n	800246c <HAL_TIM_PWM_ConfigChannel+0xac>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800257e:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002580:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002584:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
 8002588:	e7e7      	b.n	800255a <HAL_TIM_PWM_ConfigChannel+0x19a>
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800258a:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 800258c:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002590:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
 8002594:	e758      	b.n	8002448 <HAL_TIM_PWM_ConfigChannel+0x88>
 8002596:	bf00      	nop
 8002598:	40012c00 	.word	0x40012c00

0800259c <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 800259c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d016      	beq.n	80025d2 <HAL_TIMEx_MasterConfigSynchronization+0x36>
  tmpcr2 = htim->Instance->CR2;
 80025a4:	6802      	ldr	r2, [r0, #0]
{
 80025a6:	b470      	push	{r4, r5, r6}
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80025a8:	4d0e      	ldr	r5, [pc, #56]	; (80025e4 <HAL_TIMEx_MasterConfigSynchronization+0x48>)
  tmpcr2 = htim->Instance->CR2;
 80025aa:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 80025ac:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80025ae:	42aa      	cmp	r2, r5
 80025b0:	d012      	beq.n	80025d8 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80025b2:	680e      	ldr	r6, [r1, #0]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80025b4:	688d      	ldr	r5, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 80025b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 80025ba:	f024 0180 	bic.w	r1, r4, #128	; 0x80
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80025be:	4333      	orrs	r3, r6
  __HAL_UNLOCK(htim);
 80025c0:	2400      	movs	r4, #0
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80025c2:	4329      	orrs	r1, r5
  htim->Instance->CR2 = tmpcr2;
 80025c4:	6053      	str	r3, [r2, #4]
  htim->Instance->SMCR = tmpsmcr;
 80025c6:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 80025c8:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
} 
 80025cc:	4620      	mov	r0, r4
 80025ce:	bc70      	pop	{r4, r5, r6}
 80025d0:	4770      	bx	lr
  __HAL_LOCK(htim);
 80025d2:	2302      	movs	r3, #2
} 
 80025d4:	4618      	mov	r0, r3
 80025d6:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80025d8:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80025da:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80025de:	432b      	orrs	r3, r5
 80025e0:	e7e7      	b.n	80025b2 <HAL_TIMEx_MasterConfigSynchronization+0x16>
 80025e2:	bf00      	nop
 80025e4:	40012c00 	.word	0x40012c00

080025e8 <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 80025e8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	d029      	beq.n	8002644 <HAL_TIMEx_ConfigBreakDeadTime+0x5c>
{
 80025f0:	b4f0      	push	{r4, r5, r6, r7}
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80025f2:	e891 00e0 	ldmia.w	r1, {r5, r6, r7}
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80025f6:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80025f8:	690c      	ldr	r4, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80025fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025fe:	433b      	orrs	r3, r7
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002600:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002604:	4333      	orrs	r3, r6
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002606:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800260a:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800260c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002610:	4602      	mov	r2, r0
 8002612:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002614:	6948      	ldr	r0, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002616:	6a8e      	ldr	r6, [r1, #40]	; 0x28
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8002618:	4d12      	ldr	r5, [pc, #72]	; (8002664 <HAL_TIMEx_ConfigBreakDeadTime+0x7c>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 800261a:	698c      	ldr	r4, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800261c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002620:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002622:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8002626:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002628:	4333      	orrs	r3, r6
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 800262a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800262e:	42a8      	cmp	r0, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 8002630:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8002634:	d008      	beq.n	8002648 <HAL_TIMEx_ConfigBreakDeadTime+0x60>
  __HAL_UNLOCK(htim);
 8002636:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8002638:	6443      	str	r3, [r0, #68]	; 0x44
}
 800263a:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 800263c:	4608      	mov	r0, r1
  __HAL_UNLOCK(htim);
 800263e:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c
}
 8002642:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002644:	2002      	movs	r0, #2
 8002646:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 8002648:	6a4d      	ldr	r5, [r1, #36]	; 0x24
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800264a:	69cc      	ldr	r4, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800264c:	6a09      	ldr	r1, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 800264e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002652:	ea43 5305 	orr.w	r3, r3, r5, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8002656:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800265a:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800265c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8002660:	430b      	orrs	r3, r1
 8002662:	e7e8      	b.n	8002636 <HAL_TIMEx_ConfigBreakDeadTime+0x4e>
 8002664:	40012c00 	.word	0x40012c00

08002668 <HAL_UART_Transmit>:
  * @param Size Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002668:	b5f0      	push	{r4, r5, r6, r7, lr}
 800266a:	460e      	mov	r6, r1
  uint16_t* tmp;
  uint32_t tickstart = 0U;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800266c:	f890 1069 	ldrb.w	r1, [r0, #105]	; 0x69
 8002670:	2920      	cmp	r1, #32
{
 8002672:	b083      	sub	sp, #12
  if(huart->gState == HAL_UART_STATE_READY)
 8002674:	d002      	beq.n	800267c <HAL_UART_Transmit+0x14>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002676:	2002      	movs	r0, #2
  }
}
 8002678:	b003      	add	sp, #12
 800267a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((pData == NULL ) || (Size == 0U))
 800267c:	b37e      	cbz	r6, 80026de <HAL_UART_Transmit+0x76>
 800267e:	b372      	cbz	r2, 80026de <HAL_UART_Transmit+0x76>
 8002680:	461d      	mov	r5, r3
    __HAL_LOCK(huart);
 8002682:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8002686:	2b01      	cmp	r3, #1
 8002688:	4604      	mov	r4, r0
 800268a:	d0f4      	beq.n	8002676 <HAL_UART_Transmit+0xe>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800268c:	2000      	movs	r0, #0
    __HAL_LOCK(huart);
 800268e:	2101      	movs	r1, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002690:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002692:	66e0      	str	r0, [r4, #108]	; 0x6c
    __HAL_LOCK(huart);
 8002694:	f884 1068 	strb.w	r1, [r4, #104]	; 0x68
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002698:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
 800269c:	9201      	str	r2, [sp, #4]
    tickstart = HAL_GetTick();
 800269e:	f7fe fda5 	bl	80011ec <HAL_GetTick>
    huart->TxXferSize = Size;
 80026a2:	9a01      	ldr	r2, [sp, #4]
 80026a4:	f8a4 2050 	strh.w	r2, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 80026a8:	4607      	mov	r7, r0
 80026aa:	6820      	ldr	r0, [r4, #0]
    huart->TxXferCount = Size;
 80026ac:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 80026b0:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 80026b4:	b29b      	uxth	r3, r3
 80026b6:	b1f3      	cbz	r3, 80026f6 <HAL_UART_Transmit+0x8e>
      huart->TxXferCount--;
 80026b8:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 80026bc:	3b01      	subs	r3, #1
 80026be:	b29b      	uxth	r3, r3
 80026c0:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 80026c4:	1c69      	adds	r1, r5, #1
 80026c6:	d122      	bne.n	800270e <HAL_UART_Transmit+0xa6>
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026c8:	69c2      	ldr	r2, [r0, #28]
 80026ca:	0612      	lsls	r2, r2, #24
 80026cc:	d5fc      	bpl.n	80026c8 <HAL_UART_Transmit+0x60>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026ce:	68a3      	ldr	r3, [r4, #8]
 80026d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026d4:	d037      	beq.n	8002746 <HAL_UART_Transmit+0xde>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80026d6:	7833      	ldrb	r3, [r6, #0]
 80026d8:	8503      	strh	r3, [r0, #40]	; 0x28
 80026da:	3601      	adds	r6, #1
 80026dc:	e7e8      	b.n	80026b0 <HAL_UART_Transmit+0x48>
      return  HAL_ERROR;
 80026de:	2001      	movs	r0, #1
 80026e0:	e7ca      	b.n	8002678 <HAL_UART_Transmit+0x10>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026e2:	69c3      	ldr	r3, [r0, #28]
 80026e4:	065b      	lsls	r3, r3, #25
 80026e6:	d40b      	bmi.n	8002700 <HAL_UART_Transmit+0x98>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80026e8:	b1dd      	cbz	r5, 8002722 <HAL_UART_Transmit+0xba>
 80026ea:	f7fe fd7f 	bl	80011ec <HAL_GetTick>
 80026ee:	1bc0      	subs	r0, r0, r7
 80026f0:	4285      	cmp	r5, r0
 80026f2:	6820      	ldr	r0, [r4, #0]
 80026f4:	d315      	bcc.n	8002722 <HAL_UART_Transmit+0xba>
 80026f6:	1c69      	adds	r1, r5, #1
 80026f8:	d1f3      	bne.n	80026e2 <HAL_UART_Transmit+0x7a>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026fa:	69c3      	ldr	r3, [r0, #28]
 80026fc:	065a      	lsls	r2, r3, #25
 80026fe:	d5fc      	bpl.n	80026fa <HAL_UART_Transmit+0x92>
    huart->gState = HAL_UART_STATE_READY;
 8002700:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8002702:	2000      	movs	r0, #0
    huart->gState = HAL_UART_STATE_READY;
 8002704:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    __HAL_UNLOCK(huart);
 8002708:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    return HAL_OK;
 800270c:	e7b4      	b.n	8002678 <HAL_UART_Transmit+0x10>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800270e:	69c3      	ldr	r3, [r0, #28]
 8002710:	061b      	lsls	r3, r3, #24
 8002712:	d4dc      	bmi.n	80026ce <HAL_UART_Transmit+0x66>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002714:	b12d      	cbz	r5, 8002722 <HAL_UART_Transmit+0xba>
 8002716:	f7fe fd69 	bl	80011ec <HAL_GetTick>
 800271a:	1bc0      	subs	r0, r0, r7
 800271c:	4285      	cmp	r5, r0
 800271e:	6820      	ldr	r0, [r4, #0]
 8002720:	d2d0      	bcs.n	80026c4 <HAL_UART_Transmit+0x5c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002722:	6803      	ldr	r3, [r0, #0]
 8002724:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002728:	6003      	str	r3, [r0, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800272a:	6883      	ldr	r3, [r0, #8]

        huart->gState  = HAL_UART_STATE_READY;
 800272c:	2220      	movs	r2, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800272e:	f023 0301 	bic.w	r3, r3, #1
        huart->RxState = HAL_UART_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002732:	2100      	movs	r1, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002734:	6083      	str	r3, [r0, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8002736:	f884 2069 	strb.w	r2, [r4, #105]	; 0x69
      return HAL_TIMEOUT;
 800273a:	2003      	movs	r0, #3
        __HAL_UNLOCK(huart);
 800273c:	f884 1068 	strb.w	r1, [r4, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 8002740:	f884 206a 	strb.w	r2, [r4, #106]	; 0x6a
 8002744:	e798      	b.n	8002678 <HAL_UART_Transmit+0x10>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002746:	6923      	ldr	r3, [r4, #16]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d1c4      	bne.n	80026d6 <HAL_UART_Transmit+0x6e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800274c:	f836 3b02 	ldrh.w	r3, [r6], #2
 8002750:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002754:	8503      	strh	r3, [r0, #40]	; 0x28
        pData += 2U;
 8002756:	e7ab      	b.n	80026b0 <HAL_UART_Transmit+0x48>

08002758 <HAL_UART_Receive>:
{
 8002758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800275c:	4688      	mov	r8, r1
  if(huart->RxState == HAL_UART_STATE_READY)
 800275e:	f890 106a 	ldrb.w	r1, [r0, #106]	; 0x6a
 8002762:	2920      	cmp	r1, #32
{
 8002764:	b082      	sub	sp, #8
  if(huart->RxState == HAL_UART_STATE_READY)
 8002766:	d003      	beq.n	8002770 <HAL_UART_Receive+0x18>
    return HAL_BUSY;
 8002768:	2002      	movs	r0, #2
}
 800276a:	b002      	add	sp, #8
 800276c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((pData == NULL ) || (Size == 0U))
 8002770:	f1b8 0f00 	cmp.w	r8, #0
 8002774:	d040      	beq.n	80027f8 <HAL_UART_Receive+0xa0>
 8002776:	2a00      	cmp	r2, #0
 8002778:	d03e      	beq.n	80027f8 <HAL_UART_Receive+0xa0>
 800277a:	461d      	mov	r5, r3
    __HAL_LOCK(huart);
 800277c:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8002780:	2b01      	cmp	r3, #1
 8002782:	4604      	mov	r4, r0
 8002784:	d0f0      	beq.n	8002768 <HAL_UART_Receive+0x10>
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002786:	2322      	movs	r3, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002788:	2000      	movs	r0, #0
    __HAL_LOCK(huart);
 800278a:	2101      	movs	r1, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800278c:	66e0      	str	r0, [r4, #108]	; 0x6c
    __HAL_LOCK(huart);
 800278e:	f884 1068 	strb.w	r1, [r4, #104]	; 0x68
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002792:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
 8002796:	9201      	str	r2, [sp, #4]
    tickstart = HAL_GetTick();
 8002798:	f7fe fd28 	bl	80011ec <HAL_GetTick>
    UART_MASK_COMPUTATION(huart);
 800279c:	68a3      	ldr	r3, [r4, #8]
    huart->RxXferSize = Size;
 800279e:	9a01      	ldr	r2, [sp, #4]
 80027a0:	f8a4 2058 	strh.w	r2, [r4, #88]	; 0x58
    UART_MASK_COMPUTATION(huart);
 80027a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 80027a8:	4607      	mov	r7, r0
    huart->RxXferCount = Size;
 80027aa:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 80027ae:	d059      	beq.n	8002864 <HAL_UART_Receive+0x10c>
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d14d      	bne.n	8002850 <HAL_UART_Receive+0xf8>
 80027b4:	6923      	ldr	r3, [r4, #16]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d050      	beq.n	800285c <HAL_UART_Receive+0x104>
 80027ba:	267f      	movs	r6, #127	; 0x7f
 80027bc:	f8a4 605c 	strh.w	r6, [r4, #92]	; 0x5c
    while(huart->RxXferCount > 0U)
 80027c0:	f8b4 005a 	ldrh.w	r0, [r4, #90]	; 0x5a
 80027c4:	b280      	uxth	r0, r0
 80027c6:	2800      	cmp	r0, #0
 80027c8:	d03c      	beq.n	8002844 <HAL_UART_Receive+0xec>
      huart->RxXferCount--;
 80027ca:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 80027ce:	3b01      	subs	r3, #1
 80027d0:	b29b      	uxth	r3, r3
 80027d2:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
 80027d6:	1c69      	adds	r1, r5, #1
 80027d8:	6820      	ldr	r0, [r4, #0]
 80027da:	d10f      	bne.n	80027fc <HAL_UART_Receive+0xa4>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027dc:	69c2      	ldr	r2, [r0, #28]
 80027de:	0692      	lsls	r2, r2, #26
 80027e0:	d5fc      	bpl.n	80027dc <HAL_UART_Receive+0x84>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027e2:	68a3      	ldr	r3, [r4, #8]
 80027e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027e8:	d024      	beq.n	8002834 <HAL_UART_Receive+0xdc>
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80027ea:	8c83      	ldrh	r3, [r0, #36]	; 0x24
 80027ec:	4033      	ands	r3, r6
 80027ee:	f888 3000 	strb.w	r3, [r8]
 80027f2:	f108 0801 	add.w	r8, r8, #1
 80027f6:	e7e3      	b.n	80027c0 <HAL_UART_Receive+0x68>
      return  HAL_ERROR;
 80027f8:	2001      	movs	r0, #1
 80027fa:	e7b6      	b.n	800276a <HAL_UART_Receive+0x12>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027fc:	69c3      	ldr	r3, [r0, #28]
 80027fe:	069b      	lsls	r3, r3, #26
 8002800:	d4ef      	bmi.n	80027e2 <HAL_UART_Receive+0x8a>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002802:	b12d      	cbz	r5, 8002810 <HAL_UART_Receive+0xb8>
 8002804:	f7fe fcf2 	bl	80011ec <HAL_GetTick>
 8002808:	1bc0      	subs	r0, r0, r7
 800280a:	4285      	cmp	r5, r0
 800280c:	d2e3      	bcs.n	80027d6 <HAL_UART_Receive+0x7e>
 800280e:	6820      	ldr	r0, [r4, #0]
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002810:	6803      	ldr	r3, [r0, #0]
 8002812:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002816:	6003      	str	r3, [r0, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002818:	6883      	ldr	r3, [r0, #8]
        huart->gState  = HAL_UART_STATE_READY;
 800281a:	2220      	movs	r2, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800281c:	f023 0301 	bic.w	r3, r3, #1
        __HAL_UNLOCK(huart);
 8002820:	2100      	movs	r1, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002822:	6083      	str	r3, [r0, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8002824:	f884 2069 	strb.w	r2, [r4, #105]	; 0x69
        return HAL_TIMEOUT;
 8002828:	2003      	movs	r0, #3
        __HAL_UNLOCK(huart);
 800282a:	f884 1068 	strb.w	r1, [r4, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 800282e:	f884 206a 	strb.w	r2, [r4, #106]	; 0x6a
 8002832:	e79a      	b.n	800276a <HAL_UART_Receive+0x12>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002834:	6923      	ldr	r3, [r4, #16]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d1d7      	bne.n	80027ea <HAL_UART_Receive+0x92>
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 800283a:	8c83      	ldrh	r3, [r0, #36]	; 0x24
 800283c:	4033      	ands	r3, r6
 800283e:	f828 3b02 	strh.w	r3, [r8], #2
        pData +=2U;
 8002842:	e7bd      	b.n	80027c0 <HAL_UART_Receive+0x68>
    huart->RxState = HAL_UART_STATE_READY;
 8002844:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8002846:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    huart->RxState = HAL_UART_STATE_READY;
 800284a:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
    return HAL_OK;
 800284e:	e78c      	b.n	800276a <HAL_UART_Receive+0x12>
    UART_MASK_COMPUTATION(huart);
 8002850:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002854:	d00e      	beq.n	8002874 <HAL_UART_Receive+0x11c>
 8002856:	f8b4 605c 	ldrh.w	r6, [r4, #92]	; 0x5c
 800285a:	e7b1      	b.n	80027c0 <HAL_UART_Receive+0x68>
 800285c:	26ff      	movs	r6, #255	; 0xff
 800285e:	f8a4 605c 	strh.w	r6, [r4, #92]	; 0x5c
 8002862:	e7ad      	b.n	80027c0 <HAL_UART_Receive+0x68>
 8002864:	6923      	ldr	r3, [r4, #16]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d1f8      	bne.n	800285c <HAL_UART_Receive+0x104>
 800286a:	f240 16ff 	movw	r6, #511	; 0x1ff
 800286e:	f8a4 605c 	strh.w	r6, [r4, #92]	; 0x5c
 8002872:	e7a5      	b.n	80027c0 <HAL_UART_Receive+0x68>
 8002874:	6923      	ldr	r3, [r4, #16]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d09f      	beq.n	80027ba <HAL_UART_Receive+0x62>
 800287a:	263f      	movs	r6, #63	; 0x3f
 800287c:	f8a4 605c 	strh.w	r6, [r4, #92]	; 0x5c
    while(huart->RxXferCount > 0U)
 8002880:	e79e      	b.n	80027c0 <HAL_UART_Receive+0x68>
 8002882:	bf00      	nop

08002884 <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002884:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002886:	07da      	lsls	r2, r3, #31
{
 8002888:	b410      	push	{r4}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800288a:	d506      	bpl.n	800289a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800288c:	6801      	ldr	r1, [r0, #0]
 800288e:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8002890:	684a      	ldr	r2, [r1, #4]
 8002892:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002896:	4322      	orrs	r2, r4
 8002898:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800289a:	079c      	lsls	r4, r3, #30
 800289c:	d506      	bpl.n	80028ac <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800289e:	6801      	ldr	r1, [r0, #0]
 80028a0:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80028a2:	684a      	ldr	r2, [r1, #4]
 80028a4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80028a8:	4322      	orrs	r2, r4
 80028aa:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80028ac:	0759      	lsls	r1, r3, #29
 80028ae:	d506      	bpl.n	80028be <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80028b0:	6801      	ldr	r1, [r0, #0]
 80028b2:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80028b4:	684a      	ldr	r2, [r1, #4]
 80028b6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80028ba:	4322      	orrs	r2, r4
 80028bc:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80028be:	071a      	lsls	r2, r3, #28
 80028c0:	d506      	bpl.n	80028d0 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80028c2:	6801      	ldr	r1, [r0, #0]
 80028c4:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80028c6:	684a      	ldr	r2, [r1, #4]
 80028c8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80028cc:	4322      	orrs	r2, r4
 80028ce:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80028d0:	06dc      	lsls	r4, r3, #27
 80028d2:	d506      	bpl.n	80028e2 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80028d4:	6801      	ldr	r1, [r0, #0]
 80028d6:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80028d8:	688a      	ldr	r2, [r1, #8]
 80028da:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80028de:	4322      	orrs	r2, r4
 80028e0:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80028e2:	0699      	lsls	r1, r3, #26
 80028e4:	d506      	bpl.n	80028f4 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80028e6:	6801      	ldr	r1, [r0, #0]
 80028e8:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80028ea:	688a      	ldr	r2, [r1, #8]
 80028ec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80028f0:	4322      	orrs	r2, r4
 80028f2:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80028f4:	065a      	lsls	r2, r3, #25
 80028f6:	d509      	bpl.n	800290c <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80028f8:	6801      	ldr	r1, [r0, #0]
 80028fa:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80028fc:	684a      	ldr	r2, [r1, #4]
 80028fe:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8002902:	4322      	orrs	r2, r4
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002904:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002908:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800290a:	d00b      	beq.n	8002924 <UART_AdvFeatureConfig+0xa0>
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800290c:	061b      	lsls	r3, r3, #24
 800290e:	d506      	bpl.n	800291e <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002910:	6802      	ldr	r2, [r0, #0]
 8002912:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002914:	6853      	ldr	r3, [r2, #4]
 8002916:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800291a:	430b      	orrs	r3, r1
 800291c:	6053      	str	r3, [r2, #4]
}
 800291e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002922:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002924:	684a      	ldr	r2, [r1, #4]
 8002926:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002928:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800292c:	4322      	orrs	r2, r4
 800292e:	604a      	str	r2, [r1, #4]
 8002930:	e7ec      	b.n	800290c <UART_AdvFeatureConfig+0x88>
 8002932:	bf00      	nop

08002934 <HAL_UART_Init>:
  if(huart == NULL)
 8002934:	2800      	cmp	r0, #0
 8002936:	f000 80af 	beq.w	8002a98 <HAL_UART_Init+0x164>
{
 800293a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(huart->gState == HAL_UART_STATE_RESET)
 800293c:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8002940:	4604      	mov	r4, r0
 8002942:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002946:	2b00      	cmp	r3, #0
 8002948:	d031      	beq.n	80029ae <HAL_UART_Init+0x7a>
  __HAL_UART_DISABLE(huart);
 800294a:	6825      	ldr	r5, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800294c:	6927      	ldr	r7, [r4, #16]
 800294e:	6966      	ldr	r6, [r4, #20]
 8002950:	69e1      	ldr	r1, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002952:	4a89      	ldr	r2, [pc, #548]	; (8002b78 <HAL_UART_Init+0x244>)
  huart->gState = HAL_UART_STATE_BUSY;
 8002954:	2324      	movs	r3, #36	; 0x24
 8002956:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 800295a:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800295c:	68a3      	ldr	r3, [r4, #8]
  __HAL_UART_DISABLE(huart);
 800295e:	f020 0001 	bic.w	r0, r0, #1
 8002962:	6028      	str	r0, [r5, #0]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002964:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002966:	433b      	orrs	r3, r7
 8002968:	4333      	orrs	r3, r6
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800296a:	4002      	ands	r2, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800296c:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800296e:	4313      	orrs	r3, r2
 8002970:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002972:	686a      	ldr	r2, [r5, #4]
 8002974:	68e6      	ldr	r6, [r4, #12]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002976:	69a3      	ldr	r3, [r4, #24]
 8002978:	6a27      	ldr	r7, [r4, #32]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800297a:	4880      	ldr	r0, [pc, #512]	; (8002b7c <HAL_UART_Init+0x248>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800297c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002980:	4332      	orrs	r2, r6
 8002982:	606a      	str	r2, [r5, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002984:	68aa      	ldr	r2, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002986:	433b      	orrs	r3, r7
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002988:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 800298c:	4313      	orrs	r3, r2
  UART_GETCLOCKSOURCE(huart, clocksource);
 800298e:	4285      	cmp	r5, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002990:	60ab      	str	r3, [r5, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002992:	d06f      	beq.n	8002a74 <HAL_UART_Init+0x140>
 8002994:	4b7a      	ldr	r3, [pc, #488]	; (8002b80 <HAL_UART_Init+0x24c>)
 8002996:	429d      	cmp	r5, r3
 8002998:	d00e      	beq.n	80029b8 <HAL_UART_Init+0x84>
 800299a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800299e:	429d      	cmp	r5, r3
 80029a0:	d00a      	beq.n	80029b8 <HAL_UART_Init+0x84>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80029a2:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80029a6:	f000 80a2 	beq.w	8002aee <HAL_UART_Init+0x1ba>
    return HAL_ERROR;
 80029aa:	2001      	movs	r0, #1
 80029ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    huart->Lock = HAL_UNLOCKED;
 80029ae:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 80029b2:	f000 fef3 	bl	800379c <HAL_UART_MspInit>
 80029b6:	e7c8      	b.n	800294a <HAL_UART_Init+0x16>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80029b8:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80029bc:	f000 8094 	beq.w	8002ae8 <HAL_UART_Init+0x1b4>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80029c0:	f7ff fa90 	bl	8001ee4 <HAL_RCC_GetPCLK1Freq>
 80029c4:	6862      	ldr	r2, [r4, #4]
 80029c6:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 80029ca:	fbb3 f3f2 	udiv	r3, r3, r2
 80029ce:	b29b      	uxth	r3, r3
 80029d0:	60eb      	str	r3, [r5, #12]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80029d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d149      	bne.n	8002a6c <HAL_UART_Init+0x138>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80029d8:	6823      	ldr	r3, [r4, #0]
 80029da:	685a      	ldr	r2, [r3, #4]
 80029dc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80029e0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80029e2:	689a      	ldr	r2, [r3, #8]
 80029e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80029e8:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80029ea:	681a      	ldr	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029ec:	2100      	movs	r1, #0
  __HAL_UART_ENABLE(huart);
 80029ee:	f042 0201 	orr.w	r2, r2, #1
 80029f2:	601a      	str	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029f4:	66e1      	str	r1, [r4, #108]	; 0x6c
  tickstart = HAL_GetTick();
 80029f6:	f7fe fbf9 	bl	80011ec <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80029fa:	6823      	ldr	r3, [r4, #0]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 8002a00:	4606      	mov	r6, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002a02:	d40b      	bmi.n	8002a1c <HAL_UART_Init+0xe8>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	0752      	lsls	r2, r2, #29
 8002a08:	d424      	bmi.n	8002a54 <HAL_UART_Init+0x120>
  huart->gState  = HAL_UART_STATE_READY;
 8002a0a:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8002a0c:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 8002a0e:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 8002a12:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState = HAL_UART_STATE_READY;
 8002a16:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
 8002a1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a1c:	69dd      	ldr	r5, [r3, #28]
 8002a1e:	f415 1500 	ands.w	r5, r5, #2097152	; 0x200000
 8002a22:	d1ef      	bne.n	8002a04 <HAL_UART_Init+0xd0>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002a24:	f7fe fbe2 	bl	80011ec <HAL_GetTick>
 8002a28:	1b80      	subs	r0, r0, r6
 8002a2a:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002a2e:	6823      	ldr	r3, [r4, #0]
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002a30:	d3f4      	bcc.n	8002a1c <HAL_UART_Init+0xe8>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002a38:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a3a:	689a      	ldr	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8002a3c:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a3e:	f022 0201 	bic.w	r2, r2, #1
 8002a42:	609a      	str	r2, [r3, #8]
      return HAL_TIMEOUT;
 8002a44:	2003      	movs	r0, #3
        huart->gState  = HAL_UART_STATE_READY;
 8002a46:	f884 1069 	strb.w	r1, [r4, #105]	; 0x69
        __HAL_UNLOCK(huart);
 8002a4a:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 8002a4e:	f884 106a 	strb.w	r1, [r4, #106]	; 0x6a
 8002a52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a54:	69dd      	ldr	r5, [r3, #28]
 8002a56:	f415 0580 	ands.w	r5, r5, #4194304	; 0x400000
 8002a5a:	d1d6      	bne.n	8002a0a <HAL_UART_Init+0xd6>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002a5c:	f7fe fbc6 	bl	80011ec <HAL_GetTick>
 8002a60:	1b80      	subs	r0, r0, r6
 8002a62:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002a66:	6823      	ldr	r3, [r4, #0]
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002a68:	d3f4      	bcc.n	8002a54 <HAL_UART_Init+0x120>
 8002a6a:	e7e2      	b.n	8002a32 <HAL_UART_Init+0xfe>
    UART_AdvFeatureConfig(huart);
 8002a6c:	4620      	mov	r0, r4
 8002a6e:	f7ff ff09 	bl	8002884 <UART_AdvFeatureConfig>
 8002a72:	e7b1      	b.n	80029d8 <HAL_UART_Init+0xa4>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a74:	4b43      	ldr	r3, [pc, #268]	; (8002b84 <HAL_UART_Init+0x250>)
 8002a76:	4a44      	ldr	r2, [pc, #272]	; (8002b88 <HAL_UART_Init+0x254>)
 8002a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a7a:	f003 0303 	and.w	r3, r3, #3
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a7e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002a82:	5cd3      	ldrb	r3, [r2, r3]
 8002a84:	d13b      	bne.n	8002afe <HAL_UART_Init+0x1ca>
    switch (clocksource)
 8002a86:	2b08      	cmp	r3, #8
 8002a88:	d834      	bhi.n	8002af4 <HAL_UART_Init+0x1c0>
 8002a8a:	e8df f003 	tbb	[pc, r3]
 8002a8e:	2a2d      	.short	0x2a2d
 8002a90:	33153320 	.word	0x33153320
 8002a94:	3333      	.short	0x3333
 8002a96:	07          	.byte	0x07
 8002a97:	00          	.byte	0x00
    return HAL_ERROR;
 8002a98:	2001      	movs	r0, #1
}
 8002a9a:	4770      	bx	lr
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002a9c:	6862      	ldr	r2, [r4, #4]
 8002a9e:	0853      	lsrs	r3, r2, #1
 8002aa0:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8002aa4:	fbb3 f3f2 	udiv	r3, r3, r2
 8002aa8:	b29b      	uxth	r3, r3
    brrtemp = usartdiv & 0xFFF0U;
 8002aaa:	f023 020f 	bic.w	r2, r3, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002aae:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	60eb      	str	r3, [r5, #12]
 8002ab6:	e78c      	b.n	80029d2 <HAL_UART_Init+0x9e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002ab8:	f7ff f9e0 	bl	8001e7c <HAL_RCC_GetSysClockFreq>
 8002abc:	6862      	ldr	r2, [r4, #4]
 8002abe:	6825      	ldr	r5, [r4, #0]
 8002ac0:	0853      	lsrs	r3, r2, #1
 8002ac2:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8002ac6:	fbb3 f3f2 	udiv	r3, r3, r2
 8002aca:	b29b      	uxth	r3, r3
 8002acc:	e7ed      	b.n	8002aaa <HAL_UART_Init+0x176>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002ace:	6862      	ldr	r2, [r4, #4]
 8002ad0:	0853      	lsrs	r3, r2, #1
 8002ad2:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002ad6:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002ada:	fbb3 f3f2 	udiv	r3, r3, r2
 8002ade:	b29b      	uxth	r3, r3
 8002ae0:	e7e3      	b.n	8002aaa <HAL_UART_Init+0x176>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002ae2:	f7ff fa17 	bl	8001f14 <HAL_RCC_GetPCLK2Freq>
 8002ae6:	e7e9      	b.n	8002abc <HAL_UART_Init+0x188>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002ae8:	f7ff f9fc 	bl	8001ee4 <HAL_RCC_GetPCLK1Freq>
 8002aec:	e7e6      	b.n	8002abc <HAL_UART_Init+0x188>
    huart->Instance->BRR = brrtemp;
 8002aee:	2300      	movs	r3, #0
 8002af0:	60eb      	str	r3, [r5, #12]
 8002af2:	e75a      	b.n	80029aa <HAL_UART_Init+0x76>
 8002af4:	4b21      	ldr	r3, [pc, #132]	; (8002b7c <HAL_UART_Init+0x248>)
 8002af6:	2200      	movs	r2, #0
 8002af8:	60da      	str	r2, [r3, #12]
    return HAL_ERROR;
 8002afa:	2001      	movs	r0, #1
 8002afc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (clocksource)
 8002afe:	2b08      	cmp	r3, #8
 8002b00:	f63f af53 	bhi.w	80029aa <HAL_UART_Init+0x76>
 8002b04:	a201      	add	r2, pc, #4	; (adr r2, 8002b0c <HAL_UART_Init+0x1d8>)
 8002b06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b0a:	bf00      	nop
 8002b0c:	080029c1 	.word	0x080029c1
 8002b10:	08002b31 	.word	0x08002b31
 8002b14:	08002b61 	.word	0x08002b61
 8002b18:	080029ab 	.word	0x080029ab
 8002b1c:	08002b5b 	.word	0x08002b5b
 8002b20:	080029ab 	.word	0x080029ab
 8002b24:	080029ab 	.word	0x080029ab
 8002b28:	080029ab 	.word	0x080029ab
 8002b2c:	08002b47 	.word	0x08002b47
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002b30:	f7ff f9f0 	bl	8001f14 <HAL_RCC_GetPCLK2Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002b34:	6862      	ldr	r2, [r4, #4]
 8002b36:	4911      	ldr	r1, [pc, #68]	; (8002b7c <HAL_UART_Init+0x248>)
 8002b38:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8002b3c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002b40:	b29b      	uxth	r3, r3
 8002b42:	60cb      	str	r3, [r1, #12]
 8002b44:	e745      	b.n	80029d2 <HAL_UART_Init+0x9e>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002b46:	6862      	ldr	r2, [r4, #4]
 8002b48:	490c      	ldr	r1, [pc, #48]	; (8002b7c <HAL_UART_Init+0x248>)
 8002b4a:	0853      	lsrs	r3, r2, #1
 8002b4c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002b50:	fbb3 f3f2 	udiv	r3, r3, r2
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	60cb      	str	r3, [r1, #12]
 8002b58:	e73b      	b.n	80029d2 <HAL_UART_Init+0x9e>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002b5a:	f7ff f98f 	bl	8001e7c <HAL_RCC_GetSysClockFreq>
 8002b5e:	e7e9      	b.n	8002b34 <HAL_UART_Init+0x200>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002b60:	6862      	ldr	r2, [r4, #4]
 8002b62:	4906      	ldr	r1, [pc, #24]	; (8002b7c <HAL_UART_Init+0x248>)
 8002b64:	0853      	lsrs	r3, r2, #1
 8002b66:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8002b6a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8002b6e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002b72:	b29b      	uxth	r3, r3
 8002b74:	60cb      	str	r3, [r1, #12]
 8002b76:	e72c      	b.n	80029d2 <HAL_UART_Init+0x9e>
 8002b78:	efff69f3 	.word	0xefff69f3
 8002b7c:	40013800 	.word	0x40013800
 8002b80:	40004400 	.word	0x40004400
 8002b84:	40021000 	.word	0x40021000
 8002b88:	08004914 	.word	0x08004914

08002b8c <_ZN3App9TaskShiftEv>:
			break;
	}
}

void App::TaskShift()
{
 8002b8c:	b570      	push	{r4, r5, r6, lr}
	if(CanRxFlag)
 8002b8e:	4c27      	ldr	r4, [pc, #156]	; (8002c2c <_ZN3App9TaskShiftEv+0xa0>)
 8002b90:	7823      	ldrb	r3, [r4, #0]
{
 8002b92:	b082      	sub	sp, #8
	if(CanRxFlag)
 8002b94:	b133      	cbz	r3, 8002ba4 <_ZN3App9TaskShiftEv+0x18>
	{
		if(RXmsg.StdId>>ORDER_BIT_Pos==SET_DUTY)//IDSET_DUTYv
 8002b96:	4b26      	ldr	r3, [pc, #152]	; (8002c30 <_ZN3App9TaskShiftEv+0xa4>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	091a      	lsrs	r2, r3, #4
 8002b9c:	2a42      	cmp	r2, #66	; 0x42
 8002b9e:	d003      	beq.n	8002ba8 <_ZN3App9TaskShiftEv+0x1c>
		{
			this->node_id=RXmsg.StdId&0xF;//m[hID
			SetDuty(RestoreData(4));//4oCgf[^f[eBZbg
		}
		CanRxFlag=false;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	7023      	strb	r3, [r4, #0]
	}
}
 8002ba4:	b002      	add	sp, #8
 8002ba6:	bd70      	pop	{r4, r5, r6, pc}
		((unsigned char*)&temp_data)[i]=RxFIFO_Data[i];
 8002ba8:	4a22      	ldr	r2, [pc, #136]	; (8002c34 <_ZN3App9TaskShiftEv+0xa8>)
			this->node_id=RXmsg.StdId&0xF;//m[hID
 8002baa:	f003 030f 	and.w	r3, r3, #15
 8002bae:	8083      	strh	r3, [r0, #4]
		((unsigned char*)&temp_data)[i]=RxFIFO_Data[i];
 8002bb0:	7815      	ldrb	r5, [r2, #0]
 8002bb2:	7851      	ldrb	r1, [r2, #1]
 8002bb4:	7892      	ldrb	r2, [r2, #2]
	float temp_data=0;
 8002bb6:	2600      	movs	r6, #0
 8002bb8:	9601      	str	r6, [sp, #4]
	switch(node_id)
 8002bba:	3b01      	subs	r3, #1
		((unsigned char*)&temp_data)[i]=RxFIFO_Data[i];
 8002bbc:	f88d 5004 	strb.w	r5, [sp, #4]
 8002bc0:	f88d 1005 	strb.w	r1, [sp, #5]
 8002bc4:	f88d 2006 	strb.w	r2, [sp, #6]
	return temp_data;
 8002bc8:	ed9d 0a01 	vldr	s0, [sp, #4]
	switch(node_id)
 8002bcc:	2b07      	cmp	r3, #7
 8002bce:	d8e7      	bhi.n	8002ba0 <_ZN3App9TaskShiftEv+0x14>
 8002bd0:	e8df f003 	tbb	[pc, r3]
 8002bd4:	181d2227 	.word	0x181d2227
 8002bd8:	04090e13 	.word	0x04090e13
			plow->S8.setDuty(duty);
 8002bdc:	6800      	ldr	r0, [r0, #0]
 8002bde:	3070      	adds	r0, #112	; 0x70
 8002be0:	f000 f84e 	bl	8002c80 <_ZN5Servo7setDutyEf>
 8002be4:	e7dc      	b.n	8002ba0 <_ZN3App9TaskShiftEv+0x14>
			plow->S7.setDuty(duty);
 8002be6:	6800      	ldr	r0, [r0, #0]
 8002be8:	3060      	adds	r0, #96	; 0x60
 8002bea:	f000 f849 	bl	8002c80 <_ZN5Servo7setDutyEf>
 8002bee:	e7d7      	b.n	8002ba0 <_ZN3App9TaskShiftEv+0x14>
			plow->S6.setDuty(duty);
 8002bf0:	6800      	ldr	r0, [r0, #0]
 8002bf2:	3050      	adds	r0, #80	; 0x50
 8002bf4:	f000 f844 	bl	8002c80 <_ZN5Servo7setDutyEf>
 8002bf8:	e7d2      	b.n	8002ba0 <_ZN3App9TaskShiftEv+0x14>
			plow->S5.setDuty(duty);
 8002bfa:	6800      	ldr	r0, [r0, #0]
 8002bfc:	3040      	adds	r0, #64	; 0x40
 8002bfe:	f000 f83f 	bl	8002c80 <_ZN5Servo7setDutyEf>
 8002c02:	e7cd      	b.n	8002ba0 <_ZN3App9TaskShiftEv+0x14>
			plow->S4.setDuty(duty);
 8002c04:	6800      	ldr	r0, [r0, #0]
 8002c06:	3030      	adds	r0, #48	; 0x30
 8002c08:	f000 f83a 	bl	8002c80 <_ZN5Servo7setDutyEf>
 8002c0c:	e7c8      	b.n	8002ba0 <_ZN3App9TaskShiftEv+0x14>
			plow->S3.setDuty(duty);
 8002c0e:	6800      	ldr	r0, [r0, #0]
 8002c10:	3020      	adds	r0, #32
 8002c12:	f000 f835 	bl	8002c80 <_ZN5Servo7setDutyEf>
 8002c16:	e7c3      	b.n	8002ba0 <_ZN3App9TaskShiftEv+0x14>
			plow->S2.setDuty(duty);
 8002c18:	6800      	ldr	r0, [r0, #0]
 8002c1a:	3010      	adds	r0, #16
 8002c1c:	f000 f830 	bl	8002c80 <_ZN5Servo7setDutyEf>
 8002c20:	e7be      	b.n	8002ba0 <_ZN3App9TaskShiftEv+0x14>
		plow->S1.setDuty(duty);
 8002c22:	6800      	ldr	r0, [r0, #0]
 8002c24:	f000 f82c 	bl	8002c80 <_ZN5Servo7setDutyEf>
 8002c28:	e7ba      	b.n	8002ba0 <_ZN3App9TaskShiftEv+0x14>
 8002c2a:	bf00      	nop
 8002c2c:	200000b0 	.word	0x200000b0
 8002c30:	20000094 	.word	0x20000094
 8002c34:	2000008c 	.word	0x2000008c

08002c38 <_Z12FilterConfigv>:
unsigned char RxFIFO_Data[6];
CAN_RxHeaderTypeDef RXmsg;

bool CanRxFlag=false;
void FilterConfig()
{
 8002c38:	b510      	push	{r4, lr}
 8002c3a:	b08a      	sub	sp, #40	; 0x28
	CAN_FilterTypeDef  sFilterConfig;
	sFilterConfig.FilterIdHigh=0x0000;
 8002c3c:	2300      	movs	r3, #0
	sFilterConfig.FilterIdLow=0x0004;
 8002c3e:	2404      	movs	r4, #4
	sFilterConfig.FilterMaskIdHigh=0x0000;
	sFilterConfig.FilterMaskIdLow=0x0004;//extdidf[^t[M
	sFilterConfig.FilterFIFOAssignment=CAN_FILTER_FIFO0;//MtB^FIFO0
	sFilterConfig.FilterBank=0; //tB^oN 0-13
	sFilterConfig.FilterScale=CAN_FILTERSCALE_32BIT; //tB^XP[ExtId
 8002c40:	2201      	movs	r2, #1
	sFilterConfig.FilterMode=CAN_FILTERMODE_IDMASK; //}XN[h
	sFilterConfig.FilterActivation=ENABLE; //tB^L
//	sFilterConfig.SlaveStartFilterBank=14;

	if(HAL_CAN_ConfigFilter(&hcan, &sFilterConfig)!=HAL_OK)
 8002c42:	4669      	mov	r1, sp
 8002c44:	480c      	ldr	r0, [pc, #48]	; (8002c78 <_Z12FilterConfigv+0x40>)
	sFilterConfig.FilterIdHigh=0x0000;
 8002c46:	9300      	str	r3, [sp, #0]
	sFilterConfig.FilterMaskIdHigh=0x0000;
 8002c48:	9302      	str	r3, [sp, #8]
	sFilterConfig.FilterFIFOAssignment=CAN_FILTER_FIFO0;//MtB^FIFO0
 8002c4a:	9304      	str	r3, [sp, #16]
	sFilterConfig.FilterBank=0; //tB^oN 0-13
 8002c4c:	9305      	str	r3, [sp, #20]
	sFilterConfig.FilterMode=CAN_FILTERMODE_IDMASK; //}XN[h
 8002c4e:	9306      	str	r3, [sp, #24]
	sFilterConfig.FilterIdLow=0x0004;
 8002c50:	9401      	str	r4, [sp, #4]
	sFilterConfig.FilterMaskIdLow=0x0004;//extdidf[^t[M
 8002c52:	9403      	str	r4, [sp, #12]
	sFilterConfig.FilterScale=CAN_FILTERSCALE_32BIT; //tB^XP[ExtId
 8002c54:	9207      	str	r2, [sp, #28]
	sFilterConfig.FilterActivation=ENABLE; //tB^L
 8002c56:	9208      	str	r2, [sp, #32]
	if(HAL_CAN_ConfigFilter(&hcan, &sFilterConfig)!=HAL_OK)
 8002c58:	f7fe fb50 	bl	80012fc <HAL_CAN_ConfigFilter>
 8002c5c:	b110      	cbz	r0, 8002c64 <_Z12FilterConfigv+0x2c>
		{
			printf("filter config error!");
 8002c5e:	4807      	ldr	r0, [pc, #28]	; (8002c7c <_Z12FilterConfigv+0x44>)
 8002c60:	f000 fe3a 	bl	80038d8 <iprintf>
		}
	HAL_CAN_Start(&hcan);
 8002c64:	4804      	ldr	r0, [pc, #16]	; (8002c78 <_Z12FilterConfigv+0x40>)
 8002c66:	f7fe fbc9 	bl	80013fc <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8002c6a:	2102      	movs	r1, #2
 8002c6c:	4802      	ldr	r0, [pc, #8]	; (8002c78 <_Z12FilterConfigv+0x40>)
 8002c6e:	f7fe fbf3 	bl	8001458 <HAL_CAN_ActivateNotification>
}
 8002c72:	b00a      	add	sp, #40	; 0x28
 8002c74:	bd10      	pop	{r4, pc}
 8002c76:	bf00      	nop
 8002c78:	200000c4 	.word	0x200000c4
 8002c7c:	08004918 	.word	0x08004918

08002c80 <_ZN5Servo7setDutyEf>:
#include <Servo/Servo.hpp>

void Servo::setDuty(float d)
{

			__HAL_TIM_SetCompare(Mhandler,channel,map(d,0,100,0,Mhandler->Instance->ARR));//CRRf[eB
 8002c80:	68c3      	ldr	r3, [r0, #12]
 8002c82:	b1d3      	cbz	r3, 8002cba <_ZN5Servo7setDutyEf+0x3a>
 8002c84:	2b04      	cmp	r3, #4
 8002c86:	d029      	beq.n	8002cdc <_ZN5Servo7setDutyEf+0x5c>
 8002c88:	2b08      	cmp	r3, #8
 8002c8a:	d038      	beq.n	8002cfe <_ZN5Servo7setDutyEf+0x7e>
 8002c8c:	2b0c      	cmp	r3, #12
 8002c8e:	d047      	beq.n	8002d20 <_ZN5Servo7setDutyEf+0xa0>
 8002c90:	2b10      	cmp	r3, #16
 8002c92:	6803      	ldr	r3, [r0, #0]
	GPIO_TypeDef *GPIOx;
	unsigned short pin;
	unsigned int channel;
	long map(float x, long in_min, long in_max, long out_min, long out_max)
		{
			return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8002c94:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8002d44 <_ZN5Servo7setDutyEf+0xc4>
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002c9e:	ee20 0a07 	vmul.f32	s0, s0, s14
 8002ca2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ca6:	ee27 0a80 	vmul.f32	s0, s15, s0
 8002caa:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8002cae:	bf0c      	ite	eq
 8002cb0:	ed83 0a16 	vstreq	s0, [r3, #88]	; 0x58
 8002cb4:	ed83 0a17 	vstrne	s0, [r3, #92]	; 0x5c
 8002cb8:	4770      	bx	lr
 8002cba:	6803      	ldr	r3, [r0, #0]
 8002cbc:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8002d44 <_ZN5Servo7setDutyEf+0xc4>
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002cc6:	ee20 0a07 	vmul.f32	s0, s0, s14
 8002cca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cce:	ee27 0a80 	vmul.f32	s0, s15, s0
 8002cd2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8002cd6:	ed83 0a0d 	vstr	s0, [r3, #52]	; 0x34
 8002cda:	4770      	bx	lr
 8002cdc:	6803      	ldr	r3, [r0, #0]
 8002cde:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8002d44 <_ZN5Servo7setDutyEf+0xc4>
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002ce8:	ee20 0a07 	vmul.f32	s0, s0, s14
 8002cec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cf0:	ee27 0a80 	vmul.f32	s0, s15, s0
 8002cf4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8002cf8:	ed83 0a0e 	vstr	s0, [r3, #56]	; 0x38
 8002cfc:	4770      	bx	lr
 8002cfe:	6803      	ldr	r3, [r0, #0]
 8002d00:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8002d44 <_ZN5Servo7setDutyEf+0xc4>
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002d0a:	ee20 0a07 	vmul.f32	s0, s0, s14
 8002d0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002d12:	ee27 0a80 	vmul.f32	s0, s15, s0
 8002d16:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8002d1a:	ed83 0a0f 	vstr	s0, [r3, #60]	; 0x3c
 8002d1e:	4770      	bx	lr
 8002d20:	6803      	ldr	r3, [r0, #0]
 8002d22:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8002d44 <_ZN5Servo7setDutyEf+0xc4>
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002d2c:	ee20 0a07 	vmul.f32	s0, s0, s14
 8002d30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002d34:	ee27 0a80 	vmul.f32	s0, s15, s0
 8002d38:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8002d3c:	ed83 0a10 	vstr	s0, [r3, #64]	; 0x40
 8002d40:	4770      	bx	lr
 8002d42:	bf00      	nop
 8002d44:	3c23d70a 	.word	0x3c23d70a

08002d48 <_ZN5Servo5BeginEv>:

}

void Servo::Begin()
{
 8002d48:	b510      	push	{r4, lr}
 8002d4a:	4604      	mov	r4, r0
	HAL_TIM_PWM_Start(Mhandler,channel) ;       //HALdl
 8002d4c:	68c1      	ldr	r1, [r0, #12]
 8002d4e:	6800      	ldr	r0, [r0, #0]
 8002d50:	f7ff fa22 	bl	8002198 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOx,pin,GPIO_PIN_RESET);
 8002d54:	8921      	ldrh	r1, [r4, #8]
 8002d56:	6860      	ldr	r0, [r4, #4]
 8002d58:	2200      	movs	r2, #0
}
 8002d5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(GPIOx,pin,GPIO_PIN_RESET);
 8002d5e:	f7fe bcd9 	b.w	8001714 <HAL_GPIO_WritePin>
 8002d62:	bf00      	nop

08002d64 <_ZN5Servo12SetFrequencyEl>:

void Servo::SetFrequency(long freq)
{
 8002d64:	b510      	push	{r4, lr}
		float freqency=freq;
		unsigned short counterperiod=0;
		unsigned short Prescaler=0;
		float ajustfreq=0;
		long sysclock=0;
		if(Mhandler==&htim1)
 8002d66:	4b2a      	ldr	r3, [pc, #168]	; (8002e10 <_ZN5Servo12SetFrequencyEl+0xac>)
 8002d68:	6802      	ldr	r2, [r0, #0]
{
 8002d6a:	ed2d 8b02 	vpush	{d8}
		float freqency=freq;
 8002d6e:	ee07 1a90 	vmov	s15, r1
		if(Mhandler==&htim1)
 8002d72:	429a      	cmp	r2, r3
{
 8002d74:	b082      	sub	sp, #8
 8002d76:	4604      	mov	r4, r0
		float freqency=freq;
 8002d78:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
		if(Mhandler==&htim1)
 8002d7c:	d03c      	beq.n	8002df8 <_ZN5Servo12SetFrequencyEl+0x94>
		{
			sysclock=HAL_RCC_GetPCLK2Freq();
		}
		else
		{
			sysclock=HAL_RCC_GetPCLK1Freq();
 8002d7e:	f7ff f8b1 	bl	8001ee4 <HAL_RCC_GetPCLK1Freq>
		}
		while(ajustfreq!=freqency)
 8002d82:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8002d86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			sysclock=HAL_RCC_GetPCLK1Freq();
 8002d8a:	9001      	str	r0, [sp, #4]
		while(ajustfreq!=freqency)
 8002d8c:	d03c      	beq.n	8002e08 <_ZN5Servo12SetFrequencyEl+0xa4>
 8002d8e:	eddd 7a01 	vldr	s15, [sp, #4]
 8002d92:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8002d96:	2000      	movs	r0, #0
				{
					Prescaler++;
				for(counterperiod=0;counterperiod<65535;counterperiod++)
				{
					ajustfreq=(float)sysclock/((float)Prescaler*((float)counterperiod+1));
 8002d98:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
				for(counterperiod=0;counterperiod<65535;counterperiod++)
 8002d9c:	f64f 71ff 	movw	r1, #65535	; 0xffff
					Prescaler++;
 8002da0:	3001      	adds	r0, #1
 8002da2:	b280      	uxth	r0, r0
					ajustfreq=(float)sysclock/((float)Prescaler*((float)counterperiod+1));
 8002da4:	ee07 0a90 	vmov	s15, r0
 8002da8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002dac:	eec6 7a26 	vdiv.f32	s15, s12, s13
					if(ajustfreq==freqency)
 8002db0:	eeb4 8a67 	vcmp.f32	s16, s15
 8002db4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002db8:	d01c      	beq.n	8002df4 <_ZN5Servo12SetFrequencyEl+0x90>
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e002      	b.n	8002dc4 <_ZN5Servo12SetFrequencyEl+0x60>
				for(counterperiod=0;counterperiod<65535;counterperiod++)
 8002dbe:	b293      	uxth	r3, r2
 8002dc0:	428b      	cmp	r3, r1
 8002dc2:	d0ed      	beq.n	8002da0 <_ZN5Servo12SetFrequencyEl+0x3c>
					ajustfreq=(float)sysclock/((float)Prescaler*((float)counterperiod+1));
 8002dc4:	ee07 3a90 	vmov	s15, r3
 8002dc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
				for(counterperiod=0;counterperiod<65535;counterperiod++)
 8002dcc:	1c5a      	adds	r2, r3, #1
					ajustfreq=(float)sysclock/((float)Prescaler*((float)counterperiod+1));
 8002dce:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8002dd2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002dd6:	ee86 7a27 	vdiv.f32	s14, s12, s15
					if(ajustfreq==freqency)
 8002dda:	eeb4 8a47 	vcmp.f32	s16, s14
 8002dde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002de2:	d1ec      	bne.n	8002dbe <_ZN5Servo12SetFrequencyEl+0x5a>
 8002de4:	3801      	subs	r0, #1
						break;
					}
				}

				}
		Mhandler->Init.Prescaler=(unsigned short)Prescaler-1;
 8002de6:	6822      	ldr	r2, [r4, #0]
 8002de8:	6050      	str	r0, [r2, #4]
		Mhandler->Init.Period=(unsigned short)counterperiod;
 8002dea:	60d3      	str	r3, [r2, #12]
}
 8002dec:	b002      	add	sp, #8
 8002dee:	ecbd 8b02 	vpop	{d8}
 8002df2:	bd10      	pop	{r4, pc}
					if(ajustfreq==freqency)
 8002df4:	2300      	movs	r3, #0
 8002df6:	e7f5      	b.n	8002de4 <_ZN5Servo12SetFrequencyEl+0x80>
			sysclock=HAL_RCC_GetPCLK2Freq();
 8002df8:	f7ff f88c 	bl	8001f14 <HAL_RCC_GetPCLK2Freq>
		while(ajustfreq!=freqency)
 8002dfc:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8002e00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			sysclock=HAL_RCC_GetPCLK2Freq();
 8002e04:	9001      	str	r0, [sp, #4]
		while(ajustfreq!=freqency)
 8002e06:	d1c2      	bne.n	8002d8e <_ZN5Servo12SetFrequencyEl+0x2a>
 8002e08:	2300      	movs	r3, #0
 8002e0a:	f04f 30ff 	mov.w	r0, #4294967295
 8002e0e:	e7ea      	b.n	8002de6 <_ZN5Servo12SetFrequencyEl+0x82>
 8002e10:	2000012c 	.word	0x2000012c

08002e14 <MX_CAN_Init>:

/* CAN init function */
void MX_CAN_Init(void)
{

  hcan.Instance = CAN;
 8002e14:	4b0f      	ldr	r3, [pc, #60]	; (8002e54 <MX_CAN_Init+0x40>)
 8002e16:	4a10      	ldr	r2, [pc, #64]	; (8002e58 <MX_CAN_Init+0x44>)
{
 8002e18:	b570      	push	{r4, r5, r6, lr}
  hcan.Init.Mode = CAN_MODE_NORMAL;
  hcan.Init.SyncJumpWidth = CAN_SJW_2TQ;
  hcan.Init.TimeSeg1 = CAN_BS1_7TQ;
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
  hcan.Init.TimeTriggeredMode = DISABLE;
  hcan.Init.AutoBusOff = ENABLE;
 8002e1a:	2101      	movs	r1, #1
  hcan.Instance = CAN;
 8002e1c:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 8002e1e:	2604      	movs	r6, #4
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8002e20:	2200      	movs	r2, #0
  hcan.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8002e22:	f04f 7580 	mov.w	r5, #16777216	; 0x1000000
  hcan.Init.TimeSeg1 = CAN_BS1_7TQ;
 8002e26:	f44f 24c0 	mov.w	r4, #393216	; 0x60000
  hcan.Init.AutoWakeUp = DISABLE;
  hcan.Init.AutoRetransmission = DISABLE;
  hcan.Init.ReceiveFifoLocked = DISABLE;
  hcan.Init.TransmitFifoPriority = ENABLE;
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8002e2a:	4618      	mov	r0, r3
  hcan.Init.Prescaler = 4;
 8002e2c:	605e      	str	r6, [r3, #4]
  hcan.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8002e2e:	60dd      	str	r5, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_7TQ;
 8002e30:	611c      	str	r4, [r3, #16]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8002e32:	609a      	str	r2, [r3, #8]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8002e34:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8002e36:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoWakeUp = DISABLE;
 8002e38:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8002e3a:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8002e3c:	771a      	strb	r2, [r3, #28]
  hcan.Init.AutoBusOff = ENABLE;
 8002e3e:	7659      	strb	r1, [r3, #25]
  hcan.Init.TransmitFifoPriority = ENABLE;
 8002e40:	7759      	strb	r1, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8002e42:	f7fe f9d9 	bl	80011f8 <HAL_CAN_Init>
 8002e46:	b900      	cbnz	r0, 8002e4a <MX_CAN_Init+0x36>
 8002e48:	bd70      	pop	{r4, r5, r6, pc}
  {
    Error_Handler();
  }

}
 8002e4a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    Error_Handler();
 8002e4e:	f000 b961 	b.w	8003114 <Error_Handler>
 8002e52:	bf00      	nop
 8002e54:	200000c4 	.word	0x200000c4
 8002e58:	40006400 	.word	0x40006400

08002e5c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8002e5c:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(canHandle->Instance==CAN)
 8002e5e:	6801      	ldr	r1, [r0, #0]
 8002e60:	4a18      	ldr	r2, [pc, #96]	; (8002ec4 <HAL_CAN_MspInit+0x68>)
{
 8002e62:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e64:	2300      	movs	r3, #0
  if(canHandle->Instance==CAN)
 8002e66:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e68:	9304      	str	r3, [sp, #16]
 8002e6a:	9303      	str	r3, [sp, #12]
 8002e6c:	9305      	str	r3, [sp, #20]
 8002e6e:	9306      	str	r3, [sp, #24]
 8002e70:	9307      	str	r3, [sp, #28]
  if(canHandle->Instance==CAN)
 8002e72:	d001      	beq.n	8002e78 <HAL_CAN_MspInit+0x1c>

  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 8002e74:	b008      	add	sp, #32
 8002e76:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002e78:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002e7c:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e80:	a903      	add	r1, sp, #12
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002e82:	69da      	ldr	r2, [r3, #28]
 8002e84:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8002e88:	61da      	str	r2, [r3, #28]
 8002e8a:	69da      	ldr	r2, [r3, #28]
 8002e8c:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8002e90:	9201      	str	r2, [sp, #4]
 8002e92:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e94:	695a      	ldr	r2, [r3, #20]
 8002e96:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002e9a:	615a      	str	r2, [r3, #20]
 8002e9c:	695b      	ldr	r3, [r3, #20]
 8002e9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ea2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ea4:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8002ea6:	2309      	movs	r3, #9
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002ea8:	f44f 55c0 	mov.w	r5, #6144	; 0x1800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eac:	2402      	movs	r4, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eb2:	9e02      	ldr	r6, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002eb4:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eb6:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002eb8:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8002eba:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ebc:	f7fe fb40 	bl	8001540 <HAL_GPIO_Init>
}
 8002ec0:	b008      	add	sp, #32
 8002ec2:	bd70      	pop	{r4, r5, r6, pc}
 8002ec4:	40006400 	.word	0x40006400

08002ec8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002ec8:	b530      	push	{r4, r5, lr}
 8002eca:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ecc:	2400      	movs	r4, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002ece:	4b19      	ldr	r3, [pc, #100]	; (8002f34 <MX_GPIO_Init+0x6c>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ed0:	9404      	str	r4, [sp, #16]
 8002ed2:	9403      	str	r4, [sp, #12]
 8002ed4:	9405      	str	r4, [sp, #20]
 8002ed6:	9406      	str	r4, [sp, #24]
 8002ed8:	9407      	str	r4, [sp, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002eda:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8002edc:	4d16      	ldr	r5, [pc, #88]	; (8002f38 <MX_GPIO_Init+0x70>)
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002ede:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8002ee2:	615a      	str	r2, [r3, #20]
 8002ee4:	695a      	ldr	r2, [r3, #20]
 8002ee6:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8002eea:	9200      	str	r2, [sp, #0]
 8002eec:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eee:	695a      	ldr	r2, [r3, #20]
 8002ef0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002ef4:	615a      	str	r2, [r3, #20]
 8002ef6:	695a      	ldr	r2, [r3, #20]
 8002ef8:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002efc:	9201      	str	r2, [sp, #4]
 8002efe:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f00:	695a      	ldr	r2, [r3, #20]
 8002f02:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002f06:	615a      	str	r2, [r3, #20]
 8002f08:	695b      	ldr	r3, [r3, #20]
 8002f0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f0e:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8002f10:	4622      	mov	r2, r4
 8002f12:	4628      	mov	r0, r5
 8002f14:	21c0      	movs	r1, #192	; 0xc0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f16:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8002f18:	f7fe fbfc 	bl	8001714 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002f1c:	22c0      	movs	r2, #192	; 0xc0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f1e:	2301      	movs	r3, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f20:	a903      	add	r1, sp, #12
 8002f22:	4628      	mov	r0, r5
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f24:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f26:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002f28:	9203      	str	r2, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f2a:	9304      	str	r3, [sp, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f2c:	f7fe fb08 	bl	8001540 <HAL_GPIO_Init>

}
 8002f30:	b009      	add	sp, #36	; 0x24
 8002f32:	bd30      	pop	{r4, r5, pc}
 8002f34:	40021000 	.word	0x40021000
 8002f38:	48000400 	.word	0x48000400

08002f3c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002f3c:	b530      	push	{r4, r5, lr}
 8002f3e:	b097      	sub	sp, #92	; 0x5c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f40:	a80c      	add	r0, sp, #48	; 0x30
 8002f42:	2228      	movs	r2, #40	; 0x28
 8002f44:	2100      	movs	r1, #0
 8002f46:	f000 fcbe 	bl	80038c6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002f4a:	2301      	movs	r3, #1
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f4c:	2400      	movs	r4, #0
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f4e:	2502      	movs	r5, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002f50:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002f54:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002f58:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002f5a:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f5c:	a80c      	add	r0, sp, #48	; 0x30
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002f5e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002f62:	910d      	str	r1, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002f64:	9214      	str	r2, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002f66:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f68:	9402      	str	r4, [sp, #8]
 8002f6a:	9401      	str	r4, [sp, #4]
 8002f6c:	9403      	str	r4, [sp, #12]
 8002f6e:	9404      	str	r4, [sp, #16]
 8002f70:	9405      	str	r4, [sp, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002f72:	9406      	str	r4, [sp, #24]
 8002f74:	9407      	str	r4, [sp, #28]
 8002f76:	9408      	str	r4, [sp, #32]
 8002f78:	9409      	str	r4, [sp, #36]	; 0x24
 8002f7a:	940a      	str	r4, [sp, #40]	; 0x28
 8002f7c:	940b      	str	r4, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f7e:	9513      	str	r5, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f80:	f7fe fbce 	bl	8001720 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f84:	220f      	movs	r2, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002f86:	4629      	mov	r1, r5
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002f88:	f44f 6380 	mov.w	r3, #1024	; 0x400
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002f8c:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f8e:	9201      	str	r2, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002f90:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f92:	9502      	str	r5, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f94:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002f96:	9405      	str	r4, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002f98:	f7fe fe94 	bl	8001cc4 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8002f9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002fa0:	a806      	add	r0, sp, #24
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8002fa2:	940b      	str	r4, [sp, #44]	; 0x2c
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8002fa4:	9306      	str	r3, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002fa6:	f7fe ffcd 	bl	8001f44 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8002faa:	b017      	add	sp, #92	; 0x5c
 8002fac:	bd30      	pop	{r4, r5, pc}
 8002fae:	bf00      	nop

08002fb0 <main>:
{
 8002fb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	setbuf(stdout, NULL);
 8002fb4:	4b52      	ldr	r3, [pc, #328]	; (8003100 <main+0x150>)
		}
public:
	Servo(TIM_HandleTypeDef *Mhand,GPIO_TypeDef *_GPIOx,unsigned short _pin,unsigned int _channel):
		Mhandler(Mhand),GPIOx(_GPIOx),pin(_pin),channel(_channel)
 8002fb6:	4f53      	ldr	r7, [pc, #332]	; (8003104 <main+0x154>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
{
 8002fba:	b0ae      	sub	sp, #184	; 0xb8
	setbuf(stdout, NULL);
 8002fbc:	2100      	movs	r1, #0
 8002fbe:	6898      	ldr	r0, [r3, #8]
 8002fc0:	f000 fca2 	bl	8003908 <setbuf>
 8002fc4:	2401      	movs	r4, #1
  HAL_Init();
 8002fc6:	f7fe f8f3 	bl	80011b0 <HAL_Init>
 8002fca:	f04f 4690 	mov.w	r6, #1207959552	; 0x48000000
  SystemClock_Config();
 8002fce:	f7ff ffb5 	bl	8002f3c <_Z18SystemClock_Configv>
	S6(&htim1,GPIOA,GPIO_PIN_8,1),
	S7(&htim3,GPIOB,GPIO_PIN_0,4),
	S8(&htim3,GPIOB,GPIO_PIN_1,3),
	extcan(CAN_ID_EXT,CAN_RTR_DATA)
	{
		S1.SetFrequency(50);
 8002fd2:	ad02      	add	r5, sp, #8
  MX_GPIO_Init();
 8002fd4:	f7ff ff78 	bl	8002ec8 <MX_GPIO_Init>
  MX_CAN_Init();
 8002fd8:	f7ff ff1c 	bl	8002e14 <MX_CAN_Init>
  MX_TIM1_Init();
 8002fdc:	f000 f972 	bl	80032c4 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002fe0:	f000 fa3e 	bl	8003460 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002fe4:	f000 fad2 	bl	800358c <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8002fe8:	f000 fbba 	bl	8003760 <MX_USART2_UART_Init>
  FilterConfig();
 8002fec:	f7ff fe24 	bl	8002c38 <_Z12FilterConfigv>
 8002ff0:	4b45      	ldr	r3, [pc, #276]	; (8003108 <main+0x158>)
 8002ff2:	4946      	ldr	r1, [pc, #280]	; (800310c <main+0x15c>)
 8002ff4:	4846      	ldr	r0, [pc, #280]	; (8003110 <main+0x160>)
 8002ff6:	9102      	str	r1, [sp, #8]
 8002ff8:	2202      	movs	r2, #2
 8002ffa:	f04f 0e20 	mov.w	lr, #32
 8002ffe:	f44f 7c00 	mov.w	ip, #512	; 0x200
 8003002:	9106      	str	r1, [sp, #24]
 8003004:	911a      	str	r1, [sp, #104]	; 0x68
 8003006:	911e      	str	r1, [sp, #120]	; 0x78
 8003008:	9303      	str	r3, [sp, #12]
 800300a:	9307      	str	r3, [sp, #28]
 800300c:	930b      	str	r3, [sp, #44]	; 0x2c
 800300e:	931b      	str	r3, [sp, #108]	; 0x6c
 8003010:	931f      	str	r3, [sp, #124]	; 0x7c
 8003012:	f8ad e010 	strh.w	lr, [sp, #16]
 8003016:	2303      	movs	r3, #3
 8003018:	f44f 7e80 	mov.w	lr, #256	; 0x100
 800301c:	9205      	str	r2, [sp, #20]
 800301e:	920d      	str	r2, [sp, #52]	; 0x34
 8003020:	9215      	str	r2, [sp, #84]	; 0x54
 8003022:	f8ad 2080 	strh.w	r2, [sp, #128]	; 0x80
 8003026:	9409      	str	r4, [sp, #36]	; 0x24
 8003028:	2204      	movs	r2, #4
 800302a:	9419      	str	r4, [sp, #100]	; 0x64
 800302c:	f8ad 4070 	strh.w	r4, [sp, #112]	; 0x70
 8003030:	900a      	str	r0, [sp, #40]	; 0x28
	bool txend=false;
	int error_code=0;
	unsigned long IDE;
	unsigned long RTR;
public:
	CanBus(unsigned long _IDE,unsigned long _RTR):IDE(_IDE),RTR(_RTR){
 8003032:	2400      	movs	r4, #0
 8003034:	4628      	mov	r0, r5
 8003036:	2132      	movs	r1, #50	; 0x32
 8003038:	970e      	str	r7, [sp, #56]	; 0x38
 800303a:	9712      	str	r7, [sp, #72]	; 0x48
 800303c:	9716      	str	r7, [sp, #88]	; 0x58
 800303e:	960f      	str	r6, [sp, #60]	; 0x3c
 8003040:	9613      	str	r6, [sp, #76]	; 0x4c
 8003042:	9617      	str	r6, [sp, #92]	; 0x5c
 8003044:	f04f 0a10 	mov.w	sl, #16
 8003048:	f04f 0908 	mov.w	r9, #8
 800304c:	f44f 6880 	mov.w	r8, #1024	; 0x400
 8003050:	2604      	movs	r6, #4
 8003052:	2700      	movs	r7, #0
 8003054:	9311      	str	r3, [sp, #68]	; 0x44
 8003056:	9321      	str	r3, [sp, #132]	; 0x84
 8003058:	f8ad c050 	strh.w	ip, [sp, #80]	; 0x50
 800305c:	f8ad e060 	strh.w	lr, [sp, #96]	; 0x60
 8003060:	921d      	str	r2, [sp, #116]	; 0x74
 8003062:	f8ad a020 	strh.w	sl, [sp, #32]
 8003066:	f8ad 9030 	strh.w	r9, [sp, #48]	; 0x30
 800306a:	f8ad 8040 	strh.w	r8, [sp, #64]	; 0x40
 800306e:	9428      	str	r4, [sp, #160]	; 0xa0
 8003070:	f88d 40a8 	strb.w	r4, [sp, #168]	; 0xa8
 8003074:	f88d 40a9 	strb.w	r4, [sp, #169]	; 0xa9
 8003078:	f88d 40aa 	strb.w	r4, [sp, #170]	; 0xaa
 800307c:	942b      	str	r4, [sp, #172]	; 0xac
 800307e:	9429      	str	r4, [sp, #164]	; 0xa4
 8003080:	e9cd 672c 	strd	r6, r7, [sp, #176]	; 0xb0
 8003084:	f7ff fe6e 	bl	8002d64 <_ZN5Servo12SetFrequencyEl>
		S2.SetFrequency(50);
 8003088:	a806      	add	r0, sp, #24
 800308a:	2132      	movs	r1, #50	; 0x32
 800308c:	f7ff fe6a 	bl	8002d64 <_ZN5Servo12SetFrequencyEl>
		S3.SetFrequency(50);
 8003090:	a80a      	add	r0, sp, #40	; 0x28
 8003092:	2132      	movs	r1, #50	; 0x32
 8003094:	f7ff fe66 	bl	8002d64 <_ZN5Servo12SetFrequencyEl>
		S4.SetFrequency(50);
 8003098:	a80e      	add	r0, sp, #56	; 0x38
 800309a:	2132      	movs	r1, #50	; 0x32
 800309c:	f7ff fe62 	bl	8002d64 <_ZN5Servo12SetFrequencyEl>
		S5.SetFrequency(50);
 80030a0:	a812      	add	r0, sp, #72	; 0x48
 80030a2:	2132      	movs	r1, #50	; 0x32
 80030a4:	f7ff fe5e 	bl	8002d64 <_ZN5Servo12SetFrequencyEl>
		S6.SetFrequency(50);
 80030a8:	a816      	add	r0, sp, #88	; 0x58
 80030aa:	2132      	movs	r1, #50	; 0x32
 80030ac:	f7ff fe5a 	bl	8002d64 <_ZN5Servo12SetFrequencyEl>
		S7.SetFrequency(50);
 80030b0:	a81a      	add	r0, sp, #104	; 0x68
 80030b2:	2132      	movs	r1, #50	; 0x32
 80030b4:	f7ff fe56 	bl	8002d64 <_ZN5Servo12SetFrequencyEl>
		S8.SetFrequency(50);
 80030b8:	2132      	movs	r1, #50	; 0x32
 80030ba:	a81e      	add	r0, sp, #120	; 0x78
 80030bc:	f7ff fe52 	bl	8002d64 <_ZN5Servo12SetFrequencyEl>
  hlow.S1.Begin();
 80030c0:	4628      	mov	r0, r5
 80030c2:	f7ff fe41 	bl	8002d48 <_ZN5Servo5BeginEv>
  hlow.S2.Begin();
 80030c6:	a806      	add	r0, sp, #24
 80030c8:	f7ff fe3e 	bl	8002d48 <_ZN5Servo5BeginEv>
  hlow.S3.Begin();
 80030cc:	a80a      	add	r0, sp, #40	; 0x28
 80030ce:	f7ff fe3b 	bl	8002d48 <_ZN5Servo5BeginEv>
  hlow.S4.Begin();
 80030d2:	a80e      	add	r0, sp, #56	; 0x38
 80030d4:	f7ff fe38 	bl	8002d48 <_ZN5Servo5BeginEv>
  hlow.S5.Begin();
 80030d8:	a812      	add	r0, sp, #72	; 0x48
 80030da:	f7ff fe35 	bl	8002d48 <_ZN5Servo5BeginEv>
  hlow.S6.Begin();
 80030de:	a816      	add	r0, sp, #88	; 0x58
 80030e0:	f7ff fe32 	bl	8002d48 <_ZN5Servo5BeginEv>
  hlow.S7.Begin();
 80030e4:	a81a      	add	r0, sp, #104	; 0x68
 80030e6:	f7ff fe2f 	bl	8002d48 <_ZN5Servo5BeginEv>
  hlow.S8.Begin();
 80030ea:	a81e      	add	r0, sp, #120	; 0x78
 80030ec:	f7ff fe2c 	bl	8002d48 <_ZN5Servo5BeginEv>

	float RestoreData(int until);
	//long  RestoreData(int until);
	unsigned short node_id=0;
public:
	App(LowlayerHandelTypedef *_plow):plow(_plow)
 80030f0:	f8ad 4004 	strh.w	r4, [sp, #4]
 80030f4:	9500      	str	r5, [sp, #0]
	  app.TaskShift();
 80030f6:	4668      	mov	r0, sp
 80030f8:	f7ff fd48 	bl	8002b8c <_ZN3App9TaskShiftEv>
 80030fc:	e7fb      	b.n	80030f6 <main+0x146>
 80030fe:	bf00      	nop
 8003100:	2000000c 	.word	0x2000000c
 8003104:	2000012c 	.word	0x2000012c
 8003108:	48000400 	.word	0x48000400
 800310c:	200000ec 	.word	0x200000ec
 8003110:	2000016c 	.word	0x2000016c

08003114 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop

08003118 <__io_putchar>:

#ifdef __cplusplus
 extern "C" {
#endif
void __io_putchar(uint8_t ch)
{
 8003118:	b500      	push	{lr}
 800311a:	b083      	sub	sp, #12
 800311c:	a902      	add	r1, sp, #8
	HAL_UART_Transmit(&huart2, &ch, 1, 1);
 800311e:	2301      	movs	r3, #1
{
 8003120:	f801 0d01 	strb.w	r0, [r1, #-1]!
	HAL_UART_Transmit(&huart2, &ch, 1, 1);
 8003124:	461a      	mov	r2, r3
 8003126:	4803      	ldr	r0, [pc, #12]	; (8003134 <__io_putchar+0x1c>)
 8003128:	f7ff fa9e 	bl	8002668 <HAL_UART_Transmit>
}
 800312c:	b003      	add	sp, #12
 800312e:	f85d fb04 	ldr.w	pc, [sp], #4
 8003132:	bf00      	nop
 8003134:	200001ac 	.word	0x200001ac

08003138 <__io_getchar>:
int __io_getchar(void)
{
 8003138:	b500      	push	{lr}
 800313a:	b083      	sub	sp, #12
	uint8_t c;
	HAL_UART_Receive(&huart2, &c, sizeof(c),0xF);
 800313c:	230f      	movs	r3, #15
 800313e:	2201      	movs	r2, #1
 8003140:	f10d 0107 	add.w	r1, sp, #7
 8003144:	4803      	ldr	r0, [pc, #12]	; (8003154 <__io_getchar+0x1c>)
 8003146:	f7ff fb07 	bl	8002758 <HAL_UART_Receive>
	return c;
}
 800314a:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800314e:	b003      	add	sp, #12
 8003150:	f85d fb04 	ldr.w	pc, [sp], #4
 8003154:	200001ac 	.word	0x200001ac

08003158 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003158:	4b0a      	ldr	r3, [pc, #40]	; (8003184 <HAL_MspInit+0x2c>)
 800315a:	699a      	ldr	r2, [r3, #24]
 800315c:	f042 0201 	orr.w	r2, r2, #1
 8003160:	619a      	str	r2, [r3, #24]
 8003162:	699a      	ldr	r2, [r3, #24]
{
 8003164:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003166:	f002 0201 	and.w	r2, r2, #1
 800316a:	9200      	str	r2, [sp, #0]
 800316c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800316e:	69da      	ldr	r2, [r3, #28]
 8003170:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003174:	61da      	str	r2, [r3, #28]
 8003176:	69db      	ldr	r3, [r3, #28]
 8003178:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800317c:	9301      	str	r3, [sp, #4]
 800317e:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003180:	b002      	add	sp, #8
 8003182:	4770      	bx	lr
 8003184:	40021000 	.word	0x40021000

08003188 <NMI_Handler>:
 8003188:	4770      	bx	lr
 800318a:	bf00      	nop

0800318c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800318c:	e7fe      	b.n	800318c <HardFault_Handler>
 800318e:	bf00      	nop

08003190 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003190:	e7fe      	b.n	8003190 <MemManage_Handler>
 8003192:	bf00      	nop

08003194 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003194:	e7fe      	b.n	8003194 <BusFault_Handler>
 8003196:	bf00      	nop

08003198 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003198:	e7fe      	b.n	8003198 <UsageFault_Handler>
 800319a:	bf00      	nop

0800319c <SVC_Handler>:
 800319c:	4770      	bx	lr
 800319e:	bf00      	nop

080031a0 <DebugMon_Handler>:
 80031a0:	4770      	bx	lr
 80031a2:	bf00      	nop

080031a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80031a4:	4770      	bx	lr
 80031a6:	bf00      	nop

080031a8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80031a8:	f7fe b814 	b.w	80011d4 <HAL_IncTick>

080031ac <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 80031ac:	2001      	movs	r0, #1
 80031ae:	4770      	bx	lr

080031b0 <_kill>:

int _kill(int pid, int sig)
{
 80031b0:	b508      	push	{r3, lr}
	errno = EINVAL;
 80031b2:	f000 fb53 	bl	800385c <__errno>
 80031b6:	2316      	movs	r3, #22
 80031b8:	6003      	str	r3, [r0, #0]
	return -1;
}
 80031ba:	f04f 30ff 	mov.w	r0, #4294967295
 80031be:	bd08      	pop	{r3, pc}

080031c0 <_exit>:

void _exit (int status)
{
 80031c0:	b508      	push	{r3, lr}
	errno = EINVAL;
 80031c2:	f000 fb4b 	bl	800385c <__errno>
 80031c6:	2316      	movs	r3, #22
 80031c8:	6003      	str	r3, [r0, #0]
 80031ca:	e7fe      	b.n	80031ca <_exit+0xa>

080031cc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80031cc:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031ce:	1e16      	subs	r6, r2, #0
 80031d0:	dd07      	ble.n	80031e2 <_read+0x16>
 80031d2:	460c      	mov	r4, r1
 80031d4:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 80031d6:	f7ff ffaf 	bl	8003138 <__io_getchar>
 80031da:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031de:	42a5      	cmp	r5, r4
 80031e0:	d1f9      	bne.n	80031d6 <_read+0xa>
	}

return len;
}
 80031e2:	4630      	mov	r0, r6
 80031e4:	bd70      	pop	{r4, r5, r6, pc}
 80031e6:	bf00      	nop

080031e8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80031e8:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031ea:	1e16      	subs	r6, r2, #0
 80031ec:	dd07      	ble.n	80031fe <_write+0x16>
 80031ee:	460c      	mov	r4, r1
 80031f0:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 80031f2:	f814 0b01 	ldrb.w	r0, [r4], #1
 80031f6:	f7ff ff8f 	bl	8003118 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031fa:	42ac      	cmp	r4, r5
 80031fc:	d1f9      	bne.n	80031f2 <_write+0xa>
	}
	return len;
}
 80031fe:	4630      	mov	r0, r6
 8003200:	bd70      	pop	{r4, r5, r6, pc}
 8003202:	bf00      	nop

08003204 <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003204:	4a0a      	ldr	r2, [pc, #40]	; (8003230 <_sbrk+0x2c>)
{
 8003206:	b508      	push	{r3, lr}
	if (heap_end == 0)
 8003208:	6813      	ldr	r3, [r2, #0]
 800320a:	b173      	cbz	r3, 800322a <_sbrk+0x26>
		heap_end = &end;

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 800320c:	4418      	add	r0, r3
 800320e:	4669      	mov	r1, sp
 8003210:	4288      	cmp	r0, r1
 8003212:	d802      	bhi.n	800321a <_sbrk+0x16>
//		abort();
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 8003214:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 8003216:	4618      	mov	r0, r3
 8003218:	bd08      	pop	{r3, pc}
		errno = ENOMEM;
 800321a:	f000 fb1f 	bl	800385c <__errno>
 800321e:	230c      	movs	r3, #12
 8003220:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8003222:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003226:	4618      	mov	r0, r3
 8003228:	bd08      	pop	{r3, pc}
		heap_end = &end;
 800322a:	4b02      	ldr	r3, [pc, #8]	; (8003234 <_sbrk+0x30>)
 800322c:	6013      	str	r3, [r2, #0]
 800322e:	e7ed      	b.n	800320c <_sbrk+0x8>
 8003230:	200000b4 	.word	0x200000b4
 8003234:	20000220 	.word	0x20000220

08003238 <_close>:

int _close(int file)
{
	return -1;
}
 8003238:	f04f 30ff 	mov.w	r0, #4294967295
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop

08003240 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8003240:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003244:	604b      	str	r3, [r1, #4]
	return 0;
}
 8003246:	2000      	movs	r0, #0
 8003248:	4770      	bx	lr
 800324a:	bf00      	nop

0800324c <_isatty>:

int _isatty(int file)
{
	return 1;
}
 800324c:	2001      	movs	r0, #1
 800324e:	4770      	bx	lr

08003250 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8003250:	2000      	movs	r0, #0
 8003252:	4770      	bx	lr

08003254 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003254:	4917      	ldr	r1, [pc, #92]	; (80032b4 <SystemInit+0x60>)
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003256:	4b18      	ldr	r3, [pc, #96]	; (80032b8 <SystemInit+0x64>)

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8003258:	4a18      	ldr	r2, [pc, #96]	; (80032bc <SystemInit+0x68>)

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 800325a:	4819      	ldr	r0, [pc, #100]	; (80032c0 <SystemInit+0x6c>)
{
 800325c:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800325e:	f8d1 4088 	ldr.w	r4, [r1, #136]	; 0x88
 8003262:	f444 0470 	orr.w	r4, r4, #15728640	; 0xf00000
 8003266:	f8c1 4088 	str.w	r4, [r1, #136]	; 0x88
  RCC->CR |= 0x00000001U;
 800326a:	681c      	ldr	r4, [r3, #0]
 800326c:	f044 0401 	orr.w	r4, r4, #1
 8003270:	601c      	str	r4, [r3, #0]
  RCC->CFGR &= 0xF87FC00CU;
 8003272:	685c      	ldr	r4, [r3, #4]
 8003274:	4022      	ands	r2, r4
 8003276:	605a      	str	r2, [r3, #4]
  RCC->CR &= 0xFEF6FFFFU;
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800327e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003282:	601a      	str	r2, [r3, #0]
  RCC->CR &= 0xFFFBFFFFU;
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800328a:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= 0xFF80FFFFU;
 800328c:	685a      	ldr	r2, [r3, #4]
 800328e:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8003292:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8003294:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003296:	f022 020f 	bic.w	r2, r2, #15
 800329a:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC->CFGR3 &= 0xFF00FCCCU;
 800329c:	6b1a      	ldr	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 800329e:	2400      	movs	r4, #0
  RCC->CFGR3 &= 0xFF00FCCCU;
 80032a0:	4010      	ands	r0, r2

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80032a2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  RCC->CFGR3 &= 0xFF00FCCCU;
 80032a6:	6318      	str	r0, [r3, #48]	; 0x30
  RCC->CIR = 0x00000000U;
 80032a8:	609c      	str	r4, [r3, #8]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80032aa:	608a      	str	r2, [r1, #8]
#endif
}
 80032ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80032b0:	4770      	bx	lr
 80032b2:	bf00      	nop
 80032b4:	e000ed00 	.word	0xe000ed00
 80032b8:	40021000 	.word	0x40021000
 80032bc:	f87fc00c 	.word	0xf87fc00c
 80032c0:	ff00fccc 	.word	0xff00fccc

080032c4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80032c4:	b530      	push	{r4, r5, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032c6:	2400      	movs	r4, #0
{
 80032c8:	b09f      	sub	sp, #124	; 0x7c
  TIM_OC_InitTypeDef sConfigOC = {0};
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};

  htim1.Instance = TIM1;
 80032ca:	4d60      	ldr	r5, [pc, #384]	; (800344c <MX_TIM1_Init+0x188>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032cc:	9405      	str	r4, [sp, #20]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80032ce:	4621      	mov	r1, r4
 80032d0:	a813      	add	r0, sp, #76	; 0x4c
 80032d2:	222c      	movs	r2, #44	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032d4:	9404      	str	r4, [sp, #16]
 80032d6:	9406      	str	r4, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80032d8:	940c      	str	r4, [sp, #48]	; 0x30
 80032da:	940d      	str	r4, [sp, #52]	; 0x34
 80032dc:	940e      	str	r4, [sp, #56]	; 0x38
 80032de:	940f      	str	r4, [sp, #60]	; 0x3c
 80032e0:	9410      	str	r4, [sp, #64]	; 0x40
 80032e2:	9411      	str	r4, [sp, #68]	; 0x44
 80032e4:	9412      	str	r4, [sp, #72]	; 0x48
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80032e6:	f000 faee 	bl	80038c6 <memset>
  htim1.Instance = TIM1;
 80032ea:	4b59      	ldr	r3, [pc, #356]	; (8003450 <MX_TIM1_Init+0x18c>)
  htim1.Init.Prescaler = 0;
 80032ec:	606c      	str	r4, [r5, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 0;
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80032ee:	4628      	mov	r0, r5
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032f0:	60ac      	str	r4, [r5, #8]
  htim1.Init.Period = 0;
 80032f2:	60ec      	str	r4, [r5, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032f4:	612c      	str	r4, [r5, #16]
  htim1.Init.RepetitionCounter = 0;
 80032f6:	616c      	str	r4, [r5, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032f8:	61ac      	str	r4, [r5, #24]
  htim1.Instance = TIM1;
 80032fa:	602b      	str	r3, [r5, #0]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80032fc:	f7fe fedc 	bl	80020b8 <HAL_TIM_PWM_Init>
 8003300:	2800      	cmp	r0, #0
 8003302:	d15b      	bne.n	80033bc <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003304:	2300      	movs	r3, #0
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003306:	a904      	add	r1, sp, #16
 8003308:	4850      	ldr	r0, [pc, #320]	; (800344c <MX_TIM1_Init+0x188>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800330a:	9304      	str	r3, [sp, #16]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800330c:	9305      	str	r3, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800330e:	9306      	str	r3, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003310:	f7ff f944 	bl	800259c <HAL_TIMEx_MasterConfigSynchronization>
 8003314:	2800      	cmp	r0, #0
 8003316:	d14e      	bne.n	80033b6 <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
  sConfigOC.Pulse = 0;
 8003318:	2300      	movs	r3, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800331a:	2460      	movs	r4, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800331c:	461a      	mov	r2, r3
 800331e:	a90c      	add	r1, sp, #48	; 0x30
 8003320:	484a      	ldr	r0, [pc, #296]	; (800344c <MX_TIM1_Init+0x188>)
  sConfigOC.Pulse = 0;
 8003322:	930d      	str	r3, [sp, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003324:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003326:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003328:	9310      	str	r3, [sp, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800332a:	9311      	str	r3, [sp, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800332c:	9312      	str	r3, [sp, #72]	; 0x48
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800332e:	940c      	str	r4, [sp, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003330:	f7ff f846 	bl	80023c0 <HAL_TIM_PWM_ConfigChannel>
 8003334:	2800      	cmp	r0, #0
 8003336:	d13b      	bne.n	80033b0 <MX_TIM1_Init+0xec>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003338:	2204      	movs	r2, #4
 800333a:	a90c      	add	r1, sp, #48	; 0x30
 800333c:	4843      	ldr	r0, [pc, #268]	; (800344c <MX_TIM1_Init+0x188>)
 800333e:	f7ff f83f 	bl	80023c0 <HAL_TIM_PWM_ConfigChannel>
 8003342:	2800      	cmp	r0, #0
 8003344:	d131      	bne.n	80033aa <MX_TIM1_Init+0xe6>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003346:	a90c      	add	r1, sp, #48	; 0x30
 8003348:	2208      	movs	r2, #8
 800334a:	4840      	ldr	r0, [pc, #256]	; (800344c <MX_TIM1_Init+0x188>)
 800334c:	f7ff f838 	bl	80023c0 <HAL_TIM_PWM_ConfigChannel>
 8003350:	bb40      	cbnz	r0, 80033a4 <MX_TIM1_Init+0xe0>
  {
    Error_Handler();
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003352:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  sBreakDeadTimeConfig.DeadTime = 0;
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003354:	f44f 5400 	mov.w	r4, #8192	; 0x2000
  sBreakDeadTimeConfig.BreakFilter = 0;
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003358:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  sBreakDeadTimeConfig.Break2Filter = 0;
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800335c:	a913      	add	r1, sp, #76	; 0x4c
 800335e:	483b      	ldr	r0, [pc, #236]	; (800344c <MX_TIM1_Init+0x188>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003360:	9313      	str	r3, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003362:	9314      	str	r3, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003364:	9315      	str	r3, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.DeadTime = 0;
 8003366:	9316      	str	r3, [sp, #88]	; 0x58
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003368:	9317      	str	r3, [sp, #92]	; 0x5c
  sBreakDeadTimeConfig.BreakFilter = 0;
 800336a:	9319      	str	r3, [sp, #100]	; 0x64
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800336c:	931a      	str	r3, [sp, #104]	; 0x68
  sBreakDeadTimeConfig.Break2Filter = 0;
 800336e:	931c      	str	r3, [sp, #112]	; 0x70
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003370:	931d      	str	r3, [sp, #116]	; 0x74
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003372:	9418      	str	r4, [sp, #96]	; 0x60
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003374:	921b      	str	r2, [sp, #108]	; 0x6c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003376:	f7ff f937 	bl	80025e8 <HAL_TIMEx_ConfigBreakDeadTime>
 800337a:	b108      	cbz	r0, 8003380 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 800337c:	f7ff feca 	bl	8003114 <Error_Handler>
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM1)
 8003380:	682a      	ldr	r2, [r5, #0]
 8003382:	4933      	ldr	r1, [pc, #204]	; (8003450 <MX_TIM1_Init+0x18c>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003384:	2300      	movs	r3, #0
  if(timHandle->Instance==TIM1)
 8003386:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003388:	9308      	str	r3, [sp, #32]
 800338a:	9307      	str	r3, [sp, #28]
 800338c:	9309      	str	r3, [sp, #36]	; 0x24
 800338e:	930a      	str	r3, [sp, #40]	; 0x28
 8003390:	930b      	str	r3, [sp, #44]	; 0x2c
  if(timHandle->Instance==TIM1)
 8003392:	d02b      	beq.n	80033ec <MX_TIM1_Init+0x128>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM2)
 8003394:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8003398:	d042      	beq.n	8003420 <MX_TIM1_Init+0x15c>

  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM3)
 800339a:	4b2e      	ldr	r3, [pc, #184]	; (8003454 <MX_TIM1_Init+0x190>)
 800339c:	429a      	cmp	r2, r3
 800339e:	d010      	beq.n	80033c2 <MX_TIM1_Init+0xfe>
}
 80033a0:	b01f      	add	sp, #124	; 0x7c
 80033a2:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 80033a4:	f7ff feb6 	bl	8003114 <Error_Handler>
 80033a8:	e7d3      	b.n	8003352 <MX_TIM1_Init+0x8e>
    Error_Handler();
 80033aa:	f7ff feb3 	bl	8003114 <Error_Handler>
 80033ae:	e7ca      	b.n	8003346 <MX_TIM1_Init+0x82>
    Error_Handler();
 80033b0:	f7ff feb0 	bl	8003114 <Error_Handler>
 80033b4:	e7c0      	b.n	8003338 <MX_TIM1_Init+0x74>
    Error_Handler();
 80033b6:	f7ff fead 	bl	8003114 <Error_Handler>
 80033ba:	e7ad      	b.n	8003318 <MX_TIM1_Init+0x54>
    Error_Handler();
 80033bc:	f7ff feaa 	bl	8003114 <Error_Handler>
 80033c0:	e7a0      	b.n	8003304 <MX_TIM1_Init+0x40>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033c2:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033c6:	4824      	ldr	r0, [pc, #144]	; (8003458 <MX_TIM1_Init+0x194>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033c8:	695a      	ldr	r2, [r3, #20]
 80033ca:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80033ce:	615a      	str	r2, [r3, #20]
 80033d0:	695b      	ldr	r3, [r3, #20]
 80033d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80033d6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80033d8:	2233      	movs	r2, #51	; 0x33
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033da:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033dc:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033de:	9c03      	ldr	r4, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80033e0:	9207      	str	r2, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033e2:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80033e4:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033e6:	f7fe f8ab 	bl	8001540 <HAL_GPIO_Init>
}
 80033ea:	e7d9      	b.n	80033a0 <MX_TIM1_Init+0xdc>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033ec:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80033f0:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80033f4:	f44f 64e0 	mov.w	r4, #1792	; 0x700
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033f8:	695a      	ldr	r2, [r3, #20]
 80033fa:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80033fe:	615a      	str	r2, [r3, #20]
 8003400:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8003402:	9407      	str	r4, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003404:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003408:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800340a:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800340c:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800340e:	a907      	add	r1, sp, #28
 8003410:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003414:	9d01      	ldr	r5, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003416:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003418:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800341a:	f7fe f891 	bl	8001540 <HAL_GPIO_Init>
 800341e:	e7bf      	b.n	80033a0 <MX_TIM1_Init+0xdc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003420:	4b0e      	ldr	r3, [pc, #56]	; (800345c <MX_TIM1_Init+0x198>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003422:	480d      	ldr	r0, [pc, #52]	; (8003458 <MX_TIM1_Init+0x194>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003424:	695a      	ldr	r2, [r3, #20]
 8003426:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800342a:	615a      	str	r2, [r3, #20]
 800342c:	695b      	ldr	r3, [r3, #20]
 800342e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003432:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003434:	2408      	movs	r4, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003436:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003438:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800343a:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800343c:	9d02      	ldr	r5, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800343e:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003440:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003442:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003444:	f7fe f87c 	bl	8001540 <HAL_GPIO_Init>
 8003448:	e7aa      	b.n	80033a0 <MX_TIM1_Init+0xdc>
 800344a:	bf00      	nop
 800344c:	2000012c 	.word	0x2000012c
 8003450:	40012c00 	.word	0x40012c00
 8003454:	40000400 	.word	0x40000400
 8003458:	48000400 	.word	0x48000400
 800345c:	40021000 	.word	0x40021000

08003460 <MX_TIM2_Init>:
{
 8003460:	b530      	push	{r4, r5, lr}
  htim2.Instance = TIM2;
 8003462:	4c45      	ldr	r4, [pc, #276]	; (8003578 <MX_TIM2_Init+0x118>)
{
 8003464:	b093      	sub	sp, #76	; 0x4c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003466:	2300      	movs	r3, #0
  htim2.Instance = TIM2;
 8003468:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800346c:	4620      	mov	r0, r4
  htim2.Init.Prescaler = 0;
 800346e:	e884 000c 	stmia.w	r4, {r2, r3}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003472:	9303      	str	r3, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003474:	930b      	str	r3, [sp, #44]	; 0x2c
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003476:	60a3      	str	r3, [r4, #8]
  htim2.Init.Period = 0;
 8003478:	60e3      	str	r3, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800347a:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800347c:	61a3      	str	r3, [r4, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800347e:	9304      	str	r3, [sp, #16]
 8003480:	9305      	str	r3, [sp, #20]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003482:	930c      	str	r3, [sp, #48]	; 0x30
 8003484:	930d      	str	r3, [sp, #52]	; 0x34
 8003486:	930e      	str	r3, [sp, #56]	; 0x38
 8003488:	930f      	str	r3, [sp, #60]	; 0x3c
 800348a:	9310      	str	r3, [sp, #64]	; 0x40
 800348c:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800348e:	f7fe fe13 	bl	80020b8 <HAL_TIM_PWM_Init>
 8003492:	bb50      	cbnz	r0, 80034ea <MX_TIM2_Init+0x8a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003494:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003496:	a903      	add	r1, sp, #12
 8003498:	4837      	ldr	r0, [pc, #220]	; (8003578 <MX_TIM2_Init+0x118>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800349a:	9303      	str	r3, [sp, #12]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800349c:	9305      	str	r3, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800349e:	f7ff f87d 	bl	800259c <HAL_TIMEx_MasterConfigSynchronization>
 80034a2:	b9f8      	cbnz	r0, 80034e4 <MX_TIM2_Init+0x84>
  sConfigOC.Pulse = 0;
 80034a4:	2300      	movs	r3, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80034a6:	2560      	movs	r5, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80034a8:	a90b      	add	r1, sp, #44	; 0x2c
 80034aa:	2204      	movs	r2, #4
 80034ac:	4832      	ldr	r0, [pc, #200]	; (8003578 <MX_TIM2_Init+0x118>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80034ae:	950b      	str	r5, [sp, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 80034b0:	930c      	str	r3, [sp, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80034b2:	930d      	str	r3, [sp, #52]	; 0x34
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80034b4:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80034b6:	f7fe ff83 	bl	80023c0 <HAL_TIM_PWM_ConfigChannel>
 80034ba:	b108      	cbz	r0, 80034c0 <MX_TIM2_Init+0x60>
    Error_Handler();
 80034bc:	f7ff fe2a 	bl	8003114 <Error_Handler>
  if(timHandle->Instance==TIM1)
 80034c0:	6822      	ldr	r2, [r4, #0]
 80034c2:	492e      	ldr	r1, [pc, #184]	; (800357c <MX_TIM2_Init+0x11c>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034c4:	2300      	movs	r3, #0
  if(timHandle->Instance==TIM1)
 80034c6:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034c8:	9307      	str	r3, [sp, #28]
 80034ca:	9306      	str	r3, [sp, #24]
 80034cc:	9308      	str	r3, [sp, #32]
 80034ce:	9309      	str	r3, [sp, #36]	; 0x24
 80034d0:	930a      	str	r3, [sp, #40]	; 0x28
  if(timHandle->Instance==TIM1)
 80034d2:	d022      	beq.n	800351a <MX_TIM2_Init+0xba>
  else if(timHandle->Instance==TIM2)
 80034d4:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80034d8:	d039      	beq.n	800354e <MX_TIM2_Init+0xee>
  else if(timHandle->Instance==TIM3)
 80034da:	4b29      	ldr	r3, [pc, #164]	; (8003580 <MX_TIM2_Init+0x120>)
 80034dc:	429a      	cmp	r2, r3
 80034de:	d007      	beq.n	80034f0 <MX_TIM2_Init+0x90>
}
 80034e0:	b013      	add	sp, #76	; 0x4c
 80034e2:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 80034e4:	f7ff fe16 	bl	8003114 <Error_Handler>
 80034e8:	e7dc      	b.n	80034a4 <MX_TIM2_Init+0x44>
    Error_Handler();
 80034ea:	f7ff fe13 	bl	8003114 <Error_Handler>
 80034ee:	e7d1      	b.n	8003494 <MX_TIM2_Init+0x34>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034f0:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034f4:	4823      	ldr	r0, [pc, #140]	; (8003584 <MX_TIM2_Init+0x124>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034f6:	695a      	ldr	r2, [r3, #20]
 80034f8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80034fc:	615a      	str	r2, [r3, #20]
 80034fe:	695b      	ldr	r3, [r3, #20]
 8003500:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003504:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8003506:	2233      	movs	r2, #51	; 0x33
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003508:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800350a:	a906      	add	r1, sp, #24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800350c:	9c02      	ldr	r4, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800350e:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003510:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003512:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003514:	f7fe f814 	bl	8001540 <HAL_GPIO_Init>
}
 8003518:	e7e2      	b.n	80034e0 <MX_TIM2_Init+0x80>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800351a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800351e:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8003522:	f44f 64e0 	mov.w	r4, #1792	; 0x700
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003526:	695a      	ldr	r2, [r3, #20]
 8003528:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800352c:	615a      	str	r2, [r3, #20]
 800352e:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8003530:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003532:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003536:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003538:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800353a:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800353c:	a906      	add	r1, sp, #24
 800353e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003542:	9d00      	ldr	r5, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003544:	9207      	str	r2, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003546:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003548:	f7fd fffa 	bl	8001540 <HAL_GPIO_Init>
 800354c:	e7c8      	b.n	80034e0 <MX_TIM2_Init+0x80>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800354e:	4b0e      	ldr	r3, [pc, #56]	; (8003588 <MX_TIM2_Init+0x128>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003550:	480c      	ldr	r0, [pc, #48]	; (8003584 <MX_TIM2_Init+0x124>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003552:	695a      	ldr	r2, [r3, #20]
 8003554:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003558:	615a      	str	r2, [r3, #20]
 800355a:	695b      	ldr	r3, [r3, #20]
 800355c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003560:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003562:	2408      	movs	r4, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003564:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003566:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003568:	a906      	add	r1, sp, #24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800356a:	9d01      	ldr	r5, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800356c:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800356e:	9207      	str	r2, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003570:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003572:	f7fd ffe5 	bl	8001540 <HAL_GPIO_Init>
 8003576:	e7b3      	b.n	80034e0 <MX_TIM2_Init+0x80>
 8003578:	2000016c 	.word	0x2000016c
 800357c:	40012c00 	.word	0x40012c00
 8003580:	40000400 	.word	0x40000400
 8003584:	48000400 	.word	0x48000400
 8003588:	40021000 	.word	0x40021000

0800358c <MX_TIM3_Init>:
{
 800358c:	b530      	push	{r4, r5, lr}
  htim3.Instance = TIM3;
 800358e:	4c53      	ldr	r4, [pc, #332]	; (80036dc <MX_TIM3_Init+0x150>)
 8003590:	4b53      	ldr	r3, [pc, #332]	; (80036e0 <MX_TIM3_Init+0x154>)
 8003592:	6023      	str	r3, [r4, #0]
{
 8003594:	b093      	sub	sp, #76	; 0x4c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003596:	2300      	movs	r3, #0
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003598:	4620      	mov	r0, r4
  htim3.Init.Prescaler = 0;
 800359a:	6063      	str	r3, [r4, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800359c:	9303      	str	r3, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800359e:	930b      	str	r3, [sp, #44]	; 0x2c
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035a0:	60a3      	str	r3, [r4, #8]
  htim3.Init.Period = 0;
 80035a2:	60e3      	str	r3, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80035a4:	6123      	str	r3, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80035a6:	61a3      	str	r3, [r4, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80035a8:	9304      	str	r3, [sp, #16]
 80035aa:	9305      	str	r3, [sp, #20]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80035ac:	930c      	str	r3, [sp, #48]	; 0x30
 80035ae:	930d      	str	r3, [sp, #52]	; 0x34
 80035b0:	930e      	str	r3, [sp, #56]	; 0x38
 80035b2:	930f      	str	r3, [sp, #60]	; 0x3c
 80035b4:	9310      	str	r3, [sp, #64]	; 0x40
 80035b6:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80035b8:	f7fe fd7e 	bl	80020b8 <HAL_TIM_PWM_Init>
 80035bc:	2800      	cmp	r0, #0
 80035be:	d146      	bne.n	800364e <MX_TIM3_Init+0xc2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80035c0:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80035c2:	a903      	add	r1, sp, #12
 80035c4:	4845      	ldr	r0, [pc, #276]	; (80036dc <MX_TIM3_Init+0x150>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80035c6:	9303      	str	r3, [sp, #12]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80035c8:	9305      	str	r3, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80035ca:	f7fe ffe7 	bl	800259c <HAL_TIMEx_MasterConfigSynchronization>
 80035ce:	2800      	cmp	r0, #0
 80035d0:	d13a      	bne.n	8003648 <MX_TIM3_Init+0xbc>
  sConfigOC.Pulse = 0;
 80035d2:	2300      	movs	r3, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80035d4:	2560      	movs	r5, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80035d6:	461a      	mov	r2, r3
 80035d8:	a90b      	add	r1, sp, #44	; 0x2c
 80035da:	4840      	ldr	r0, [pc, #256]	; (80036dc <MX_TIM3_Init+0x150>)
  sConfigOC.Pulse = 0;
 80035dc:	930c      	str	r3, [sp, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80035de:	930d      	str	r3, [sp, #52]	; 0x34
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80035e0:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80035e2:	950b      	str	r5, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80035e4:	f7fe feec 	bl	80023c0 <HAL_TIM_PWM_ConfigChannel>
 80035e8:	bb58      	cbnz	r0, 8003642 <MX_TIM3_Init+0xb6>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80035ea:	2204      	movs	r2, #4
 80035ec:	a90b      	add	r1, sp, #44	; 0x2c
 80035ee:	483b      	ldr	r0, [pc, #236]	; (80036dc <MX_TIM3_Init+0x150>)
 80035f0:	f7fe fee6 	bl	80023c0 <HAL_TIM_PWM_ConfigChannel>
 80035f4:	bb10      	cbnz	r0, 800363c <MX_TIM3_Init+0xb0>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80035f6:	2208      	movs	r2, #8
 80035f8:	a90b      	add	r1, sp, #44	; 0x2c
 80035fa:	4838      	ldr	r0, [pc, #224]	; (80036dc <MX_TIM3_Init+0x150>)
 80035fc:	f7fe fee0 	bl	80023c0 <HAL_TIM_PWM_ConfigChannel>
 8003600:	b9c8      	cbnz	r0, 8003636 <MX_TIM3_Init+0xaa>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003602:	a90b      	add	r1, sp, #44	; 0x2c
 8003604:	220c      	movs	r2, #12
 8003606:	4835      	ldr	r0, [pc, #212]	; (80036dc <MX_TIM3_Init+0x150>)
 8003608:	f7fe feda 	bl	80023c0 <HAL_TIM_PWM_ConfigChannel>
 800360c:	b108      	cbz	r0, 8003612 <MX_TIM3_Init+0x86>
    Error_Handler();
 800360e:	f7ff fd81 	bl	8003114 <Error_Handler>
  if(timHandle->Instance==TIM1)
 8003612:	6822      	ldr	r2, [r4, #0]
 8003614:	4933      	ldr	r1, [pc, #204]	; (80036e4 <MX_TIM3_Init+0x158>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003616:	2300      	movs	r3, #0
  if(timHandle->Instance==TIM1)
 8003618:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800361a:	9307      	str	r3, [sp, #28]
 800361c:	9306      	str	r3, [sp, #24]
 800361e:	9308      	str	r3, [sp, #32]
 8003620:	9309      	str	r3, [sp, #36]	; 0x24
 8003622:	930a      	str	r3, [sp, #40]	; 0x28
  if(timHandle->Instance==TIM1)
 8003624:	d02b      	beq.n	800367e <MX_TIM3_Init+0xf2>
  else if(timHandle->Instance==TIM2)
 8003626:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800362a:	d042      	beq.n	80036b2 <MX_TIM3_Init+0x126>
  else if(timHandle->Instance==TIM3)
 800362c:	4b2c      	ldr	r3, [pc, #176]	; (80036e0 <MX_TIM3_Init+0x154>)
 800362e:	429a      	cmp	r2, r3
 8003630:	d010      	beq.n	8003654 <MX_TIM3_Init+0xc8>
}
 8003632:	b013      	add	sp, #76	; 0x4c
 8003634:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 8003636:	f7ff fd6d 	bl	8003114 <Error_Handler>
 800363a:	e7e2      	b.n	8003602 <MX_TIM3_Init+0x76>
    Error_Handler();
 800363c:	f7ff fd6a 	bl	8003114 <Error_Handler>
 8003640:	e7d9      	b.n	80035f6 <MX_TIM3_Init+0x6a>
    Error_Handler();
 8003642:	f7ff fd67 	bl	8003114 <Error_Handler>
 8003646:	e7d0      	b.n	80035ea <MX_TIM3_Init+0x5e>
    Error_Handler();
 8003648:	f7ff fd64 	bl	8003114 <Error_Handler>
 800364c:	e7c1      	b.n	80035d2 <MX_TIM3_Init+0x46>
    Error_Handler();
 800364e:	f7ff fd61 	bl	8003114 <Error_Handler>
 8003652:	e7b5      	b.n	80035c0 <MX_TIM3_Init+0x34>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003654:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003658:	4823      	ldr	r0, [pc, #140]	; (80036e8 <MX_TIM3_Init+0x15c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800365a:	695a      	ldr	r2, [r3, #20]
 800365c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003660:	615a      	str	r2, [r3, #20]
 8003662:	695b      	ldr	r3, [r3, #20]
 8003664:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003668:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800366a:	2233      	movs	r2, #51	; 0x33
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800366c:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800366e:	a906      	add	r1, sp, #24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003670:	9c02      	ldr	r4, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8003672:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003674:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003676:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003678:	f7fd ff62 	bl	8001540 <HAL_GPIO_Init>
}
 800367c:	e7d9      	b.n	8003632 <MX_TIM3_Init+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800367e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003682:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8003686:	f44f 64e0 	mov.w	r4, #1792	; 0x700
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800368a:	695a      	ldr	r2, [r3, #20]
 800368c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003690:	615a      	str	r2, [r3, #20]
 8003692:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8003694:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003696:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800369a:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800369c:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800369e:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036a0:	a906      	add	r1, sp, #24
 80036a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036a6:	9d00      	ldr	r5, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036a8:	9207      	str	r2, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80036aa:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036ac:	f7fd ff48 	bl	8001540 <HAL_GPIO_Init>
 80036b0:	e7bf      	b.n	8003632 <MX_TIM3_Init+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036b2:	4b0e      	ldr	r3, [pc, #56]	; (80036ec <MX_TIM3_Init+0x160>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036b4:	480c      	ldr	r0, [pc, #48]	; (80036e8 <MX_TIM3_Init+0x15c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036b6:	695a      	ldr	r2, [r3, #20]
 80036b8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80036bc:	615a      	str	r2, [r3, #20]
 80036be:	695b      	ldr	r3, [r3, #20]
 80036c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036c4:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80036c6:	2408      	movs	r4, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036c8:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80036ca:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036cc:	a906      	add	r1, sp, #24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036ce:	9d01      	ldr	r5, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80036d0:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036d2:	9207      	str	r2, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80036d4:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036d6:	f7fd ff33 	bl	8001540 <HAL_GPIO_Init>
 80036da:	e7aa      	b.n	8003632 <MX_TIM3_Init+0xa6>
 80036dc:	200000ec 	.word	0x200000ec
 80036e0:	40000400 	.word	0x40000400
 80036e4:	40012c00 	.word	0x40012c00
 80036e8:	48000400 	.word	0x48000400
 80036ec:	40021000 	.word	0x40021000

080036f0 <HAL_TIM_PWM_MspInit>:
  if(tim_pwmHandle->Instance==TIM1)
 80036f0:	6803      	ldr	r3, [r0, #0]
 80036f2:	4a18      	ldr	r2, [pc, #96]	; (8003754 <HAL_TIM_PWM_MspInit+0x64>)
 80036f4:	4293      	cmp	r3, r2
{
 80036f6:	b084      	sub	sp, #16
  if(tim_pwmHandle->Instance==TIM1)
 80036f8:	d013      	beq.n	8003722 <HAL_TIM_PWM_MspInit+0x32>
  else if(tim_pwmHandle->Instance==TIM2)
 80036fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036fe:	d01c      	beq.n	800373a <HAL_TIM_PWM_MspInit+0x4a>
  else if(tim_pwmHandle->Instance==TIM3)
 8003700:	4a15      	ldr	r2, [pc, #84]	; (8003758 <HAL_TIM_PWM_MspInit+0x68>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d001      	beq.n	800370a <HAL_TIM_PWM_MspInit+0x1a>
}
 8003706:	b004      	add	sp, #16
 8003708:	4770      	bx	lr
    __HAL_RCC_TIM3_CLK_ENABLE();
 800370a:	4b14      	ldr	r3, [pc, #80]	; (800375c <HAL_TIM_PWM_MspInit+0x6c>)
 800370c:	69da      	ldr	r2, [r3, #28]
 800370e:	f042 0202 	orr.w	r2, r2, #2
 8003712:	61da      	str	r2, [r3, #28]
 8003714:	69db      	ldr	r3, [r3, #28]
 8003716:	f003 0302 	and.w	r3, r3, #2
 800371a:	9303      	str	r3, [sp, #12]
 800371c:	9b03      	ldr	r3, [sp, #12]
}
 800371e:	b004      	add	sp, #16
 8003720:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003722:	4b0e      	ldr	r3, [pc, #56]	; (800375c <HAL_TIM_PWM_MspInit+0x6c>)
 8003724:	699a      	ldr	r2, [r3, #24]
 8003726:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800372a:	619a      	str	r2, [r3, #24]
 800372c:	699b      	ldr	r3, [r3, #24]
 800372e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003732:	9301      	str	r3, [sp, #4]
 8003734:	9b01      	ldr	r3, [sp, #4]
}
 8003736:	b004      	add	sp, #16
 8003738:	4770      	bx	lr
    __HAL_RCC_TIM2_CLK_ENABLE();
 800373a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800373e:	69da      	ldr	r2, [r3, #28]
 8003740:	f042 0201 	orr.w	r2, r2, #1
 8003744:	61da      	str	r2, [r3, #28]
 8003746:	69db      	ldr	r3, [r3, #28]
 8003748:	f003 0301 	and.w	r3, r3, #1
 800374c:	9302      	str	r3, [sp, #8]
 800374e:	9b02      	ldr	r3, [sp, #8]
 8003750:	e7d9      	b.n	8003706 <HAL_TIM_PWM_MspInit+0x16>
 8003752:	bf00      	nop
 8003754:	40012c00 	.word	0x40012c00
 8003758:	40000400 	.word	0x40000400
 800375c:	40021000 	.word	0x40021000

08003760 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
 8003760:	4b0c      	ldr	r3, [pc, #48]	; (8003794 <MX_USART2_UART_Init+0x34>)
 8003762:	4a0d      	ldr	r2, [pc, #52]	; (8003798 <MX_USART2_UART_Init+0x38>)
{
 8003764:	b510      	push	{r4, lr}
  huart2.Init.BaudRate = 115200;
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003766:	210c      	movs	r1, #12
  huart2.Instance = USART2;
 8003768:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800376a:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800376e:	2200      	movs	r2, #0
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003770:	4618      	mov	r0, r3
  huart2.Init.BaudRate = 115200;
 8003772:	605c      	str	r4, [r3, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003774:	6159      	str	r1, [r3, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003776:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003778:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800377a:	611a      	str	r2, [r3, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800377c:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800377e:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003780:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003782:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003784:	f7ff f8d6 	bl	8002934 <HAL_UART_Init>
 8003788:	b900      	cbnz	r0, 800378c <MX_USART2_UART_Init+0x2c>
 800378a:	bd10      	pop	{r4, pc}
  {
    Error_Handler();
  }

}
 800378c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8003790:	f7ff bcc0 	b.w	8003114 <Error_Handler>
 8003794:	200001ac 	.word	0x200001ac
 8003798:	40004400 	.word	0x40004400

0800379c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800379c:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(uartHandle->Instance==USART2)
 800379e:	6801      	ldr	r1, [r0, #0]
 80037a0:	4a18      	ldr	r2, [pc, #96]	; (8003804 <HAL_UART_MspInit+0x68>)
{
 80037a2:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037a4:	2300      	movs	r3, #0
  if(uartHandle->Instance==USART2)
 80037a6:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037a8:	9304      	str	r3, [sp, #16]
 80037aa:	9303      	str	r3, [sp, #12]
 80037ac:	9305      	str	r3, [sp, #20]
 80037ae:	9306      	str	r3, [sp, #24]
 80037b0:	9307      	str	r3, [sp, #28]
  if(uartHandle->Instance==USART2)
 80037b2:	d001      	beq.n	80037b8 <HAL_UART_MspInit+0x1c>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80037b4:	b008      	add	sp, #32
 80037b6:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 80037b8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80037bc:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037c0:	a903      	add	r1, sp, #12
    __HAL_RCC_USART2_CLK_ENABLE();
 80037c2:	69da      	ldr	r2, [r3, #28]
 80037c4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80037c8:	61da      	str	r2, [r3, #28]
 80037ca:	69da      	ldr	r2, [r3, #28]
 80037cc:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80037d0:	9201      	str	r2, [sp, #4]
 80037d2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037d4:	695a      	ldr	r2, [r3, #20]
 80037d6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80037da:	615a      	str	r2, [r3, #20]
 80037dc:	695b      	ldr	r3, [r3, #20]
 80037de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037e2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80037e4:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80037e6:	2307      	movs	r3, #7
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80037e8:	f248 0504 	movw	r5, #32772	; 0x8004
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037ec:	2402      	movs	r4, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037f2:	9e02      	ldr	r6, [sp, #8]
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80037f4:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037f6:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80037f8:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80037fa:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037fc:	f7fd fea0 	bl	8001540 <HAL_GPIO_Init>
}
 8003800:	b008      	add	sp, #32
 8003802:	bd70      	pop	{r4, r5, r6, pc}
 8003804:	40004400 	.word	0x40004400

08003808 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003808:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003840 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800380c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800380e:	e003      	b.n	8003818 <LoopCopyDataInit>

08003810 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003810:	4b0c      	ldr	r3, [pc, #48]	; (8003844 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003812:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003814:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003816:	3104      	adds	r1, #4

08003818 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003818:	480b      	ldr	r0, [pc, #44]	; (8003848 <LoopForever+0xa>)
	ldr	r3, =_edata
 800381a:	4b0c      	ldr	r3, [pc, #48]	; (800384c <LoopForever+0xe>)
	adds	r2, r0, r1
 800381c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800381e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003820:	d3f6      	bcc.n	8003810 <CopyDataInit>
	ldr	r2, =_sbss
 8003822:	4a0b      	ldr	r2, [pc, #44]	; (8003850 <LoopForever+0x12>)
	b	LoopFillZerobss
 8003824:	e002      	b.n	800382c <LoopFillZerobss>

08003826 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003826:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003828:	f842 3b04 	str.w	r3, [r2], #4

0800382c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800382c:	4b09      	ldr	r3, [pc, #36]	; (8003854 <LoopForever+0x16>)
	cmp	r2, r3
 800382e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003830:	d3f9      	bcc.n	8003826 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003832:	f7ff fd0f 	bl	8003254 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003836:	f000 f817 	bl	8003868 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800383a:	f7ff fbb9 	bl	8002fb0 <main>

0800383e <LoopForever>:

LoopForever:
    b LoopForever
 800383e:	e7fe      	b.n	800383e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003840:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8003844:	08004b74 	.word	0x08004b74
	ldr	r0, =_sdata
 8003848:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800384c:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8003850:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8003854:	20000220 	.word	0x20000220

08003858 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003858:	e7fe      	b.n	8003858 <ADC1_2_IRQHandler>
	...

0800385c <__errno>:
 800385c:	4b01      	ldr	r3, [pc, #4]	; (8003864 <__errno+0x8>)
 800385e:	6818      	ldr	r0, [r3, #0]
 8003860:	4770      	bx	lr
 8003862:	bf00      	nop
 8003864:	2000000c 	.word	0x2000000c

08003868 <__libc_init_array>:
 8003868:	b570      	push	{r4, r5, r6, lr}
 800386a:	4e0d      	ldr	r6, [pc, #52]	; (80038a0 <__libc_init_array+0x38>)
 800386c:	4c0d      	ldr	r4, [pc, #52]	; (80038a4 <__libc_init_array+0x3c>)
 800386e:	1ba4      	subs	r4, r4, r6
 8003870:	10a4      	asrs	r4, r4, #2
 8003872:	2500      	movs	r5, #0
 8003874:	42a5      	cmp	r5, r4
 8003876:	d109      	bne.n	800388c <__libc_init_array+0x24>
 8003878:	4e0b      	ldr	r6, [pc, #44]	; (80038a8 <__libc_init_array+0x40>)
 800387a:	4c0c      	ldr	r4, [pc, #48]	; (80038ac <__libc_init_array+0x44>)
 800387c:	f001 f82e 	bl	80048dc <_init>
 8003880:	1ba4      	subs	r4, r4, r6
 8003882:	10a4      	asrs	r4, r4, #2
 8003884:	2500      	movs	r5, #0
 8003886:	42a5      	cmp	r5, r4
 8003888:	d105      	bne.n	8003896 <__libc_init_array+0x2e>
 800388a:	bd70      	pop	{r4, r5, r6, pc}
 800388c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003890:	4798      	blx	r3
 8003892:	3501      	adds	r5, #1
 8003894:	e7ee      	b.n	8003874 <__libc_init_array+0xc>
 8003896:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800389a:	4798      	blx	r3
 800389c:	3501      	adds	r5, #1
 800389e:	e7f2      	b.n	8003886 <__libc_init_array+0x1e>
 80038a0:	08004b6c 	.word	0x08004b6c
 80038a4:	08004b6c 	.word	0x08004b6c
 80038a8:	08004b6c 	.word	0x08004b6c
 80038ac:	08004b70 	.word	0x08004b70

080038b0 <memcpy>:
 80038b0:	b510      	push	{r4, lr}
 80038b2:	1e43      	subs	r3, r0, #1
 80038b4:	440a      	add	r2, r1
 80038b6:	4291      	cmp	r1, r2
 80038b8:	d100      	bne.n	80038bc <memcpy+0xc>
 80038ba:	bd10      	pop	{r4, pc}
 80038bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80038c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80038c4:	e7f7      	b.n	80038b6 <memcpy+0x6>

080038c6 <memset>:
 80038c6:	4402      	add	r2, r0
 80038c8:	4603      	mov	r3, r0
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d100      	bne.n	80038d0 <memset+0xa>
 80038ce:	4770      	bx	lr
 80038d0:	f803 1b01 	strb.w	r1, [r3], #1
 80038d4:	e7f9      	b.n	80038ca <memset+0x4>
	...

080038d8 <iprintf>:
 80038d8:	b40f      	push	{r0, r1, r2, r3}
 80038da:	4b0a      	ldr	r3, [pc, #40]	; (8003904 <iprintf+0x2c>)
 80038dc:	b513      	push	{r0, r1, r4, lr}
 80038de:	681c      	ldr	r4, [r3, #0]
 80038e0:	b124      	cbz	r4, 80038ec <iprintf+0x14>
 80038e2:	69a3      	ldr	r3, [r4, #24]
 80038e4:	b913      	cbnz	r3, 80038ec <iprintf+0x14>
 80038e6:	4620      	mov	r0, r4
 80038e8:	f000 f9b6 	bl	8003c58 <__sinit>
 80038ec:	ab05      	add	r3, sp, #20
 80038ee:	9a04      	ldr	r2, [sp, #16]
 80038f0:	68a1      	ldr	r1, [r4, #8]
 80038f2:	9301      	str	r3, [sp, #4]
 80038f4:	4620      	mov	r0, r4
 80038f6:	f000 fb7b 	bl	8003ff0 <_vfiprintf_r>
 80038fa:	b002      	add	sp, #8
 80038fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003900:	b004      	add	sp, #16
 8003902:	4770      	bx	lr
 8003904:	2000000c 	.word	0x2000000c

08003908 <setbuf>:
 8003908:	2900      	cmp	r1, #0
 800390a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800390e:	bf0c      	ite	eq
 8003910:	2202      	moveq	r2, #2
 8003912:	2200      	movne	r2, #0
 8003914:	f000 b800 	b.w	8003918 <setvbuf>

08003918 <setvbuf>:
 8003918:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800391c:	461d      	mov	r5, r3
 800391e:	4b51      	ldr	r3, [pc, #324]	; (8003a64 <setvbuf+0x14c>)
 8003920:	681e      	ldr	r6, [r3, #0]
 8003922:	4604      	mov	r4, r0
 8003924:	460f      	mov	r7, r1
 8003926:	4690      	mov	r8, r2
 8003928:	b126      	cbz	r6, 8003934 <setvbuf+0x1c>
 800392a:	69b3      	ldr	r3, [r6, #24]
 800392c:	b913      	cbnz	r3, 8003934 <setvbuf+0x1c>
 800392e:	4630      	mov	r0, r6
 8003930:	f000 f992 	bl	8003c58 <__sinit>
 8003934:	4b4c      	ldr	r3, [pc, #304]	; (8003a68 <setvbuf+0x150>)
 8003936:	429c      	cmp	r4, r3
 8003938:	d152      	bne.n	80039e0 <setvbuf+0xc8>
 800393a:	6874      	ldr	r4, [r6, #4]
 800393c:	f1b8 0f02 	cmp.w	r8, #2
 8003940:	d006      	beq.n	8003950 <setvbuf+0x38>
 8003942:	f1b8 0f01 	cmp.w	r8, #1
 8003946:	f200 8089 	bhi.w	8003a5c <setvbuf+0x144>
 800394a:	2d00      	cmp	r5, #0
 800394c:	f2c0 8086 	blt.w	8003a5c <setvbuf+0x144>
 8003950:	4621      	mov	r1, r4
 8003952:	4630      	mov	r0, r6
 8003954:	f000 f916 	bl	8003b84 <_fflush_r>
 8003958:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800395a:	b141      	cbz	r1, 800396e <setvbuf+0x56>
 800395c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003960:	4299      	cmp	r1, r3
 8003962:	d002      	beq.n	800396a <setvbuf+0x52>
 8003964:	4630      	mov	r0, r6
 8003966:	f000 fa6d 	bl	8003e44 <_free_r>
 800396a:	2300      	movs	r3, #0
 800396c:	6363      	str	r3, [r4, #52]	; 0x34
 800396e:	2300      	movs	r3, #0
 8003970:	61a3      	str	r3, [r4, #24]
 8003972:	6063      	str	r3, [r4, #4]
 8003974:	89a3      	ldrh	r3, [r4, #12]
 8003976:	061b      	lsls	r3, r3, #24
 8003978:	d503      	bpl.n	8003982 <setvbuf+0x6a>
 800397a:	6921      	ldr	r1, [r4, #16]
 800397c:	4630      	mov	r0, r6
 800397e:	f000 fa61 	bl	8003e44 <_free_r>
 8003982:	89a3      	ldrh	r3, [r4, #12]
 8003984:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8003988:	f023 0303 	bic.w	r3, r3, #3
 800398c:	f1b8 0f02 	cmp.w	r8, #2
 8003990:	81a3      	strh	r3, [r4, #12]
 8003992:	d05d      	beq.n	8003a50 <setvbuf+0x138>
 8003994:	ab01      	add	r3, sp, #4
 8003996:	466a      	mov	r2, sp
 8003998:	4621      	mov	r1, r4
 800399a:	4630      	mov	r0, r6
 800399c:	f000 f9e6 	bl	8003d6c <__swhatbuf_r>
 80039a0:	89a3      	ldrh	r3, [r4, #12]
 80039a2:	4318      	orrs	r0, r3
 80039a4:	81a0      	strh	r0, [r4, #12]
 80039a6:	bb2d      	cbnz	r5, 80039f4 <setvbuf+0xdc>
 80039a8:	9d00      	ldr	r5, [sp, #0]
 80039aa:	4628      	mov	r0, r5
 80039ac:	f000 fa42 	bl	8003e34 <malloc>
 80039b0:	4607      	mov	r7, r0
 80039b2:	2800      	cmp	r0, #0
 80039b4:	d14e      	bne.n	8003a54 <setvbuf+0x13c>
 80039b6:	f8dd 9000 	ldr.w	r9, [sp]
 80039ba:	45a9      	cmp	r9, r5
 80039bc:	d13c      	bne.n	8003a38 <setvbuf+0x120>
 80039be:	f04f 30ff 	mov.w	r0, #4294967295
 80039c2:	89a3      	ldrh	r3, [r4, #12]
 80039c4:	f043 0302 	orr.w	r3, r3, #2
 80039c8:	81a3      	strh	r3, [r4, #12]
 80039ca:	2300      	movs	r3, #0
 80039cc:	60a3      	str	r3, [r4, #8]
 80039ce:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80039d2:	6023      	str	r3, [r4, #0]
 80039d4:	6123      	str	r3, [r4, #16]
 80039d6:	2301      	movs	r3, #1
 80039d8:	6163      	str	r3, [r4, #20]
 80039da:	b003      	add	sp, #12
 80039dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80039e0:	4b22      	ldr	r3, [pc, #136]	; (8003a6c <setvbuf+0x154>)
 80039e2:	429c      	cmp	r4, r3
 80039e4:	d101      	bne.n	80039ea <setvbuf+0xd2>
 80039e6:	68b4      	ldr	r4, [r6, #8]
 80039e8:	e7a8      	b.n	800393c <setvbuf+0x24>
 80039ea:	4b21      	ldr	r3, [pc, #132]	; (8003a70 <setvbuf+0x158>)
 80039ec:	429c      	cmp	r4, r3
 80039ee:	bf08      	it	eq
 80039f0:	68f4      	ldreq	r4, [r6, #12]
 80039f2:	e7a3      	b.n	800393c <setvbuf+0x24>
 80039f4:	2f00      	cmp	r7, #0
 80039f6:	d0d8      	beq.n	80039aa <setvbuf+0x92>
 80039f8:	69b3      	ldr	r3, [r6, #24]
 80039fa:	b913      	cbnz	r3, 8003a02 <setvbuf+0xea>
 80039fc:	4630      	mov	r0, r6
 80039fe:	f000 f92b 	bl	8003c58 <__sinit>
 8003a02:	f1b8 0f01 	cmp.w	r8, #1
 8003a06:	bf08      	it	eq
 8003a08:	89a3      	ldrheq	r3, [r4, #12]
 8003a0a:	6027      	str	r7, [r4, #0]
 8003a0c:	bf04      	itt	eq
 8003a0e:	f043 0301 	orreq.w	r3, r3, #1
 8003a12:	81a3      	strheq	r3, [r4, #12]
 8003a14:	89a3      	ldrh	r3, [r4, #12]
 8003a16:	6127      	str	r7, [r4, #16]
 8003a18:	f013 0008 	ands.w	r0, r3, #8
 8003a1c:	6165      	str	r5, [r4, #20]
 8003a1e:	d01b      	beq.n	8003a58 <setvbuf+0x140>
 8003a20:	f013 0001 	ands.w	r0, r3, #1
 8003a24:	bf18      	it	ne
 8003a26:	426d      	negne	r5, r5
 8003a28:	f04f 0300 	mov.w	r3, #0
 8003a2c:	bf1d      	ittte	ne
 8003a2e:	60a3      	strne	r3, [r4, #8]
 8003a30:	61a5      	strne	r5, [r4, #24]
 8003a32:	4618      	movne	r0, r3
 8003a34:	60a5      	streq	r5, [r4, #8]
 8003a36:	e7d0      	b.n	80039da <setvbuf+0xc2>
 8003a38:	4648      	mov	r0, r9
 8003a3a:	f000 f9fb 	bl	8003e34 <malloc>
 8003a3e:	4607      	mov	r7, r0
 8003a40:	2800      	cmp	r0, #0
 8003a42:	d0bc      	beq.n	80039be <setvbuf+0xa6>
 8003a44:	89a3      	ldrh	r3, [r4, #12]
 8003a46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a4a:	81a3      	strh	r3, [r4, #12]
 8003a4c:	464d      	mov	r5, r9
 8003a4e:	e7d3      	b.n	80039f8 <setvbuf+0xe0>
 8003a50:	2000      	movs	r0, #0
 8003a52:	e7b6      	b.n	80039c2 <setvbuf+0xaa>
 8003a54:	46a9      	mov	r9, r5
 8003a56:	e7f5      	b.n	8003a44 <setvbuf+0x12c>
 8003a58:	60a0      	str	r0, [r4, #8]
 8003a5a:	e7be      	b.n	80039da <setvbuf+0xc2>
 8003a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a60:	e7bb      	b.n	80039da <setvbuf+0xc2>
 8003a62:	bf00      	nop
 8003a64:	2000000c 	.word	0x2000000c
 8003a68:	080049d4 	.word	0x080049d4
 8003a6c:	080049f4 	.word	0x080049f4
 8003a70:	080049b4 	.word	0x080049b4

08003a74 <__sflush_r>:
 8003a74:	898a      	ldrh	r2, [r1, #12]
 8003a76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a7a:	4605      	mov	r5, r0
 8003a7c:	0710      	lsls	r0, r2, #28
 8003a7e:	460c      	mov	r4, r1
 8003a80:	d45a      	bmi.n	8003b38 <__sflush_r+0xc4>
 8003a82:	684b      	ldr	r3, [r1, #4]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	dc05      	bgt.n	8003a94 <__sflush_r+0x20>
 8003a88:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	dc02      	bgt.n	8003a94 <__sflush_r+0x20>
 8003a8e:	2000      	movs	r0, #0
 8003a90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a94:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003a96:	2e00      	cmp	r6, #0
 8003a98:	d0f9      	beq.n	8003a8e <__sflush_r+0x1a>
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003aa0:	682f      	ldr	r7, [r5, #0]
 8003aa2:	602b      	str	r3, [r5, #0]
 8003aa4:	d033      	beq.n	8003b0e <__sflush_r+0x9a>
 8003aa6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003aa8:	89a3      	ldrh	r3, [r4, #12]
 8003aaa:	075a      	lsls	r2, r3, #29
 8003aac:	d505      	bpl.n	8003aba <__sflush_r+0x46>
 8003aae:	6863      	ldr	r3, [r4, #4]
 8003ab0:	1ac0      	subs	r0, r0, r3
 8003ab2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003ab4:	b10b      	cbz	r3, 8003aba <__sflush_r+0x46>
 8003ab6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003ab8:	1ac0      	subs	r0, r0, r3
 8003aba:	2300      	movs	r3, #0
 8003abc:	4602      	mov	r2, r0
 8003abe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003ac0:	6a21      	ldr	r1, [r4, #32]
 8003ac2:	4628      	mov	r0, r5
 8003ac4:	47b0      	blx	r6
 8003ac6:	1c43      	adds	r3, r0, #1
 8003ac8:	89a3      	ldrh	r3, [r4, #12]
 8003aca:	d106      	bne.n	8003ada <__sflush_r+0x66>
 8003acc:	6829      	ldr	r1, [r5, #0]
 8003ace:	291d      	cmp	r1, #29
 8003ad0:	d84b      	bhi.n	8003b6a <__sflush_r+0xf6>
 8003ad2:	4a2b      	ldr	r2, [pc, #172]	; (8003b80 <__sflush_r+0x10c>)
 8003ad4:	40ca      	lsrs	r2, r1
 8003ad6:	07d6      	lsls	r6, r2, #31
 8003ad8:	d547      	bpl.n	8003b6a <__sflush_r+0xf6>
 8003ada:	2200      	movs	r2, #0
 8003adc:	6062      	str	r2, [r4, #4]
 8003ade:	04d9      	lsls	r1, r3, #19
 8003ae0:	6922      	ldr	r2, [r4, #16]
 8003ae2:	6022      	str	r2, [r4, #0]
 8003ae4:	d504      	bpl.n	8003af0 <__sflush_r+0x7c>
 8003ae6:	1c42      	adds	r2, r0, #1
 8003ae8:	d101      	bne.n	8003aee <__sflush_r+0x7a>
 8003aea:	682b      	ldr	r3, [r5, #0]
 8003aec:	b903      	cbnz	r3, 8003af0 <__sflush_r+0x7c>
 8003aee:	6560      	str	r0, [r4, #84]	; 0x54
 8003af0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003af2:	602f      	str	r7, [r5, #0]
 8003af4:	2900      	cmp	r1, #0
 8003af6:	d0ca      	beq.n	8003a8e <__sflush_r+0x1a>
 8003af8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003afc:	4299      	cmp	r1, r3
 8003afe:	d002      	beq.n	8003b06 <__sflush_r+0x92>
 8003b00:	4628      	mov	r0, r5
 8003b02:	f000 f99f 	bl	8003e44 <_free_r>
 8003b06:	2000      	movs	r0, #0
 8003b08:	6360      	str	r0, [r4, #52]	; 0x34
 8003b0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b0e:	6a21      	ldr	r1, [r4, #32]
 8003b10:	2301      	movs	r3, #1
 8003b12:	4628      	mov	r0, r5
 8003b14:	47b0      	blx	r6
 8003b16:	1c41      	adds	r1, r0, #1
 8003b18:	d1c6      	bne.n	8003aa8 <__sflush_r+0x34>
 8003b1a:	682b      	ldr	r3, [r5, #0]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d0c3      	beq.n	8003aa8 <__sflush_r+0x34>
 8003b20:	2b1d      	cmp	r3, #29
 8003b22:	d001      	beq.n	8003b28 <__sflush_r+0xb4>
 8003b24:	2b16      	cmp	r3, #22
 8003b26:	d101      	bne.n	8003b2c <__sflush_r+0xb8>
 8003b28:	602f      	str	r7, [r5, #0]
 8003b2a:	e7b0      	b.n	8003a8e <__sflush_r+0x1a>
 8003b2c:	89a3      	ldrh	r3, [r4, #12]
 8003b2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b32:	81a3      	strh	r3, [r4, #12]
 8003b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b38:	690f      	ldr	r7, [r1, #16]
 8003b3a:	2f00      	cmp	r7, #0
 8003b3c:	d0a7      	beq.n	8003a8e <__sflush_r+0x1a>
 8003b3e:	0793      	lsls	r3, r2, #30
 8003b40:	680e      	ldr	r6, [r1, #0]
 8003b42:	bf08      	it	eq
 8003b44:	694b      	ldreq	r3, [r1, #20]
 8003b46:	600f      	str	r7, [r1, #0]
 8003b48:	bf18      	it	ne
 8003b4a:	2300      	movne	r3, #0
 8003b4c:	eba6 0807 	sub.w	r8, r6, r7
 8003b50:	608b      	str	r3, [r1, #8]
 8003b52:	f1b8 0f00 	cmp.w	r8, #0
 8003b56:	dd9a      	ble.n	8003a8e <__sflush_r+0x1a>
 8003b58:	4643      	mov	r3, r8
 8003b5a:	463a      	mov	r2, r7
 8003b5c:	6a21      	ldr	r1, [r4, #32]
 8003b5e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003b60:	4628      	mov	r0, r5
 8003b62:	47b0      	blx	r6
 8003b64:	2800      	cmp	r0, #0
 8003b66:	dc07      	bgt.n	8003b78 <__sflush_r+0x104>
 8003b68:	89a3      	ldrh	r3, [r4, #12]
 8003b6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b6e:	81a3      	strh	r3, [r4, #12]
 8003b70:	f04f 30ff 	mov.w	r0, #4294967295
 8003b74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b78:	4407      	add	r7, r0
 8003b7a:	eba8 0800 	sub.w	r8, r8, r0
 8003b7e:	e7e8      	b.n	8003b52 <__sflush_r+0xde>
 8003b80:	20400001 	.word	0x20400001

08003b84 <_fflush_r>:
 8003b84:	b538      	push	{r3, r4, r5, lr}
 8003b86:	690b      	ldr	r3, [r1, #16]
 8003b88:	4605      	mov	r5, r0
 8003b8a:	460c      	mov	r4, r1
 8003b8c:	b1db      	cbz	r3, 8003bc6 <_fflush_r+0x42>
 8003b8e:	b118      	cbz	r0, 8003b98 <_fflush_r+0x14>
 8003b90:	6983      	ldr	r3, [r0, #24]
 8003b92:	b90b      	cbnz	r3, 8003b98 <_fflush_r+0x14>
 8003b94:	f000 f860 	bl	8003c58 <__sinit>
 8003b98:	4b0c      	ldr	r3, [pc, #48]	; (8003bcc <_fflush_r+0x48>)
 8003b9a:	429c      	cmp	r4, r3
 8003b9c:	d109      	bne.n	8003bb2 <_fflush_r+0x2e>
 8003b9e:	686c      	ldr	r4, [r5, #4]
 8003ba0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ba4:	b17b      	cbz	r3, 8003bc6 <_fflush_r+0x42>
 8003ba6:	4621      	mov	r1, r4
 8003ba8:	4628      	mov	r0, r5
 8003baa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003bae:	f7ff bf61 	b.w	8003a74 <__sflush_r>
 8003bb2:	4b07      	ldr	r3, [pc, #28]	; (8003bd0 <_fflush_r+0x4c>)
 8003bb4:	429c      	cmp	r4, r3
 8003bb6:	d101      	bne.n	8003bbc <_fflush_r+0x38>
 8003bb8:	68ac      	ldr	r4, [r5, #8]
 8003bba:	e7f1      	b.n	8003ba0 <_fflush_r+0x1c>
 8003bbc:	4b05      	ldr	r3, [pc, #20]	; (8003bd4 <_fflush_r+0x50>)
 8003bbe:	429c      	cmp	r4, r3
 8003bc0:	bf08      	it	eq
 8003bc2:	68ec      	ldreq	r4, [r5, #12]
 8003bc4:	e7ec      	b.n	8003ba0 <_fflush_r+0x1c>
 8003bc6:	2000      	movs	r0, #0
 8003bc8:	bd38      	pop	{r3, r4, r5, pc}
 8003bca:	bf00      	nop
 8003bcc:	080049d4 	.word	0x080049d4
 8003bd0:	080049f4 	.word	0x080049f4
 8003bd4:	080049b4 	.word	0x080049b4

08003bd8 <_cleanup_r>:
 8003bd8:	4901      	ldr	r1, [pc, #4]	; (8003be0 <_cleanup_r+0x8>)
 8003bda:	f000 b8a9 	b.w	8003d30 <_fwalk_reent>
 8003bde:	bf00      	nop
 8003be0:	08003b85 	.word	0x08003b85

08003be4 <std.isra.0>:
 8003be4:	2300      	movs	r3, #0
 8003be6:	b510      	push	{r4, lr}
 8003be8:	4604      	mov	r4, r0
 8003bea:	6003      	str	r3, [r0, #0]
 8003bec:	6043      	str	r3, [r0, #4]
 8003bee:	6083      	str	r3, [r0, #8]
 8003bf0:	8181      	strh	r1, [r0, #12]
 8003bf2:	6643      	str	r3, [r0, #100]	; 0x64
 8003bf4:	81c2      	strh	r2, [r0, #14]
 8003bf6:	6103      	str	r3, [r0, #16]
 8003bf8:	6143      	str	r3, [r0, #20]
 8003bfa:	6183      	str	r3, [r0, #24]
 8003bfc:	4619      	mov	r1, r3
 8003bfe:	2208      	movs	r2, #8
 8003c00:	305c      	adds	r0, #92	; 0x5c
 8003c02:	f7ff fe60 	bl	80038c6 <memset>
 8003c06:	4b05      	ldr	r3, [pc, #20]	; (8003c1c <std.isra.0+0x38>)
 8003c08:	6263      	str	r3, [r4, #36]	; 0x24
 8003c0a:	4b05      	ldr	r3, [pc, #20]	; (8003c20 <std.isra.0+0x3c>)
 8003c0c:	62a3      	str	r3, [r4, #40]	; 0x28
 8003c0e:	4b05      	ldr	r3, [pc, #20]	; (8003c24 <std.isra.0+0x40>)
 8003c10:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003c12:	4b05      	ldr	r3, [pc, #20]	; (8003c28 <std.isra.0+0x44>)
 8003c14:	6224      	str	r4, [r4, #32]
 8003c16:	6323      	str	r3, [r4, #48]	; 0x30
 8003c18:	bd10      	pop	{r4, pc}
 8003c1a:	bf00      	nop
 8003c1c:	08004569 	.word	0x08004569
 8003c20:	0800458b 	.word	0x0800458b
 8003c24:	080045c3 	.word	0x080045c3
 8003c28:	080045e7 	.word	0x080045e7

08003c2c <__sfmoreglue>:
 8003c2c:	b570      	push	{r4, r5, r6, lr}
 8003c2e:	1e4a      	subs	r2, r1, #1
 8003c30:	2568      	movs	r5, #104	; 0x68
 8003c32:	4355      	muls	r5, r2
 8003c34:	460e      	mov	r6, r1
 8003c36:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003c3a:	f000 f951 	bl	8003ee0 <_malloc_r>
 8003c3e:	4604      	mov	r4, r0
 8003c40:	b140      	cbz	r0, 8003c54 <__sfmoreglue+0x28>
 8003c42:	2100      	movs	r1, #0
 8003c44:	e880 0042 	stmia.w	r0, {r1, r6}
 8003c48:	300c      	adds	r0, #12
 8003c4a:	60a0      	str	r0, [r4, #8]
 8003c4c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003c50:	f7ff fe39 	bl	80038c6 <memset>
 8003c54:	4620      	mov	r0, r4
 8003c56:	bd70      	pop	{r4, r5, r6, pc}

08003c58 <__sinit>:
 8003c58:	6983      	ldr	r3, [r0, #24]
 8003c5a:	b510      	push	{r4, lr}
 8003c5c:	4604      	mov	r4, r0
 8003c5e:	bb33      	cbnz	r3, 8003cae <__sinit+0x56>
 8003c60:	6483      	str	r3, [r0, #72]	; 0x48
 8003c62:	64c3      	str	r3, [r0, #76]	; 0x4c
 8003c64:	6503      	str	r3, [r0, #80]	; 0x50
 8003c66:	4b12      	ldr	r3, [pc, #72]	; (8003cb0 <__sinit+0x58>)
 8003c68:	4a12      	ldr	r2, [pc, #72]	; (8003cb4 <__sinit+0x5c>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	6282      	str	r2, [r0, #40]	; 0x28
 8003c6e:	4298      	cmp	r0, r3
 8003c70:	bf04      	itt	eq
 8003c72:	2301      	moveq	r3, #1
 8003c74:	6183      	streq	r3, [r0, #24]
 8003c76:	f000 f81f 	bl	8003cb8 <__sfp>
 8003c7a:	6060      	str	r0, [r4, #4]
 8003c7c:	4620      	mov	r0, r4
 8003c7e:	f000 f81b 	bl	8003cb8 <__sfp>
 8003c82:	60a0      	str	r0, [r4, #8]
 8003c84:	4620      	mov	r0, r4
 8003c86:	f000 f817 	bl	8003cb8 <__sfp>
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	60e0      	str	r0, [r4, #12]
 8003c8e:	2104      	movs	r1, #4
 8003c90:	6860      	ldr	r0, [r4, #4]
 8003c92:	f7ff ffa7 	bl	8003be4 <std.isra.0>
 8003c96:	2201      	movs	r2, #1
 8003c98:	2109      	movs	r1, #9
 8003c9a:	68a0      	ldr	r0, [r4, #8]
 8003c9c:	f7ff ffa2 	bl	8003be4 <std.isra.0>
 8003ca0:	2202      	movs	r2, #2
 8003ca2:	2112      	movs	r1, #18
 8003ca4:	68e0      	ldr	r0, [r4, #12]
 8003ca6:	f7ff ff9d 	bl	8003be4 <std.isra.0>
 8003caa:	2301      	movs	r3, #1
 8003cac:	61a3      	str	r3, [r4, #24]
 8003cae:	bd10      	pop	{r4, pc}
 8003cb0:	080049b0 	.word	0x080049b0
 8003cb4:	08003bd9 	.word	0x08003bd9

08003cb8 <__sfp>:
 8003cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cba:	4b1c      	ldr	r3, [pc, #112]	; (8003d2c <__sfp+0x74>)
 8003cbc:	681e      	ldr	r6, [r3, #0]
 8003cbe:	69b3      	ldr	r3, [r6, #24]
 8003cc0:	4607      	mov	r7, r0
 8003cc2:	b913      	cbnz	r3, 8003cca <__sfp+0x12>
 8003cc4:	4630      	mov	r0, r6
 8003cc6:	f7ff ffc7 	bl	8003c58 <__sinit>
 8003cca:	3648      	adds	r6, #72	; 0x48
 8003ccc:	68b4      	ldr	r4, [r6, #8]
 8003cce:	6873      	ldr	r3, [r6, #4]
 8003cd0:	3b01      	subs	r3, #1
 8003cd2:	d503      	bpl.n	8003cdc <__sfp+0x24>
 8003cd4:	6833      	ldr	r3, [r6, #0]
 8003cd6:	b133      	cbz	r3, 8003ce6 <__sfp+0x2e>
 8003cd8:	6836      	ldr	r6, [r6, #0]
 8003cda:	e7f7      	b.n	8003ccc <__sfp+0x14>
 8003cdc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003ce0:	b16d      	cbz	r5, 8003cfe <__sfp+0x46>
 8003ce2:	3468      	adds	r4, #104	; 0x68
 8003ce4:	e7f4      	b.n	8003cd0 <__sfp+0x18>
 8003ce6:	2104      	movs	r1, #4
 8003ce8:	4638      	mov	r0, r7
 8003cea:	f7ff ff9f 	bl	8003c2c <__sfmoreglue>
 8003cee:	6030      	str	r0, [r6, #0]
 8003cf0:	2800      	cmp	r0, #0
 8003cf2:	d1f1      	bne.n	8003cd8 <__sfp+0x20>
 8003cf4:	230c      	movs	r3, #12
 8003cf6:	603b      	str	r3, [r7, #0]
 8003cf8:	4604      	mov	r4, r0
 8003cfa:	4620      	mov	r0, r4
 8003cfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003cfe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003d02:	81e3      	strh	r3, [r4, #14]
 8003d04:	2301      	movs	r3, #1
 8003d06:	81a3      	strh	r3, [r4, #12]
 8003d08:	6665      	str	r5, [r4, #100]	; 0x64
 8003d0a:	6025      	str	r5, [r4, #0]
 8003d0c:	60a5      	str	r5, [r4, #8]
 8003d0e:	6065      	str	r5, [r4, #4]
 8003d10:	6125      	str	r5, [r4, #16]
 8003d12:	6165      	str	r5, [r4, #20]
 8003d14:	61a5      	str	r5, [r4, #24]
 8003d16:	2208      	movs	r2, #8
 8003d18:	4629      	mov	r1, r5
 8003d1a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003d1e:	f7ff fdd2 	bl	80038c6 <memset>
 8003d22:	6365      	str	r5, [r4, #52]	; 0x34
 8003d24:	63a5      	str	r5, [r4, #56]	; 0x38
 8003d26:	64a5      	str	r5, [r4, #72]	; 0x48
 8003d28:	64e5      	str	r5, [r4, #76]	; 0x4c
 8003d2a:	e7e6      	b.n	8003cfa <__sfp+0x42>
 8003d2c:	080049b0 	.word	0x080049b0

08003d30 <_fwalk_reent>:
 8003d30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d34:	4680      	mov	r8, r0
 8003d36:	4689      	mov	r9, r1
 8003d38:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003d3c:	2600      	movs	r6, #0
 8003d3e:	b914      	cbnz	r4, 8003d46 <_fwalk_reent+0x16>
 8003d40:	4630      	mov	r0, r6
 8003d42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d46:	68a5      	ldr	r5, [r4, #8]
 8003d48:	6867      	ldr	r7, [r4, #4]
 8003d4a:	3f01      	subs	r7, #1
 8003d4c:	d501      	bpl.n	8003d52 <_fwalk_reent+0x22>
 8003d4e:	6824      	ldr	r4, [r4, #0]
 8003d50:	e7f5      	b.n	8003d3e <_fwalk_reent+0xe>
 8003d52:	89ab      	ldrh	r3, [r5, #12]
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d907      	bls.n	8003d68 <_fwalk_reent+0x38>
 8003d58:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003d5c:	3301      	adds	r3, #1
 8003d5e:	d003      	beq.n	8003d68 <_fwalk_reent+0x38>
 8003d60:	4629      	mov	r1, r5
 8003d62:	4640      	mov	r0, r8
 8003d64:	47c8      	blx	r9
 8003d66:	4306      	orrs	r6, r0
 8003d68:	3568      	adds	r5, #104	; 0x68
 8003d6a:	e7ee      	b.n	8003d4a <_fwalk_reent+0x1a>

08003d6c <__swhatbuf_r>:
 8003d6c:	b570      	push	{r4, r5, r6, lr}
 8003d6e:	460e      	mov	r6, r1
 8003d70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d74:	2900      	cmp	r1, #0
 8003d76:	b090      	sub	sp, #64	; 0x40
 8003d78:	4614      	mov	r4, r2
 8003d7a:	461d      	mov	r5, r3
 8003d7c:	da07      	bge.n	8003d8e <__swhatbuf_r+0x22>
 8003d7e:	2300      	movs	r3, #0
 8003d80:	602b      	str	r3, [r5, #0]
 8003d82:	89b3      	ldrh	r3, [r6, #12]
 8003d84:	061a      	lsls	r2, r3, #24
 8003d86:	d410      	bmi.n	8003daa <__swhatbuf_r+0x3e>
 8003d88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d8c:	e00e      	b.n	8003dac <__swhatbuf_r+0x40>
 8003d8e:	aa01      	add	r2, sp, #4
 8003d90:	f000 fd10 	bl	80047b4 <_fstat_r>
 8003d94:	2800      	cmp	r0, #0
 8003d96:	dbf2      	blt.n	8003d7e <__swhatbuf_r+0x12>
 8003d98:	9a02      	ldr	r2, [sp, #8]
 8003d9a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003d9e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003da2:	425a      	negs	r2, r3
 8003da4:	415a      	adcs	r2, r3
 8003da6:	602a      	str	r2, [r5, #0]
 8003da8:	e7ee      	b.n	8003d88 <__swhatbuf_r+0x1c>
 8003daa:	2340      	movs	r3, #64	; 0x40
 8003dac:	2000      	movs	r0, #0
 8003dae:	6023      	str	r3, [r4, #0]
 8003db0:	b010      	add	sp, #64	; 0x40
 8003db2:	bd70      	pop	{r4, r5, r6, pc}

08003db4 <__smakebuf_r>:
 8003db4:	898b      	ldrh	r3, [r1, #12]
 8003db6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003db8:	079d      	lsls	r5, r3, #30
 8003dba:	4606      	mov	r6, r0
 8003dbc:	460c      	mov	r4, r1
 8003dbe:	d507      	bpl.n	8003dd0 <__smakebuf_r+0x1c>
 8003dc0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003dc4:	6023      	str	r3, [r4, #0]
 8003dc6:	6123      	str	r3, [r4, #16]
 8003dc8:	2301      	movs	r3, #1
 8003dca:	6163      	str	r3, [r4, #20]
 8003dcc:	b002      	add	sp, #8
 8003dce:	bd70      	pop	{r4, r5, r6, pc}
 8003dd0:	ab01      	add	r3, sp, #4
 8003dd2:	466a      	mov	r2, sp
 8003dd4:	f7ff ffca 	bl	8003d6c <__swhatbuf_r>
 8003dd8:	9900      	ldr	r1, [sp, #0]
 8003dda:	4605      	mov	r5, r0
 8003ddc:	4630      	mov	r0, r6
 8003dde:	f000 f87f 	bl	8003ee0 <_malloc_r>
 8003de2:	b948      	cbnz	r0, 8003df8 <__smakebuf_r+0x44>
 8003de4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003de8:	059a      	lsls	r2, r3, #22
 8003dea:	d4ef      	bmi.n	8003dcc <__smakebuf_r+0x18>
 8003dec:	f023 0303 	bic.w	r3, r3, #3
 8003df0:	f043 0302 	orr.w	r3, r3, #2
 8003df4:	81a3      	strh	r3, [r4, #12]
 8003df6:	e7e3      	b.n	8003dc0 <__smakebuf_r+0xc>
 8003df8:	4b0d      	ldr	r3, [pc, #52]	; (8003e30 <__smakebuf_r+0x7c>)
 8003dfa:	62b3      	str	r3, [r6, #40]	; 0x28
 8003dfc:	89a3      	ldrh	r3, [r4, #12]
 8003dfe:	6020      	str	r0, [r4, #0]
 8003e00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e04:	81a3      	strh	r3, [r4, #12]
 8003e06:	9b00      	ldr	r3, [sp, #0]
 8003e08:	6163      	str	r3, [r4, #20]
 8003e0a:	9b01      	ldr	r3, [sp, #4]
 8003e0c:	6120      	str	r0, [r4, #16]
 8003e0e:	b15b      	cbz	r3, 8003e28 <__smakebuf_r+0x74>
 8003e10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003e14:	4630      	mov	r0, r6
 8003e16:	f000 fcdf 	bl	80047d8 <_isatty_r>
 8003e1a:	b128      	cbz	r0, 8003e28 <__smakebuf_r+0x74>
 8003e1c:	89a3      	ldrh	r3, [r4, #12]
 8003e1e:	f023 0303 	bic.w	r3, r3, #3
 8003e22:	f043 0301 	orr.w	r3, r3, #1
 8003e26:	81a3      	strh	r3, [r4, #12]
 8003e28:	89a3      	ldrh	r3, [r4, #12]
 8003e2a:	431d      	orrs	r5, r3
 8003e2c:	81a5      	strh	r5, [r4, #12]
 8003e2e:	e7cd      	b.n	8003dcc <__smakebuf_r+0x18>
 8003e30:	08003bd9 	.word	0x08003bd9

08003e34 <malloc>:
 8003e34:	4b02      	ldr	r3, [pc, #8]	; (8003e40 <malloc+0xc>)
 8003e36:	4601      	mov	r1, r0
 8003e38:	6818      	ldr	r0, [r3, #0]
 8003e3a:	f000 b851 	b.w	8003ee0 <_malloc_r>
 8003e3e:	bf00      	nop
 8003e40:	2000000c 	.word	0x2000000c

08003e44 <_free_r>:
 8003e44:	b538      	push	{r3, r4, r5, lr}
 8003e46:	4605      	mov	r5, r0
 8003e48:	2900      	cmp	r1, #0
 8003e4a:	d045      	beq.n	8003ed8 <_free_r+0x94>
 8003e4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e50:	1f0c      	subs	r4, r1, #4
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	bfb8      	it	lt
 8003e56:	18e4      	addlt	r4, r4, r3
 8003e58:	f000 fce0 	bl	800481c <__malloc_lock>
 8003e5c:	4a1f      	ldr	r2, [pc, #124]	; (8003edc <_free_r+0x98>)
 8003e5e:	6813      	ldr	r3, [r2, #0]
 8003e60:	4610      	mov	r0, r2
 8003e62:	b933      	cbnz	r3, 8003e72 <_free_r+0x2e>
 8003e64:	6063      	str	r3, [r4, #4]
 8003e66:	6014      	str	r4, [r2, #0]
 8003e68:	4628      	mov	r0, r5
 8003e6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003e6e:	f000 bcd6 	b.w	800481e <__malloc_unlock>
 8003e72:	42a3      	cmp	r3, r4
 8003e74:	d90c      	bls.n	8003e90 <_free_r+0x4c>
 8003e76:	6821      	ldr	r1, [r4, #0]
 8003e78:	1862      	adds	r2, r4, r1
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	bf04      	itt	eq
 8003e7e:	681a      	ldreq	r2, [r3, #0]
 8003e80:	685b      	ldreq	r3, [r3, #4]
 8003e82:	6063      	str	r3, [r4, #4]
 8003e84:	bf04      	itt	eq
 8003e86:	1852      	addeq	r2, r2, r1
 8003e88:	6022      	streq	r2, [r4, #0]
 8003e8a:	6004      	str	r4, [r0, #0]
 8003e8c:	e7ec      	b.n	8003e68 <_free_r+0x24>
 8003e8e:	4613      	mov	r3, r2
 8003e90:	685a      	ldr	r2, [r3, #4]
 8003e92:	b10a      	cbz	r2, 8003e98 <_free_r+0x54>
 8003e94:	42a2      	cmp	r2, r4
 8003e96:	d9fa      	bls.n	8003e8e <_free_r+0x4a>
 8003e98:	6819      	ldr	r1, [r3, #0]
 8003e9a:	1858      	adds	r0, r3, r1
 8003e9c:	42a0      	cmp	r0, r4
 8003e9e:	d10b      	bne.n	8003eb8 <_free_r+0x74>
 8003ea0:	6820      	ldr	r0, [r4, #0]
 8003ea2:	4401      	add	r1, r0
 8003ea4:	1858      	adds	r0, r3, r1
 8003ea6:	4282      	cmp	r2, r0
 8003ea8:	6019      	str	r1, [r3, #0]
 8003eaa:	d1dd      	bne.n	8003e68 <_free_r+0x24>
 8003eac:	6810      	ldr	r0, [r2, #0]
 8003eae:	6852      	ldr	r2, [r2, #4]
 8003eb0:	605a      	str	r2, [r3, #4]
 8003eb2:	4401      	add	r1, r0
 8003eb4:	6019      	str	r1, [r3, #0]
 8003eb6:	e7d7      	b.n	8003e68 <_free_r+0x24>
 8003eb8:	d902      	bls.n	8003ec0 <_free_r+0x7c>
 8003eba:	230c      	movs	r3, #12
 8003ebc:	602b      	str	r3, [r5, #0]
 8003ebe:	e7d3      	b.n	8003e68 <_free_r+0x24>
 8003ec0:	6820      	ldr	r0, [r4, #0]
 8003ec2:	1821      	adds	r1, r4, r0
 8003ec4:	428a      	cmp	r2, r1
 8003ec6:	bf04      	itt	eq
 8003ec8:	6811      	ldreq	r1, [r2, #0]
 8003eca:	6852      	ldreq	r2, [r2, #4]
 8003ecc:	6062      	str	r2, [r4, #4]
 8003ece:	bf04      	itt	eq
 8003ed0:	1809      	addeq	r1, r1, r0
 8003ed2:	6021      	streq	r1, [r4, #0]
 8003ed4:	605c      	str	r4, [r3, #4]
 8003ed6:	e7c7      	b.n	8003e68 <_free_r+0x24>
 8003ed8:	bd38      	pop	{r3, r4, r5, pc}
 8003eda:	bf00      	nop
 8003edc:	200000b8 	.word	0x200000b8

08003ee0 <_malloc_r>:
 8003ee0:	b570      	push	{r4, r5, r6, lr}
 8003ee2:	1ccd      	adds	r5, r1, #3
 8003ee4:	f025 0503 	bic.w	r5, r5, #3
 8003ee8:	3508      	adds	r5, #8
 8003eea:	2d0c      	cmp	r5, #12
 8003eec:	bf38      	it	cc
 8003eee:	250c      	movcc	r5, #12
 8003ef0:	2d00      	cmp	r5, #0
 8003ef2:	4606      	mov	r6, r0
 8003ef4:	db01      	blt.n	8003efa <_malloc_r+0x1a>
 8003ef6:	42a9      	cmp	r1, r5
 8003ef8:	d903      	bls.n	8003f02 <_malloc_r+0x22>
 8003efa:	230c      	movs	r3, #12
 8003efc:	6033      	str	r3, [r6, #0]
 8003efe:	2000      	movs	r0, #0
 8003f00:	bd70      	pop	{r4, r5, r6, pc}
 8003f02:	f000 fc8b 	bl	800481c <__malloc_lock>
 8003f06:	4a23      	ldr	r2, [pc, #140]	; (8003f94 <_malloc_r+0xb4>)
 8003f08:	6814      	ldr	r4, [r2, #0]
 8003f0a:	4621      	mov	r1, r4
 8003f0c:	b991      	cbnz	r1, 8003f34 <_malloc_r+0x54>
 8003f0e:	4c22      	ldr	r4, [pc, #136]	; (8003f98 <_malloc_r+0xb8>)
 8003f10:	6823      	ldr	r3, [r4, #0]
 8003f12:	b91b      	cbnz	r3, 8003f1c <_malloc_r+0x3c>
 8003f14:	4630      	mov	r0, r6
 8003f16:	f000 fb17 	bl	8004548 <_sbrk_r>
 8003f1a:	6020      	str	r0, [r4, #0]
 8003f1c:	4629      	mov	r1, r5
 8003f1e:	4630      	mov	r0, r6
 8003f20:	f000 fb12 	bl	8004548 <_sbrk_r>
 8003f24:	1c43      	adds	r3, r0, #1
 8003f26:	d126      	bne.n	8003f76 <_malloc_r+0x96>
 8003f28:	230c      	movs	r3, #12
 8003f2a:	6033      	str	r3, [r6, #0]
 8003f2c:	4630      	mov	r0, r6
 8003f2e:	f000 fc76 	bl	800481e <__malloc_unlock>
 8003f32:	e7e4      	b.n	8003efe <_malloc_r+0x1e>
 8003f34:	680b      	ldr	r3, [r1, #0]
 8003f36:	1b5b      	subs	r3, r3, r5
 8003f38:	d41a      	bmi.n	8003f70 <_malloc_r+0x90>
 8003f3a:	2b0b      	cmp	r3, #11
 8003f3c:	d90f      	bls.n	8003f5e <_malloc_r+0x7e>
 8003f3e:	600b      	str	r3, [r1, #0]
 8003f40:	50cd      	str	r5, [r1, r3]
 8003f42:	18cc      	adds	r4, r1, r3
 8003f44:	4630      	mov	r0, r6
 8003f46:	f000 fc6a 	bl	800481e <__malloc_unlock>
 8003f4a:	f104 000b 	add.w	r0, r4, #11
 8003f4e:	1d23      	adds	r3, r4, #4
 8003f50:	f020 0007 	bic.w	r0, r0, #7
 8003f54:	1ac3      	subs	r3, r0, r3
 8003f56:	d01b      	beq.n	8003f90 <_malloc_r+0xb0>
 8003f58:	425a      	negs	r2, r3
 8003f5a:	50e2      	str	r2, [r4, r3]
 8003f5c:	bd70      	pop	{r4, r5, r6, pc}
 8003f5e:	428c      	cmp	r4, r1
 8003f60:	bf0d      	iteet	eq
 8003f62:	6863      	ldreq	r3, [r4, #4]
 8003f64:	684b      	ldrne	r3, [r1, #4]
 8003f66:	6063      	strne	r3, [r4, #4]
 8003f68:	6013      	streq	r3, [r2, #0]
 8003f6a:	bf18      	it	ne
 8003f6c:	460c      	movne	r4, r1
 8003f6e:	e7e9      	b.n	8003f44 <_malloc_r+0x64>
 8003f70:	460c      	mov	r4, r1
 8003f72:	6849      	ldr	r1, [r1, #4]
 8003f74:	e7ca      	b.n	8003f0c <_malloc_r+0x2c>
 8003f76:	1cc4      	adds	r4, r0, #3
 8003f78:	f024 0403 	bic.w	r4, r4, #3
 8003f7c:	42a0      	cmp	r0, r4
 8003f7e:	d005      	beq.n	8003f8c <_malloc_r+0xac>
 8003f80:	1a21      	subs	r1, r4, r0
 8003f82:	4630      	mov	r0, r6
 8003f84:	f000 fae0 	bl	8004548 <_sbrk_r>
 8003f88:	3001      	adds	r0, #1
 8003f8a:	d0cd      	beq.n	8003f28 <_malloc_r+0x48>
 8003f8c:	6025      	str	r5, [r4, #0]
 8003f8e:	e7d9      	b.n	8003f44 <_malloc_r+0x64>
 8003f90:	bd70      	pop	{r4, r5, r6, pc}
 8003f92:	bf00      	nop
 8003f94:	200000b8 	.word	0x200000b8
 8003f98:	200000bc 	.word	0x200000bc

08003f9c <__sfputc_r>:
 8003f9c:	6893      	ldr	r3, [r2, #8]
 8003f9e:	3b01      	subs	r3, #1
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	b410      	push	{r4}
 8003fa4:	6093      	str	r3, [r2, #8]
 8003fa6:	da09      	bge.n	8003fbc <__sfputc_r+0x20>
 8003fa8:	6994      	ldr	r4, [r2, #24]
 8003faa:	42a3      	cmp	r3, r4
 8003fac:	db02      	blt.n	8003fb4 <__sfputc_r+0x18>
 8003fae:	b2cb      	uxtb	r3, r1
 8003fb0:	2b0a      	cmp	r3, #10
 8003fb2:	d103      	bne.n	8003fbc <__sfputc_r+0x20>
 8003fb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003fb8:	f000 bb1a 	b.w	80045f0 <__swbuf_r>
 8003fbc:	6813      	ldr	r3, [r2, #0]
 8003fbe:	1c58      	adds	r0, r3, #1
 8003fc0:	6010      	str	r0, [r2, #0]
 8003fc2:	7019      	strb	r1, [r3, #0]
 8003fc4:	b2c8      	uxtb	r0, r1
 8003fc6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003fca:	4770      	bx	lr

08003fcc <__sfputs_r>:
 8003fcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fce:	4606      	mov	r6, r0
 8003fd0:	460f      	mov	r7, r1
 8003fd2:	4614      	mov	r4, r2
 8003fd4:	18d5      	adds	r5, r2, r3
 8003fd6:	42ac      	cmp	r4, r5
 8003fd8:	d101      	bne.n	8003fde <__sfputs_r+0x12>
 8003fda:	2000      	movs	r0, #0
 8003fdc:	e007      	b.n	8003fee <__sfputs_r+0x22>
 8003fde:	463a      	mov	r2, r7
 8003fe0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003fe4:	4630      	mov	r0, r6
 8003fe6:	f7ff ffd9 	bl	8003f9c <__sfputc_r>
 8003fea:	1c43      	adds	r3, r0, #1
 8003fec:	d1f3      	bne.n	8003fd6 <__sfputs_r+0xa>
 8003fee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003ff0 <_vfiprintf_r>:
 8003ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ff4:	b09d      	sub	sp, #116	; 0x74
 8003ff6:	460c      	mov	r4, r1
 8003ff8:	4617      	mov	r7, r2
 8003ffa:	9303      	str	r3, [sp, #12]
 8003ffc:	4606      	mov	r6, r0
 8003ffe:	b118      	cbz	r0, 8004008 <_vfiprintf_r+0x18>
 8004000:	6983      	ldr	r3, [r0, #24]
 8004002:	b90b      	cbnz	r3, 8004008 <_vfiprintf_r+0x18>
 8004004:	f7ff fe28 	bl	8003c58 <__sinit>
 8004008:	4b7c      	ldr	r3, [pc, #496]	; (80041fc <_vfiprintf_r+0x20c>)
 800400a:	429c      	cmp	r4, r3
 800400c:	d157      	bne.n	80040be <_vfiprintf_r+0xce>
 800400e:	6874      	ldr	r4, [r6, #4]
 8004010:	89a3      	ldrh	r3, [r4, #12]
 8004012:	0718      	lsls	r0, r3, #28
 8004014:	d55d      	bpl.n	80040d2 <_vfiprintf_r+0xe2>
 8004016:	6923      	ldr	r3, [r4, #16]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d05a      	beq.n	80040d2 <_vfiprintf_r+0xe2>
 800401c:	2300      	movs	r3, #0
 800401e:	9309      	str	r3, [sp, #36]	; 0x24
 8004020:	2320      	movs	r3, #32
 8004022:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004026:	2330      	movs	r3, #48	; 0x30
 8004028:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800402c:	f04f 0b01 	mov.w	fp, #1
 8004030:	46b8      	mov	r8, r7
 8004032:	4645      	mov	r5, r8
 8004034:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004038:	2b00      	cmp	r3, #0
 800403a:	d155      	bne.n	80040e8 <_vfiprintf_r+0xf8>
 800403c:	ebb8 0a07 	subs.w	sl, r8, r7
 8004040:	d00b      	beq.n	800405a <_vfiprintf_r+0x6a>
 8004042:	4653      	mov	r3, sl
 8004044:	463a      	mov	r2, r7
 8004046:	4621      	mov	r1, r4
 8004048:	4630      	mov	r0, r6
 800404a:	f7ff ffbf 	bl	8003fcc <__sfputs_r>
 800404e:	3001      	adds	r0, #1
 8004050:	f000 80c4 	beq.w	80041dc <_vfiprintf_r+0x1ec>
 8004054:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004056:	4453      	add	r3, sl
 8004058:	9309      	str	r3, [sp, #36]	; 0x24
 800405a:	f898 3000 	ldrb.w	r3, [r8]
 800405e:	2b00      	cmp	r3, #0
 8004060:	f000 80bc 	beq.w	80041dc <_vfiprintf_r+0x1ec>
 8004064:	2300      	movs	r3, #0
 8004066:	f04f 32ff 	mov.w	r2, #4294967295
 800406a:	9304      	str	r3, [sp, #16]
 800406c:	9307      	str	r3, [sp, #28]
 800406e:	9205      	str	r2, [sp, #20]
 8004070:	9306      	str	r3, [sp, #24]
 8004072:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004076:	931a      	str	r3, [sp, #104]	; 0x68
 8004078:	2205      	movs	r2, #5
 800407a:	7829      	ldrb	r1, [r5, #0]
 800407c:	4860      	ldr	r0, [pc, #384]	; (8004200 <_vfiprintf_r+0x210>)
 800407e:	f7fc f8a7 	bl	80001d0 <memchr>
 8004082:	f105 0801 	add.w	r8, r5, #1
 8004086:	9b04      	ldr	r3, [sp, #16]
 8004088:	2800      	cmp	r0, #0
 800408a:	d131      	bne.n	80040f0 <_vfiprintf_r+0x100>
 800408c:	06d9      	lsls	r1, r3, #27
 800408e:	bf44      	itt	mi
 8004090:	2220      	movmi	r2, #32
 8004092:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004096:	071a      	lsls	r2, r3, #28
 8004098:	bf44      	itt	mi
 800409a:	222b      	movmi	r2, #43	; 0x2b
 800409c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80040a0:	782a      	ldrb	r2, [r5, #0]
 80040a2:	2a2a      	cmp	r2, #42	; 0x2a
 80040a4:	d02c      	beq.n	8004100 <_vfiprintf_r+0x110>
 80040a6:	9a07      	ldr	r2, [sp, #28]
 80040a8:	2100      	movs	r1, #0
 80040aa:	200a      	movs	r0, #10
 80040ac:	46a8      	mov	r8, r5
 80040ae:	3501      	adds	r5, #1
 80040b0:	f898 3000 	ldrb.w	r3, [r8]
 80040b4:	3b30      	subs	r3, #48	; 0x30
 80040b6:	2b09      	cmp	r3, #9
 80040b8:	d96d      	bls.n	8004196 <_vfiprintf_r+0x1a6>
 80040ba:	b371      	cbz	r1, 800411a <_vfiprintf_r+0x12a>
 80040bc:	e026      	b.n	800410c <_vfiprintf_r+0x11c>
 80040be:	4b51      	ldr	r3, [pc, #324]	; (8004204 <_vfiprintf_r+0x214>)
 80040c0:	429c      	cmp	r4, r3
 80040c2:	d101      	bne.n	80040c8 <_vfiprintf_r+0xd8>
 80040c4:	68b4      	ldr	r4, [r6, #8]
 80040c6:	e7a3      	b.n	8004010 <_vfiprintf_r+0x20>
 80040c8:	4b4f      	ldr	r3, [pc, #316]	; (8004208 <_vfiprintf_r+0x218>)
 80040ca:	429c      	cmp	r4, r3
 80040cc:	bf08      	it	eq
 80040ce:	68f4      	ldreq	r4, [r6, #12]
 80040d0:	e79e      	b.n	8004010 <_vfiprintf_r+0x20>
 80040d2:	4621      	mov	r1, r4
 80040d4:	4630      	mov	r0, r6
 80040d6:	f000 faef 	bl	80046b8 <__swsetup_r>
 80040da:	2800      	cmp	r0, #0
 80040dc:	d09e      	beq.n	800401c <_vfiprintf_r+0x2c>
 80040de:	f04f 30ff 	mov.w	r0, #4294967295
 80040e2:	b01d      	add	sp, #116	; 0x74
 80040e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040e8:	2b25      	cmp	r3, #37	; 0x25
 80040ea:	d0a7      	beq.n	800403c <_vfiprintf_r+0x4c>
 80040ec:	46a8      	mov	r8, r5
 80040ee:	e7a0      	b.n	8004032 <_vfiprintf_r+0x42>
 80040f0:	4a43      	ldr	r2, [pc, #268]	; (8004200 <_vfiprintf_r+0x210>)
 80040f2:	1a80      	subs	r0, r0, r2
 80040f4:	fa0b f000 	lsl.w	r0, fp, r0
 80040f8:	4318      	orrs	r0, r3
 80040fa:	9004      	str	r0, [sp, #16]
 80040fc:	4645      	mov	r5, r8
 80040fe:	e7bb      	b.n	8004078 <_vfiprintf_r+0x88>
 8004100:	9a03      	ldr	r2, [sp, #12]
 8004102:	1d11      	adds	r1, r2, #4
 8004104:	6812      	ldr	r2, [r2, #0]
 8004106:	9103      	str	r1, [sp, #12]
 8004108:	2a00      	cmp	r2, #0
 800410a:	db01      	blt.n	8004110 <_vfiprintf_r+0x120>
 800410c:	9207      	str	r2, [sp, #28]
 800410e:	e004      	b.n	800411a <_vfiprintf_r+0x12a>
 8004110:	4252      	negs	r2, r2
 8004112:	f043 0302 	orr.w	r3, r3, #2
 8004116:	9207      	str	r2, [sp, #28]
 8004118:	9304      	str	r3, [sp, #16]
 800411a:	f898 3000 	ldrb.w	r3, [r8]
 800411e:	2b2e      	cmp	r3, #46	; 0x2e
 8004120:	d110      	bne.n	8004144 <_vfiprintf_r+0x154>
 8004122:	f898 3001 	ldrb.w	r3, [r8, #1]
 8004126:	2b2a      	cmp	r3, #42	; 0x2a
 8004128:	f108 0101 	add.w	r1, r8, #1
 800412c:	d137      	bne.n	800419e <_vfiprintf_r+0x1ae>
 800412e:	9b03      	ldr	r3, [sp, #12]
 8004130:	1d1a      	adds	r2, r3, #4
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	9203      	str	r2, [sp, #12]
 8004136:	2b00      	cmp	r3, #0
 8004138:	bfb8      	it	lt
 800413a:	f04f 33ff 	movlt.w	r3, #4294967295
 800413e:	f108 0802 	add.w	r8, r8, #2
 8004142:	9305      	str	r3, [sp, #20]
 8004144:	4d31      	ldr	r5, [pc, #196]	; (800420c <_vfiprintf_r+0x21c>)
 8004146:	f898 1000 	ldrb.w	r1, [r8]
 800414a:	2203      	movs	r2, #3
 800414c:	4628      	mov	r0, r5
 800414e:	f7fc f83f 	bl	80001d0 <memchr>
 8004152:	b140      	cbz	r0, 8004166 <_vfiprintf_r+0x176>
 8004154:	2340      	movs	r3, #64	; 0x40
 8004156:	1b40      	subs	r0, r0, r5
 8004158:	fa03 f000 	lsl.w	r0, r3, r0
 800415c:	9b04      	ldr	r3, [sp, #16]
 800415e:	4303      	orrs	r3, r0
 8004160:	9304      	str	r3, [sp, #16]
 8004162:	f108 0801 	add.w	r8, r8, #1
 8004166:	f898 1000 	ldrb.w	r1, [r8]
 800416a:	4829      	ldr	r0, [pc, #164]	; (8004210 <_vfiprintf_r+0x220>)
 800416c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004170:	2206      	movs	r2, #6
 8004172:	f108 0701 	add.w	r7, r8, #1
 8004176:	f7fc f82b 	bl	80001d0 <memchr>
 800417a:	2800      	cmp	r0, #0
 800417c:	d034      	beq.n	80041e8 <_vfiprintf_r+0x1f8>
 800417e:	4b25      	ldr	r3, [pc, #148]	; (8004214 <_vfiprintf_r+0x224>)
 8004180:	bb03      	cbnz	r3, 80041c4 <_vfiprintf_r+0x1d4>
 8004182:	9b03      	ldr	r3, [sp, #12]
 8004184:	3307      	adds	r3, #7
 8004186:	f023 0307 	bic.w	r3, r3, #7
 800418a:	3308      	adds	r3, #8
 800418c:	9303      	str	r3, [sp, #12]
 800418e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004190:	444b      	add	r3, r9
 8004192:	9309      	str	r3, [sp, #36]	; 0x24
 8004194:	e74c      	b.n	8004030 <_vfiprintf_r+0x40>
 8004196:	fb00 3202 	mla	r2, r0, r2, r3
 800419a:	2101      	movs	r1, #1
 800419c:	e786      	b.n	80040ac <_vfiprintf_r+0xbc>
 800419e:	2300      	movs	r3, #0
 80041a0:	9305      	str	r3, [sp, #20]
 80041a2:	4618      	mov	r0, r3
 80041a4:	250a      	movs	r5, #10
 80041a6:	4688      	mov	r8, r1
 80041a8:	3101      	adds	r1, #1
 80041aa:	f898 2000 	ldrb.w	r2, [r8]
 80041ae:	3a30      	subs	r2, #48	; 0x30
 80041b0:	2a09      	cmp	r2, #9
 80041b2:	d903      	bls.n	80041bc <_vfiprintf_r+0x1cc>
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d0c5      	beq.n	8004144 <_vfiprintf_r+0x154>
 80041b8:	9005      	str	r0, [sp, #20]
 80041ba:	e7c3      	b.n	8004144 <_vfiprintf_r+0x154>
 80041bc:	fb05 2000 	mla	r0, r5, r0, r2
 80041c0:	2301      	movs	r3, #1
 80041c2:	e7f0      	b.n	80041a6 <_vfiprintf_r+0x1b6>
 80041c4:	ab03      	add	r3, sp, #12
 80041c6:	9300      	str	r3, [sp, #0]
 80041c8:	4622      	mov	r2, r4
 80041ca:	4b13      	ldr	r3, [pc, #76]	; (8004218 <_vfiprintf_r+0x228>)
 80041cc:	a904      	add	r1, sp, #16
 80041ce:	4630      	mov	r0, r6
 80041d0:	f3af 8000 	nop.w
 80041d4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80041d8:	4681      	mov	r9, r0
 80041da:	d1d8      	bne.n	800418e <_vfiprintf_r+0x19e>
 80041dc:	89a3      	ldrh	r3, [r4, #12]
 80041de:	065b      	lsls	r3, r3, #25
 80041e0:	f53f af7d 	bmi.w	80040de <_vfiprintf_r+0xee>
 80041e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80041e6:	e77c      	b.n	80040e2 <_vfiprintf_r+0xf2>
 80041e8:	ab03      	add	r3, sp, #12
 80041ea:	9300      	str	r3, [sp, #0]
 80041ec:	4622      	mov	r2, r4
 80041ee:	4b0a      	ldr	r3, [pc, #40]	; (8004218 <_vfiprintf_r+0x228>)
 80041f0:	a904      	add	r1, sp, #16
 80041f2:	4630      	mov	r0, r6
 80041f4:	f000 f888 	bl	8004308 <_printf_i>
 80041f8:	e7ec      	b.n	80041d4 <_vfiprintf_r+0x1e4>
 80041fa:	bf00      	nop
 80041fc:	080049d4 	.word	0x080049d4
 8004200:	08004a14 	.word	0x08004a14
 8004204:	080049f4 	.word	0x080049f4
 8004208:	080049b4 	.word	0x080049b4
 800420c:	08004a1a 	.word	0x08004a1a
 8004210:	08004a1e 	.word	0x08004a1e
 8004214:	00000000 	.word	0x00000000
 8004218:	08003fcd 	.word	0x08003fcd

0800421c <_printf_common>:
 800421c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004220:	4691      	mov	r9, r2
 8004222:	461f      	mov	r7, r3
 8004224:	688a      	ldr	r2, [r1, #8]
 8004226:	690b      	ldr	r3, [r1, #16]
 8004228:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800422c:	4293      	cmp	r3, r2
 800422e:	bfb8      	it	lt
 8004230:	4613      	movlt	r3, r2
 8004232:	f8c9 3000 	str.w	r3, [r9]
 8004236:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800423a:	4606      	mov	r6, r0
 800423c:	460c      	mov	r4, r1
 800423e:	b112      	cbz	r2, 8004246 <_printf_common+0x2a>
 8004240:	3301      	adds	r3, #1
 8004242:	f8c9 3000 	str.w	r3, [r9]
 8004246:	6823      	ldr	r3, [r4, #0]
 8004248:	0699      	lsls	r1, r3, #26
 800424a:	bf42      	ittt	mi
 800424c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004250:	3302      	addmi	r3, #2
 8004252:	f8c9 3000 	strmi.w	r3, [r9]
 8004256:	6825      	ldr	r5, [r4, #0]
 8004258:	f015 0506 	ands.w	r5, r5, #6
 800425c:	d107      	bne.n	800426e <_printf_common+0x52>
 800425e:	f104 0a19 	add.w	sl, r4, #25
 8004262:	68e3      	ldr	r3, [r4, #12]
 8004264:	f8d9 2000 	ldr.w	r2, [r9]
 8004268:	1a9b      	subs	r3, r3, r2
 800426a:	429d      	cmp	r5, r3
 800426c:	db29      	blt.n	80042c2 <_printf_common+0xa6>
 800426e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004272:	6822      	ldr	r2, [r4, #0]
 8004274:	3300      	adds	r3, #0
 8004276:	bf18      	it	ne
 8004278:	2301      	movne	r3, #1
 800427a:	0692      	lsls	r2, r2, #26
 800427c:	d42e      	bmi.n	80042dc <_printf_common+0xc0>
 800427e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004282:	4639      	mov	r1, r7
 8004284:	4630      	mov	r0, r6
 8004286:	47c0      	blx	r8
 8004288:	3001      	adds	r0, #1
 800428a:	d021      	beq.n	80042d0 <_printf_common+0xb4>
 800428c:	6823      	ldr	r3, [r4, #0]
 800428e:	68e5      	ldr	r5, [r4, #12]
 8004290:	f8d9 2000 	ldr.w	r2, [r9]
 8004294:	f003 0306 	and.w	r3, r3, #6
 8004298:	2b04      	cmp	r3, #4
 800429a:	bf08      	it	eq
 800429c:	1aad      	subeq	r5, r5, r2
 800429e:	68a3      	ldr	r3, [r4, #8]
 80042a0:	6922      	ldr	r2, [r4, #16]
 80042a2:	bf0c      	ite	eq
 80042a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80042a8:	2500      	movne	r5, #0
 80042aa:	4293      	cmp	r3, r2
 80042ac:	bfc4      	itt	gt
 80042ae:	1a9b      	subgt	r3, r3, r2
 80042b0:	18ed      	addgt	r5, r5, r3
 80042b2:	f04f 0900 	mov.w	r9, #0
 80042b6:	341a      	adds	r4, #26
 80042b8:	454d      	cmp	r5, r9
 80042ba:	d11b      	bne.n	80042f4 <_printf_common+0xd8>
 80042bc:	2000      	movs	r0, #0
 80042be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042c2:	2301      	movs	r3, #1
 80042c4:	4652      	mov	r2, sl
 80042c6:	4639      	mov	r1, r7
 80042c8:	4630      	mov	r0, r6
 80042ca:	47c0      	blx	r8
 80042cc:	3001      	adds	r0, #1
 80042ce:	d103      	bne.n	80042d8 <_printf_common+0xbc>
 80042d0:	f04f 30ff 	mov.w	r0, #4294967295
 80042d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042d8:	3501      	adds	r5, #1
 80042da:	e7c2      	b.n	8004262 <_printf_common+0x46>
 80042dc:	18e1      	adds	r1, r4, r3
 80042de:	1c5a      	adds	r2, r3, #1
 80042e0:	2030      	movs	r0, #48	; 0x30
 80042e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80042e6:	4422      	add	r2, r4
 80042e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80042ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80042f0:	3302      	adds	r3, #2
 80042f2:	e7c4      	b.n	800427e <_printf_common+0x62>
 80042f4:	2301      	movs	r3, #1
 80042f6:	4622      	mov	r2, r4
 80042f8:	4639      	mov	r1, r7
 80042fa:	4630      	mov	r0, r6
 80042fc:	47c0      	blx	r8
 80042fe:	3001      	adds	r0, #1
 8004300:	d0e6      	beq.n	80042d0 <_printf_common+0xb4>
 8004302:	f109 0901 	add.w	r9, r9, #1
 8004306:	e7d7      	b.n	80042b8 <_printf_common+0x9c>

08004308 <_printf_i>:
 8004308:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800430c:	4617      	mov	r7, r2
 800430e:	7e0a      	ldrb	r2, [r1, #24]
 8004310:	b085      	sub	sp, #20
 8004312:	2a6e      	cmp	r2, #110	; 0x6e
 8004314:	4698      	mov	r8, r3
 8004316:	4606      	mov	r6, r0
 8004318:	460c      	mov	r4, r1
 800431a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800431c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8004320:	f000 80bc 	beq.w	800449c <_printf_i+0x194>
 8004324:	d81a      	bhi.n	800435c <_printf_i+0x54>
 8004326:	2a63      	cmp	r2, #99	; 0x63
 8004328:	d02e      	beq.n	8004388 <_printf_i+0x80>
 800432a:	d80a      	bhi.n	8004342 <_printf_i+0x3a>
 800432c:	2a00      	cmp	r2, #0
 800432e:	f000 80c8 	beq.w	80044c2 <_printf_i+0x1ba>
 8004332:	2a58      	cmp	r2, #88	; 0x58
 8004334:	f000 808a 	beq.w	800444c <_printf_i+0x144>
 8004338:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800433c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8004340:	e02a      	b.n	8004398 <_printf_i+0x90>
 8004342:	2a64      	cmp	r2, #100	; 0x64
 8004344:	d001      	beq.n	800434a <_printf_i+0x42>
 8004346:	2a69      	cmp	r2, #105	; 0x69
 8004348:	d1f6      	bne.n	8004338 <_printf_i+0x30>
 800434a:	6821      	ldr	r1, [r4, #0]
 800434c:	681a      	ldr	r2, [r3, #0]
 800434e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004352:	d023      	beq.n	800439c <_printf_i+0x94>
 8004354:	1d11      	adds	r1, r2, #4
 8004356:	6019      	str	r1, [r3, #0]
 8004358:	6813      	ldr	r3, [r2, #0]
 800435a:	e027      	b.n	80043ac <_printf_i+0xa4>
 800435c:	2a73      	cmp	r2, #115	; 0x73
 800435e:	f000 80b4 	beq.w	80044ca <_printf_i+0x1c2>
 8004362:	d808      	bhi.n	8004376 <_printf_i+0x6e>
 8004364:	2a6f      	cmp	r2, #111	; 0x6f
 8004366:	d02a      	beq.n	80043be <_printf_i+0xb6>
 8004368:	2a70      	cmp	r2, #112	; 0x70
 800436a:	d1e5      	bne.n	8004338 <_printf_i+0x30>
 800436c:	680a      	ldr	r2, [r1, #0]
 800436e:	f042 0220 	orr.w	r2, r2, #32
 8004372:	600a      	str	r2, [r1, #0]
 8004374:	e003      	b.n	800437e <_printf_i+0x76>
 8004376:	2a75      	cmp	r2, #117	; 0x75
 8004378:	d021      	beq.n	80043be <_printf_i+0xb6>
 800437a:	2a78      	cmp	r2, #120	; 0x78
 800437c:	d1dc      	bne.n	8004338 <_printf_i+0x30>
 800437e:	2278      	movs	r2, #120	; 0x78
 8004380:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8004384:	496e      	ldr	r1, [pc, #440]	; (8004540 <_printf_i+0x238>)
 8004386:	e064      	b.n	8004452 <_printf_i+0x14a>
 8004388:	681a      	ldr	r2, [r3, #0]
 800438a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800438e:	1d11      	adds	r1, r2, #4
 8004390:	6019      	str	r1, [r3, #0]
 8004392:	6813      	ldr	r3, [r2, #0]
 8004394:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004398:	2301      	movs	r3, #1
 800439a:	e0a3      	b.n	80044e4 <_printf_i+0x1dc>
 800439c:	f011 0f40 	tst.w	r1, #64	; 0x40
 80043a0:	f102 0104 	add.w	r1, r2, #4
 80043a4:	6019      	str	r1, [r3, #0]
 80043a6:	d0d7      	beq.n	8004358 <_printf_i+0x50>
 80043a8:	f9b2 3000 	ldrsh.w	r3, [r2]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	da03      	bge.n	80043b8 <_printf_i+0xb0>
 80043b0:	222d      	movs	r2, #45	; 0x2d
 80043b2:	425b      	negs	r3, r3
 80043b4:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80043b8:	4962      	ldr	r1, [pc, #392]	; (8004544 <_printf_i+0x23c>)
 80043ba:	220a      	movs	r2, #10
 80043bc:	e017      	b.n	80043ee <_printf_i+0xe6>
 80043be:	6820      	ldr	r0, [r4, #0]
 80043c0:	6819      	ldr	r1, [r3, #0]
 80043c2:	f010 0f80 	tst.w	r0, #128	; 0x80
 80043c6:	d003      	beq.n	80043d0 <_printf_i+0xc8>
 80043c8:	1d08      	adds	r0, r1, #4
 80043ca:	6018      	str	r0, [r3, #0]
 80043cc:	680b      	ldr	r3, [r1, #0]
 80043ce:	e006      	b.n	80043de <_printf_i+0xd6>
 80043d0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80043d4:	f101 0004 	add.w	r0, r1, #4
 80043d8:	6018      	str	r0, [r3, #0]
 80043da:	d0f7      	beq.n	80043cc <_printf_i+0xc4>
 80043dc:	880b      	ldrh	r3, [r1, #0]
 80043de:	4959      	ldr	r1, [pc, #356]	; (8004544 <_printf_i+0x23c>)
 80043e0:	2a6f      	cmp	r2, #111	; 0x6f
 80043e2:	bf14      	ite	ne
 80043e4:	220a      	movne	r2, #10
 80043e6:	2208      	moveq	r2, #8
 80043e8:	2000      	movs	r0, #0
 80043ea:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80043ee:	6865      	ldr	r5, [r4, #4]
 80043f0:	60a5      	str	r5, [r4, #8]
 80043f2:	2d00      	cmp	r5, #0
 80043f4:	f2c0 809c 	blt.w	8004530 <_printf_i+0x228>
 80043f8:	6820      	ldr	r0, [r4, #0]
 80043fa:	f020 0004 	bic.w	r0, r0, #4
 80043fe:	6020      	str	r0, [r4, #0]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d13f      	bne.n	8004484 <_printf_i+0x17c>
 8004404:	2d00      	cmp	r5, #0
 8004406:	f040 8095 	bne.w	8004534 <_printf_i+0x22c>
 800440a:	4675      	mov	r5, lr
 800440c:	2a08      	cmp	r2, #8
 800440e:	d10b      	bne.n	8004428 <_printf_i+0x120>
 8004410:	6823      	ldr	r3, [r4, #0]
 8004412:	07da      	lsls	r2, r3, #31
 8004414:	d508      	bpl.n	8004428 <_printf_i+0x120>
 8004416:	6923      	ldr	r3, [r4, #16]
 8004418:	6862      	ldr	r2, [r4, #4]
 800441a:	429a      	cmp	r2, r3
 800441c:	bfde      	ittt	le
 800441e:	2330      	movle	r3, #48	; 0x30
 8004420:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004424:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004428:	ebae 0305 	sub.w	r3, lr, r5
 800442c:	6123      	str	r3, [r4, #16]
 800442e:	f8cd 8000 	str.w	r8, [sp]
 8004432:	463b      	mov	r3, r7
 8004434:	aa03      	add	r2, sp, #12
 8004436:	4621      	mov	r1, r4
 8004438:	4630      	mov	r0, r6
 800443a:	f7ff feef 	bl	800421c <_printf_common>
 800443e:	3001      	adds	r0, #1
 8004440:	d155      	bne.n	80044ee <_printf_i+0x1e6>
 8004442:	f04f 30ff 	mov.w	r0, #4294967295
 8004446:	b005      	add	sp, #20
 8004448:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800444c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8004450:	493c      	ldr	r1, [pc, #240]	; (8004544 <_printf_i+0x23c>)
 8004452:	6822      	ldr	r2, [r4, #0]
 8004454:	6818      	ldr	r0, [r3, #0]
 8004456:	f012 0f80 	tst.w	r2, #128	; 0x80
 800445a:	f100 0504 	add.w	r5, r0, #4
 800445e:	601d      	str	r5, [r3, #0]
 8004460:	d001      	beq.n	8004466 <_printf_i+0x15e>
 8004462:	6803      	ldr	r3, [r0, #0]
 8004464:	e002      	b.n	800446c <_printf_i+0x164>
 8004466:	0655      	lsls	r5, r2, #25
 8004468:	d5fb      	bpl.n	8004462 <_printf_i+0x15a>
 800446a:	8803      	ldrh	r3, [r0, #0]
 800446c:	07d0      	lsls	r0, r2, #31
 800446e:	bf44      	itt	mi
 8004470:	f042 0220 	orrmi.w	r2, r2, #32
 8004474:	6022      	strmi	r2, [r4, #0]
 8004476:	b91b      	cbnz	r3, 8004480 <_printf_i+0x178>
 8004478:	6822      	ldr	r2, [r4, #0]
 800447a:	f022 0220 	bic.w	r2, r2, #32
 800447e:	6022      	str	r2, [r4, #0]
 8004480:	2210      	movs	r2, #16
 8004482:	e7b1      	b.n	80043e8 <_printf_i+0xe0>
 8004484:	4675      	mov	r5, lr
 8004486:	fbb3 f0f2 	udiv	r0, r3, r2
 800448a:	fb02 3310 	mls	r3, r2, r0, r3
 800448e:	5ccb      	ldrb	r3, [r1, r3]
 8004490:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004494:	4603      	mov	r3, r0
 8004496:	2800      	cmp	r0, #0
 8004498:	d1f5      	bne.n	8004486 <_printf_i+0x17e>
 800449a:	e7b7      	b.n	800440c <_printf_i+0x104>
 800449c:	6808      	ldr	r0, [r1, #0]
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	6949      	ldr	r1, [r1, #20]
 80044a2:	f010 0f80 	tst.w	r0, #128	; 0x80
 80044a6:	d004      	beq.n	80044b2 <_printf_i+0x1aa>
 80044a8:	1d10      	adds	r0, r2, #4
 80044aa:	6018      	str	r0, [r3, #0]
 80044ac:	6813      	ldr	r3, [r2, #0]
 80044ae:	6019      	str	r1, [r3, #0]
 80044b0:	e007      	b.n	80044c2 <_printf_i+0x1ba>
 80044b2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80044b6:	f102 0004 	add.w	r0, r2, #4
 80044ba:	6018      	str	r0, [r3, #0]
 80044bc:	6813      	ldr	r3, [r2, #0]
 80044be:	d0f6      	beq.n	80044ae <_printf_i+0x1a6>
 80044c0:	8019      	strh	r1, [r3, #0]
 80044c2:	2300      	movs	r3, #0
 80044c4:	6123      	str	r3, [r4, #16]
 80044c6:	4675      	mov	r5, lr
 80044c8:	e7b1      	b.n	800442e <_printf_i+0x126>
 80044ca:	681a      	ldr	r2, [r3, #0]
 80044cc:	1d11      	adds	r1, r2, #4
 80044ce:	6019      	str	r1, [r3, #0]
 80044d0:	6815      	ldr	r5, [r2, #0]
 80044d2:	6862      	ldr	r2, [r4, #4]
 80044d4:	2100      	movs	r1, #0
 80044d6:	4628      	mov	r0, r5
 80044d8:	f7fb fe7a 	bl	80001d0 <memchr>
 80044dc:	b108      	cbz	r0, 80044e2 <_printf_i+0x1da>
 80044de:	1b40      	subs	r0, r0, r5
 80044e0:	6060      	str	r0, [r4, #4]
 80044e2:	6863      	ldr	r3, [r4, #4]
 80044e4:	6123      	str	r3, [r4, #16]
 80044e6:	2300      	movs	r3, #0
 80044e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80044ec:	e79f      	b.n	800442e <_printf_i+0x126>
 80044ee:	6923      	ldr	r3, [r4, #16]
 80044f0:	462a      	mov	r2, r5
 80044f2:	4639      	mov	r1, r7
 80044f4:	4630      	mov	r0, r6
 80044f6:	47c0      	blx	r8
 80044f8:	3001      	adds	r0, #1
 80044fa:	d0a2      	beq.n	8004442 <_printf_i+0x13a>
 80044fc:	6823      	ldr	r3, [r4, #0]
 80044fe:	079b      	lsls	r3, r3, #30
 8004500:	d507      	bpl.n	8004512 <_printf_i+0x20a>
 8004502:	2500      	movs	r5, #0
 8004504:	f104 0919 	add.w	r9, r4, #25
 8004508:	68e3      	ldr	r3, [r4, #12]
 800450a:	9a03      	ldr	r2, [sp, #12]
 800450c:	1a9b      	subs	r3, r3, r2
 800450e:	429d      	cmp	r5, r3
 8004510:	db05      	blt.n	800451e <_printf_i+0x216>
 8004512:	68e0      	ldr	r0, [r4, #12]
 8004514:	9b03      	ldr	r3, [sp, #12]
 8004516:	4298      	cmp	r0, r3
 8004518:	bfb8      	it	lt
 800451a:	4618      	movlt	r0, r3
 800451c:	e793      	b.n	8004446 <_printf_i+0x13e>
 800451e:	2301      	movs	r3, #1
 8004520:	464a      	mov	r2, r9
 8004522:	4639      	mov	r1, r7
 8004524:	4630      	mov	r0, r6
 8004526:	47c0      	blx	r8
 8004528:	3001      	adds	r0, #1
 800452a:	d08a      	beq.n	8004442 <_printf_i+0x13a>
 800452c:	3501      	adds	r5, #1
 800452e:	e7eb      	b.n	8004508 <_printf_i+0x200>
 8004530:	2b00      	cmp	r3, #0
 8004532:	d1a7      	bne.n	8004484 <_printf_i+0x17c>
 8004534:	780b      	ldrb	r3, [r1, #0]
 8004536:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800453a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800453e:	e765      	b.n	800440c <_printf_i+0x104>
 8004540:	08004a36 	.word	0x08004a36
 8004544:	08004a25 	.word	0x08004a25

08004548 <_sbrk_r>:
 8004548:	b538      	push	{r3, r4, r5, lr}
 800454a:	4c06      	ldr	r4, [pc, #24]	; (8004564 <_sbrk_r+0x1c>)
 800454c:	2300      	movs	r3, #0
 800454e:	4605      	mov	r5, r0
 8004550:	4608      	mov	r0, r1
 8004552:	6023      	str	r3, [r4, #0]
 8004554:	f7fe fe56 	bl	8003204 <_sbrk>
 8004558:	1c43      	adds	r3, r0, #1
 800455a:	d102      	bne.n	8004562 <_sbrk_r+0x1a>
 800455c:	6823      	ldr	r3, [r4, #0]
 800455e:	b103      	cbz	r3, 8004562 <_sbrk_r+0x1a>
 8004560:	602b      	str	r3, [r5, #0]
 8004562:	bd38      	pop	{r3, r4, r5, pc}
 8004564:	2000021c 	.word	0x2000021c

08004568 <__sread>:
 8004568:	b510      	push	{r4, lr}
 800456a:	460c      	mov	r4, r1
 800456c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004570:	f000 f956 	bl	8004820 <_read_r>
 8004574:	2800      	cmp	r0, #0
 8004576:	bfab      	itete	ge
 8004578:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800457a:	89a3      	ldrhlt	r3, [r4, #12]
 800457c:	181b      	addge	r3, r3, r0
 800457e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004582:	bfac      	ite	ge
 8004584:	6563      	strge	r3, [r4, #84]	; 0x54
 8004586:	81a3      	strhlt	r3, [r4, #12]
 8004588:	bd10      	pop	{r4, pc}

0800458a <__swrite>:
 800458a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800458e:	461f      	mov	r7, r3
 8004590:	898b      	ldrh	r3, [r1, #12]
 8004592:	05db      	lsls	r3, r3, #23
 8004594:	4605      	mov	r5, r0
 8004596:	460c      	mov	r4, r1
 8004598:	4616      	mov	r6, r2
 800459a:	d505      	bpl.n	80045a8 <__swrite+0x1e>
 800459c:	2302      	movs	r3, #2
 800459e:	2200      	movs	r2, #0
 80045a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045a4:	f000 f928 	bl	80047f8 <_lseek_r>
 80045a8:	89a3      	ldrh	r3, [r4, #12]
 80045aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80045ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80045b2:	81a3      	strh	r3, [r4, #12]
 80045b4:	4632      	mov	r2, r6
 80045b6:	463b      	mov	r3, r7
 80045b8:	4628      	mov	r0, r5
 80045ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80045be:	f000 b869 	b.w	8004694 <_write_r>

080045c2 <__sseek>:
 80045c2:	b510      	push	{r4, lr}
 80045c4:	460c      	mov	r4, r1
 80045c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045ca:	f000 f915 	bl	80047f8 <_lseek_r>
 80045ce:	1c43      	adds	r3, r0, #1
 80045d0:	89a3      	ldrh	r3, [r4, #12]
 80045d2:	bf15      	itete	ne
 80045d4:	6560      	strne	r0, [r4, #84]	; 0x54
 80045d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80045da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80045de:	81a3      	strheq	r3, [r4, #12]
 80045e0:	bf18      	it	ne
 80045e2:	81a3      	strhne	r3, [r4, #12]
 80045e4:	bd10      	pop	{r4, pc}

080045e6 <__sclose>:
 80045e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045ea:	f000 b8d3 	b.w	8004794 <_close_r>
	...

080045f0 <__swbuf_r>:
 80045f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045f2:	460e      	mov	r6, r1
 80045f4:	4614      	mov	r4, r2
 80045f6:	4605      	mov	r5, r0
 80045f8:	b118      	cbz	r0, 8004602 <__swbuf_r+0x12>
 80045fa:	6983      	ldr	r3, [r0, #24]
 80045fc:	b90b      	cbnz	r3, 8004602 <__swbuf_r+0x12>
 80045fe:	f7ff fb2b 	bl	8003c58 <__sinit>
 8004602:	4b21      	ldr	r3, [pc, #132]	; (8004688 <__swbuf_r+0x98>)
 8004604:	429c      	cmp	r4, r3
 8004606:	d12a      	bne.n	800465e <__swbuf_r+0x6e>
 8004608:	686c      	ldr	r4, [r5, #4]
 800460a:	69a3      	ldr	r3, [r4, #24]
 800460c:	60a3      	str	r3, [r4, #8]
 800460e:	89a3      	ldrh	r3, [r4, #12]
 8004610:	071a      	lsls	r2, r3, #28
 8004612:	d52e      	bpl.n	8004672 <__swbuf_r+0x82>
 8004614:	6923      	ldr	r3, [r4, #16]
 8004616:	b363      	cbz	r3, 8004672 <__swbuf_r+0x82>
 8004618:	6923      	ldr	r3, [r4, #16]
 800461a:	6820      	ldr	r0, [r4, #0]
 800461c:	1ac0      	subs	r0, r0, r3
 800461e:	6963      	ldr	r3, [r4, #20]
 8004620:	b2f6      	uxtb	r6, r6
 8004622:	4298      	cmp	r0, r3
 8004624:	4637      	mov	r7, r6
 8004626:	db04      	blt.n	8004632 <__swbuf_r+0x42>
 8004628:	4621      	mov	r1, r4
 800462a:	4628      	mov	r0, r5
 800462c:	f7ff faaa 	bl	8003b84 <_fflush_r>
 8004630:	bb28      	cbnz	r0, 800467e <__swbuf_r+0x8e>
 8004632:	68a3      	ldr	r3, [r4, #8]
 8004634:	3b01      	subs	r3, #1
 8004636:	60a3      	str	r3, [r4, #8]
 8004638:	6823      	ldr	r3, [r4, #0]
 800463a:	1c5a      	adds	r2, r3, #1
 800463c:	6022      	str	r2, [r4, #0]
 800463e:	701e      	strb	r6, [r3, #0]
 8004640:	6963      	ldr	r3, [r4, #20]
 8004642:	3001      	adds	r0, #1
 8004644:	4298      	cmp	r0, r3
 8004646:	d004      	beq.n	8004652 <__swbuf_r+0x62>
 8004648:	89a3      	ldrh	r3, [r4, #12]
 800464a:	07db      	lsls	r3, r3, #31
 800464c:	d519      	bpl.n	8004682 <__swbuf_r+0x92>
 800464e:	2e0a      	cmp	r6, #10
 8004650:	d117      	bne.n	8004682 <__swbuf_r+0x92>
 8004652:	4621      	mov	r1, r4
 8004654:	4628      	mov	r0, r5
 8004656:	f7ff fa95 	bl	8003b84 <_fflush_r>
 800465a:	b190      	cbz	r0, 8004682 <__swbuf_r+0x92>
 800465c:	e00f      	b.n	800467e <__swbuf_r+0x8e>
 800465e:	4b0b      	ldr	r3, [pc, #44]	; (800468c <__swbuf_r+0x9c>)
 8004660:	429c      	cmp	r4, r3
 8004662:	d101      	bne.n	8004668 <__swbuf_r+0x78>
 8004664:	68ac      	ldr	r4, [r5, #8]
 8004666:	e7d0      	b.n	800460a <__swbuf_r+0x1a>
 8004668:	4b09      	ldr	r3, [pc, #36]	; (8004690 <__swbuf_r+0xa0>)
 800466a:	429c      	cmp	r4, r3
 800466c:	bf08      	it	eq
 800466e:	68ec      	ldreq	r4, [r5, #12]
 8004670:	e7cb      	b.n	800460a <__swbuf_r+0x1a>
 8004672:	4621      	mov	r1, r4
 8004674:	4628      	mov	r0, r5
 8004676:	f000 f81f 	bl	80046b8 <__swsetup_r>
 800467a:	2800      	cmp	r0, #0
 800467c:	d0cc      	beq.n	8004618 <__swbuf_r+0x28>
 800467e:	f04f 37ff 	mov.w	r7, #4294967295
 8004682:	4638      	mov	r0, r7
 8004684:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004686:	bf00      	nop
 8004688:	080049d4 	.word	0x080049d4
 800468c:	080049f4 	.word	0x080049f4
 8004690:	080049b4 	.word	0x080049b4

08004694 <_write_r>:
 8004694:	b538      	push	{r3, r4, r5, lr}
 8004696:	4c07      	ldr	r4, [pc, #28]	; (80046b4 <_write_r+0x20>)
 8004698:	4605      	mov	r5, r0
 800469a:	4608      	mov	r0, r1
 800469c:	4611      	mov	r1, r2
 800469e:	2200      	movs	r2, #0
 80046a0:	6022      	str	r2, [r4, #0]
 80046a2:	461a      	mov	r2, r3
 80046a4:	f7fe fda0 	bl	80031e8 <_write>
 80046a8:	1c43      	adds	r3, r0, #1
 80046aa:	d102      	bne.n	80046b2 <_write_r+0x1e>
 80046ac:	6823      	ldr	r3, [r4, #0]
 80046ae:	b103      	cbz	r3, 80046b2 <_write_r+0x1e>
 80046b0:	602b      	str	r3, [r5, #0]
 80046b2:	bd38      	pop	{r3, r4, r5, pc}
 80046b4:	2000021c 	.word	0x2000021c

080046b8 <__swsetup_r>:
 80046b8:	4b32      	ldr	r3, [pc, #200]	; (8004784 <__swsetup_r+0xcc>)
 80046ba:	b570      	push	{r4, r5, r6, lr}
 80046bc:	681d      	ldr	r5, [r3, #0]
 80046be:	4606      	mov	r6, r0
 80046c0:	460c      	mov	r4, r1
 80046c2:	b125      	cbz	r5, 80046ce <__swsetup_r+0x16>
 80046c4:	69ab      	ldr	r3, [r5, #24]
 80046c6:	b913      	cbnz	r3, 80046ce <__swsetup_r+0x16>
 80046c8:	4628      	mov	r0, r5
 80046ca:	f7ff fac5 	bl	8003c58 <__sinit>
 80046ce:	4b2e      	ldr	r3, [pc, #184]	; (8004788 <__swsetup_r+0xd0>)
 80046d0:	429c      	cmp	r4, r3
 80046d2:	d10f      	bne.n	80046f4 <__swsetup_r+0x3c>
 80046d4:	686c      	ldr	r4, [r5, #4]
 80046d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80046da:	b29a      	uxth	r2, r3
 80046dc:	0715      	lsls	r5, r2, #28
 80046de:	d42c      	bmi.n	800473a <__swsetup_r+0x82>
 80046e0:	06d0      	lsls	r0, r2, #27
 80046e2:	d411      	bmi.n	8004708 <__swsetup_r+0x50>
 80046e4:	2209      	movs	r2, #9
 80046e6:	6032      	str	r2, [r6, #0]
 80046e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046ec:	81a3      	strh	r3, [r4, #12]
 80046ee:	f04f 30ff 	mov.w	r0, #4294967295
 80046f2:	bd70      	pop	{r4, r5, r6, pc}
 80046f4:	4b25      	ldr	r3, [pc, #148]	; (800478c <__swsetup_r+0xd4>)
 80046f6:	429c      	cmp	r4, r3
 80046f8:	d101      	bne.n	80046fe <__swsetup_r+0x46>
 80046fa:	68ac      	ldr	r4, [r5, #8]
 80046fc:	e7eb      	b.n	80046d6 <__swsetup_r+0x1e>
 80046fe:	4b24      	ldr	r3, [pc, #144]	; (8004790 <__swsetup_r+0xd8>)
 8004700:	429c      	cmp	r4, r3
 8004702:	bf08      	it	eq
 8004704:	68ec      	ldreq	r4, [r5, #12]
 8004706:	e7e6      	b.n	80046d6 <__swsetup_r+0x1e>
 8004708:	0751      	lsls	r1, r2, #29
 800470a:	d512      	bpl.n	8004732 <__swsetup_r+0x7a>
 800470c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800470e:	b141      	cbz	r1, 8004722 <__swsetup_r+0x6a>
 8004710:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004714:	4299      	cmp	r1, r3
 8004716:	d002      	beq.n	800471e <__swsetup_r+0x66>
 8004718:	4630      	mov	r0, r6
 800471a:	f7ff fb93 	bl	8003e44 <_free_r>
 800471e:	2300      	movs	r3, #0
 8004720:	6363      	str	r3, [r4, #52]	; 0x34
 8004722:	89a3      	ldrh	r3, [r4, #12]
 8004724:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004728:	81a3      	strh	r3, [r4, #12]
 800472a:	2300      	movs	r3, #0
 800472c:	6063      	str	r3, [r4, #4]
 800472e:	6923      	ldr	r3, [r4, #16]
 8004730:	6023      	str	r3, [r4, #0]
 8004732:	89a3      	ldrh	r3, [r4, #12]
 8004734:	f043 0308 	orr.w	r3, r3, #8
 8004738:	81a3      	strh	r3, [r4, #12]
 800473a:	6923      	ldr	r3, [r4, #16]
 800473c:	b94b      	cbnz	r3, 8004752 <__swsetup_r+0x9a>
 800473e:	89a3      	ldrh	r3, [r4, #12]
 8004740:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004744:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004748:	d003      	beq.n	8004752 <__swsetup_r+0x9a>
 800474a:	4621      	mov	r1, r4
 800474c:	4630      	mov	r0, r6
 800474e:	f7ff fb31 	bl	8003db4 <__smakebuf_r>
 8004752:	89a2      	ldrh	r2, [r4, #12]
 8004754:	f012 0301 	ands.w	r3, r2, #1
 8004758:	d00c      	beq.n	8004774 <__swsetup_r+0xbc>
 800475a:	2300      	movs	r3, #0
 800475c:	60a3      	str	r3, [r4, #8]
 800475e:	6963      	ldr	r3, [r4, #20]
 8004760:	425b      	negs	r3, r3
 8004762:	61a3      	str	r3, [r4, #24]
 8004764:	6923      	ldr	r3, [r4, #16]
 8004766:	b953      	cbnz	r3, 800477e <__swsetup_r+0xc6>
 8004768:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800476c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8004770:	d1ba      	bne.n	80046e8 <__swsetup_r+0x30>
 8004772:	bd70      	pop	{r4, r5, r6, pc}
 8004774:	0792      	lsls	r2, r2, #30
 8004776:	bf58      	it	pl
 8004778:	6963      	ldrpl	r3, [r4, #20]
 800477a:	60a3      	str	r3, [r4, #8]
 800477c:	e7f2      	b.n	8004764 <__swsetup_r+0xac>
 800477e:	2000      	movs	r0, #0
 8004780:	e7f7      	b.n	8004772 <__swsetup_r+0xba>
 8004782:	bf00      	nop
 8004784:	2000000c 	.word	0x2000000c
 8004788:	080049d4 	.word	0x080049d4
 800478c:	080049f4 	.word	0x080049f4
 8004790:	080049b4 	.word	0x080049b4

08004794 <_close_r>:
 8004794:	b538      	push	{r3, r4, r5, lr}
 8004796:	4c06      	ldr	r4, [pc, #24]	; (80047b0 <_close_r+0x1c>)
 8004798:	2300      	movs	r3, #0
 800479a:	4605      	mov	r5, r0
 800479c:	4608      	mov	r0, r1
 800479e:	6023      	str	r3, [r4, #0]
 80047a0:	f7fe fd4a 	bl	8003238 <_close>
 80047a4:	1c43      	adds	r3, r0, #1
 80047a6:	d102      	bne.n	80047ae <_close_r+0x1a>
 80047a8:	6823      	ldr	r3, [r4, #0]
 80047aa:	b103      	cbz	r3, 80047ae <_close_r+0x1a>
 80047ac:	602b      	str	r3, [r5, #0]
 80047ae:	bd38      	pop	{r3, r4, r5, pc}
 80047b0:	2000021c 	.word	0x2000021c

080047b4 <_fstat_r>:
 80047b4:	b538      	push	{r3, r4, r5, lr}
 80047b6:	4c07      	ldr	r4, [pc, #28]	; (80047d4 <_fstat_r+0x20>)
 80047b8:	2300      	movs	r3, #0
 80047ba:	4605      	mov	r5, r0
 80047bc:	4608      	mov	r0, r1
 80047be:	4611      	mov	r1, r2
 80047c0:	6023      	str	r3, [r4, #0]
 80047c2:	f7fe fd3d 	bl	8003240 <_fstat>
 80047c6:	1c43      	adds	r3, r0, #1
 80047c8:	d102      	bne.n	80047d0 <_fstat_r+0x1c>
 80047ca:	6823      	ldr	r3, [r4, #0]
 80047cc:	b103      	cbz	r3, 80047d0 <_fstat_r+0x1c>
 80047ce:	602b      	str	r3, [r5, #0]
 80047d0:	bd38      	pop	{r3, r4, r5, pc}
 80047d2:	bf00      	nop
 80047d4:	2000021c 	.word	0x2000021c

080047d8 <_isatty_r>:
 80047d8:	b538      	push	{r3, r4, r5, lr}
 80047da:	4c06      	ldr	r4, [pc, #24]	; (80047f4 <_isatty_r+0x1c>)
 80047dc:	2300      	movs	r3, #0
 80047de:	4605      	mov	r5, r0
 80047e0:	4608      	mov	r0, r1
 80047e2:	6023      	str	r3, [r4, #0]
 80047e4:	f7fe fd32 	bl	800324c <_isatty>
 80047e8:	1c43      	adds	r3, r0, #1
 80047ea:	d102      	bne.n	80047f2 <_isatty_r+0x1a>
 80047ec:	6823      	ldr	r3, [r4, #0]
 80047ee:	b103      	cbz	r3, 80047f2 <_isatty_r+0x1a>
 80047f0:	602b      	str	r3, [r5, #0]
 80047f2:	bd38      	pop	{r3, r4, r5, pc}
 80047f4:	2000021c 	.word	0x2000021c

080047f8 <_lseek_r>:
 80047f8:	b538      	push	{r3, r4, r5, lr}
 80047fa:	4c07      	ldr	r4, [pc, #28]	; (8004818 <_lseek_r+0x20>)
 80047fc:	4605      	mov	r5, r0
 80047fe:	4608      	mov	r0, r1
 8004800:	4611      	mov	r1, r2
 8004802:	2200      	movs	r2, #0
 8004804:	6022      	str	r2, [r4, #0]
 8004806:	461a      	mov	r2, r3
 8004808:	f7fe fd22 	bl	8003250 <_lseek>
 800480c:	1c43      	adds	r3, r0, #1
 800480e:	d102      	bne.n	8004816 <_lseek_r+0x1e>
 8004810:	6823      	ldr	r3, [r4, #0]
 8004812:	b103      	cbz	r3, 8004816 <_lseek_r+0x1e>
 8004814:	602b      	str	r3, [r5, #0]
 8004816:	bd38      	pop	{r3, r4, r5, pc}
 8004818:	2000021c 	.word	0x2000021c

0800481c <__malloc_lock>:
 800481c:	4770      	bx	lr

0800481e <__malloc_unlock>:
 800481e:	4770      	bx	lr

08004820 <_read_r>:
 8004820:	b538      	push	{r3, r4, r5, lr}
 8004822:	4c07      	ldr	r4, [pc, #28]	; (8004840 <_read_r+0x20>)
 8004824:	4605      	mov	r5, r0
 8004826:	4608      	mov	r0, r1
 8004828:	4611      	mov	r1, r2
 800482a:	2200      	movs	r2, #0
 800482c:	6022      	str	r2, [r4, #0]
 800482e:	461a      	mov	r2, r3
 8004830:	f7fe fccc 	bl	80031cc <_read>
 8004834:	1c43      	adds	r3, r0, #1
 8004836:	d102      	bne.n	800483e <_read_r+0x1e>
 8004838:	6823      	ldr	r3, [r4, #0]
 800483a:	b103      	cbz	r3, 800483e <_read_r+0x1e>
 800483c:	602b      	str	r3, [r5, #0]
 800483e:	bd38      	pop	{r3, r4, r5, pc}
 8004840:	2000021c 	.word	0x2000021c

08004844 <abort>:
 8004844:	b508      	push	{r3, lr}
 8004846:	2006      	movs	r0, #6
 8004848:	f000 f82c 	bl	80048a4 <raise>
 800484c:	2001      	movs	r0, #1
 800484e:	f7fe fcb7 	bl	80031c0 <_exit>

08004852 <_raise_r>:
 8004852:	291f      	cmp	r1, #31
 8004854:	b538      	push	{r3, r4, r5, lr}
 8004856:	4604      	mov	r4, r0
 8004858:	460d      	mov	r5, r1
 800485a:	d904      	bls.n	8004866 <_raise_r+0x14>
 800485c:	2316      	movs	r3, #22
 800485e:	6003      	str	r3, [r0, #0]
 8004860:	f04f 30ff 	mov.w	r0, #4294967295
 8004864:	bd38      	pop	{r3, r4, r5, pc}
 8004866:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004868:	b112      	cbz	r2, 8004870 <_raise_r+0x1e>
 800486a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800486e:	b94b      	cbnz	r3, 8004884 <_raise_r+0x32>
 8004870:	4620      	mov	r0, r4
 8004872:	f000 f831 	bl	80048d8 <_getpid_r>
 8004876:	462a      	mov	r2, r5
 8004878:	4601      	mov	r1, r0
 800487a:	4620      	mov	r0, r4
 800487c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004880:	f000 b818 	b.w	80048b4 <_kill_r>
 8004884:	2b01      	cmp	r3, #1
 8004886:	d00a      	beq.n	800489e <_raise_r+0x4c>
 8004888:	1c59      	adds	r1, r3, #1
 800488a:	d103      	bne.n	8004894 <_raise_r+0x42>
 800488c:	2316      	movs	r3, #22
 800488e:	6003      	str	r3, [r0, #0]
 8004890:	2001      	movs	r0, #1
 8004892:	bd38      	pop	{r3, r4, r5, pc}
 8004894:	2400      	movs	r4, #0
 8004896:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800489a:	4628      	mov	r0, r5
 800489c:	4798      	blx	r3
 800489e:	2000      	movs	r0, #0
 80048a0:	bd38      	pop	{r3, r4, r5, pc}
	...

080048a4 <raise>:
 80048a4:	4b02      	ldr	r3, [pc, #8]	; (80048b0 <raise+0xc>)
 80048a6:	4601      	mov	r1, r0
 80048a8:	6818      	ldr	r0, [r3, #0]
 80048aa:	f7ff bfd2 	b.w	8004852 <_raise_r>
 80048ae:	bf00      	nop
 80048b0:	2000000c 	.word	0x2000000c

080048b4 <_kill_r>:
 80048b4:	b538      	push	{r3, r4, r5, lr}
 80048b6:	4c07      	ldr	r4, [pc, #28]	; (80048d4 <_kill_r+0x20>)
 80048b8:	2300      	movs	r3, #0
 80048ba:	4605      	mov	r5, r0
 80048bc:	4608      	mov	r0, r1
 80048be:	4611      	mov	r1, r2
 80048c0:	6023      	str	r3, [r4, #0]
 80048c2:	f7fe fc75 	bl	80031b0 <_kill>
 80048c6:	1c43      	adds	r3, r0, #1
 80048c8:	d102      	bne.n	80048d0 <_kill_r+0x1c>
 80048ca:	6823      	ldr	r3, [r4, #0]
 80048cc:	b103      	cbz	r3, 80048d0 <_kill_r+0x1c>
 80048ce:	602b      	str	r3, [r5, #0]
 80048d0:	bd38      	pop	{r3, r4, r5, pc}
 80048d2:	bf00      	nop
 80048d4:	2000021c 	.word	0x2000021c

080048d8 <_getpid_r>:
 80048d8:	f7fe bc68 	b.w	80031ac <_getpid>

080048dc <_init>:
 80048dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048de:	bf00      	nop
 80048e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048e2:	bc08      	pop	{r3}
 80048e4:	469e      	mov	lr, r3
 80048e6:	4770      	bx	lr

080048e8 <_fini>:
 80048e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048ea:	bf00      	nop
 80048ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048ee:	bc08      	pop	{r3}
 80048f0:	469e      	mov	lr, r3
 80048f2:	4770      	bx	lr
