Summary
Top-level Name:,design1_5_5_top

Clocks
Enabled,,I/O,clk,

Fabric Logic Element
Enabled,,119,,clk,0.125,Typical
Enabled,,14,,clk,0.125,High
Enabled,,8,,clk,0.125,Very High
Enabled,,,361,clk,0.125,Typical,1.000

BRAM

DSP

I/O
Enabled,clk,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,Clock,clk
Enabled,in,32,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clk
Enabled,out,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clk
Enabled,rst,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clk
