

================================================================
== Vitis HLS Report for 'decision_function_94'
================================================================
* Date:           Thu Jan 23 13:47:38 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read18" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_91 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read17" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_92 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read16" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_93 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read15" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_94 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_95 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_96 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_97 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read1018 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read1018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read917 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read816 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read715 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read614 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read513 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read412 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 23 'read' 'p_read412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read311 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 24 'read' 'p_read311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read210 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 25 'read' 'p_read210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read19 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 26 'read' 'p_read19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read614, i18 10" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_129 = icmp_slt  i18 %p_read_92, i18 88061" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_129' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_130 = icmp_slt  i18 %p_read_97, i18 11" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_130' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_131 = icmp_slt  i18 %p_read311, i18 6626" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_131' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_132 = icmp_slt  i18 %p_read_94, i18 98013" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_132' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_133 = icmp_slt  i18 %p_read_93, i18 91465" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_133' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_134 = icmp_slt  i18 %p_read19, i18 5339" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_134' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_135 = icmp_slt  i18 %p_read, i18 45569" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_135' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_136 = icmp_slt  i18 %p_read210, i18 96306" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_136' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_137 = icmp_slt  i18 %p_read_91, i18 89454" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_137' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_138 = icmp_slt  i18 %p_read, i18 49665" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_138' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_139 = icmp_slt  i18 %p_read19, i18 245742" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_139' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_140 = icmp_slt  i18 %p_read_93, i18 98228" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_140' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_141 = icmp_slt  i18 %p_read, i18 22017" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_141' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_142 = icmp_slt  i18 %p_read1018, i18 359" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_142' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_143 = icmp_slt  i18 %p_read_93, i18 78010" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_143' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_144 = icmp_slt  i18 %p_read816, i18 446" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_144' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_145 = icmp_slt  i18 %p_read_97, i18 6" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_145' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_146 = icmp_slt  i18 %p_read412, i18 772" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_146' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_147 = icmp_slt  i18 %p_read_96, i18 778" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_147' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_148 = icmp_slt  i18 %p_read210, i18 96596" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_148' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_149 = icmp_slt  i18 %p_read19, i18 97367" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_149' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_150 = icmp_slt  i18 %p_read19, i18 53812" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_150' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_151 = icmp_slt  i18 %p_read1018, i18 985" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_151' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_152 = icmp_slt  i18 %p_read917, i18 1" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_152' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln86_153 = icmp_slt  i18 %p_read19, i18 239558" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_153' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln86_154 = icmp_slt  i18 %p_read513, i18 259400" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_154' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (2.13ns)   --->   "%icmp_ln86_155 = icmp_slt  i18 %p_read715, i18 31" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_155' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (2.13ns)   --->   "%icmp_ln86_156 = icmp_slt  i18 %p_read1018, i18 40" [firmware/BDT.h:86]   --->   Operation 55 'icmp' 'icmp_ln86_156' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (2.13ns)   --->   "%icmp_ln86_157 = icmp_slt  i18 %p_read_92, i18 99896" [firmware/BDT.h:86]   --->   Operation 56 'icmp' 'icmp_ln86_157' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (2.13ns)   --->   "%icmp_ln86_158 = icmp_slt  i18 %p_read_95, i18 966" [firmware/BDT.h:86]   --->   Operation 57 'icmp' 'icmp_ln86_158' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_129, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 58 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_62 = xor i1 %icmp_ln86_129, i1 1" [firmware/BDT.h:104]   --->   Operation 59 'xor' 'xor_ln104_62' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_62" [firmware/BDT.h:104]   --->   Operation 60 'and' 'and_ln104' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.97ns)   --->   "%and_ln102_158 = and i1 %icmp_ln86_131, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_158' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_27)   --->   "%xor_ln104_64 = xor i1 %icmp_ln86_131, i1 1" [firmware/BDT.h:104]   --->   Operation 62 'xor' 'xor_ln104_64' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_27 = and i1 %and_ln102, i1 %xor_ln104_64" [firmware/BDT.h:104]   --->   Operation 63 'and' 'and_ln104_27' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.97ns)   --->   "%and_ln102_162 = and i1 %icmp_ln86_135, i1 %and_ln102_158" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_162' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_68 = xor i1 %icmp_ln86_135, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104_68' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.97ns)   --->   "%and_ln102_163 = and i1 %icmp_ln86_136, i1 %and_ln104_27" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_163' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_171 = and i1 %icmp_ln86_144, i1 %xor_ln104_68" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_171' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_172 = and i1 %and_ln102_171, i1 %and_ln102_158" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_172' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_162, i1 %and_ln102_172" [firmware/BDT.h:117]   --->   Operation 69 'or' 'or_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 70 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 70 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.97ns)   --->   "%and_ln102_159 = and i1 %icmp_ln86_132, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_159' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_28)   --->   "%xor_ln104_65 = xor i1 %icmp_ln86_132, i1 1" [firmware/BDT.h:104]   --->   Operation 72 'xor' 'xor_ln104_65' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_28 = and i1 %and_ln104, i1 %xor_ln104_65" [firmware/BDT.h:104]   --->   Operation 73 'and' 'and_ln104_28' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_131)   --->   "%xor_ln104_69 = xor i1 %icmp_ln86_136, i1 1" [firmware/BDT.h:104]   --->   Operation 74 'xor' 'xor_ln104_69' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.97ns)   --->   "%and_ln102_164 = and i1 %icmp_ln86_137, i1 %and_ln102_159" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_164' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_127)   --->   "%and_ln102_170 = and i1 %icmp_ln86_143, i1 %and_ln102_162" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_170' <Predicate = (and_ln102_162 & and_ln102_158 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_129)   --->   "%and_ln102_173 = and i1 %icmp_ln86_145, i1 %and_ln102_163" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_173' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_131)   --->   "%and_ln102_174 = and i1 %icmp_ln86_146, i1 %xor_ln104_69" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_174' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_131)   --->   "%and_ln102_175 = and i1 %and_ln102_174, i1 %and_ln104_27" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_175' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_127)   --->   "%xor_ln117 = xor i1 %and_ln102_170, i1 1" [firmware/BDT.h:117]   --->   Operation 80 'xor' 'xor_ln117' <Predicate = (and_ln102_162 & and_ln102_158 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_127)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 81 'zext' 'zext_ln117' <Predicate = (and_ln102_162 & and_ln102_158 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_127)   --->   "%select_ln117 = select i1 %and_ln102_162, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 82 'select' 'select_ln117' <Predicate = (and_ln102_158 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_127)   --->   "%select_ln117_126 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 83 'select' 'select_ln117_126' <Predicate = (and_ln102_158 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_127)   --->   "%zext_ln117_16 = zext i2 %select_ln117_126" [firmware/BDT.h:117]   --->   Operation 84 'zext' 'zext_ln117_16' <Predicate = (and_ln102_158 & and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_129)   --->   "%or_ln117_123 = or i1 %and_ln102_158, i1 %and_ln102_173" [firmware/BDT.h:117]   --->   Operation 85 'or' 'or_ln117_123' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_127 = select i1 %and_ln102_158, i3 %zext_ln117_16, i3 4" [firmware/BDT.h:117]   --->   Operation 86 'select' 'select_ln117_127' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.97ns)   --->   "%or_ln117_124 = or i1 %and_ln102_158, i1 %and_ln102_163" [firmware/BDT.h:117]   --->   Operation 87 'or' 'or_ln117_124' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_129)   --->   "%select_ln117_128 = select i1 %or_ln117_123, i3 %select_ln117_127, i3 5" [firmware/BDT.h:117]   --->   Operation 88 'select' 'select_ln117_128' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_131)   --->   "%or_ln117_125 = or i1 %or_ln117_124, i1 %and_ln102_175" [firmware/BDT.h:117]   --->   Operation 89 'or' 'or_ln117_125' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_129 = select i1 %or_ln117_124, i3 %select_ln117_128, i3 6" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117_129' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_131)   --->   "%select_ln117_130 = select i1 %or_ln117_125, i3 %select_ln117_129, i3 7" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117_130' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_131)   --->   "%zext_ln117_17 = zext i3 %select_ln117_130" [firmware/BDT.h:117]   --->   Operation 92 'zext' 'zext_ln117_17' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_131 = select i1 %and_ln102, i4 %zext_ln117_17, i4 8" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117_131' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.97ns)   --->   "%or_ln117_127 = or i1 %and_ln102, i1 %and_ln102_164" [firmware/BDT.h:117]   --->   Operation 94 'or' 'or_ln117_127' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 95 [1/1] (0.97ns)   --->   "%and_ln102_157 = and i1 %icmp_ln86_130, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 95 'and' 'and_ln102_157' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_26)   --->   "%xor_ln104_63 = xor i1 %icmp_ln86_130, i1 1" [firmware/BDT.h:104]   --->   Operation 96 'xor' 'xor_ln104_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_26 = and i1 %xor_ln104_63, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 97 'and' 'and_ln104_26' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.97ns)   --->   "%and_ln102_160 = and i1 %icmp_ln86_133, i1 %and_ln102_157" [firmware/BDT.h:102]   --->   Operation 98 'and' 'and_ln102_160' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_135)   --->   "%xor_ln104_70 = xor i1 %icmp_ln86_137, i1 1" [firmware/BDT.h:104]   --->   Operation 99 'xor' 'xor_ln104_70' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.97ns)   --->   "%and_ln102_165 = and i1 %icmp_ln86_138, i1 %and_ln104_28" [firmware/BDT.h:102]   --->   Operation 100 'and' 'and_ln102_165' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.97ns)   --->   "%and_ln102_166 = and i1 %icmp_ln86_139, i1 %and_ln102_160" [firmware/BDT.h:102]   --->   Operation 101 'and' 'and_ln102_166' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_133)   --->   "%and_ln102_176 = and i1 %icmp_ln86_147, i1 %and_ln102_164" [firmware/BDT.h:102]   --->   Operation 102 'and' 'and_ln102_176' <Predicate = (icmp_ln86 & or_ln117_127)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_135)   --->   "%and_ln102_177 = and i1 %icmp_ln86_148, i1 %xor_ln104_70" [firmware/BDT.h:102]   --->   Operation 103 'and' 'and_ln102_177' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_135)   --->   "%and_ln102_178 = and i1 %and_ln102_177, i1 %and_ln102_159" [firmware/BDT.h:102]   --->   Operation 104 'and' 'and_ln102_178' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_137)   --->   "%and_ln102_179 = and i1 %icmp_ln86_149, i1 %and_ln102_165" [firmware/BDT.h:102]   --->   Operation 105 'and' 'and_ln102_179' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_133)   --->   "%or_ln117_126 = or i1 %and_ln102, i1 %and_ln102_176" [firmware/BDT.h:117]   --->   Operation 106 'or' 'or_ln117_126' <Predicate = (icmp_ln86 & or_ln117_127)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_133)   --->   "%select_ln117_132 = select i1 %or_ln117_126, i4 %select_ln117_131, i4 9" [firmware/BDT.h:117]   --->   Operation 107 'select' 'select_ln117_132' <Predicate = (icmp_ln86 & or_ln117_127)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_135)   --->   "%or_ln117_128 = or i1 %or_ln117_127, i1 %and_ln102_178" [firmware/BDT.h:117]   --->   Operation 108 'or' 'or_ln117_128' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_133 = select i1 %or_ln117_127, i4 %select_ln117_132, i4 10" [firmware/BDT.h:117]   --->   Operation 109 'select' 'select_ln117_133' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.97ns)   --->   "%or_ln117_129 = or i1 %and_ln102, i1 %and_ln102_159" [firmware/BDT.h:117]   --->   Operation 110 'or' 'or_ln117_129' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_135)   --->   "%select_ln117_134 = select i1 %or_ln117_128, i4 %select_ln117_133, i4 11" [firmware/BDT.h:117]   --->   Operation 111 'select' 'select_ln117_134' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_137)   --->   "%or_ln117_130 = or i1 %or_ln117_129, i1 %and_ln102_179" [firmware/BDT.h:117]   --->   Operation 112 'or' 'or_ln117_130' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_135 = select i1 %or_ln117_129, i4 %select_ln117_134, i4 12" [firmware/BDT.h:117]   --->   Operation 113 'select' 'select_ln117_135' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.97ns)   --->   "%or_ln117_131 = or i1 %or_ln117_129, i1 %and_ln102_165" [firmware/BDT.h:117]   --->   Operation 114 'or' 'or_ln117_131' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_137)   --->   "%select_ln117_136 = select i1 %or_ln117_130, i4 %select_ln117_135, i4 13" [firmware/BDT.h:117]   --->   Operation 115 'select' 'select_ln117_136' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_137 = select i1 %or_ln117_131, i4 %select_ln117_136, i4 14" [firmware/BDT.h:117]   --->   Operation 116 'select' 'select_ln117_137' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_29)   --->   "%xor_ln104_66 = xor i1 %icmp_ln86_133, i1 1" [firmware/BDT.h:104]   --->   Operation 117 'xor' 'xor_ln104_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_29 = and i1 %and_ln102_157, i1 %xor_ln104_66" [firmware/BDT.h:104]   --->   Operation 118 'and' 'and_ln104_29' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.97ns)   --->   "%and_ln102_161 = and i1 %icmp_ln86_134, i1 %and_ln104_26" [firmware/BDT.h:102]   --->   Operation 119 'and' 'and_ln102_161' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_30)   --->   "%xor_ln104_67 = xor i1 %icmp_ln86_134, i1 1" [firmware/BDT.h:104]   --->   Operation 120 'xor' 'xor_ln104_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_30 = and i1 %and_ln104_26, i1 %xor_ln104_67" [firmware/BDT.h:104]   --->   Operation 121 'and' 'and_ln104_30' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_139)   --->   "%xor_ln104_71 = xor i1 %icmp_ln86_138, i1 1" [firmware/BDT.h:104]   --->   Operation 122 'xor' 'xor_ln104_71' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_143)   --->   "%xor_ln104_72 = xor i1 %icmp_ln86_139, i1 1" [firmware/BDT.h:104]   --->   Operation 123 'xor' 'xor_ln104_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.97ns)   --->   "%and_ln102_167 = and i1 %icmp_ln86_140, i1 %and_ln104_29" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_167' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_139)   --->   "%and_ln102_180 = and i1 %icmp_ln86_150, i1 %xor_ln104_71" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_180' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_139)   --->   "%and_ln102_181 = and i1 %and_ln102_180, i1 %and_ln104_28" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_181' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_141)   --->   "%and_ln102_182 = and i1 %icmp_ln86_151, i1 %and_ln102_166" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_143)   --->   "%and_ln102_183 = and i1 %icmp_ln86_152, i1 %xor_ln104_72" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_143)   --->   "%and_ln102_184 = and i1 %and_ln102_183, i1 %and_ln102_160" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_139)   --->   "%or_ln117_132 = or i1 %or_ln117_131, i1 %and_ln102_181" [firmware/BDT.h:117]   --->   Operation 130 'or' 'or_ln117_132' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_139)   --->   "%select_ln117_138 = select i1 %or_ln117_132, i4 %select_ln117_137, i4 15" [firmware/BDT.h:117]   --->   Operation 131 'select' 'select_ln117_138' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_139)   --->   "%zext_ln117_18 = zext i4 %select_ln117_138" [firmware/BDT.h:117]   --->   Operation 132 'zext' 'zext_ln117_18' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_141)   --->   "%or_ln117_133 = or i1 %icmp_ln86, i1 %and_ln102_182" [firmware/BDT.h:117]   --->   Operation 133 'or' 'or_ln117_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_139 = select i1 %icmp_ln86, i5 %zext_ln117_18, i5 16" [firmware/BDT.h:117]   --->   Operation 134 'select' 'select_ln117_139' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.97ns)   --->   "%or_ln117_134 = or i1 %icmp_ln86, i1 %and_ln102_166" [firmware/BDT.h:117]   --->   Operation 135 'or' 'or_ln117_134' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_141)   --->   "%select_ln117_140 = select i1 %or_ln117_133, i5 %select_ln117_139, i5 17" [firmware/BDT.h:117]   --->   Operation 136 'select' 'select_ln117_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_143)   --->   "%or_ln117_135 = or i1 %or_ln117_134, i1 %and_ln102_184" [firmware/BDT.h:117]   --->   Operation 137 'or' 'or_ln117_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_141 = select i1 %or_ln117_134, i5 %select_ln117_140, i5 18" [firmware/BDT.h:117]   --->   Operation 138 'select' 'select_ln117_141' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.97ns)   --->   "%or_ln117_136 = or i1 %icmp_ln86, i1 %and_ln102_160" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_136' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_143)   --->   "%select_ln117_142 = select i1 %or_ln117_135, i5 %select_ln117_141, i5 19" [firmware/BDT.h:117]   --->   Operation 140 'select' 'select_ln117_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_143 = select i1 %or_ln117_136, i5 %select_ln117_142, i5 20" [firmware/BDT.h:117]   --->   Operation 141 'select' 'select_ln117_143' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.97ns)   --->   "%or_ln117_138 = or i1 %or_ln117_136, i1 %and_ln102_167" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_138' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.97ns)   --->   "%or_ln117_140 = or i1 %icmp_ln86, i1 %and_ln102_157" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_140' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_147)   --->   "%xor_ln104_73 = xor i1 %icmp_ln86_140, i1 1" [firmware/BDT.h:104]   --->   Operation 144 'xor' 'xor_ln104_73' <Predicate = (or_ln117_140)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.97ns)   --->   "%and_ln102_168 = and i1 %icmp_ln86_141, i1 %and_ln102_161" [firmware/BDT.h:102]   --->   Operation 145 'and' 'and_ln102_168' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_145)   --->   "%and_ln102_185 = and i1 %icmp_ln86_153, i1 %and_ln102_167" [firmware/BDT.h:102]   --->   Operation 146 'and' 'and_ln102_185' <Predicate = (or_ln117_138 & or_ln117_140)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_147)   --->   "%and_ln102_186 = and i1 %icmp_ln86_154, i1 %xor_ln104_73" [firmware/BDT.h:102]   --->   Operation 147 'and' 'and_ln102_186' <Predicate = (or_ln117_140)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_147)   --->   "%and_ln102_187 = and i1 %and_ln102_186, i1 %and_ln104_29" [firmware/BDT.h:102]   --->   Operation 148 'and' 'and_ln102_187' <Predicate = (or_ln117_140)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_149)   --->   "%and_ln102_188 = and i1 %icmp_ln86_155, i1 %and_ln102_168" [firmware/BDT.h:102]   --->   Operation 149 'and' 'and_ln102_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_145)   --->   "%or_ln117_137 = or i1 %or_ln117_136, i1 %and_ln102_185" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_137' <Predicate = (or_ln117_138 & or_ln117_140)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_145)   --->   "%select_ln117_144 = select i1 %or_ln117_137, i5 %select_ln117_143, i5 21" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_144' <Predicate = (or_ln117_138 & or_ln117_140)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_147)   --->   "%or_ln117_139 = or i1 %or_ln117_138, i1 %and_ln102_187" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_139' <Predicate = (or_ln117_140)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_145 = select i1 %or_ln117_138, i5 %select_ln117_144, i5 22" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_145' <Predicate = (or_ln117_140)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_147)   --->   "%select_ln117_146 = select i1 %or_ln117_139, i5 %select_ln117_145, i5 23" [firmware/BDT.h:117]   --->   Operation 154 'select' 'select_ln117_146' <Predicate = (or_ln117_140)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_149)   --->   "%or_ln117_141 = or i1 %or_ln117_140, i1 %and_ln102_188" [firmware/BDT.h:117]   --->   Operation 155 'or' 'or_ln117_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_147 = select i1 %or_ln117_140, i5 %select_ln117_146, i5 24" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_147' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.97ns)   --->   "%or_ln117_142 = or i1 %or_ln117_140, i1 %and_ln102_168" [firmware/BDT.h:117]   --->   Operation 157 'or' 'or_ln117_142' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_149)   --->   "%select_ln117_148 = select i1 %or_ln117_141, i5 %select_ln117_147, i5 25" [firmware/BDT.h:117]   --->   Operation 158 'select' 'select_ln117_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_149 = select i1 %or_ln117_142, i5 %select_ln117_148, i5 26" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_149' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.40>
ST_7 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_151)   --->   "%xor_ln104_74 = xor i1 %icmp_ln86_141, i1 1" [firmware/BDT.h:104]   --->   Operation 160 'xor' 'xor_ln104_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.97ns)   --->   "%and_ln102_169 = and i1 %icmp_ln86_142, i1 %and_ln104_30" [firmware/BDT.h:102]   --->   Operation 161 'and' 'and_ln102_169' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_151)   --->   "%and_ln102_189 = and i1 %icmp_ln86_156, i1 %xor_ln104_74" [firmware/BDT.h:102]   --->   Operation 162 'and' 'and_ln102_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_151)   --->   "%and_ln102_190 = and i1 %and_ln102_189, i1 %and_ln102_161" [firmware/BDT.h:102]   --->   Operation 163 'and' 'and_ln102_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_153)   --->   "%and_ln102_191 = and i1 %icmp_ln86_157, i1 %and_ln102_169" [firmware/BDT.h:102]   --->   Operation 164 'and' 'and_ln102_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_151)   --->   "%or_ln117_143 = or i1 %or_ln117_142, i1 %and_ln102_190" [firmware/BDT.h:117]   --->   Operation 165 'or' 'or_ln117_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.97ns)   --->   "%or_ln117_144 = or i1 %or_ln117_140, i1 %and_ln102_161" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_144' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_151)   --->   "%select_ln117_150 = select i1 %or_ln117_143, i5 %select_ln117_149, i5 27" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_153)   --->   "%or_ln117_145 = or i1 %or_ln117_144, i1 %and_ln102_191" [firmware/BDT.h:117]   --->   Operation 168 'or' 'or_ln117_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_151 = select i1 %or_ln117_144, i5 %select_ln117_150, i5 28" [firmware/BDT.h:117]   --->   Operation 169 'select' 'select_ln117_151' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (0.97ns)   --->   "%or_ln117_146 = or i1 %or_ln117_144, i1 %and_ln102_169" [firmware/BDT.h:117]   --->   Operation 170 'or' 'or_ln117_146' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_153)   --->   "%select_ln117_152 = select i1 %or_ln117_145, i5 %select_ln117_151, i5 29" [firmware/BDT.h:117]   --->   Operation 171 'select' 'select_ln117_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_153 = select i1 %or_ln117_146, i5 %select_ln117_152, i5 30" [firmware/BDT.h:117]   --->   Operation 172 'select' 'select_ln117_153' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 173 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_75 = xor i1 %icmp_ln86_142, i1 1" [firmware/BDT.h:104]   --->   Operation 174 'xor' 'xor_ln104_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_192 = and i1 %icmp_ln86_158, i1 %xor_ln104_75" [firmware/BDT.h:102]   --->   Operation 175 'and' 'and_ln102_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_193 = and i1 %and_ln102_192, i1 %and_ln104_30" [firmware/BDT.h:102]   --->   Operation 176 'and' 'and_ln102_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_147 = or i1 %or_ln117_146, i1 %and_ln102_193" [firmware/BDT.h:117]   --->   Operation 177 'or' 'or_ln117_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_154 = select i1 %or_ln117_147, i5 %select_ln117_153, i5 31" [firmware/BDT.h:117]   --->   Operation 178 'select' 'select_ln117_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i11 @_ssdm_op_SparseMux.ap_auto.32i11.i11.i5, i5 0, i11 59, i5 1, i11 1671, i5 2, i11 1798, i5 3, i11 1605, i5 4, i11 383, i5 5, i11 25, i5 6, i11 1967, i5 7, i11 1658, i5 8, i11 1347, i5 9, i11 110, i5 10, i11 503, i5 11, i11 323, i5 12, i11 388, i5 13, i11 1959, i5 14, i11 1928, i5 15, i11 1490, i5 16, i11 1505, i5 17, i11 733, i5 18, i11 520, i5 19, i11 1650, i5 20, i11 1852, i5 21, i11 527, i5 22, i11 1645, i5 23, i11 73, i5 24, i11 1735, i5 25, i11 632, i5 26, i11 250, i5 27, i11 1531, i5 28, i11 661, i5 29, i11 1703, i5 30, i11 1530, i5 31, i11 1607, i11 0, i5 %select_ln117_154" [firmware/BDT.h:118]   --->   Operation 179 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i11 %agg_result" [firmware/BDT.h:122]   --->   Operation 180 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read_92', firmware/BDT.h:86) on port 'p_read16' (firmware/BDT.h:86) [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_129', firmware/BDT.h:86) [39]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [70]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_158', firmware/BDT.h:102) [76]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_162', firmware/BDT.h:102) [88]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [130]  (0.978 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_170', firmware/BDT.h:102) [104]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln117', firmware/BDT.h:117) [128]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [131]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_126', firmware/BDT.h:117) [132]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_127', firmware/BDT.h:117) [135]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_128', firmware/BDT.h:117) [137]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_129', firmware/BDT.h:117) [139]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_130', firmware/BDT.h:117) [140]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_131', firmware/BDT.h:117) [143]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_176', firmware/BDT.h:102) [110]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_126', firmware/BDT.h:117) [142]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_132', firmware/BDT.h:117) [145]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_133', firmware/BDT.h:117) [147]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_134', firmware/BDT.h:117) [149]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_135', firmware/BDT.h:117) [151]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_136', firmware/BDT.h:117) [153]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_137', firmware/BDT.h:117) [155]  (1.024 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_71', firmware/BDT.h:104) [95]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_180', firmware/BDT.h:102) [114]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_181', firmware/BDT.h:102) [115]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_132', firmware/BDT.h:117) [154]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_138', firmware/BDT.h:117) [156]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_139', firmware/BDT.h:117) [159]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_140', firmware/BDT.h:117) [161]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_141', firmware/BDT.h:117) [163]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_142', firmware/BDT.h:117) [165]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_143', firmware/BDT.h:117) [167]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_185', firmware/BDT.h:102) [119]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_137', firmware/BDT.h:117) [166]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_144', firmware/BDT.h:117) [169]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_145', firmware/BDT.h:117) [171]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_146', firmware/BDT.h:117) [173]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_147', firmware/BDT.h:117) [175]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_148', firmware/BDT.h:117) [177]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_149', firmware/BDT.h:117) [179]  (1.215 ns)

 <State 7>: 3.408ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_144', firmware/BDT.h:117) [180]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_151', firmware/BDT.h:117) [183]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_152', firmware/BDT.h:117) [185]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_153', firmware/BDT.h:117) [187]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_75', firmware/BDT.h:104) [103]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_192', firmware/BDT.h:102) [126]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_193', firmware/BDT.h:102) [127]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_147', firmware/BDT.h:117) [186]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_154', firmware/BDT.h:117) [188]  (0.000 ns)
	'sparsemux' operation 11 bit ('agg_result', firmware/BDT.h:118) [189]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
