Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9d1fc59a27024c2a8a6c386b10da21d5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_spoc_tb_behav xil_defaultlib.openmips_min_spoc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'cnt_i' [D:/hellightning/Documents/CS-2022-Hardware/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/openmips.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'cnt_o' [D:/hellightning/Documents/CS-2022-Hardware/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/openmips.v:198]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr_o' [D:/hellightning/Documents/CS-2022-Hardware/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/openmips.v:203]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ex_reg2' [D:/hellightning/Documents/CS-2022-Hardware/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/openmips.v:216]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'mem_aluop' [D:/hellightning/Documents/CS-2022-Hardware/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/openmips.v:220]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'aluop_i' [D:/hellightning/Documents/CS-2022-Hardware/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/openmips.v:231]
WARNING: [VRFC 10-5021] port 'ram_data_i' is not connected on this instance [D:/hellightning/Documents/CS-2022-Hardware/flow-fish-cpu/flowfish_cpu.srcs/sim_1/new/openmips_min_sopc.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_spoc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_spoc_tb_behav
