{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713228906203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713228906209 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2021  Intel Corporation. All rights reserved. " "Copyright (C) 2021  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713228906209 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713228906209 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713228906209 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713228906209 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713228906209 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713228906209 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713228906209 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713228906209 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713228906209 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713228906209 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713228906209 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713228906209 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713228906209 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713228906209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 15 20:55:06 2024 " "Processing started: Mon Apr 15 20:55:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713228906209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228906209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map soc_system " "Command: quartus_map soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228906210 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1713228916685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "soc_system_top.sv(320) " "Verilog HDL warning at soc_system_top.sv(320): extended using \"x\" or \"z\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713228940864 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "soc_system_top.sv(329) " "Verilog HDL warning at soc_system_top.sv(329): extended using \"x\" or \"z\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 329 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713228940864 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "soc_system_top.sv(330) " "Verilog HDL warning at soc_system_top.sv(330): extended using \"x\" or \"z\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 330 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713228940864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_top " "Found entity 1: soc_system_top" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228940879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228940879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228940949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228940949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228941031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228941031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228941103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228941103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228941193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228941193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228941255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228941255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228941322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228941322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228941380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228941380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228941451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228941451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228941507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228941507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228941577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228941577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228941642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228941642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228941704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228941704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228941777 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228941777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228941777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228941842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228941842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228941902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228941902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228941967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228941967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228942026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228942026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228942088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228942088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228942155 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228942155 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228942155 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228942155 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228942155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228942155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713228942208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228942224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228942224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228942283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228942283 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713228942332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228942344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228942344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228942417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228942417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228942476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228942476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228942527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228942527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228942601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228942601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228942676 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228942676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228942676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228942743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228942743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713228942815 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713228942815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_003_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228942834 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_003 " "Found entity 2: soc_system_mm_interconnect_0_router_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228942834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228942834 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713228942910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713228942910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228942918 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228942918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228942918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713228942971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713228942971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228942979 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228942979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228942979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228943037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228943037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228943112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228943112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228943185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228943185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/vga_ball.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/vga_ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ball " "Found entity 1: vga_ball" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228943257 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_counters " "Found entity 2: vga_counters" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 986 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228943257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228943257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_p2_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_p2_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_p2_unit " "Found entity 1: soc_system_p2_unit" {  } { { "soc_system/synthesis/submodules/soc_system_p2_unit.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_p2_unit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228943328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228943328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_p2_die.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_p2_die.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_p2_die " "Found entity 1: soc_system_p2_die" {  } { { "soc_system/synthesis/submodules/soc_system_p2_die.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_p2_die.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228943389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228943389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_p1_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_p1_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_p1_unit " "Found entity 1: soc_system_p1_unit" {  } { { "soc_system/synthesis/submodules/soc_system_p1_unit.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_p1_unit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228943468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228943468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_p1_die.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_p1_die.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_p1_die " "Found entity 1: soc_system_p1_die" {  } { { "soc_system/synthesis/submodules/soc_system_p1_die.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_p1_die.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228943532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228943532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_map_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_map_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_map_unit " "Found entity 1: soc_system_map_unit" {  } { { "soc_system/synthesis/submodules/soc_system_map_unit.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_map_unit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228943593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228943593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228943676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228943676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228943739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228943739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228943813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228943813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228943885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228943885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228943957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228943957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228944038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228944038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228944104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228944104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228944162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228944162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228944234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228944234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228944311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228944311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228944382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228944382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228944457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228944457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228944516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228944516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228944588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228944588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228944648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228944648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228944715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228944715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228944782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228944782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228944876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228944876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228944951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228944951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228945070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228945070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228945139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228945139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228945210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228945210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228945278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228945278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fix.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fix.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fix " "Found entity 1: soc_system_fix" {  } { { "soc_system/synthesis/submodules/soc_system_fix.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_fix.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228945357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228945357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fireverti.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fireverti.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fireverti " "Found entity 1: soc_system_fireverti" {  } { { "soc_system/synthesis/submodules/soc_system_fireverti.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_fireverti.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228945436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228945436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_firehori.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_firehori.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_firehori " "Found entity 1: soc_system_firehori" {  } { { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228945501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228945501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_firecenter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_firecenter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_firecenter " "Found entity 1: soc_system_firecenter" {  } { { "soc_system/synthesis/submodules/soc_system_firecenter.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firecenter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228945553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228945553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_bomb.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_bomb.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_bomb " "Found entity 1: soc_system_bomb" {  } { { "soc_system/synthesis/submodules/soc_system_bomb.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_bomb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228945610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228945610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_audio_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_audio_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_audio_pll_0 " "Found entity 1: soc_system_audio_pll_0" {  } { { "soc_system/synthesis/submodules/soc_system_audio_pll_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228945679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228945679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "soc_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228945745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228945745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_audio_pll_0_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_audio_pll_0_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_audio_pll_0_audio_pll " "Found entity 1: soc_system_audio_pll_0_audio_pll" {  } { { "soc_system/synthesis/submodules/soc_system_audio_pll_0_audio_pll.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_pll_0_audio_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228945811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228945811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "soc_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228945871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228945871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "soc_system/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228945942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228945942 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "soc_system/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228945995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "soc_system/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228946005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228946005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "soc_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228946091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228946091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "soc_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228946145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228946145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "soc_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228946222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228946222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "soc_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228946318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228946318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228946371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228946371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228946444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228946444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2i_150 " "Found entity 1: altera_up_av_config_auto_init_ob_de2i_150" {  } { { "soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228946509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228946509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de10_standard " "Found entity 1: altera_up_av_config_auto_init_ob_de10_standard" {  } { { "soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228946590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228946590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228946659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228946659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228946729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228946729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228946799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228946799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_audio_and_video_config_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_audio_and_video_config_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_audio_and_video_config_0 " "Found entity 1: soc_system_audio_and_video_config_0" {  } { { "soc_system/synthesis/submodules/soc_system_audio_and_video_config_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_and_video_config_0.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228946868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228946868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "soc_system/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228946921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228946921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228946984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228946984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "soc_system/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228947096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228947096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "soc_system/synthesis/submodules/altera_up_clock_edge.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228947209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228947209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228947311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228947311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_audio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_audio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_audio_0 " "Found entity 1: soc_system_audio_0" {  } { { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228947458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228947458 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228947458 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "soc_system_top " "Elaborating entity \"soc_system_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713228948314 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD soc_system_top.sv(156) " "Output port \"IRDA_TXD\" at soc_system_top.sv(156) has no driver" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713228948375 "|soc_system_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N soc_system_top.sv(177) " "Output port \"TD_RESET_N\" at soc_system_top.sv(177) has no driver" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713228948375 "|soc_system_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:soc_system0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:soc_system0\"" {  } { { "soc_system_top.sv" "soc_system0" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228948417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_audio_0 soc_system:soc_system0\|soc_system_audio_0:audio_0 " "Elaborating entity \"soc_system_audio_0\" for hierarchy \"soc_system:soc_system0\|soc_system_audio_0:audio_0\"" {  } { { "soc_system/synthesis/soc_system.v" "audio_0" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228948470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "soc_system/synthesis/submodules/soc_system_audio_0.v" "Bit_Clock_Edges" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228948506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "soc_system/synthesis/submodules/soc_system_audio_0.v" "Audio_In_Deserializer" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228948544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228948586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228948620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228949055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228949074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228949075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228949075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228949075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228949075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228949075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228949075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228949075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228949075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228949075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228949075 ""}  } { { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713228949075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9ba1 " "Found entity 1: scfifo_9ba1" {  } { { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228949187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228949187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9ba1 soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated " "Elaborating entity \"scfifo_9ba1\" for hierarchy \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228949189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s2a1 " "Found entity 1: a_dpfifo_s2a1" {  } { { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228949275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228949275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s2a1 soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo " "Elaborating entity \"a_dpfifo_s2a1\" for hierarchy \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\"" {  } { { "db/scfifo_9ba1.tdf" "dpfifo" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228949276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3i1 " "Found entity 1: altsyncram_r3i1" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228949419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228949419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3i1 soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram " "Elaborating entity \"altsyncram_r3i1\" for hierarchy \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\"" {  } { { "db/a_dpfifo_s2a1.tdf" "FIFOram" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228949421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228949558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228949558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_s2a1.tdf" "almost_full_comparer" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228949560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_s2a1.tdf" "three_comparison" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228949587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228949704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228949704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s2a1.tdf" "rd_ptr_msb" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228949706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228949849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228949849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_s2a1.tdf" "usedw_counter" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228949850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228949983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228949983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_s2a1.tdf" "wr_ptr" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228949985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "soc_system/synthesis/submodules/soc_system_audio_0.v" "Audio_Out_Serializer" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228950219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_audio_and_video_config_0 soc_system:soc_system0\|soc_system_audio_and_video_config_0:audio_and_video_config_0 " "Elaborating entity \"soc_system_audio_and_video_config_0\" for hierarchy \"soc_system:soc_system0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\"" {  } { { "soc_system/synthesis/soc_system.v" "audio_and_video_config_0" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228950627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init soc_system:soc_system0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"soc_system:soc_system0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "soc_system/synthesis/submodules/soc_system_audio_and_video_config_0.v" "AV_Config_Auto_Init" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_and_video_config_0.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228950679 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "soc_system/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228950700 "|soc_system_top|soc_system:soc_system0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de1_soc soc_system:soc_system0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de1_soc\" for hierarchy \"soc_system:soc_system0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\"" {  } { { "soc_system/synthesis/submodules/soc_system_audio_and_video_config_0.v" "Auto_Init_OB_Devices_ROM" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_and_video_config_0.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228950714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio soc_system:soc_system0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"soc_system:soc_system0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Audio_ROM" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228950752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 soc_system:soc_system0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"soc_system:soc_system0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Video_ROM" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228950794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller soc_system:soc_system0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"soc_system:soc_system0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "soc_system/synthesis/submodules/soc_system_audio_and_video_config_0.v" "Serial_Bus_Controller" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_and_video_config_0.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228950842 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "soc_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228950863 "|soc_system_top|soc_system:soc_system0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator soc_system:soc_system0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"soc_system:soc_system0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "soc_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228950881 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "soc_system/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228950901 "|soc_system_top|soc_system:soc_system0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_audio_pll_0 soc_system:soc_system0\|soc_system_audio_pll_0:audio_pll_0 " "Elaborating entity \"soc_system_audio_pll_0\" for hierarchy \"soc_system:soc_system0\|soc_system_audio_pll_0:audio_pll_0\"" {  } { { "soc_system/synthesis/soc_system.v" "audio_pll_0" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228950917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_audio_pll_0_audio_pll soc_system:soc_system0\|soc_system_audio_pll_0:audio_pll_0\|soc_system_audio_pll_0_audio_pll:audio_pll " "Elaborating entity \"soc_system_audio_pll_0_audio_pll\" for hierarchy \"soc_system:soc_system0\|soc_system_audio_pll_0:audio_pll_0\|soc_system_audio_pll_0_audio_pll:audio_pll\"" {  } { { "soc_system/synthesis/submodules/soc_system_audio_pll_0.v" "audio_pll" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_pll_0.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228950952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:soc_system0\|soc_system_audio_pll_0:audio_pll_0\|soc_system_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:soc_system0\|soc_system_audio_pll_0:audio_pll_0\|soc_system_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_audio_pll_0_audio_pll.v" "altera_pll_i" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228951047 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713228951068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_audio_pll_0:audio_pll_0\|soc_system_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_audio_pll_0:audio_pll_0\|soc_system_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_audio_pll_0_audio_pll.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228951068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_audio_pll_0:audio_pll_0\|soc_system_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_audio_pll_0:audio_pll_0\|soc_system_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.288135 MHz " "Parameter \"output_clock_frequency0\" = \"12.288135 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951068 ""}  } { { "soc_system/synthesis/submodules/soc_system_audio_pll_0_audio_pll.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713228951068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal soc_system:soc_system0\|soc_system_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"soc_system:soc_system0\|soc_system_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "soc_system/synthesis/submodules/soc_system_audio_pll_0.v" "reset_from_locked" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_pll_0.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228951081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_bomb soc_system:soc_system0\|soc_system_bomb:bomb " "Elaborating entity \"soc_system_bomb\" for hierarchy \"soc_system:soc_system0\|soc_system_bomb:bomb\"" {  } { { "soc_system/synthesis/soc_system.v" "bomb" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228951129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|soc_system_bomb:bomb\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|soc_system_bomb:bomb\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_bomb.v" "the_altsyncram" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_bomb.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228951375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_bomb:bomb\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_bomb:bomb\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_bomb.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_bomb.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228951395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_bomb:bomb\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_bomb:bomb\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /user/stud/fall23/ym3000/EE4840/project-hw/new_mif/bomb.mif " "Parameter \"init_file\" = \"/user/stud/fall23/ym3000/EE4840/project-hw/new_mif/bomb.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951395 ""}  } { { "soc_system/synthesis/submodules/soc_system_bomb.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_bomb.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713228951395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_grm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_grm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_grm1 " "Found entity 1: altsyncram_grm1" {  } { { "db/altsyncram_grm1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_grm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228951520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228951520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_grm1 soc_system:soc_system0\|soc_system_bomb:bomb\|altsyncram:the_altsyncram\|altsyncram_grm1:auto_generated " "Elaborating entity \"altsyncram_grm1\" for hierarchy \"soc_system:soc_system0\|soc_system_bomb:bomb\|altsyncram:the_altsyncram\|altsyncram_grm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228951522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_firecenter soc_system:soc_system0\|soc_system_firecenter:firecenter " "Elaborating entity \"soc_system_firecenter\" for hierarchy \"soc_system:soc_system0\|soc_system_firecenter:firecenter\"" {  } { { "soc_system/synthesis/soc_system.v" "firecenter" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228951589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|soc_system_firecenter:firecenter\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|soc_system_firecenter:firecenter\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_firecenter.v" "the_altsyncram" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firecenter.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228951663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_firecenter:firecenter\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_firecenter:firecenter\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_firecenter.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firecenter.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228951687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_firecenter:firecenter\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_firecenter:firecenter\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /user/stud/fall23/ym3000/EE4840/project-hw/new_mif/firecenter.mif " "Parameter \"init_file\" = \"/user/stud/fall23/ym3000/EE4840/project-hw/new_mif/firecenter.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951688 ""}  } { { "soc_system/synthesis/submodules/soc_system_firecenter.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firecenter.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713228951688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nfn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nfn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nfn1 " "Found entity 1: altsyncram_nfn1" {  } { { "db/altsyncram_nfn1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_nfn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228951809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228951809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nfn1 soc_system:soc_system0\|soc_system_firecenter:firecenter\|altsyncram:the_altsyncram\|altsyncram_nfn1:auto_generated " "Elaborating entity \"altsyncram_nfn1\" for hierarchy \"soc_system:soc_system0\|soc_system_firecenter:firecenter\|altsyncram:the_altsyncram\|altsyncram_nfn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228951810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_firehori soc_system:soc_system0\|soc_system_firehori:firehori " "Elaborating entity \"soc_system_firehori\" for hierarchy \"soc_system:soc_system0\|soc_system_firehori:firehori\"" {  } { { "soc_system/synthesis/soc_system.v" "firehori" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228951871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|soc_system_firehori:firehori\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|soc_system_firehori:firehori\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_firehori.v" "the_altsyncram" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228951919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_firehori:firehori\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_firehori:firehori\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228951946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_firehori:firehori\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_firehori:firehori\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /user/stud/fall23/ym3000/EE4840/project-hw/new_mif/firehori.mif " "Parameter \"init_file\" = \"/user/stud/fall23/ym3000/EE4840/project-hw/new_mif/firehori.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228951947 ""}  } { { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713228951947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_89n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_89n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_89n1 " "Found entity 1: altsyncram_89n1" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228952061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228952061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_89n1 soc_system:soc_system0\|soc_system_firehori:firehori\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated " "Elaborating entity \"altsyncram_89n1\" for hierarchy \"soc_system:soc_system0\|soc_system_firehori:firehori\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228952063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fireverti soc_system:soc_system0\|soc_system_fireverti:fireverti " "Elaborating entity \"soc_system_fireverti\" for hierarchy \"soc_system:soc_system0\|soc_system_fireverti:fireverti\"" {  } { { "soc_system/synthesis/soc_system.v" "fireverti" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228952125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|soc_system_fireverti:fireverti\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|soc_system_fireverti:fireverti\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_fireverti.v" "the_altsyncram" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_fireverti.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228952173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_fireverti:fireverti\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_fireverti:fireverti\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_fireverti.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_fireverti.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228952210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_fireverti:fireverti\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_fireverti:fireverti\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228952210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /user/stud/fall23/ym3000/EE4840/project-hw/new_mif/fireverti.mif " "Parameter \"init_file\" = \"/user/stud/fall23/ym3000/EE4840/project-hw/new_mif/fireverti.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228952210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228952210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228952210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228952210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228952210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228952210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228952210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228952210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228952210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228952210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228952210 ""}  } { { "soc_system/synthesis/submodules/soc_system_fireverti.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_fireverti.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713228952210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0dn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0dn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0dn1 " "Found entity 1: altsyncram_0dn1" {  } { { "db/altsyncram_0dn1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_0dn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228952338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228952338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0dn1 soc_system:soc_system0\|soc_system_fireverti:fireverti\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated " "Elaborating entity \"altsyncram_0dn1\" for hierarchy \"soc_system:soc_system0\|soc_system_fireverti:fireverti\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228952339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fix soc_system:soc_system0\|soc_system_fix:fix " "Elaborating entity \"soc_system_fix\" for hierarchy \"soc_system:soc_system0\|soc_system_fix:fix\"" {  } { { "soc_system/synthesis/soc_system.v" "fix" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228952394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|soc_system_fix:fix\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|soc_system_fix:fix\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_fix.v" "the_altsyncram" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_fix.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228952448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_fix:fix\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_fix:fix\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_fix.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_fix.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228952481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_fix:fix\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_fix:fix\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228952482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /user/stud/fall23/ym3000/EE4840/project-hw/new_mif/fix.mif " "Parameter \"init_file\" = \"/user/stud/fall23/ym3000/EE4840/project-hw/new_mif/fix.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228952482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228952482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228952482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228952482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228952482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228952482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228952482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228952482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228952482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228952482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228952482 ""}  } { { "soc_system/synthesis/submodules/soc_system_fix.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_fix.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713228952482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nom1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nom1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nom1 " "Found entity 1: altsyncram_nom1" {  } { { "db/altsyncram_nom1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_nom1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228952594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228952594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nom1 soc_system:soc_system0\|soc_system_fix:fix\|altsyncram:the_altsyncram\|altsyncram_nom1:auto_generated " "Elaborating entity \"altsyncram_nom1\" for hierarchy \"soc_system:soc_system0\|soc_system_fix:fix\|altsyncram:the_altsyncram\|altsyncram_nom1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228952596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:soc_system0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228952656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_hps_0.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228952718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_hps_0.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228952775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228952847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228952935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228952970 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713228953014 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713228953014 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228953059 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228953084 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228953109 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1713228953139 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228953139 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713228953139 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713228953139 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228953154 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713228953169 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713228953169 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228953190 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713228953214 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713228953214 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713228953214 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713228953214 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228953228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228953321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228953361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228953380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228953397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228953560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228953583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228953583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228953583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228953583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228953583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228953583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228953583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228953583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228953583 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713228953583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228953684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228953684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228953685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228953726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228953766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228953794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228953933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228953971 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228954012 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228954012 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228954012 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228954012 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228954012 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228954012 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228954027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228954078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_map_unit soc_system:soc_system0\|soc_system_map_unit:map_unit " "Elaborating entity \"soc_system_map_unit\" for hierarchy \"soc_system:soc_system0\|soc_system_map_unit:map_unit\"" {  } { { "soc_system/synthesis/soc_system.v" "map_unit" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228954111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|soc_system_map_unit:map_unit\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|soc_system_map_unit:map_unit\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_map_unit.v" "the_altsyncram" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_map_unit.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228954160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_map_unit:map_unit\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_map_unit:map_unit\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_map_unit.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_map_unit.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228954234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_map_unit:map_unit\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_map_unit:map_unit\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /user/stud/fall23/ym3000/EE4840/project-hw/new_mif/map.mif " "Parameter \"init_file\" = \"/user/stud/fall23/ym3000/EE4840/project-hw/new_mif/map.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1200 " "Parameter \"maximum_depth\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1200 " "Parameter \"numwords_a\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954234 ""}  } { { "soc_system/synthesis/submodules/soc_system_map_unit.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_map_unit.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713228954234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4sm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4sm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4sm1 " "Found entity 1: altsyncram_4sm1" {  } { { "db/altsyncram_4sm1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_4sm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228954360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228954360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4sm1 soc_system:soc_system0\|soc_system_map_unit:map_unit\|altsyncram:the_altsyncram\|altsyncram_4sm1:auto_generated " "Elaborating entity \"altsyncram_4sm1\" for hierarchy \"soc_system:soc_system0\|soc_system_map_unit:map_unit\|altsyncram:the_altsyncram\|altsyncram_4sm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228954361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_p1_die soc_system:soc_system0\|soc_system_p1_die:p1_die " "Elaborating entity \"soc_system_p1_die\" for hierarchy \"soc_system:soc_system0\|soc_system_p1_die:p1_die\"" {  } { { "soc_system/synthesis/soc_system.v" "p1_die" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228954416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|soc_system_p1_die:p1_die\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|soc_system_p1_die:p1_die\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_p1_die.v" "the_altsyncram" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_p1_die.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228954462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_p1_die:p1_die\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_p1_die:p1_die\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_p1_die.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_p1_die.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228954527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_p1_die:p1_die\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_p1_die:p1_die\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /user/stud/fall23/ym3000/EE4840/project-hw/new_mif/p1die.mif " "Parameter \"init_file\" = \"/user/stud/fall23/ym3000/EE4840/project-hw/new_mif/p1die.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954527 ""}  } { { "soc_system/synthesis/submodules/soc_system_p1_die.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_p1_die.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713228954527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3tm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3tm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3tm1 " "Found entity 1: altsyncram_3tm1" {  } { { "db/altsyncram_3tm1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_3tm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228954654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228954654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3tm1 soc_system:soc_system0\|soc_system_p1_die:p1_die\|altsyncram:the_altsyncram\|altsyncram_3tm1:auto_generated " "Elaborating entity \"altsyncram_3tm1\" for hierarchy \"soc_system:soc_system0\|soc_system_p1_die:p1_die\|altsyncram:the_altsyncram\|altsyncram_3tm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228954655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_p1_unit soc_system:soc_system0\|soc_system_p1_unit:p1_unit " "Elaborating entity \"soc_system_p1_unit\" for hierarchy \"soc_system:soc_system0\|soc_system_p1_unit:p1_unit\"" {  } { { "soc_system/synthesis/soc_system.v" "p1_unit" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228954713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|soc_system_p1_unit:p1_unit\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|soc_system_p1_unit:p1_unit\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_p1_unit.v" "the_altsyncram" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_p1_unit.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228954768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_p1_unit:p1_unit\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_p1_unit:p1_unit\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_p1_unit.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_p1_unit.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228954847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_p1_unit:p1_unit\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_p1_unit:p1_unit\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /user/stud/fall23/ym3000/EE4840/project-hw/new_mif/p1.mif " "Parameter \"init_file\" = \"/user/stud/fall23/ym3000/EE4840/project-hw/new_mif/p1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228954848 ""}  } { { "soc_system/synthesis/submodules/soc_system_p1_unit.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_p1_unit.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713228954848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_enm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_enm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_enm1 " "Found entity 1: altsyncram_enm1" {  } { { "db/altsyncram_enm1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_enm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228954968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228954968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_enm1 soc_system:soc_system0\|soc_system_p1_unit:p1_unit\|altsyncram:the_altsyncram\|altsyncram_enm1:auto_generated " "Elaborating entity \"altsyncram_enm1\" for hierarchy \"soc_system:soc_system0\|soc_system_p1_unit:p1_unit\|altsyncram:the_altsyncram\|altsyncram_enm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228954970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_p2_die soc_system:soc_system0\|soc_system_p2_die:p2_die " "Elaborating entity \"soc_system_p2_die\" for hierarchy \"soc_system:soc_system0\|soc_system_p2_die:p2_die\"" {  } { { "soc_system/synthesis/soc_system.v" "p2_die" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228955019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|soc_system_p2_die:p2_die\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|soc_system_p2_die:p2_die\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_p2_die.v" "the_altsyncram" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_p2_die.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228955065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_p2_die:p2_die\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_p2_die:p2_die\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_p2_die.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_p2_die.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228955143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_p2_die:p2_die\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_p2_die:p2_die\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228955143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /user/stud/fall23/ym3000/EE4840/project-hw/new_mif/p2die.mif " "Parameter \"init_file\" = \"/user/stud/fall23/ym3000/EE4840/project-hw/new_mif/p2die.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228955143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228955143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228955143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228955143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228955143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228955143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228955143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228955143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228955143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228955143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228955143 ""}  } { { "soc_system/synthesis/submodules/soc_system_p2_die.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_p2_die.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713228955143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4tm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4tm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4tm1 " "Found entity 1: altsyncram_4tm1" {  } { { "db/altsyncram_4tm1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_4tm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228955233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228955233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4tm1 soc_system:soc_system0\|soc_system_p2_die:p2_die\|altsyncram:the_altsyncram\|altsyncram_4tm1:auto_generated " "Elaborating entity \"altsyncram_4tm1\" for hierarchy \"soc_system:soc_system0\|soc_system_p2_die:p2_die\|altsyncram:the_altsyncram\|altsyncram_4tm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228955235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_p2_unit soc_system:soc_system0\|soc_system_p2_unit:p2_unit " "Elaborating entity \"soc_system_p2_unit\" for hierarchy \"soc_system:soc_system0\|soc_system_p2_unit:p2_unit\"" {  } { { "soc_system/synthesis/soc_system.v" "p2_unit" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228955292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|soc_system_p2_unit:p2_unit\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|soc_system_p2_unit:p2_unit\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_p2_unit.v" "the_altsyncram" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_p2_unit.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228955337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_p2_unit:p2_unit\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_p2_unit:p2_unit\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_p2_unit.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_p2_unit.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228955401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_p2_unit:p2_unit\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_p2_unit:p2_unit\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228955401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /user/stud/fall23/ym3000/EE4840/project-hw/new_mif/p2.mif " "Parameter \"init_file\" = \"/user/stud/fall23/ym3000/EE4840/project-hw/new_mif/p2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228955401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228955401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228955401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228955401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228955401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228955401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228955401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228955401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228955401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228955401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713228955401 ""}  } { { "soc_system/synthesis/submodules/soc_system_p2_unit.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_p2_unit.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713228955401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fnm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fnm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fnm1 " "Found entity 1: altsyncram_fnm1" {  } { { "db/altsyncram_fnm1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_fnm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713228955514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228955514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fnm1 soc_system:soc_system0\|soc_system_p2_unit:p2_unit\|altsyncram:the_altsyncram\|altsyncram_fnm1:auto_generated " "Elaborating entity \"altsyncram_fnm1\" for hierarchy \"soc_system:soc_system0\|soc_system_p2_unit:p2_unit\|altsyncram:the_altsyncram\|altsyncram_fnm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228955515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ball soc_system:soc_system0\|vga_ball:vga_ball_0 " "Elaborating entity \"vga_ball\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\"" {  } { { "soc_system/synthesis/soc_system.v" "vga_ball_0" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228955583 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fix_coordinate vga_ball.sv(26) " "Verilog HDL or VHDL warning at vga_ball.sv(26): object \"fix_coordinate\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713228955587 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "misc vga_ball.sv(26) " "Verilog HDL or VHDL warning at vga_ball.sv(26): object \"misc\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713228955587 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 vga_ball.sv(282) " "Verilog HDL assignment warning at vga_ball.sv(282): truncated value with size 10 to match size of target (6)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228955597 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 vga_ball.sv(283) " "Verilog HDL assignment warning at vga_ball.sv(283): truncated value with size 10 to match size of target (6)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228955597 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_ball.sv(319) " "Verilog HDL assignment warning at vga_ball.sv(319): truncated value with size 32 to match size of target (11)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228955597 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(338) " "Verilog HDL assignment warning at vga_ball.sv(338): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228955599 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(339) " "Verilog HDL assignment warning at vga_ball.sv(339): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228955599 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(340) " "Verilog HDL assignment warning at vga_ball.sv(340): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228955599 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(341) " "Verilog HDL assignment warning at vga_ball.sv(341): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228955599 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_ball.sv(351) " "Verilog HDL assignment warning at vga_ball.sv(351): truncated value with size 32 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228955600 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(366) " "Verilog HDL assignment warning at vga_ball.sv(366): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228955600 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(367) " "Verilog HDL assignment warning at vga_ball.sv(367): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228955600 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(368) " "Verilog HDL assignment warning at vga_ball.sv(368): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228955601 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(369) " "Verilog HDL assignment warning at vga_ball.sv(369): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228955601 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_ball.sv(379) " "Verilog HDL assignment warning at vga_ball.sv(379): truncated value with size 32 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228955601 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_ball.sv(392) " "Verilog HDL assignment warning at vga_ball.sv(392): truncated value with size 32 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228955602 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_ball.sv(411) " "Verilog HDL assignment warning at vga_ball.sv(411): truncated value with size 32 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228955602 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_ball.sv(431) " "Verilog HDL assignment warning at vga_ball.sv(431): truncated value with size 32 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228955603 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_ball.sv(451) " "Verilog HDL assignment warning at vga_ball.sv(451): truncated value with size 32 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228955603 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_ball.sv(470) " "Verilog HDL assignment warning at vga_ball.sv(470): truncated value with size 32 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228955604 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_ball.sv(489) " "Verilog HDL assignment warning at vga_ball.sv(489): truncated value with size 32 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228955604 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_ball.sv(508) " "Verilog HDL assignment warning at vga_ball.sv(508): truncated value with size 32 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228955604 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_ball.sv(528) " "Verilog HDL assignment warning at vga_ball.sv(528): truncated value with size 32 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228955605 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_ball.sv(548) " "Verilog HDL assignment warning at vga_ball.sv(548): truncated value with size 32 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228955605 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_ball.sv(567) " "Verilog HDL assignment warning at vga_ball.sv(567): truncated value with size 32 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228955605 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_ball.sv(586) " "Verilog HDL assignment warning at vga_ball.sv(586): truncated value with size 32 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228955606 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_ball.sv(605) " "Verilog HDL assignment warning at vga_ball.sv(605): truncated value with size 32 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228955606 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_ball.sv(623) " "Verilog HDL assignment warning at vga_ball.sv(623): truncated value with size 32 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228955606 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vga_ball.sv(641) " "Verilog HDL Case Statement warning at vga_ball.sv(641): incomplete case statement has no default case item" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 641 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713228955607 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vga_ball.sv(661) " "Verilog HDL Case Statement warning at vga_ball.sv(661): incomplete case statement has no default case item" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 661 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713228955609 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vga_ball.sv(681) " "Verilog HDL Case Statement warning at vga_ball.sv(681): incomplete case statement has no default case item" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 681 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713228955611 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vga_ball.sv(701) " "Verilog HDL Case Statement warning at vga_ball.sv(701): incomplete case statement has no default case item" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 701 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713228955612 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vga_ball.sv(721) " "Verilog HDL Case Statement warning at vga_ball.sv(721): incomplete case statement has no default case item" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 721 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713228955614 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vga_ball.sv(741) " "Verilog HDL Case Statement warning at vga_ball.sv(741): incomplete case statement has no default case item" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 741 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713228955615 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vga_ball.sv(761) " "Verilog HDL Case Statement warning at vga_ball.sv(761): incomplete case statement has no default case item" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 761 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713228955617 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vga_ball.sv(781) " "Verilog HDL Case Statement warning at vga_ball.sv(781): incomplete case statement has no default case item" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 781 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713228955619 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vga_ball.sv(801) " "Verilog HDL Case Statement warning at vga_ball.sv(801): incomplete case statement has no default case item" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 801 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713228955620 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vga_ball.sv(821) " "Verilog HDL Case Statement warning at vga_ball.sv(821): incomplete case statement has no default case item" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 821 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713228955622 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vga_ball.sv(841) " "Verilog HDL Case Statement warning at vga_ball.sv(841): incomplete case statement has no default case item" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 841 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713228955624 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vga_ball.sv(861) " "Verilog HDL Case Statement warning at vga_ball.sv(861): incomplete case statement has no default case item" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 861 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713228955625 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vga_ball.sv(881) " "Verilog HDL Case Statement warning at vga_ball.sv(881): incomplete case statement has no default case item" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 881 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713228955627 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vga_ball.sv(901) " "Verilog HDL Case Statement warning at vga_ball.sv(901): incomplete case statement has no default case item" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 901 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713228955629 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vga_ball.sv(921) " "Verilog HDL Case Statement warning at vga_ball.sv(921): incomplete case statement has no default case item" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 921 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713228955631 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vga_ball.sv(941) " "Verilog HDL Case Statement warning at vga_ball.sv(941): incomplete case statement has no default case item" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 941 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713228955632 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vga_ball.sv(961) " "Verilog HDL Case Statement warning at vga_ball.sv(961): incomplete case statement has no default case item" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 961 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713228955635 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "L_DATA vga_ball.sv(11) " "Output port \"L_DATA\" at vga_ball.sv(11) has no driver" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713228955678 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "R_DATA vga_ball.sv(12) " "Output port \"R_DATA\" at vga_ball.sv(12) has no driver" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713228955679 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "L_VALID vga_ball.sv(13) " "Output port \"L_VALID\" at vga_ball.sv(13) has no driver" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713228955679 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "R_VALID vga_ball.sv(14) " "Output port \"R_VALID\" at vga_ball.sv(14) has no driver" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713228955679 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_counters soc_system:soc_system0\|vga_ball:vga_ball_0\|vga_counters:counters " "Elaborating entity \"vga_counters\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|vga_counters:counters\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "counters" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228956014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228956385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_ball_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_ball_0_avalon_slave_0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_translator" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228956488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:p1_unit_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:p1_unit_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "p1_unit_s1_translator" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228956542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:p1_die_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:p1_die_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "p1_die_s1_translator" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228956561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:map_unit_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:map_unit_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "map_unit_s1_translator" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228956598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228956614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228956666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_agent" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228956713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228956762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_agent_rsp_fifo" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228956816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_agent_rdata_fifo" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228956861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:p1_unit_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:p1_unit_s1_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "p1_unit_s1_agent" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228956878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:p1_unit_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:p1_unit_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228956893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:p1_unit_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:p1_unit_s1_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "p1_unit_s1_agent_rsp_fifo" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228956918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:p1_unit_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:p1_unit_s1_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "p1_unit_s1_agent_rdata_fifo" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228956936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228957016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228957051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228957067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228957100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"soc_system_mm_interconnect_0_router_003\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_003" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228957117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003_default_decode soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228957154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228957200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_burst_adapter" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228957231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228957280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228957325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228957350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228957367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228957382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228957405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:p1_unit_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:p1_unit_s1_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "p1_unit_s1_burst_adapter" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228957434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:p1_unit_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:p1_unit_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228957449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:p1_unit_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:p1_unit_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228957482 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 altera_merlin_address_alignment.sv(155) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(155): truncated value with size 4 to match size of target (2)" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228957499 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:p1_unit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 21 altera_merlin_address_alignment.sv(259) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(259): truncated value with size 23 to match size of target (21)" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713228957499 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:p1_unit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228957727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228957789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228957825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228957865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228957924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228957975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228958039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228958062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_rsp_width_adapter" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228958091 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713228958108 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713228958108 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713228958108 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:p1_unit_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:p1_unit_s1_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "p1_unit_s1_rsp_width_adapter" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228958131 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713228958161 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:p1_unit_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713228958161 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:p1_unit_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713228958161 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:p1_unit_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_cmd_width_adapter" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228958197 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713228958212 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713228958212 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228958214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:p1_unit_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:p1_unit_s1_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "p1_unit_s1_cmd_width_adapter" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228958236 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713228958251 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:p1_unit_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713228958251 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:p1_unit_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228958281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228958321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_001 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 7012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228958362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228958400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:soc_system0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:soc_system0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228958457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228958516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228958569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:soc_system0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:soc_system0\|altera_reset_controller:rst_controller_001\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller_001" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228958593 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_p2_unit:p2_unit\|altsyncram:the_altsyncram\|altsyncram_fnm1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_p2_unit:p2_unit\|altsyncram:the_altsyncram\|altsyncram_fnm1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_fnm1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_fnm1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_p2_unit.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_p2_unit.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 87 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_p2_unit:p2_unit|altsyncram:the_altsyncram|altsyncram_fnm1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_p2_unit:p2_unit\|altsyncram:the_altsyncram\|altsyncram_fnm1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_p2_unit:p2_unit\|altsyncram:the_altsyncram\|altsyncram_fnm1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_fnm1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_fnm1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_p2_unit.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_p2_unit.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 87 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_p2_unit:p2_unit|altsyncram:the_altsyncram|altsyncram_fnm1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_p2_unit:p2_unit\|altsyncram:the_altsyncram\|altsyncram_fnm1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_p2_unit:p2_unit\|altsyncram:the_altsyncram\|altsyncram_fnm1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_fnm1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_fnm1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_p2_unit.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_p2_unit.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 87 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_p2_unit:p2_unit|altsyncram:the_altsyncram|altsyncram_fnm1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_p2_unit:p2_unit\|altsyncram:the_altsyncram\|altsyncram_fnm1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_p2_unit:p2_unit\|altsyncram:the_altsyncram\|altsyncram_fnm1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_fnm1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_fnm1.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_p2_unit.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_p2_unit.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 87 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_p2_unit:p2_unit|altsyncram:the_altsyncram|altsyncram_fnm1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_p2_unit:p2_unit\|altsyncram:the_altsyncram\|altsyncram_fnm1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_p2_unit:p2_unit\|altsyncram:the_altsyncram\|altsyncram_fnm1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_fnm1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_fnm1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_p2_unit.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_p2_unit.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 87 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_p2_unit:p2_unit|altsyncram:the_altsyncram|altsyncram_fnm1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_p2_unit:p2_unit\|altsyncram:the_altsyncram\|altsyncram_fnm1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_p2_unit:p2_unit\|altsyncram:the_altsyncram\|altsyncram_fnm1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_fnm1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_fnm1.tdf" 153 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_p2_unit.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_p2_unit.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 87 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_p2_unit:p2_unit|altsyncram:the_altsyncram|altsyncram_fnm1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_p2_unit:p2_unit\|altsyncram:the_altsyncram\|altsyncram_fnm1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_p2_unit:p2_unit\|altsyncram:the_altsyncram\|altsyncram_fnm1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_fnm1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_fnm1.tdf" 176 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_p2_unit.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_p2_unit.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 87 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_p2_unit:p2_unit|altsyncram:the_altsyncram|altsyncram_fnm1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_p2_unit:p2_unit\|altsyncram:the_altsyncram\|altsyncram_fnm1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_p2_unit:p2_unit\|altsyncram:the_altsyncram\|altsyncram_fnm1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_fnm1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_fnm1.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_p2_unit.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_p2_unit.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 87 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_p2_unit:p2_unit|altsyncram:the_altsyncram|altsyncram_fnm1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 38 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 68 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 98 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 128 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 158 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 188 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 218 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 248 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 278 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 308 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 338 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 368 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 398 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 428 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 458 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 488 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 38 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 68 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 98 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 128 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 158 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 188 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 218 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 248 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 278 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 308 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 338 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 368 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 398 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 428 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 458 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_r3i1.tdf" 488 2 0 } } { "db/a_dpfifo_s2a1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/a_dpfifo_s2a1.tdf" 46 2 0 } } { "db/scfifo_9ba1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/scfifo_9ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "soc_system/synthesis/submodules/soc_system_audio_0.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_audio_0.v" 245 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 235 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228963716 "|soc_system_top|soc_system:soc_system0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1713228963716 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1713228963716 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "soc_system:soc_system0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0 " "RAM logic \"soc_system:soc_system0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "Ram0" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 142 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1713228966378 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1713228966378 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "54 " "54 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713228975131 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713228975324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713228975324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713228975324 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1713228975324 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 212 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireright2|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 212 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireright2|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 153 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 212 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireright2|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 176 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 212 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireright2|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 212 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireright2|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:firedown2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:firedown2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0dn1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_0dn1.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_fireverti.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_fireverti.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 198 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_fireverti:firedown2|altsyncram:the_altsyncram|altsyncram_0dn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:firedown2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:firedown2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0dn1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_0dn1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_fireverti.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_fireverti.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 198 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_fireverti:firedown2|altsyncram:the_altsyncram|altsyncram_0dn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:firedown2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:firedown2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0dn1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_0dn1.tdf" 153 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_fireverti.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_fireverti.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 198 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_fireverti:firedown2|altsyncram:the_altsyncram|altsyncram_0dn1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:firedown2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:firedown2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0dn1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_0dn1.tdf" 176 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_fireverti.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_fireverti.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 198 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_fireverti:firedown2|altsyncram:the_altsyncram|altsyncram_0dn1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:firedown2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:firedown2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0dn1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_0dn1.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_fireverti.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_fireverti.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 198 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_fireverti:firedown2|altsyncram:the_altsyncram|altsyncram_0dn1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 205 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireleft2|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 205 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireleft2|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 153 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 205 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireleft2|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 176 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 205 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireleft2|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 205 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireleft2|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:fireup2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:fireup2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0dn1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_0dn1.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_fireverti.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_fireverti.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 191 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_fireverti:fireup2|altsyncram:the_altsyncram|altsyncram_0dn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:fireup2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:fireup2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0dn1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_0dn1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_fireverti.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_fireverti.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 191 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_fireverti:fireup2|altsyncram:the_altsyncram|altsyncram_0dn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:fireup2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:fireup2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0dn1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_0dn1.tdf" 153 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_fireverti.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_fireverti.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 191 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_fireverti:fireup2|altsyncram:the_altsyncram|altsyncram_0dn1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:fireup2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:fireup2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0dn1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_0dn1.tdf" 176 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_fireverti.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_fireverti.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 191 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_fireverti:fireup2|altsyncram:the_altsyncram|altsyncram_0dn1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:fireup2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:fireup2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0dn1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_0dn1.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_fireverti.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_fireverti.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 191 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_fireverti:fireup2|altsyncram:the_altsyncram|altsyncram_0dn1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 165 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireright1|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 165 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireright1|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 153 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 165 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireright1|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 176 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 165 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireright1|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 165 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireright1|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firecenter:firecenter2\|altsyncram:the_altsyncram\|altsyncram_nfn1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firecenter:firecenter2\|altsyncram:the_altsyncram\|altsyncram_nfn1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_nfn1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_nfn1.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firecenter.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firecenter.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 184 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firecenter:firecenter2|altsyncram:the_altsyncram|altsyncram_nfn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firecenter:firecenter2\|altsyncram:the_altsyncram\|altsyncram_nfn1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firecenter:firecenter2\|altsyncram:the_altsyncram\|altsyncram_nfn1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_nfn1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_nfn1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firecenter.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firecenter.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 184 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firecenter:firecenter2|altsyncram:the_altsyncram|altsyncram_nfn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firecenter:firecenter2\|altsyncram:the_altsyncram\|altsyncram_nfn1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firecenter:firecenter2\|altsyncram:the_altsyncram\|altsyncram_nfn1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_nfn1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_nfn1.tdf" 153 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firecenter.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firecenter.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 184 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firecenter:firecenter2|altsyncram:the_altsyncram|altsyncram_nfn1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firecenter:firecenter2\|altsyncram:the_altsyncram\|altsyncram_nfn1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firecenter:firecenter2\|altsyncram:the_altsyncram\|altsyncram_nfn1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_nfn1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_nfn1.tdf" 176 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firecenter.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firecenter.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 184 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firecenter:firecenter2|altsyncram:the_altsyncram|altsyncram_nfn1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firecenter:firecenter2\|altsyncram:the_altsyncram\|altsyncram_nfn1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firecenter:firecenter2\|altsyncram:the_altsyncram\|altsyncram_nfn1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_nfn1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_nfn1.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firecenter.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firecenter.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 184 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firecenter:firecenter2|altsyncram:the_altsyncram|altsyncram_nfn1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 158 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireleft1|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 158 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireleft1|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 153 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 158 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireleft1|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 176 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 158 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireleft1|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 158 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireleft1|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 212 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireright2|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:firedown2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:firedown2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0dn1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_0dn1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_fireverti.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_fireverti.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 198 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_fireverti:firedown2|altsyncram:the_altsyncram|altsyncram_0dn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 205 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireleft2|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:fireup2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:fireup2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0dn1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_0dn1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_fireverti.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_fireverti.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 191 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_fireverti:fireup2|altsyncram:the_altsyncram|altsyncram_0dn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 165 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireright1|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firecenter:firecenter2\|altsyncram:the_altsyncram\|altsyncram_nfn1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firecenter:firecenter2\|altsyncram:the_altsyncram\|altsyncram_nfn1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_nfn1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_nfn1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firecenter.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firecenter.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 184 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firecenter:firecenter2|altsyncram:the_altsyncram|altsyncram_nfn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 158 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireleft1|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 212 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireright2|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 212 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireright2|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:firedown2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:firedown2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0dn1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_0dn1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_fireverti.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_fireverti.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 198 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_fireverti:firedown2|altsyncram:the_altsyncram|altsyncram_0dn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:firedown2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:firedown2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0dn1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_0dn1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_fireverti.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_fireverti.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 198 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_fireverti:firedown2|altsyncram:the_altsyncram|altsyncram_0dn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 205 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireleft2|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft2\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 205 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireleft2|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:fireup2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:fireup2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0dn1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_0dn1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_fireverti.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_fireverti.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 191 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_fireverti:fireup2|altsyncram:the_altsyncram|altsyncram_0dn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:fireup2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_fireverti:fireup2\|altsyncram:the_altsyncram\|altsyncram_0dn1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0dn1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_0dn1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_fireverti.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_fireverti.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 191 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_fireverti:fireup2|altsyncram:the_altsyncram|altsyncram_0dn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 165 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireright1|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireright1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 165 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireright1|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firecenter:firecenter2\|altsyncram:the_altsyncram\|altsyncram_nfn1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firecenter:firecenter2\|altsyncram:the_altsyncram\|altsyncram_nfn1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_nfn1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_nfn1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firecenter.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firecenter.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 184 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firecenter:firecenter2|altsyncram:the_altsyncram|altsyncram_nfn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firecenter:firecenter2\|altsyncram:the_altsyncram\|altsyncram_nfn1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firecenter:firecenter2\|altsyncram:the_altsyncram\|altsyncram_nfn1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_nfn1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_nfn1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firecenter.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firecenter.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 184 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firecenter:firecenter2|altsyncram:the_altsyncram|altsyncram_nfn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 158 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireleft1|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_firehori:fireleft1\|altsyncram:the_altsyncram\|altsyncram_89n1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_89n1.tdf" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/db/altsyncram_89n1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_firehori.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/soc_system_firehori.v" 68 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 158 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/soc_system.v" 607 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228976340 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_firehori:fireleft1|altsyncram:the_altsyncram|altsyncram_89n1:auto_generated|ram_block1a2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1713228976340 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1713228976340 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 124 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 130 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 131 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 132 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 133 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 134 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 135 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 136 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 137 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 140 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 145 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713228981473 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713228981473 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713228981475 "|soc_system_top|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713228981475 "|soc_system_top|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713228981475 "|soc_system_top|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713228981475 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228982254 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2011 " "2011 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713228990078 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713228990798 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/homes/user/stud/fall23/ym3000/EE4840/project-hw/output_files/soc_system.map.smsg " "Generated suppressed messages file /homes/user/stud/fall23/ym3000/EE4840/project-hw/output_files/soc_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713228991994 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713229205249 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713229205249 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST soc_system:soc_system0\|soc_system_audio_pll_0:audio_pll_0\|soc_system_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance soc_system:soc_system0\|soc_system_audio_pll_0:audio_pll_0\|soc_system_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1713229206003 ""}  } { { "altera_pll.v" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1713229206003 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713229206873 "|soc_system_top|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713229206873 "|soc_system_top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713229206873 "|soc_system_top|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713229206873 "|soc_system_top|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713229206873 "|soc_system_top|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 155 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713229206873 "|soc_system_top|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713229206873 "|soc_system_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713229206873 "|soc_system_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713229206873 "|soc_system_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713229206873 "|soc_system_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713229206873 "|soc_system_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713229206873 "|soc_system_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 174 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713229206873 "|soc_system_top|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713229206873 "|soc_system_top|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713229206873 "|soc_system_top|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713229206873 "|soc_system_top|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713229206873 "|soc_system_top|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713229206873 "|soc_system_top|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713229206873 "|soc_system_top|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713229206873 "|soc_system_top|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713229206873 "|soc_system_top|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 176 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713229206873 "|soc_system_top|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system_top.sv" 178 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713229206873 "|soc_system_top|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713229206873 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7839 " "Implemented 7839 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713229206910 ""} { "Info" "ICUT_CUT_TM_OPINS" "155 " "Implemented 155 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713229206910 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "163 " "Implemented 163 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1713229206910 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6634 " "Implemented 6634 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713229206910 ""} { "Info" "ICUT_CUT_TM_RAMS" "192 " "Implemented 192 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1713229206910 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1713229206910 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1713229206910 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713229206910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 287 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 287 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1117 " "Peak virtual memory: 1117 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713229207357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 15 21:00:07 2024 " "Processing ended: Mon Apr 15 21:00:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713229207357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:01 " "Elapsed time: 00:05:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713229207357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:44 " "Total CPU time (on all processors): 00:04:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713229207357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713229207357 ""}
