#ifndef __STATION_ORV32_H
#define __STATION_ORV32_H
#define STATION_ORV32_BASE_ADDR 0x00000000
#define STATION_ORV32_IC_DATA_WAY_0_WIDTH 262144
#define STATION_ORV32_IC_DATA_WAY_0_WIDTH_IN_BYTE 32768
#define STATION_ORV32_IC_DATA_WAY_0_OFFSET 0x00010000
#define STATION_ORV32_IC_DATA_WAY_0_ADDR 0x00010000
#define STATION_ORV32_IC_DATA_WAY_1_WIDTH 262144
#define STATION_ORV32_IC_DATA_WAY_1_WIDTH_IN_BYTE 32768
#define STATION_ORV32_IC_DATA_WAY_1_OFFSET 0x00020000
#define STATION_ORV32_IC_DATA_WAY_1_ADDR 0x00020000
#define STATION_ORV32_IC_TAG_WAY_0_WIDTH 16384
#define STATION_ORV32_IC_TAG_WAY_0_WIDTH_IN_BYTE 2048
#define STATION_ORV32_IC_TAG_WAY_0_OFFSET 0x00003000
#define STATION_ORV32_IC_TAG_WAY_0_ADDR 0x00003000
#define STATION_ORV32_IC_TAG_WAY_1_WIDTH 16384
#define STATION_ORV32_IC_TAG_WAY_1_WIDTH_IN_BYTE 2048
#define STATION_ORV32_IC_TAG_WAY_1_OFFSET 0x00003800
#define STATION_ORV32_IC_TAG_WAY_1_ADDR 0x00003800
#define STATION_ORV32_LSU_DATA_WIDTH 2048
#define STATION_ORV32_LSU_DATA_WIDTH_IN_BYTE 256
#define STATION_ORV32_LSU_DATA_OFFSET 0x00004000
#define STATION_ORV32_LSU_DATA_ADDR 0x00004000
#define STATION_ORV32_ITB_WIDTH 2048
#define STATION_ORV32_ITB_WIDTH_IN_BYTE 256
#define STATION_ORV32_ITB_OFFSET 0x00000100
#define STATION_ORV32_ITB_ADDR 0x00000100
#define STATION_ORV32_REGFILE_WIDTH 1984
#define STATION_ORV32_REGFILE_WIDTH_IN_BYTE 248
#define STATION_ORV32_REGFILE_OFFSET 0x00000200
#define STATION_ORV32_REGFILE_ADDR 0x00000200
#define STATION_ORV32_LSU_TAG_WIDTH 1024
#define STATION_ORV32_LSU_TAG_WIDTH_IN_BYTE 128
#define STATION_ORV32_LSU_TAG_OFFSET 0x00004100
#define STATION_ORV32_LSU_TAG_ADDR 0x00004100
#define STATION_ORV32_ORV32_TOHOST_WIDTH 64
#define STATION_ORV32_ORV32_TOHOST_WIDTH_IN_BYTE 8
#define STATION_ORV32_ORV32_TOHOST_OFFSET 0x00000000
#define STATION_ORV32_ORV32_TOHOST_ADDR 0x00000000
#define STATION_ORV32_ORV32_FROMHOST_WIDTH 64
#define STATION_ORV32_ORV32_FROMHOST_WIDTH_IN_BYTE 8
#define STATION_ORV32_ORV32_FROMHOST_OFFSET 0x00000008
#define STATION_ORV32_ORV32_FROMHOST_ADDR 0x00000008
#define STATION_ORV32_S2B_CFG_RST_PC_WIDTH 64
#define STATION_ORV32_S2B_CFG_RST_PC_WIDTH_IN_BYTE 8
#define STATION_ORV32_S2B_CFG_RST_PC_OFFSET 0x00000010
#define STATION_ORV32_S2B_CFG_RST_PC_ADDR 0x00000010
#define STATION_ORV32_S2B_CFG_ITB_SEL_WIDTH 64
#define STATION_ORV32_S2B_CFG_ITB_SEL_WIDTH_IN_BYTE 8
#define STATION_ORV32_S2B_CFG_ITB_SEL_OFFSET 0x000002f8
#define STATION_ORV32_S2B_CFG_ITB_SEL_ADDR 0x000002f8
#define STATION_ORV32_B2S_ITB_LAST_PTR_WIDTH 64
#define STATION_ORV32_B2S_ITB_LAST_PTR_WIDTH_IN_BYTE 8
#define STATION_ORV32_B2S_ITB_LAST_PTR_OFFSET 0x00000018
#define STATION_ORV32_B2S_ITB_LAST_PTR_ADDR 0x00000018
#define STATION_ORV32_B2S_ITB_SIZE_WIDTH 64
#define STATION_ORV32_B2S_ITB_SIZE_WIDTH_IN_BYTE 8
#define STATION_ORV32_B2S_ITB_SIZE_OFFSET 0x00004180
#define STATION_ORV32_B2S_ITB_SIZE_ADDR 0x00004180
#define STATION_ORV32_S2B_BP_PC_0_WIDTH 64
#define STATION_ORV32_S2B_BP_PC_0_WIDTH_IN_BYTE 8
#define STATION_ORV32_S2B_BP_PC_0_OFFSET 0x00000020
#define STATION_ORV32_S2B_BP_PC_0_ADDR 0x00000020
#define STATION_ORV32_S2B_BP_PC_1_WIDTH 64
#define STATION_ORV32_S2B_BP_PC_1_WIDTH_IN_BYTE 8
#define STATION_ORV32_S2B_BP_PC_1_OFFSET 0x00000300
#define STATION_ORV32_S2B_BP_PC_1_ADDR 0x00000300
#define STATION_ORV32_S2B_BP_PC_2_WIDTH 64
#define STATION_ORV32_S2B_BP_PC_2_WIDTH_IN_BYTE 8
#define STATION_ORV32_S2B_BP_PC_2_OFFSET 0x00000028
#define STATION_ORV32_S2B_BP_PC_2_ADDR 0x00000028
#define STATION_ORV32_S2B_BP_PC_3_WIDTH 64
#define STATION_ORV32_S2B_BP_PC_3_WIDTH_IN_BYTE 8
#define STATION_ORV32_S2B_BP_PC_3_OFFSET 0x00018000
#define STATION_ORV32_S2B_BP_PC_3_ADDR 0x00018000
#define STATION_ORV32_S2B_BP_MEM_ADDR_0_WIDTH 64
#define STATION_ORV32_S2B_BP_MEM_ADDR_0_WIDTH_IN_BYTE 8
#define STATION_ORV32_S2B_BP_MEM_ADDR_0_OFFSET 0x00000030
#define STATION_ORV32_S2B_BP_MEM_ADDR_0_ADDR 0x00000030
#define STATION_ORV32_S2B_BP_MEM_ADDR_1_WIDTH 64
#define STATION_ORV32_S2B_BP_MEM_ADDR_1_WIDTH_IN_BYTE 8
#define STATION_ORV32_S2B_BP_MEM_ADDR_1_OFFSET 0x00000308
#define STATION_ORV32_S2B_BP_MEM_ADDR_1_ADDR 0x00000308
#define STATION_ORV32_S2B_BP_MEM_ADDR_2_WIDTH 64
#define STATION_ORV32_S2B_BP_MEM_ADDR_2_WIDTH_IN_BYTE 8
#define STATION_ORV32_S2B_BP_MEM_ADDR_2_OFFSET 0x00000038
#define STATION_ORV32_S2B_BP_MEM_ADDR_2_ADDR 0x00000038
#define STATION_ORV32_S2B_BP_MEM_ADDR_3_WIDTH 64
#define STATION_ORV32_S2B_BP_MEM_ADDR_3_WIDTH_IN_BYTE 8
#define STATION_ORV32_S2B_BP_MEM_ADDR_3_OFFSET 0x00004188
#define STATION_ORV32_S2B_BP_MEM_ADDR_3_ADDR 0x00004188
#define STATION_ORV32_CS2MA_EXCP_WIDTH 64
#define STATION_ORV32_CS2MA_EXCP_WIDTH_IN_BYTE 8
#define STATION_ORV32_CS2MA_EXCP_OFFSET 0x00000040
#define STATION_ORV32_CS2MA_EXCP_ADDR 0x00000040
#define STATION_ORV32_IF_PC_WIDTH 64
#define STATION_ORV32_IF_PC_WIDTH_IN_BYTE 8
#define STATION_ORV32_IF_PC_OFFSET 0x00000310
#define STATION_ORV32_IF_PC_ADDR 0x00000310
#define STATION_ORV32_ID_PC_WIDTH 64
#define STATION_ORV32_ID_PC_WIDTH_IN_BYTE 8
#define STATION_ORV32_ID_PC_OFFSET 0x00000048
#define STATION_ORV32_ID_PC_ADDR 0x00000048
#define STATION_ORV32_EX_PC_WIDTH 64
#define STATION_ORV32_EX_PC_WIDTH_IN_BYTE 8
#define STATION_ORV32_EX_PC_OFFSET 0x00028000
#define STATION_ORV32_EX_PC_ADDR 0x00028000
#define STATION_ORV32_MA_PC_WIDTH 64
#define STATION_ORV32_MA_PC_WIDTH_IN_BYTE 8
#define STATION_ORV32_MA_PC_OFFSET 0x00000050
#define STATION_ORV32_MA_PC_ADDR 0x00000050
#define STATION_ORV32_IF_STALL_CAUSE_WIDTH 64
#define STATION_ORV32_IF_STALL_CAUSE_WIDTH_IN_BYTE 8
#define STATION_ORV32_IF_STALL_CAUSE_OFFSET 0x00000318
#define STATION_ORV32_IF_STALL_CAUSE_ADDR 0x00000318
#define STATION_ORV32_ID_STALL_CAUSE_WIDTH 64
#define STATION_ORV32_ID_STALL_CAUSE_WIDTH_IN_BYTE 8
#define STATION_ORV32_ID_STALL_CAUSE_OFFSET 0x00000058
#define STATION_ORV32_ID_STALL_CAUSE_ADDR 0x00000058
#define STATION_ORV32_EX_STALL_CAUSE_WIDTH 64
#define STATION_ORV32_EX_STALL_CAUSE_WIDTH_IN_BYTE 8
#define STATION_ORV32_EX_STALL_CAUSE_OFFSET 0x00004190
#define STATION_ORV32_EX_STALL_CAUSE_ADDR 0x00004190
#define STATION_ORV32_MA_STALL_CAUSE_WIDTH 64
#define STATION_ORV32_MA_STALL_CAUSE_WIDTH_IN_BYTE 8
#define STATION_ORV32_MA_STALL_CAUSE_OFFSET 0x00000060
#define STATION_ORV32_MA_STALL_CAUSE_ADDR 0x00000060
#define STATION_ORV32_IF2ID_EXCP_PC_WIDTH 64
#define STATION_ORV32_IF2ID_EXCP_PC_WIDTH_IN_BYTE 8
#define STATION_ORV32_IF2ID_EXCP_PC_OFFSET 0x00000320
#define STATION_ORV32_IF2ID_EXCP_PC_ADDR 0x00000320
#define STATION_ORV32_ID2EX_EXCP_PC_WIDTH 64
#define STATION_ORV32_ID2EX_EXCP_PC_WIDTH_IN_BYTE 8
#define STATION_ORV32_ID2EX_EXCP_PC_OFFSET 0x00000068
#define STATION_ORV32_ID2EX_EXCP_PC_ADDR 0x00000068
#define STATION_ORV32_EX2MA_EXCP_PC_WIDTH 64
#define STATION_ORV32_EX2MA_EXCP_PC_WIDTH_IN_BYTE 8
#define STATION_ORV32_EX2MA_EXCP_PC_OFFSET 0x00018008
#define STATION_ORV32_EX2MA_EXCP_PC_ADDR 0x00018008
#define STATION_ORV32_MA2CS_EXCP_PC_WIDTH 64
#define STATION_ORV32_MA2CS_EXCP_PC_WIDTH_IN_BYTE 8
#define STATION_ORV32_MA2CS_EXCP_PC_OFFSET 0x00000070
#define STATION_ORV32_MA2CS_EXCP_PC_ADDR 0x00000070
#define STATION_ORV32_IF2ID_EXCP_CAUSE_WIDTH 64
#define STATION_ORV32_IF2ID_EXCP_CAUSE_WIDTH_IN_BYTE 8
#define STATION_ORV32_IF2ID_EXCP_CAUSE_OFFSET 0x00000328
#define STATION_ORV32_IF2ID_EXCP_CAUSE_ADDR 0x00000328
#define STATION_ORV32_ID2EX_EXCP_CAUSE_WIDTH 64
#define STATION_ORV32_ID2EX_EXCP_CAUSE_WIDTH_IN_BYTE 8
#define STATION_ORV32_ID2EX_EXCP_CAUSE_OFFSET 0x00000078
#define STATION_ORV32_ID2EX_EXCP_CAUSE_ADDR 0x00000078
#define STATION_ORV32_EX2MA_EXCP_CAUSE_WIDTH 64
#define STATION_ORV32_EX2MA_EXCP_CAUSE_WIDTH_IN_BYTE 8
#define STATION_ORV32_EX2MA_EXCP_CAUSE_OFFSET 0x00004198
#define STATION_ORV32_EX2MA_EXCP_CAUSE_ADDR 0x00004198
#define STATION_ORV32_MA2CS_EXCP_CAUSE_WIDTH 64
#define STATION_ORV32_MA2CS_EXCP_CAUSE_WIDTH_IN_BYTE 8
#define STATION_ORV32_MA2CS_EXCP_CAUSE_OFFSET 0x00000080
#define STATION_ORV32_MA2CS_EXCP_CAUSE_ADDR 0x00000080
#define STATION_ORV32_EX2DC_ADDR_WIDTH 64
#define STATION_ORV32_EX2DC_ADDR_WIDTH_IN_BYTE 8
#define STATION_ORV32_EX2DC_ADDR_OFFSET 0x00000330
#define STATION_ORV32_EX2DC_ADDR_ADDR 0x00000330
#define STATION_ORV32_EX2DC_WDATA_WIDTH 64
#define STATION_ORV32_EX2DC_WDATA_WIDTH_IN_BYTE 8
#define STATION_ORV32_EX2DC_WDATA_OFFSET 0x00000088
#define STATION_ORV32_EX2DC_WDATA_ADDR 0x00000088
#define STATION_ORV32_EX2DC_MASK_WIDTH 64
#define STATION_ORV32_EX2DC_MASK_WIDTH_IN_BYTE 8
#define STATION_ORV32_EX2DC_MASK_OFFSET 0x00028008
#define STATION_ORV32_EX2DC_MASK_ADDR 0x00028008
#define STATION_ORV32_EX2DC_REQ_TYPE_WIDTH 64
#define STATION_ORV32_EX2DC_REQ_TYPE_WIDTH_IN_BYTE 8
#define STATION_ORV32_EX2DC_REQ_TYPE_OFFSET 0x00000090
#define STATION_ORV32_EX2DC_REQ_TYPE_ADDR 0x00000090
#define STATION_ORV32_IF2IC_PC_WIDTH 64
#define STATION_ORV32_IF2IC_PC_WIDTH_IN_BYTE 8
#define STATION_ORV32_IF2IC_PC_OFFSET 0x00000338
#define STATION_ORV32_IF2IC_PC_ADDR 0x00000338
#define STATION_ORV32_PRIVILEGE_WIDTH 64
#define STATION_ORV32_PRIVILEGE_WIDTH_IN_BYTE 8
#define STATION_ORV32_PRIVILEGE_OFFSET 0x00000098
#define STATION_ORV32_PRIVILEGE_ADDR 0x00000098
#define STATION_ORV32_MCYCLE_WIDTH 64
#define STATION_ORV32_MCYCLE_WIDTH_IN_BYTE 8
#define STATION_ORV32_MCYCLE_OFFSET 0x000041a0
#define STATION_ORV32_MCYCLE_ADDR 0x000041a0
#define STATION_ORV32_MINSTRET_WIDTH 64
#define STATION_ORV32_MINSTRET_WIDTH_IN_BYTE 8
#define STATION_ORV32_MINSTRET_OFFSET 0x000000a0
#define STATION_ORV32_MINSTRET_ADDR 0x000000a0
#define STATION_ORV32_MSTATUS_WIDTH 64
#define STATION_ORV32_MSTATUS_WIDTH_IN_BYTE 8
#define STATION_ORV32_MSTATUS_OFFSET 0x00000340
#define STATION_ORV32_MSTATUS_ADDR 0x00000340
#define STATION_ORV32_MCAUSE_WIDTH 64
#define STATION_ORV32_MCAUSE_WIDTH_IN_BYTE 8
#define STATION_ORV32_MCAUSE_OFFSET 0x000000a8
#define STATION_ORV32_MCAUSE_ADDR 0x000000a8
#define STATION_ORV32_MEPC_WIDTH 64
#define STATION_ORV32_MEPC_WIDTH_IN_BYTE 8
#define STATION_ORV32_MEPC_OFFSET 0x00018010
#define STATION_ORV32_MEPC_ADDR 0x00018010
#define STATION_ORV32_MISA_WIDTH 64
#define STATION_ORV32_MISA_WIDTH_IN_BYTE 8
#define STATION_ORV32_MISA_OFFSET 0x000000b0
#define STATION_ORV32_MISA_ADDR 0x000000b0
#define STATION_ORV32_MTVAL_WIDTH 64
#define STATION_ORV32_MTVAL_WIDTH_IN_BYTE 8
#define STATION_ORV32_MTVAL_OFFSET 0x00000348
#define STATION_ORV32_MTVAL_ADDR 0x00000348
#define STATION_ORV32_MSCRATCH_WIDTH 64
#define STATION_ORV32_MSCRATCH_WIDTH_IN_BYTE 8
#define STATION_ORV32_MSCRATCH_OFFSET 0x000000b8
#define STATION_ORV32_MSCRATCH_ADDR 0x000000b8
#define STATION_ORV32_MTVEC_WIDTH 64
#define STATION_ORV32_MTVEC_WIDTH_IN_BYTE 8
#define STATION_ORV32_MTVEC_OFFSET 0x000041a8
#define STATION_ORV32_MTVEC_ADDR 0x000041a8
#define STATION_ORV32_MIE_WIDTH 64
#define STATION_ORV32_MIE_WIDTH_IN_BYTE 8
#define STATION_ORV32_MIE_OFFSET 0x000000c0
#define STATION_ORV32_MIE_ADDR 0x000000c0
#define STATION_ORV32_MIP_WIDTH 64
#define STATION_ORV32_MIP_WIDTH_IN_BYTE 8
#define STATION_ORV32_MIP_OFFSET 0x00000350
#define STATION_ORV32_MIP_ADDR 0x00000350
#define STATION_ORV32_MCOUNTEREN_WIDTH 64
#define STATION_ORV32_MCOUNTEREN_WIDTH_IN_BYTE 8
#define STATION_ORV32_MCOUNTEREN_OFFSET 0x000000c8
#define STATION_ORV32_MCOUNTEREN_ADDR 0x000000c8
#define STATION_ORV32_MCOUNTINHIBIT_WIDTH 64
#define STATION_ORV32_MCOUNTINHIBIT_WIDTH_IN_BYTE 8
#define STATION_ORV32_MCOUNTINHIBIT_OFFSET 0x00028010
#define STATION_ORV32_MCOUNTINHIBIT_ADDR 0x00028010
#define STATION_ORV32_PMPCFG0_WIDTH 64
#define STATION_ORV32_PMPCFG0_WIDTH_IN_BYTE 8
#define STATION_ORV32_PMPCFG0_OFFSET 0x000000d0
#define STATION_ORV32_PMPCFG0_ADDR 0x000000d0
#define STATION_ORV32_PMPCFG1_WIDTH 64
#define STATION_ORV32_PMPCFG1_WIDTH_IN_BYTE 8
#define STATION_ORV32_PMPCFG1_OFFSET 0x00000358
#define STATION_ORV32_PMPCFG1_ADDR 0x00000358
#define STATION_ORV32_PMPCFG2_WIDTH 64
#define STATION_ORV32_PMPCFG2_WIDTH_IN_BYTE 8
#define STATION_ORV32_PMPCFG2_OFFSET 0x000000d8
#define STATION_ORV32_PMPCFG2_ADDR 0x000000d8
#define STATION_ORV32_PMPCFG3_WIDTH 64
#define STATION_ORV32_PMPCFG3_WIDTH_IN_BYTE 8
#define STATION_ORV32_PMPCFG3_OFFSET 0x000041b0
#define STATION_ORV32_PMPCFG3_ADDR 0x000041b0
#define STATION_ORV32_PMPADDR0_WIDTH 64
#define STATION_ORV32_PMPADDR0_WIDTH_IN_BYTE 8
#define STATION_ORV32_PMPADDR0_OFFSET 0x000000e0
#define STATION_ORV32_PMPADDR0_ADDR 0x000000e0
#define STATION_ORV32_PMPADDR1_WIDTH 64
#define STATION_ORV32_PMPADDR1_WIDTH_IN_BYTE 8
#define STATION_ORV32_PMPADDR1_OFFSET 0x00000360
#define STATION_ORV32_PMPADDR1_ADDR 0x00000360
#define STATION_ORV32_PMPADDR2_WIDTH 64
#define STATION_ORV32_PMPADDR2_WIDTH_IN_BYTE 8
#define STATION_ORV32_PMPADDR2_OFFSET 0x000000e8
#define STATION_ORV32_PMPADDR2_ADDR 0x000000e8
#define STATION_ORV32_PMPADDR3_WIDTH 64
#define STATION_ORV32_PMPADDR3_WIDTH_IN_BYTE 8
#define STATION_ORV32_PMPADDR3_OFFSET 0x00018018
#define STATION_ORV32_PMPADDR3_ADDR 0x00018018
#define STATION_ORV32_PMPADDR4_WIDTH 64
#define STATION_ORV32_PMPADDR4_WIDTH_IN_BYTE 8
#define STATION_ORV32_PMPADDR4_OFFSET 0x000000f0
#define STATION_ORV32_PMPADDR4_ADDR 0x000000f0
#define STATION_ORV32_PMPADDR5_WIDTH 64
#define STATION_ORV32_PMPADDR5_WIDTH_IN_BYTE 8
#define STATION_ORV32_PMPADDR5_OFFSET 0x00000368
#define STATION_ORV32_PMPADDR5_ADDR 0x00000368
#define STATION_ORV32_PMPADDR6_WIDTH 64
#define STATION_ORV32_PMPADDR6_WIDTH_IN_BYTE 8
#define STATION_ORV32_PMPADDR6_OFFSET 0x000000f8
#define STATION_ORV32_PMPADDR6_ADDR 0x000000f8
#define STATION_ORV32_PMPADDR7_WIDTH 64
#define STATION_ORV32_PMPADDR7_WIDTH_IN_BYTE 8
#define STATION_ORV32_PMPADDR7_OFFSET 0x000041b8
#define STATION_ORV32_PMPADDR7_ADDR 0x000041b8
#define STATION_ORV32_PMPADDR8_WIDTH 64
#define STATION_ORV32_PMPADDR8_WIDTH_IN_BYTE 8
#define STATION_ORV32_PMPADDR8_OFFSET 0x00000370
#define STATION_ORV32_PMPADDR8_ADDR 0x00000370
#define STATION_ORV32_PMPADDR9_WIDTH 64
#define STATION_ORV32_PMPADDR9_WIDTH_IN_BYTE 8
#define STATION_ORV32_PMPADDR9_OFFSET 0x00028018
#define STATION_ORV32_PMPADDR9_ADDR 0x00028018
#define STATION_ORV32_PMPADDR10_WIDTH 64
#define STATION_ORV32_PMPADDR10_WIDTH_IN_BYTE 8
#define STATION_ORV32_PMPADDR10_OFFSET 0x00000378
#define STATION_ORV32_PMPADDR10_ADDR 0x00000378
#define STATION_ORV32_PMPADDR11_WIDTH 64
#define STATION_ORV32_PMPADDR11_WIDTH_IN_BYTE 8
#define STATION_ORV32_PMPADDR11_OFFSET 0x000041c0
#define STATION_ORV32_PMPADDR11_ADDR 0x000041c0
#define STATION_ORV32_PMPADDR12_WIDTH 64
#define STATION_ORV32_PMPADDR12_WIDTH_IN_BYTE 8
#define STATION_ORV32_PMPADDR12_OFFSET 0x00000380
#define STATION_ORV32_PMPADDR12_ADDR 0x00000380
#define STATION_ORV32_PMPADDR13_WIDTH 64
#define STATION_ORV32_PMPADDR13_WIDTH_IN_BYTE 8
#define STATION_ORV32_PMPADDR13_OFFSET 0x00018020
#define STATION_ORV32_PMPADDR13_ADDR 0x00018020
#define STATION_ORV32_PMPADDR14_WIDTH 64
#define STATION_ORV32_PMPADDR14_WIDTH_IN_BYTE 8
#define STATION_ORV32_PMPADDR14_OFFSET 0x00000388
#define STATION_ORV32_PMPADDR14_ADDR 0x00000388
#define STATION_ORV32_PMPADDR15_WIDTH 64
#define STATION_ORV32_PMPADDR15_WIDTH_IN_BYTE 8
#define STATION_ORV32_PMPADDR15_OFFSET 0x000041c8
#define STATION_ORV32_PMPADDR15_ADDR 0x000041c8
#define STATION_ORV32_HPMCOUNTER_3_WIDTH 64
#define STATION_ORV32_HPMCOUNTER_3_WIDTH_IN_BYTE 8
#define STATION_ORV32_HPMCOUNTER_3_OFFSET 0x00000390
#define STATION_ORV32_HPMCOUNTER_3_ADDR 0x00000390
#define STATION_ORV32_HPMCOUNTER_4_WIDTH 64
#define STATION_ORV32_HPMCOUNTER_4_WIDTH_IN_BYTE 8
#define STATION_ORV32_HPMCOUNTER_4_OFFSET 0x00028020
#define STATION_ORV32_HPMCOUNTER_4_ADDR 0x00028020
#define STATION_ORV32_HPMCOUNTER_5_WIDTH 64
#define STATION_ORV32_HPMCOUNTER_5_WIDTH_IN_BYTE 8
#define STATION_ORV32_HPMCOUNTER_5_OFFSET 0x00000398
#define STATION_ORV32_HPMCOUNTER_5_ADDR 0x00000398
#define STATION_ORV32_HPMCOUNTER_6_WIDTH 64
#define STATION_ORV32_HPMCOUNTER_6_WIDTH_IN_BYTE 8
#define STATION_ORV32_HPMCOUNTER_6_OFFSET 0x000041d0
#define STATION_ORV32_HPMCOUNTER_6_ADDR 0x000041d0
#define STATION_ORV32_HPMCOUNTER_7_WIDTH 64
#define STATION_ORV32_HPMCOUNTER_7_WIDTH_IN_BYTE 8
#define STATION_ORV32_HPMCOUNTER_7_OFFSET 0x000003a0
#define STATION_ORV32_HPMCOUNTER_7_ADDR 0x000003a0
#define STATION_ORV32_HPMCOUNTER_8_WIDTH 64
#define STATION_ORV32_HPMCOUNTER_8_WIDTH_IN_BYTE 8
#define STATION_ORV32_HPMCOUNTER_8_OFFSET 0x00018028
#define STATION_ORV32_HPMCOUNTER_8_ADDR 0x00018028
#define STATION_ORV32_HPMCOUNTER_9_WIDTH 64
#define STATION_ORV32_HPMCOUNTER_9_WIDTH_IN_BYTE 8
#define STATION_ORV32_HPMCOUNTER_9_OFFSET 0x000003a8
#define STATION_ORV32_HPMCOUNTER_9_ADDR 0x000003a8
#define STATION_ORV32_HPMCOUNTER_10_WIDTH 64
#define STATION_ORV32_HPMCOUNTER_10_WIDTH_IN_BYTE 8
#define STATION_ORV32_HPMCOUNTER_10_OFFSET 0x000041d8
#define STATION_ORV32_HPMCOUNTER_10_ADDR 0x000041d8
#define STATION_ORV32_HPMCOUNTER_11_WIDTH 64
#define STATION_ORV32_HPMCOUNTER_11_WIDTH_IN_BYTE 8
#define STATION_ORV32_HPMCOUNTER_11_OFFSET 0x000003b0
#define STATION_ORV32_HPMCOUNTER_11_ADDR 0x000003b0
#define STATION_ORV32_S2B_CFG_LFSR_SEED_WIDTH 6
#define STATION_ORV32_S2B_CFG_LFSR_SEED_WIDTH_IN_BYTE 1
#define STATION_ORV32_S2B_CFG_LFSR_SEED_OFFSET 0x00028028
#define STATION_ORV32_S2B_CFG_LFSR_SEED_ADDR 0x00028028
#define STATION_ORV32_S2B_CFG_PREFETCH_TRIGGER_WIDTH 4
#define STATION_ORV32_S2B_CFG_PREFETCH_TRIGGER_WIDTH_IN_BYTE 1
#define STATION_ORV32_S2B_CFG_PREFETCH_TRIGGER_OFFSET 0x000003b8
#define STATION_ORV32_S2B_CFG_PREFETCH_TRIGGER_ADDR 0x000003b8
#define STATION_ORV32_S2B_CFG_NUM_FETCH_LINES_WIDTH 4
#define STATION_ORV32_S2B_CFG_NUM_FETCH_LINES_WIDTH_IN_BYTE 1
#define STATION_ORV32_S2B_CFG_NUM_FETCH_LINES_OFFSET 0x000041e0
#define STATION_ORV32_S2B_CFG_NUM_FETCH_LINES_ADDR 0x000041e0
#define STATION_ORV32_B2S_MEM_BP_MATCH_WIDTH 4
#define STATION_ORV32_B2S_MEM_BP_MATCH_WIDTH_IN_BYTE 1
#define STATION_ORV32_B2S_MEM_BP_MATCH_OFFSET 0x000003c0
#define STATION_ORV32_B2S_MEM_BP_MATCH_ADDR 0x000003c0
#define STATION_ORV32_B2S_PC_BP_MATCH_WIDTH 4
#define STATION_ORV32_B2S_PC_BP_MATCH_WIDTH_IN_BYTE 1
#define STATION_ORV32_B2S_PC_BP_MATCH_OFFSET 0x00018030
#define STATION_ORV32_B2S_PC_BP_MATCH_ADDR 0x00018030
#define STATION_ORV32_S2B_BP_MEM_CFG_0_WIDTH 2
#define STATION_ORV32_S2B_BP_MEM_CFG_0_WIDTH_IN_BYTE 1
#define STATION_ORV32_S2B_BP_MEM_CFG_0_OFFSET 0x000003c8
#define STATION_ORV32_S2B_BP_MEM_CFG_0_ADDR 0x000003c8
#define STATION_ORV32_S2B_BP_MEM_CFG_1_WIDTH 2
#define STATION_ORV32_S2B_BP_MEM_CFG_1_WIDTH_IN_BYTE 1
#define STATION_ORV32_S2B_BP_MEM_CFG_1_OFFSET 0x000041e8
#define STATION_ORV32_S2B_BP_MEM_CFG_1_ADDR 0x000041e8
#define STATION_ORV32_S2B_BP_MEM_CFG_2_WIDTH 2
#define STATION_ORV32_S2B_BP_MEM_CFG_2_WIDTH_IN_BYTE 1
#define STATION_ORV32_S2B_BP_MEM_CFG_2_OFFSET 0x000003d0
#define STATION_ORV32_S2B_BP_MEM_CFG_2_ADDR 0x000003d0
#define STATION_ORV32_S2B_BP_MEM_CFG_3_WIDTH 2
#define STATION_ORV32_S2B_BP_MEM_CFG_3_WIDTH_IN_BYTE 1
#define STATION_ORV32_S2B_BP_MEM_CFG_3_OFFSET 0x00028030
#define STATION_ORV32_S2B_BP_MEM_CFG_3_ADDR 0x00028030
#define STATION_ORV32_S2B_EARLY_RSTN_WIDTH 1
#define STATION_ORV32_S2B_EARLY_RSTN_WIDTH_IN_BYTE 1
#define STATION_ORV32_S2B_EARLY_RSTN_OFFSET 0x000003d8
#define STATION_ORV32_S2B_EARLY_RSTN_ADDR 0x000003d8
#define STATION_ORV32_S2B_SOFTWARE_INT_WIDTH 1
#define STATION_ORV32_S2B_SOFTWARE_INT_WIDTH_IN_BYTE 1
#define STATION_ORV32_S2B_SOFTWARE_INT_OFFSET 0x000041f0
#define STATION_ORV32_S2B_SOFTWARE_INT_ADDR 0x000041f0
#define STATION_ORV32_S2B_TIMER_INT_WIDTH 1
#define STATION_ORV32_S2B_TIMER_INT_WIDTH_IN_BYTE 1
#define STATION_ORV32_S2B_TIMER_INT_OFFSET 0x000003e0
#define STATION_ORV32_S2B_TIMER_INT_ADDR 0x000003e0
#define STATION_ORV32_S2B_EXT_EVENT_WIDTH 1
#define STATION_ORV32_S2B_EXT_EVENT_WIDTH_IN_BYTE 1
#define STATION_ORV32_S2B_EXT_EVENT_OFFSET 0x00018038
#define STATION_ORV32_S2B_EXT_EVENT_ADDR 0x00018038
#define STATION_ORV32_S2B_DEBUG_STALL_WIDTH 1
#define STATION_ORV32_S2B_DEBUG_STALL_WIDTH_IN_BYTE 1
#define STATION_ORV32_S2B_DEBUG_STALL_OFFSET 0x000003e8
#define STATION_ORV32_S2B_DEBUG_STALL_ADDR 0x000003e8
#define STATION_ORV32_B2S_DEBUG_STALL_OUT_WIDTH 1
#define STATION_ORV32_B2S_DEBUG_STALL_OUT_WIDTH_IN_BYTE 1
#define STATION_ORV32_B2S_DEBUG_STALL_OUT_OFFSET 0x000041f8
#define STATION_ORV32_B2S_DEBUG_STALL_OUT_ADDR 0x000041f8
#define STATION_ORV32_S2B_DEBUG_RESUME_WIDTH 1
#define STATION_ORV32_S2B_DEBUG_RESUME_WIDTH_IN_BYTE 1
#define STATION_ORV32_S2B_DEBUG_RESUME_OFFSET 0x000003f0
#define STATION_ORV32_S2B_DEBUG_RESUME_ADDR 0x000003f0
#define STATION_ORV32_S2B_CFG_ITB_EN_WIDTH 1
#define STATION_ORV32_S2B_CFG_ITB_EN_WIDTH_IN_BYTE 1
#define STATION_ORV32_S2B_CFG_ITB_EN_OFFSET 0x00028038
#define STATION_ORV32_S2B_CFG_ITB_EN_ADDR 0x00028038
#define STATION_ORV32_S2B_CFG_ITB_WRAP_AROUND_WIDTH 1
#define STATION_ORV32_S2B_CFG_ITB_WRAP_AROUND_WIDTH_IN_BYTE 1
#define STATION_ORV32_S2B_CFG_ITB_WRAP_AROUND_OFFSET 0x000003f8
#define STATION_ORV32_S2B_CFG_ITB_WRAP_AROUND_ADDR 0x000003f8
#define STATION_ORV32_S2B_CFG_EN_HPMCOUNTER_WIDTH 1
#define STATION_ORV32_S2B_CFG_EN_HPMCOUNTER_WIDTH_IN_BYTE 1
#define STATION_ORV32_S2B_CFG_EN_HPMCOUNTER_OFFSET 0x00004200
#define STATION_ORV32_S2B_CFG_EN_HPMCOUNTER_ADDR 0x00004200
#define STATION_ORV32_S2B_CFG_BYPASS_IC_WIDTH 1
#define STATION_ORV32_S2B_CFG_BYPASS_IC_WIDTH_IN_BYTE 1
#define STATION_ORV32_S2B_CFG_BYPASS_IC_OFFSET 0x00000400
#define STATION_ORV32_S2B_CFG_BYPASS_IC_ADDR 0x00000400
#define STATION_ORV32_S2B_EN_BP_PC_0_WIDTH 1
#define STATION_ORV32_S2B_EN_BP_PC_0_WIDTH_IN_BYTE 1
#define STATION_ORV32_S2B_EN_BP_PC_0_OFFSET 0x00018040
#define STATION_ORV32_S2B_EN_BP_PC_0_ADDR 0x00018040
#define STATION_ORV32_S2B_EN_BP_PC_1_WIDTH 1
#define STATION_ORV32_S2B_EN_BP_PC_1_WIDTH_IN_BYTE 1
#define STATION_ORV32_S2B_EN_BP_PC_1_OFFSET 0x00000408
#define STATION_ORV32_S2B_EN_BP_PC_1_ADDR 0x00000408
#define STATION_ORV32_S2B_EN_BP_PC_2_WIDTH 1
#define STATION_ORV32_S2B_EN_BP_PC_2_WIDTH_IN_BYTE 1
#define STATION_ORV32_S2B_EN_BP_PC_2_OFFSET 0x00004208
#define STATION_ORV32_S2B_EN_BP_PC_2_ADDR 0x00004208
#define STATION_ORV32_S2B_EN_BP_PC_3_WIDTH 1
#define STATION_ORV32_S2B_EN_BP_PC_3_WIDTH_IN_BYTE 1
#define STATION_ORV32_S2B_EN_BP_PC_3_OFFSET 0x00000410
#define STATION_ORV32_S2B_EN_BP_PC_3_ADDR 0x00000410
#define STATION_ORV32_DEBUG_INFO_ENABLE_WIDTH 1
#define STATION_ORV32_DEBUG_INFO_ENABLE_WIDTH_IN_BYTE 1
#define STATION_ORV32_DEBUG_INFO_ENABLE_OFFSET 0x00028040
#define STATION_ORV32_DEBUG_INFO_ENABLE_ADDR 0x00028040
#define STATION_ORV32_IF_STALL_WIDTH 1
#define STATION_ORV32_IF_STALL_WIDTH_IN_BYTE 1
#define STATION_ORV32_IF_STALL_OFFSET 0x00000418
#define STATION_ORV32_IF_STALL_ADDR 0x00000418
#define STATION_ORV32_IF_KILL_WIDTH 1
#define STATION_ORV32_IF_KILL_WIDTH_IN_BYTE 1
#define STATION_ORV32_IF_KILL_OFFSET 0x00004210
#define STATION_ORV32_IF_KILL_ADDR 0x00004210
#define STATION_ORV32_IF_VALID_WIDTH 1
#define STATION_ORV32_IF_VALID_WIDTH_IN_BYTE 1
#define STATION_ORV32_IF_VALID_OFFSET 0x00000420
#define STATION_ORV32_IF_VALID_ADDR 0x00000420
#define STATION_ORV32_IF_READY_WIDTH 1
#define STATION_ORV32_IF_READY_WIDTH_IN_BYTE 1
#define STATION_ORV32_IF_READY_OFFSET 0x00018048
#define STATION_ORV32_IF_READY_ADDR 0x00018048
#define STATION_ORV32_ID_STALL_WIDTH 1
#define STATION_ORV32_ID_STALL_WIDTH_IN_BYTE 1
#define STATION_ORV32_ID_STALL_OFFSET 0x00000428
#define STATION_ORV32_ID_STALL_ADDR 0x00000428
#define STATION_ORV32_ID_KILL_WIDTH 1
#define STATION_ORV32_ID_KILL_WIDTH_IN_BYTE 1
#define STATION_ORV32_ID_KILL_OFFSET 0x00004218
#define STATION_ORV32_ID_KILL_ADDR 0x00004218
#define STATION_ORV32_ID_VALID_WIDTH 1
#define STATION_ORV32_ID_VALID_WIDTH_IN_BYTE 1
#define STATION_ORV32_ID_VALID_OFFSET 0x00000430
#define STATION_ORV32_ID_VALID_ADDR 0x00000430
#define STATION_ORV32_ID_READY_WIDTH 1
#define STATION_ORV32_ID_READY_WIDTH_IN_BYTE 1
#define STATION_ORV32_ID_READY_OFFSET 0x00028048
#define STATION_ORV32_ID_READY_ADDR 0x00028048
#define STATION_ORV32_EX_STALL_WIDTH 1
#define STATION_ORV32_EX_STALL_WIDTH_IN_BYTE 1
#define STATION_ORV32_EX_STALL_OFFSET 0x00000438
#define STATION_ORV32_EX_STALL_ADDR 0x00000438
#define STATION_ORV32_EX_KILL_WIDTH 1
#define STATION_ORV32_EX_KILL_WIDTH_IN_BYTE 1
#define STATION_ORV32_EX_KILL_OFFSET 0x00004220
#define STATION_ORV32_EX_KILL_ADDR 0x00004220
#define STATION_ORV32_EX_VALID_WIDTH 1
#define STATION_ORV32_EX_VALID_WIDTH_IN_BYTE 1
#define STATION_ORV32_EX_VALID_OFFSET 0x00000440
#define STATION_ORV32_EX_VALID_ADDR 0x00000440
#define STATION_ORV32_EX_READY_WIDTH 1
#define STATION_ORV32_EX_READY_WIDTH_IN_BYTE 1
#define STATION_ORV32_EX_READY_OFFSET 0x00018050
#define STATION_ORV32_EX_READY_ADDR 0x00018050
#define STATION_ORV32_MA_STALL_WIDTH 1
#define STATION_ORV32_MA_STALL_WIDTH_IN_BYTE 1
#define STATION_ORV32_MA_STALL_OFFSET 0x00000448
#define STATION_ORV32_MA_STALL_ADDR 0x00000448
#define STATION_ORV32_PIPELINE_STABLE_STALL_OUT_WIDTH 1
#define STATION_ORV32_PIPELINE_STABLE_STALL_OUT_WIDTH_IN_BYTE 1
#define STATION_ORV32_PIPELINE_STABLE_STALL_OUT_OFFSET 0x00004228
#define STATION_ORV32_PIPELINE_STABLE_STALL_OUT_ADDR 0x00004228
#define STATION_ORV32_MA_KILL_WIDTH 1
#define STATION_ORV32_MA_KILL_WIDTH_IN_BYTE 1
#define STATION_ORV32_MA_KILL_OFFSET 0x00000450
#define STATION_ORV32_MA_KILL_ADDR 0x00000450
#define STATION_ORV32_MA_VALID_WIDTH 1
#define STATION_ORV32_MA_VALID_WIDTH_IN_BYTE 1
#define STATION_ORV32_MA_VALID_OFFSET 0x00028050
#define STATION_ORV32_MA_VALID_ADDR 0x00028050
#define STATION_ORV32_MA_READY_WIDTH 1
#define STATION_ORV32_MA_READY_WIDTH_IN_BYTE 1
#define STATION_ORV32_MA_READY_OFFSET 0x00000458
#define STATION_ORV32_MA_READY_ADDR 0x00000458
#define STATION_ORV32_WB_VALID_WIDTH 1
#define STATION_ORV32_WB_VALID_WIDTH_IN_BYTE 1
#define STATION_ORV32_WB_VALID_OFFSET 0x00004230
#define STATION_ORV32_WB_VALID_ADDR 0x00004230
#define STATION_ORV32_WB_READY_WIDTH 1
#define STATION_ORV32_WB_READY_WIDTH_IN_BYTE 1
#define STATION_ORV32_WB_READY_OFFSET 0x00000460
#define STATION_ORV32_WB_READY_ADDR 0x00000460
#define STATION_ORV32_CS2IF_KILL_WIDTH 1
#define STATION_ORV32_CS2IF_KILL_WIDTH_IN_BYTE 1
#define STATION_ORV32_CS2IF_KILL_OFFSET 0x00018058
#define STATION_ORV32_CS2IF_KILL_ADDR 0x00018058
#define STATION_ORV32_CS2ID_KILL_WIDTH 1
#define STATION_ORV32_CS2ID_KILL_WIDTH_IN_BYTE 1
#define STATION_ORV32_CS2ID_KILL_OFFSET 0x00000468
#define STATION_ORV32_CS2ID_KILL_ADDR 0x00000468
#define STATION_ORV32_CS2EX_KILL_WIDTH 1
#define STATION_ORV32_CS2EX_KILL_WIDTH_IN_BYTE 1
#define STATION_ORV32_CS2EX_KILL_OFFSET 0x00004238
#define STATION_ORV32_CS2EX_KILL_ADDR 0x00004238
#define STATION_ORV32_CS2MA_KILL_WIDTH 1
#define STATION_ORV32_CS2MA_KILL_WIDTH_IN_BYTE 1
#define STATION_ORV32_CS2MA_KILL_OFFSET 0x00000470
#define STATION_ORV32_CS2MA_KILL_ADDR 0x00000470
#define STATION_ORV32_MA2IF_NPC_VALID_WIDTH 1
#define STATION_ORV32_MA2IF_NPC_VALID_WIDTH_IN_BYTE 1
#define STATION_ORV32_MA2IF_NPC_VALID_OFFSET 0x00028058
#define STATION_ORV32_MA2IF_NPC_VALID_ADDR 0x00028058
#define STATION_ORV32_EX2IF_KILL_WIDTH 1
#define STATION_ORV32_EX2IF_KILL_WIDTH_IN_BYTE 1
#define STATION_ORV32_EX2IF_KILL_OFFSET 0x00000478
#define STATION_ORV32_EX2IF_KILL_ADDR 0x00000478
#define STATION_ORV32_EX2ID_KILL_WIDTH 1
#define STATION_ORV32_EX2ID_KILL_WIDTH_IN_BYTE 1
#define STATION_ORV32_EX2ID_KILL_OFFSET 0x00004240
#define STATION_ORV32_EX2ID_KILL_ADDR 0x00004240
#define STATION_ORV32_BRANCH_SOLVED_WIDTH 1
#define STATION_ORV32_BRANCH_SOLVED_WIDTH_IN_BYTE 1
#define STATION_ORV32_BRANCH_SOLVED_OFFSET 0x00000480
#define STATION_ORV32_BRANCH_SOLVED_ADDR 0x00000480
#define STATION_ORV32_IS_WFE_WIDTH 1
#define STATION_ORV32_IS_WFE_WIDTH_IN_BYTE 1
#define STATION_ORV32_IS_WFE_OFFSET 0x00018060
#define STATION_ORV32_IS_WFE_ADDR 0x00018060
#define STATION_ORV32_IF2ID_EXCP_VALID_WIDTH 1
#define STATION_ORV32_IF2ID_EXCP_VALID_WIDTH_IN_BYTE 1
#define STATION_ORV32_IF2ID_EXCP_VALID_OFFSET 0x00000488
#define STATION_ORV32_IF2ID_EXCP_VALID_ADDR 0x00000488
#define STATION_ORV32_ID2EX_EXCP_VALID_WIDTH 1
#define STATION_ORV32_ID2EX_EXCP_VALID_WIDTH_IN_BYTE 1
#define STATION_ORV32_ID2EX_EXCP_VALID_OFFSET 0x00004248
#define STATION_ORV32_ID2EX_EXCP_VALID_ADDR 0x00004248
#define STATION_ORV32_EX2MA_EXCP_VALID_WIDTH 1
#define STATION_ORV32_EX2MA_EXCP_VALID_WIDTH_IN_BYTE 1
#define STATION_ORV32_EX2MA_EXCP_VALID_OFFSET 0x00000490
#define STATION_ORV32_EX2MA_EXCP_VALID_ADDR 0x00000490
#define STATION_ORV32_MA2CS_EXCP_VALID_WIDTH 1
#define STATION_ORV32_MA2CS_EXCP_VALID_WIDTH_IN_BYTE 1
#define STATION_ORV32_MA2CS_EXCP_VALID_OFFSET 0x00028060
#define STATION_ORV32_MA2CS_EXCP_VALID_ADDR 0x00028060


#ifdef USE_STATION_ENUM_ARRAY
enum station_orv32_addr_enum {
  station_orv32_ic_data_way_0_addr_enum = 0x00010000,
  station_orv32_ic_data_way_1_addr_enum = 0x00020000,
  station_orv32_ic_tag_way_0_addr_enum = 0x00003000,
  station_orv32_ic_tag_way_1_addr_enum = 0x00003800,
  station_orv32_lsu_data_addr_enum = 0x00004000,
  station_orv32_itb_addr_enum = 0x00000100,
  station_orv32_regfile_addr_enum = 0x00000200,
  station_orv32_lsu_tag_addr_enum = 0x00004100,
  station_orv32_orv32_tohost_addr_enum = 0x00000000,
  station_orv32_orv32_fromhost_addr_enum = 0x00000008,
  station_orv32_s2b_cfg_rst_pc_addr_enum = 0x00000010,
  station_orv32_s2b_cfg_itb_sel_addr_enum = 0x000002f8,
  station_orv32_b2s_itb_last_ptr_addr_enum = 0x00000018,
  station_orv32_b2s_itb_size_addr_enum = 0x00004180,
  station_orv32_s2b_bp_pc_0_addr_enum = 0x00000020,
  station_orv32_s2b_bp_pc_1_addr_enum = 0x00000300,
  station_orv32_s2b_bp_pc_2_addr_enum = 0x00000028,
  station_orv32_s2b_bp_pc_3_addr_enum = 0x00018000,
  station_orv32_s2b_bp_mem_addr_0_addr_enum = 0x00000030,
  station_orv32_s2b_bp_mem_addr_1_addr_enum = 0x00000308,
  station_orv32_s2b_bp_mem_addr_2_addr_enum = 0x00000038,
  station_orv32_s2b_bp_mem_addr_3_addr_enum = 0x00004188,
  station_orv32_cs2ma_excp_addr_enum = 0x00000040,
  station_orv32_if_pc_addr_enum = 0x00000310,
  station_orv32_id_pc_addr_enum = 0x00000048,
  station_orv32_ex_pc_addr_enum = 0x00028000,
  station_orv32_ma_pc_addr_enum = 0x00000050,
  station_orv32_if_stall_cause_addr_enum = 0x00000318,
  station_orv32_id_stall_cause_addr_enum = 0x00000058,
  station_orv32_ex_stall_cause_addr_enum = 0x00004190,
  station_orv32_ma_stall_cause_addr_enum = 0x00000060,
  station_orv32_if2id_excp_pc_addr_enum = 0x00000320,
  station_orv32_id2ex_excp_pc_addr_enum = 0x00000068,
  station_orv32_ex2ma_excp_pc_addr_enum = 0x00018008,
  station_orv32_ma2cs_excp_pc_addr_enum = 0x00000070,
  station_orv32_if2id_excp_cause_addr_enum = 0x00000328,
  station_orv32_id2ex_excp_cause_addr_enum = 0x00000078,
  station_orv32_ex2ma_excp_cause_addr_enum = 0x00004198,
  station_orv32_ma2cs_excp_cause_addr_enum = 0x00000080,
  station_orv32_ex2dc_addr_addr_enum = 0x00000330,
  station_orv32_ex2dc_wdata_addr_enum = 0x00000088,
  station_orv32_ex2dc_mask_addr_enum = 0x00028008,
  station_orv32_ex2dc_req_type_addr_enum = 0x00000090,
  station_orv32_if2ic_pc_addr_enum = 0x00000338,
  station_orv32_privilege_addr_enum = 0x00000098,
  station_orv32_mcycle_addr_enum = 0x000041a0,
  station_orv32_minstret_addr_enum = 0x000000a0,
  station_orv32_mstatus_addr_enum = 0x00000340,
  station_orv32_mcause_addr_enum = 0x000000a8,
  station_orv32_mepc_addr_enum = 0x00018010,
  station_orv32_misa_addr_enum = 0x000000b0,
  station_orv32_mtval_addr_enum = 0x00000348,
  station_orv32_mscratch_addr_enum = 0x000000b8,
  station_orv32_mtvec_addr_enum = 0x000041a8,
  station_orv32_mie_addr_enum = 0x000000c0,
  station_orv32_mip_addr_enum = 0x00000350,
  station_orv32_mcounteren_addr_enum = 0x000000c8,
  station_orv32_mcountinhibit_addr_enum = 0x00028010,
  station_orv32_pmpcfg0_addr_enum = 0x000000d0,
  station_orv32_pmpcfg1_addr_enum = 0x00000358,
  station_orv32_pmpcfg2_addr_enum = 0x000000d8,
  station_orv32_pmpcfg3_addr_enum = 0x000041b0,
  station_orv32_pmpaddr0_addr_enum = 0x000000e0,
  station_orv32_pmpaddr1_addr_enum = 0x00000360,
  station_orv32_pmpaddr2_addr_enum = 0x000000e8,
  station_orv32_pmpaddr3_addr_enum = 0x00018018,
  station_orv32_pmpaddr4_addr_enum = 0x000000f0,
  station_orv32_pmpaddr5_addr_enum = 0x00000368,
  station_orv32_pmpaddr6_addr_enum = 0x000000f8,
  station_orv32_pmpaddr7_addr_enum = 0x000041b8,
  station_orv32_pmpaddr8_addr_enum = 0x00000370,
  station_orv32_pmpaddr9_addr_enum = 0x00028018,
  station_orv32_pmpaddr10_addr_enum = 0x00000378,
  station_orv32_pmpaddr11_addr_enum = 0x000041c0,
  station_orv32_pmpaddr12_addr_enum = 0x00000380,
  station_orv32_pmpaddr13_addr_enum = 0x00018020,
  station_orv32_pmpaddr14_addr_enum = 0x00000388,
  station_orv32_pmpaddr15_addr_enum = 0x000041c8,
  station_orv32_hpmcounter_3_addr_enum = 0x00000390,
  station_orv32_hpmcounter_4_addr_enum = 0x00028020,
  station_orv32_hpmcounter_5_addr_enum = 0x00000398,
  station_orv32_hpmcounter_6_addr_enum = 0x000041d0,
  station_orv32_hpmcounter_7_addr_enum = 0x000003a0,
  station_orv32_hpmcounter_8_addr_enum = 0x00018028,
  station_orv32_hpmcounter_9_addr_enum = 0x000003a8,
  station_orv32_hpmcounter_10_addr_enum = 0x000041d8,
  station_orv32_hpmcounter_11_addr_enum = 0x000003b0,
  station_orv32_s2b_cfg_lfsr_seed_addr_enum = 0x00028028,
  station_orv32_s2b_cfg_prefetch_trigger_addr_enum = 0x000003b8,
  station_orv32_s2b_cfg_num_fetch_lines_addr_enum = 0x000041e0,
  station_orv32_b2s_mem_bp_match_addr_enum = 0x000003c0,
  station_orv32_b2s_pc_bp_match_addr_enum = 0x00018030,
  station_orv32_s2b_bp_mem_cfg_0_addr_enum = 0x000003c8,
  station_orv32_s2b_bp_mem_cfg_1_addr_enum = 0x000041e8,
  station_orv32_s2b_bp_mem_cfg_2_addr_enum = 0x000003d0,
  station_orv32_s2b_bp_mem_cfg_3_addr_enum = 0x00028030,
  station_orv32_s2b_early_rstn_addr_enum = 0x000003d8,
  station_orv32_s2b_software_int_addr_enum = 0x000041f0,
  station_orv32_s2b_timer_int_addr_enum = 0x000003e0,
  station_orv32_s2b_ext_event_addr_enum = 0x00018038,
  station_orv32_s2b_debug_stall_addr_enum = 0x000003e8,
  station_orv32_b2s_debug_stall_out_addr_enum = 0x000041f8,
  station_orv32_s2b_debug_resume_addr_enum = 0x000003f0,
  station_orv32_s2b_cfg_itb_en_addr_enum = 0x00028038,
  station_orv32_s2b_cfg_itb_wrap_around_addr_enum = 0x000003f8,
  station_orv32_s2b_cfg_en_hpmcounter_addr_enum = 0x00004200,
  station_orv32_s2b_cfg_bypass_ic_addr_enum = 0x00000400,
  station_orv32_s2b_en_bp_pc_0_addr_enum = 0x00018040,
  station_orv32_s2b_en_bp_pc_1_addr_enum = 0x00000408,
  station_orv32_s2b_en_bp_pc_2_addr_enum = 0x00004208,
  station_orv32_s2b_en_bp_pc_3_addr_enum = 0x00000410,
  station_orv32_debug_info_enable_addr_enum = 0x00028040,
  station_orv32_if_stall_addr_enum = 0x00000418,
  station_orv32_if_kill_addr_enum = 0x00004210,
  station_orv32_if_valid_addr_enum = 0x00000420,
  station_orv32_if_ready_addr_enum = 0x00018048,
  station_orv32_id_stall_addr_enum = 0x00000428,
  station_orv32_id_kill_addr_enum = 0x00004218,
  station_orv32_id_valid_addr_enum = 0x00000430,
  station_orv32_id_ready_addr_enum = 0x00028048,
  station_orv32_ex_stall_addr_enum = 0x00000438,
  station_orv32_ex_kill_addr_enum = 0x00004220,
  station_orv32_ex_valid_addr_enum = 0x00000440,
  station_orv32_ex_ready_addr_enum = 0x00018050,
  station_orv32_ma_stall_addr_enum = 0x00000448,
  station_orv32_pipeline_stable_stall_out_addr_enum = 0x00004228,
  station_orv32_ma_kill_addr_enum = 0x00000450,
  station_orv32_ma_valid_addr_enum = 0x00028050,
  station_orv32_ma_ready_addr_enum = 0x00000458,
  station_orv32_wb_valid_addr_enum = 0x00004230,
  station_orv32_wb_ready_addr_enum = 0x00000460,
  station_orv32_cs2if_kill_addr_enum = 0x00018058,
  station_orv32_cs2id_kill_addr_enum = 0x00000468,
  station_orv32_cs2ex_kill_addr_enum = 0x00004238,
  station_orv32_cs2ma_kill_addr_enum = 0x00000470,
  station_orv32_ma2if_npc_valid_addr_enum = 0x00028058,
  station_orv32_ex2if_kill_addr_enum = 0x00000478,
  station_orv32_ex2id_kill_addr_enum = 0x00004240,
  station_orv32_branch_solved_addr_enum = 0x00000480,
  station_orv32_is_wfe_addr_enum = 0x00018060,
  station_orv32_if2id_excp_valid_addr_enum = 0x00000488,
  station_orv32_id2ex_excp_valid_addr_enum = 0x00004248,
  station_orv32_ex2ma_excp_valid_addr_enum = 0x00000490,
  station_orv32_ma2cs_excp_valid_addr_enum = 0x00028060};
static char station_orv32_addr_name_array[144][128] = {
  "STATION_ORV32_IC_DATA_WAY_0_ADDR_ENUM",
  "STATION_ORV32_IC_DATA_WAY_1_ADDR_ENUM",
  "STATION_ORV32_IC_TAG_WAY_0_ADDR_ENUM",
  "STATION_ORV32_IC_TAG_WAY_1_ADDR_ENUM",
  "STATION_ORV32_LSU_DATA_ADDR_ENUM",
  "STATION_ORV32_ITB_ADDR_ENUM",
  "STATION_ORV32_REGFILE_ADDR_ENUM",
  "STATION_ORV32_LSU_TAG_ADDR_ENUM",
  "STATION_ORV32_ORV32_TOHOST_ADDR_ENUM",
  "STATION_ORV32_ORV32_FROMHOST_ADDR_ENUM",
  "STATION_ORV32_S2B_CFG_RST_PC_ADDR_ENUM",
  "STATION_ORV32_S2B_CFG_ITB_SEL_ADDR_ENUM",
  "STATION_ORV32_B2S_ITB_LAST_PTR_ADDR_ENUM",
  "STATION_ORV32_B2S_ITB_SIZE_ADDR_ENUM",
  "STATION_ORV32_S2B_BP_PC_0_ADDR_ENUM",
  "STATION_ORV32_S2B_BP_PC_1_ADDR_ENUM",
  "STATION_ORV32_S2B_BP_PC_2_ADDR_ENUM",
  "STATION_ORV32_S2B_BP_PC_3_ADDR_ENUM",
  "STATION_ORV32_S2B_BP_MEM_ADDR_0_ADDR_ENUM",
  "STATION_ORV32_S2B_BP_MEM_ADDR_1_ADDR_ENUM",
  "STATION_ORV32_S2B_BP_MEM_ADDR_2_ADDR_ENUM",
  "STATION_ORV32_S2B_BP_MEM_ADDR_3_ADDR_ENUM",
  "STATION_ORV32_CS2MA_EXCP_ADDR_ENUM",
  "STATION_ORV32_IF_PC_ADDR_ENUM",
  "STATION_ORV32_ID_PC_ADDR_ENUM",
  "STATION_ORV32_EX_PC_ADDR_ENUM",
  "STATION_ORV32_MA_PC_ADDR_ENUM",
  "STATION_ORV32_IF_STALL_CAUSE_ADDR_ENUM",
  "STATION_ORV32_ID_STALL_CAUSE_ADDR_ENUM",
  "STATION_ORV32_EX_STALL_CAUSE_ADDR_ENUM",
  "STATION_ORV32_MA_STALL_CAUSE_ADDR_ENUM",
  "STATION_ORV32_IF2ID_EXCP_PC_ADDR_ENUM",
  "STATION_ORV32_ID2EX_EXCP_PC_ADDR_ENUM",
  "STATION_ORV32_EX2MA_EXCP_PC_ADDR_ENUM",
  "STATION_ORV32_MA2CS_EXCP_PC_ADDR_ENUM",
  "STATION_ORV32_IF2ID_EXCP_CAUSE_ADDR_ENUM",
  "STATION_ORV32_ID2EX_EXCP_CAUSE_ADDR_ENUM",
  "STATION_ORV32_EX2MA_EXCP_CAUSE_ADDR_ENUM",
  "STATION_ORV32_MA2CS_EXCP_CAUSE_ADDR_ENUM",
  "STATION_ORV32_EX2DC_ADDR_ADDR_ENUM",
  "STATION_ORV32_EX2DC_WDATA_ADDR_ENUM",
  "STATION_ORV32_EX2DC_MASK_ADDR_ENUM",
  "STATION_ORV32_EX2DC_REQ_TYPE_ADDR_ENUM",
  "STATION_ORV32_IF2IC_PC_ADDR_ENUM",
  "STATION_ORV32_PRIVILEGE_ADDR_ENUM",
  "STATION_ORV32_MCYCLE_ADDR_ENUM",
  "STATION_ORV32_MINSTRET_ADDR_ENUM",
  "STATION_ORV32_MSTATUS_ADDR_ENUM",
  "STATION_ORV32_MCAUSE_ADDR_ENUM",
  "STATION_ORV32_MEPC_ADDR_ENUM",
  "STATION_ORV32_MISA_ADDR_ENUM",
  "STATION_ORV32_MTVAL_ADDR_ENUM",
  "STATION_ORV32_MSCRATCH_ADDR_ENUM",
  "STATION_ORV32_MTVEC_ADDR_ENUM",
  "STATION_ORV32_MIE_ADDR_ENUM",
  "STATION_ORV32_MIP_ADDR_ENUM",
  "STATION_ORV32_MCOUNTEREN_ADDR_ENUM",
  "STATION_ORV32_MCOUNTINHIBIT_ADDR_ENUM",
  "STATION_ORV32_PMPCFG0_ADDR_ENUM",
  "STATION_ORV32_PMPCFG1_ADDR_ENUM",
  "STATION_ORV32_PMPCFG2_ADDR_ENUM",
  "STATION_ORV32_PMPCFG3_ADDR_ENUM",
  "STATION_ORV32_PMPADDR0_ADDR_ENUM",
  "STATION_ORV32_PMPADDR1_ADDR_ENUM",
  "STATION_ORV32_PMPADDR2_ADDR_ENUM",
  "STATION_ORV32_PMPADDR3_ADDR_ENUM",
  "STATION_ORV32_PMPADDR4_ADDR_ENUM",
  "STATION_ORV32_PMPADDR5_ADDR_ENUM",
  "STATION_ORV32_PMPADDR6_ADDR_ENUM",
  "STATION_ORV32_PMPADDR7_ADDR_ENUM",
  "STATION_ORV32_PMPADDR8_ADDR_ENUM",
  "STATION_ORV32_PMPADDR9_ADDR_ENUM",
  "STATION_ORV32_PMPADDR10_ADDR_ENUM",
  "STATION_ORV32_PMPADDR11_ADDR_ENUM",
  "STATION_ORV32_PMPADDR12_ADDR_ENUM",
  "STATION_ORV32_PMPADDR13_ADDR_ENUM",
  "STATION_ORV32_PMPADDR14_ADDR_ENUM",
  "STATION_ORV32_PMPADDR15_ADDR_ENUM",
  "STATION_ORV32_HPMCOUNTER_3_ADDR_ENUM",
  "STATION_ORV32_HPMCOUNTER_4_ADDR_ENUM",
  "STATION_ORV32_HPMCOUNTER_5_ADDR_ENUM",
  "STATION_ORV32_HPMCOUNTER_6_ADDR_ENUM",
  "STATION_ORV32_HPMCOUNTER_7_ADDR_ENUM",
  "STATION_ORV32_HPMCOUNTER_8_ADDR_ENUM",
  "STATION_ORV32_HPMCOUNTER_9_ADDR_ENUM",
  "STATION_ORV32_HPMCOUNTER_10_ADDR_ENUM",
  "STATION_ORV32_HPMCOUNTER_11_ADDR_ENUM",
  "STATION_ORV32_S2B_CFG_LFSR_SEED_ADDR_ENUM",
  "STATION_ORV32_S2B_CFG_PREFETCH_TRIGGER_ADDR_ENUM",
  "STATION_ORV32_S2B_CFG_NUM_FETCH_LINES_ADDR_ENUM",
  "STATION_ORV32_B2S_MEM_BP_MATCH_ADDR_ENUM",
  "STATION_ORV32_B2S_PC_BP_MATCH_ADDR_ENUM",
  "STATION_ORV32_S2B_BP_MEM_CFG_0_ADDR_ENUM",
  "STATION_ORV32_S2B_BP_MEM_CFG_1_ADDR_ENUM",
  "STATION_ORV32_S2B_BP_MEM_CFG_2_ADDR_ENUM",
  "STATION_ORV32_S2B_BP_MEM_CFG_3_ADDR_ENUM",
  "STATION_ORV32_S2B_EARLY_RSTN_ADDR_ENUM",
  "STATION_ORV32_S2B_SOFTWARE_INT_ADDR_ENUM",
  "STATION_ORV32_S2B_TIMER_INT_ADDR_ENUM",
  "STATION_ORV32_S2B_EXT_EVENT_ADDR_ENUM",
  "STATION_ORV32_S2B_DEBUG_STALL_ADDR_ENUM",
  "STATION_ORV32_B2S_DEBUG_STALL_OUT_ADDR_ENUM",
  "STATION_ORV32_S2B_DEBUG_RESUME_ADDR_ENUM",
  "STATION_ORV32_S2B_CFG_ITB_EN_ADDR_ENUM",
  "STATION_ORV32_S2B_CFG_ITB_WRAP_AROUND_ADDR_ENUM",
  "STATION_ORV32_S2B_CFG_EN_HPMCOUNTER_ADDR_ENUM",
  "STATION_ORV32_S2B_CFG_BYPASS_IC_ADDR_ENUM",
  "STATION_ORV32_S2B_EN_BP_PC_0_ADDR_ENUM",
  "STATION_ORV32_S2B_EN_BP_PC_1_ADDR_ENUM",
  "STATION_ORV32_S2B_EN_BP_PC_2_ADDR_ENUM",
  "STATION_ORV32_S2B_EN_BP_PC_3_ADDR_ENUM",
  "STATION_ORV32_DEBUG_INFO_ENABLE_ADDR_ENUM",
  "STATION_ORV32_IF_STALL_ADDR_ENUM",
  "STATION_ORV32_IF_KILL_ADDR_ENUM",
  "STATION_ORV32_IF_VALID_ADDR_ENUM",
  "STATION_ORV32_IF_READY_ADDR_ENUM",
  "STATION_ORV32_ID_STALL_ADDR_ENUM",
  "STATION_ORV32_ID_KILL_ADDR_ENUM",
  "STATION_ORV32_ID_VALID_ADDR_ENUM",
  "STATION_ORV32_ID_READY_ADDR_ENUM",
  "STATION_ORV32_EX_STALL_ADDR_ENUM",
  "STATION_ORV32_EX_KILL_ADDR_ENUM",
  "STATION_ORV32_EX_VALID_ADDR_ENUM",
  "STATION_ORV32_EX_READY_ADDR_ENUM",
  "STATION_ORV32_MA_STALL_ADDR_ENUM",
  "STATION_ORV32_PIPELINE_STABLE_STALL_OUT_ADDR_ENUM",
  "STATION_ORV32_MA_KILL_ADDR_ENUM",
  "STATION_ORV32_MA_VALID_ADDR_ENUM",
  "STATION_ORV32_MA_READY_ADDR_ENUM",
  "STATION_ORV32_WB_VALID_ADDR_ENUM",
  "STATION_ORV32_WB_READY_ADDR_ENUM",
  "STATION_ORV32_CS2IF_KILL_ADDR_ENUM",
  "STATION_ORV32_CS2ID_KILL_ADDR_ENUM",
  "STATION_ORV32_CS2EX_KILL_ADDR_ENUM",
  "STATION_ORV32_CS2MA_KILL_ADDR_ENUM",
  "STATION_ORV32_MA2IF_NPC_VALID_ADDR_ENUM",
  "STATION_ORV32_EX2IF_KILL_ADDR_ENUM",
  "STATION_ORV32_EX2ID_KILL_ADDR_ENUM",
  "STATION_ORV32_BRANCH_SOLVED_ADDR_ENUM",
  "STATION_ORV32_IS_WFE_ADDR_ENUM",
  "STATION_ORV32_IF2ID_EXCP_VALID_ADDR_ENUM",
  "STATION_ORV32_ID2EX_EXCP_VALID_ADDR_ENUM",
  "STATION_ORV32_EX2MA_EXCP_VALID_ADDR_ENUM",
  "STATION_ORV32_MA2CS_EXCP_VALID_ADDR_ENUM"};
static uint64_t station_orv32_addr_array[144] = {
  0x00010000,
  0x00020000,
  0x00003000,
  0x00003800,
  0x00004000,
  0x00000100,
  0x00000200,
  0x00004100,
  0x00000000,
  0x00000008,
  0x00000010,
  0x000002f8,
  0x00000018,
  0x00004180,
  0x00000020,
  0x00000300,
  0x00000028,
  0x00018000,
  0x00000030,
  0x00000308,
  0x00000038,
  0x00004188,
  0x00000040,
  0x00000310,
  0x00000048,
  0x00028000,
  0x00000050,
  0x00000318,
  0x00000058,
  0x00004190,
  0x00000060,
  0x00000320,
  0x00000068,
  0x00018008,
  0x00000070,
  0x00000328,
  0x00000078,
  0x00004198,
  0x00000080,
  0x00000330,
  0x00000088,
  0x00028008,
  0x00000090,
  0x00000338,
  0x00000098,
  0x000041a0,
  0x000000a0,
  0x00000340,
  0x000000a8,
  0x00018010,
  0x000000b0,
  0x00000348,
  0x000000b8,
  0x000041a8,
  0x000000c0,
  0x00000350,
  0x000000c8,
  0x00028010,
  0x000000d0,
  0x00000358,
  0x000000d8,
  0x000041b0,
  0x000000e0,
  0x00000360,
  0x000000e8,
  0x00018018,
  0x000000f0,
  0x00000368,
  0x000000f8,
  0x000041b8,
  0x00000370,
  0x00028018,
  0x00000378,
  0x000041c0,
  0x00000380,
  0x00018020,
  0x00000388,
  0x000041c8,
  0x00000390,
  0x00028020,
  0x00000398,
  0x000041d0,
  0x000003a0,
  0x00018028,
  0x000003a8,
  0x000041d8,
  0x000003b0,
  0x00028028,
  0x000003b8,
  0x000041e0,
  0x000003c0,
  0x00018030,
  0x000003c8,
  0x000041e8,
  0x000003d0,
  0x00028030,
  0x000003d8,
  0x000041f0,
  0x000003e0,
  0x00018038,
  0x000003e8,
  0x000041f8,
  0x000003f0,
  0x00028038,
  0x000003f8,
  0x00004200,
  0x00000400,
  0x00018040,
  0x00000408,
  0x00004208,
  0x00000410,
  0x00028040,
  0x00000418,
  0x00004210,
  0x00000420,
  0x00018048,
  0x00000428,
  0x00004218,
  0x00000430,
  0x00028048,
  0x00000438,
  0x00004220,
  0x00000440,
  0x00018050,
  0x00000448,
  0x00004228,
  0x00000450,
  0x00028050,
  0x00000458,
  0x00004230,
  0x00000460,
  0x00018058,
  0x00000468,
  0x00004238,
  0x00000470,
  0x00028058,
  0x00000478,
  0x00004240,
  0x00000480,
  0x00018060,
  0x00000488,
  0x00004248,
  0x00000490,
  0x00028060};
#endif

#endif
