// Seed: 3409133296
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  output id_2;
  input id_1;
  reg   id_3 = id_3;
  logic id_4;
  assign id_4 = id_3 ? 1 : 1'd0;
  logic id_5;
  always @(*) begin
    id_5 = id_4;
    SystemTFIdentifier(0);
    id_3 <= 1'h0;
  end
  logic id_6, id_7, id_8;
endmodule
