Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ddr3_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.PLLE2_BASE(CLKFBOUT_MULT=8,CLKIN...
Compiling module xil_defaultlib.clkgen
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_SSTL135"...
Compiling module unisims_ver.OBUF(IOSTANDARD="SSTL135")
Compiling module xil_defaultlib.oddr_pinout
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IOBUFDS(IBUF_LOW_PWR="FALSE",IOS...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IOBUF(IBUF_LOW_PWR="FALSE",IOSTA...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(IOBDELAY="IFD",NUM_CE=...
Compiling module xil_defaultlib.ddr3_controller_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
