#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Jan  4 13:45:48 2022
# Process ID: 32268
# Current directory: C:/Xilinx/EOS/project_flappy_screem/Flappy SCREEEM/Project_flappy_screem/project_1/project_1.runs/design_1_Pmod_I2S2_0_0_synth_1
# Command line: vivado.exe -log design_1_Pmod_I2S2_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Pmod_I2S2_0_0.tcl
# Log file: C:/Xilinx/EOS/project_flappy_screem/Flappy SCREEEM/Project_flappy_screem/project_1/project_1.runs/design_1_Pmod_I2S2_0_0_synth_1/design_1_Pmod_I2S2_0_0.vds
# Journal file: C:/Xilinx/EOS/project_flappy_screem/Flappy SCREEEM/Project_flappy_screem/project_1/project_1.runs/design_1_Pmod_I2S2_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_Pmod_I2S2_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1204.938 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/EOS/project_flappy_screem/Flappy SCREEEM/Project_flappy_screem/ip_repo/Pmod_I2S2_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmas/xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Xilinx/EOS/project_flappy_screem/Flappy SCREEEM/Project_flappy_screem/project_1/project_1.cache/ip 
Command: synth_design -top design_1_Pmod_I2S2_0_0 -part xc7z007sclg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 33084
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1204.938 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Pmod_I2S2_0_0' [c:/Xilinx/EOS/project_flappy_screem/Flappy SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Pmod_I2S2_0_0/synth/design_1_Pmod_I2S2_0_0.vhd:100]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Pmod_I2S2_v1_0' declared at 'c:/Xilinx/EOS/project_flappy_screem/Flappy SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ipshared/24df/hdl/Pmod_I2S2_v1_0.vhd:5' bound to instance 'U0' of component 'Pmod_I2S2_v1_0' [c:/Xilinx/EOS/project_flappy_screem/Flappy SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Pmod_I2S2_0_0/synth/design_1_Pmod_I2S2_0_0.vhd:186]
INFO: [Synth 8-638] synthesizing module 'Pmod_I2S2_v1_0' [c:/Xilinx/EOS/project_flappy_screem/Flappy SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ipshared/24df/hdl/Pmod_I2S2_v1_0.vhd:68]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Pmod_I2S2_v1_0_S00_AXI' declared at 'c:/Xilinx/EOS/project_flappy_screem/Flappy SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ipshared/24df/hdl/Pmod_I2S2_v1_0_S00_AXI.vhd:5' bound to instance 'Pmod_I2S2_v1_0_S00_AXI_inst' of component 'Pmod_I2S2_v1_0_S00_AXI' [c:/Xilinx/EOS/project_flappy_screem/Flappy SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ipshared/24df/hdl/Pmod_I2S2_v1_0.vhd:125]
INFO: [Synth 8-638] synthesizing module 'Pmod_I2S2_v1_0_S00_AXI' [c:/Xilinx/EOS/project_flappy_screem/Flappy SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ipshared/24df/hdl/Pmod_I2S2_v1_0_S00_AXI.vhd:105]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/EOS/project_flappy_screem/Flappy SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ipshared/24df/hdl/Pmod_I2S2_v1_0_S00_AXI.vhd:277]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/EOS/project_flappy_screem/Flappy SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ipshared/24df/hdl/Pmod_I2S2_v1_0_S00_AXI.vhd:407]
WARNING: [Synth 8-614] signal 'ReadCurrentBuff_i' is read in the process but is not in the sensitivity list [c:/Xilinx/EOS/project_flappy_screem/Flappy SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ipshared/24df/hdl/Pmod_I2S2_v1_0_S00_AXI.vhd:402]
WARNING: [Synth 8-614] signal 'PlayCurrentBuff_i' is read in the process but is not in the sensitivity list [c:/Xilinx/EOS/project_flappy_screem/Flappy SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ipshared/24df/hdl/Pmod_I2S2_v1_0_S00_AXI.vhd:402]
INFO: [Synth 8-3491] module 'i2s_transceiver' declared at 'c:/Xilinx/EOS/project_flappy_screem/Flappy SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/i2s_transceiver.vhd:25' bound to instance 'pmod_i2s2' of component 'i2s_transceiver' [c:/Xilinx/EOS/project_flappy_screem/Flappy SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ipshared/24df/hdl/Pmod_I2S2_v1_0_S00_AXI.vhd:443]
INFO: [Synth 8-638] synthesizing module 'i2s_transceiver' [c:/Xilinx/EOS/project_flappy_screem/Flappy SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/i2s_transceiver.vhd:61]
WARNING: [Synth 8-614] signal 'Playbuffsize' is read in the process but is not in the sensitivity list [c:/Xilinx/EOS/project_flappy_screem/Flappy SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/i2s_transceiver.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'i2s_transceiver' (1#1) [c:/Xilinx/EOS/project_flappy_screem/Flappy SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/i2s_transceiver.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Pmod_I2S2_v1_0_S00_AXI' (2#1) [c:/Xilinx/EOS/project_flappy_screem/Flappy SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ipshared/24df/hdl/Pmod_I2S2_v1_0_S00_AXI.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'Pmod_I2S2_v1_0' (3#1) [c:/Xilinx/EOS/project_flappy_screem/Flappy SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ipshared/24df/hdl/Pmod_I2S2_v1_0.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'design_1_Pmod_I2S2_0_0' (4#1) [c:/Xilinx/EOS/project_flappy_screem/Flappy SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Pmod_I2S2_0_0/synth/design_1_Pmod_I2S2_0_0.vhd:100]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1204.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1204.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1204.938 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1204.938 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1220.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.641 . Memory (MB): peak = 1220.422 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1220.422 ; gain = 15.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1220.422 ; gain = 15.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1220.422 ; gain = 15.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1220.422 ; gain = 15.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 1220.422 ; gain = 15.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 1220.422 ; gain = 15.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 1220.422 ; gain = 15.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1220.422 ; gain = 15.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1220.422 ; gain = 15.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1220.422 ; gain = 15.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1220.422 ; gain = 15.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1220.422 ; gain = 15.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1220.422 ; gain = 15.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1220.422 ; gain = 15.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    68|
|2     |LUT1   |     7|
|3     |LUT2   |   187|
|4     |LUT3   |    35|
|5     |LUT4   |    66|
|6     |LUT5   |     5|
|7     |LUT6   |    38|
|8     |FDCE   |   147|
|9     |FDRE   |   262|
|10    |FDSE   |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1220.422 ; gain = 15.484
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1220.422 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1220.422 ; gain = 15.484
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1220.422 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1234.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 40fed985
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1234.527 ; gain = 29.590
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/EOS/project_flappy_screem/Flappy SCREEEM/Project_flappy_screem/project_1/project_1.runs/design_1_Pmod_I2S2_0_0_synth_1/design_1_Pmod_I2S2_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Pmod_I2S2_0_0, cache-ID = 6b2f21e74b15ec8d
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/EOS/project_flappy_screem/Flappy SCREEEM/Project_flappy_screem/project_1/project_1.runs/design_1_Pmod_I2S2_0_0_synth_1/design_1_Pmod_I2S2_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Pmod_I2S2_0_0_utilization_synth.rpt -pb design_1_Pmod_I2S2_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan  4 13:47:23 2022...
