// Seed: 1955429897
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  id_6 :
  assert property (@(id_5) id_3) id_3 = 1;
  module_2 modCall_1 (
      id_3,
      id_1
  );
endmodule
module module_1 (
    output tri1 id_0,
    output tri  id_1
);
  wire id_3;
  task id_4(output id_5, inout id_6, input id_7, id_8);
    input id_9 = -1'b0;
  endtask
  module_0 modCall_1 (
      id_4,
      id_9,
      id_5,
      id_9,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = 1'h0;
  wire id_4;
endmodule
