```
hhlproject!(all_bit::ArrayReg, n_reg::Int) -> Vector
```

project to aiming state |1>|00>|u>, and return |u> vector.
