// Seed: 960460077
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout uwire id_2;
  input wire id_1;
  assign id_2 = -1'b0 - id_2;
  wire id_4;
  assign id_2 = -1 - id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output logic [7:0] id_6;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_5
  );
  assign modCall_1.id_2 = 0;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6[~1] = id_7;
endmodule
