{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1400520437949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400520437949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 19 12:27:17 2014 " "Processing started: Mon May 19 12:27:17 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400520437949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1400520437949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off battleships -c battleships " "Command: quartus_map --read_settings_files=on --write_settings_files=off battleships -c battleships" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1400520437949 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1400520438648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/fontrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/fontrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fontROM-Behavioral " "Found design unit 1: fontROM-Behavioral" {  } { { "files/fontROM.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/fontROM.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439241 ""} { "Info" "ISGN_ENTITY_NAME" "1 fontROM " "Found entity 1: fontROM" {  } { { "files/fontROM.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/fontROM.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400520439241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/de2_audio_example.v 1 1 " "Found 1 design units, including 1 entities, in source file files/de2_audio_example.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_Audio_Example " "Found entity 1: DE2_Audio_Example" {  } { { "files/DE2_Audio_Example.v" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/DE2_Audio_Example.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400520439261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/avconf/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file files/avconf/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "files/avconf/I2C_Controller.v" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/avconf/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400520439265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/avconf/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file files/avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/avconf/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400520439269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/audio_controller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file files/audio_controller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "files/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/Audio_Controller/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400520439273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/audio_controller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file files/audio_controller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "files/Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/Audio_Controller/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400520439278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/audio_controller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file files/audio_controller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "files/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/Audio_Controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400520439282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/audio_controller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file files/audio_controller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "files/Audio_Controller/Altera_UP_Clock_Edge.v" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/Audio_Controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400520439287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/audio_controller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file files/audio_controller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "files/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400520439291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/audio_controller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file files/audio_controller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "files/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400520439295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/audio_controller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file files/audio_controller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "files/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400520439300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/vga_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/vga_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_top_level-structural " "Found design unit 1: VGA_top_level-structural" {  } { { "files/VGA_top_level.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/VGA_top_level.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439304 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_top_level " "Found entity 1: VGA_top_level" {  } { { "files/VGA_top_level.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/VGA_top_level.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400520439304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-behavioral " "Found design unit 1: VGA_SYNC-behavioral" {  } { { "files/vga_sync.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/vga_sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439308 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "files/vga_sync.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400520439308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-structural " "Found design unit 1: ps2-structural" {  } { { "files/ps2.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/ps2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439312 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "files/ps2.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/ps2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400520439312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/pixelgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/pixelgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelGenerator-behavioral " "Found design unit 1: pixelGenerator-behavioral" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439316 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelGenerator " "Found entity 1: pixelGenerator" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400520439316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/oneshot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/oneshot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneshot-dd " "Found design unit 1: oneshot-dd" {  } { { "files/oneshot.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/oneshot.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439320 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "files/oneshot.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/oneshot.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400520439320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/leddcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/leddcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "files/leddcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/leddcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439324 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "files/leddcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/leddcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400520439324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Found design unit 1: keyboard-a" {  } { { "files/keyboard.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/keyboard.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439328 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "files/keyboard.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400520439328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/de2lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/de2lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2lcd-a " "Found design unit 1: de2lcd-a" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439332 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2lcd " "Found entity 1: de2lcd" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400520439332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/colorrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/colorrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colorrom-SYN " "Found design unit 1: colorrom-SYN" {  } { { "files/colorROM.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/colorROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439336 ""} { "Info" "ISGN_ENTITY_NAME" "1 colorROM " "Found entity 1: colorROM" {  } { { "files/colorROM.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/colorROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400520439336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/battleships_const.vhd 2 0 " "Found 2 design units, including 0 entities, in source file files/battleships_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 battleships_const " "Found design unit 1: battleships_const" {  } { { "files/battleships_const.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships_const.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439340 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 battleships_const-body " "Found design unit 2: battleships_const-body" {  } { { "files/battleships_const.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships_const.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400520439340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/battleships.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/battleships.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 battleships-behavioral " "Found design unit 1: battleships-behavioral" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439347 ""} { "Info" "ISGN_ENTITY_NAME" "1 battleships " "Found entity 1: battleships" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520439347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400520439347 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "battleships " "Elaborating entity \"battleships\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1400520439537 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_XCK battleships.vhd(13) " "VHDL Signal Declaration warning at battleships.vhd(13): used implicit default value for signal \"AUD_XCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1400520439539 "|battleships"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACDAT battleships.vhd(13) " "VHDL Signal Declaration warning at battleships.vhd(13): used implicit default value for signal \"AUD_DACDAT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1400520439540 "|battleships"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I2C_SCLK battleships.vhd(13) " "VHDL Signal Declaration warning at battleships.vhd(13): used implicit default value for signal \"I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1400520439540 "|battleships"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "select_s battleships.vhd(113) " "Verilog HDL or VHDL warning at battleships.vhd(113): object \"select_s\" assigned a value but never read" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400520439542 "|battleships"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sound_explosion battleships.vhd(115) " "Verilog HDL or VHDL warning at battleships.vhd(115): object \"sound_explosion\" assigned a value but never read" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400520439542 "|battleships"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S2_overlap battleships.vhd(117) " "Verilog HDL or VHDL warning at battleships.vhd(117): object \"S2_overlap\" assigned a value but never read" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400520439542 "|battleships"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S3_overlap battleships.vhd(117) " "Verilog HDL or VHDL warning at battleships.vhd(117): object \"S3_overlap\" assigned a value but never read" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400520439542 "|battleships"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S4_overlap battleships.vhd(117) " "Verilog HDL or VHDL warning at battleships.vhd(117): object \"S4_overlap\" assigned a value but never read" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400520439542 "|battleships"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "placing_on battleships.vhd(209) " "VHDL Process Statement warning at battleships.vhd(209): inferring latch(es) for signal or variable \"placing_on\", which holds its previous value in one or more paths through the process" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 209 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400520439791 "|battleships"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "placeShip_num battleships.vhd(209) " "VHDL Process Statement warning at battleships.vhd(209): inferring latch(es) for signal or variable \"placeShip_num\", which holds its previous value in one or more paths through the process" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 209 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400520439792 "|battleships"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "legend_on battleships.vhd(209) " "VHDL Process Statement warning at battleships.vhd(209): inferring latch(es) for signal or variable \"legend_on\", which holds its previous value in one or more paths through the process" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 209 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400520439792 "|battleships"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "test0 battleships.vhd(209) " "VHDL Process Statement warning at battleships.vhd(209): inferring latch(es) for signal or variable \"test0\", which holds its previous value in one or more paths through the process" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 209 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400520439809 "|battleships"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test0 battleships.vhd(209) " "Inferred latch for \"test0\" at battleships.vhd(209)" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400520440090 "|battleships"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "legend_on battleships.vhd(209) " "Inferred latch for \"legend_on\" at battleships.vhd(209)" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400520440139 "|battleships"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "placeShip_num\[0\] battleships.vhd(209) " "Inferred latch for \"placeShip_num\[0\]\" at battleships.vhd(209)" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400520440139 "|battleships"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "placeShip_num\[1\] battleships.vhd(209) " "Inferred latch for \"placeShip_num\[1\]\" at battleships.vhd(209)" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400520440139 "|battleships"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "placeShip_num\[2\] battleships.vhd(209) " "Inferred latch for \"placeShip_num\[2\]\" at battleships.vhd(209)" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400520440139 "|battleships"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "placing_on battleships.vhd(209) " "Inferred latch for \"placing_on\" at battleships.vhd(209)" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400520440139 "|battleships"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2lcd de2lcd:LCDscreen " "Elaborating entity \"de2lcd\" for hierarchy \"de2lcd:LCDscreen\"" {  } { { "files/battleships.vhd" "LCDscreen" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520440754 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SEC_LED de2lcd.vhd(8) " "VHDL Signal Declaration warning at de2lcd.vhd(8): used implicit default value for signal \"SEC_LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1400520440756 "|battleships|de2lcd:LCDscreen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:keyboard_0 " "Elaborating entity \"ps2\" for hierarchy \"ps2:keyboard_0\"" {  } { { "files/battleships.vhd" "keyboard_0" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520440759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leddcd ps2:keyboard_0\|leddcd:l1 " "Elaborating entity \"leddcd\" for hierarchy \"ps2:keyboard_0\|leddcd:l1\"" {  } { { "files/ps2.vhd" "l1" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/ps2.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520440762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard ps2:keyboard_0\|keyboard:u1 " "Elaborating entity \"keyboard\" for hierarchy \"ps2:keyboard_0\|keyboard:u1\"" {  } { { "files/ps2.vhd" "u1" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/ps2.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520440779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot ps2:keyboard_0\|oneshot:pulser " "Elaborating entity \"oneshot\" for hierarchy \"ps2:keyboard_0\|oneshot:pulser\"" {  } { { "files/ps2.vhd" "pulser" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/ps2.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520440783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_top_level VGA_top_level:vga_0 " "Elaborating entity \"VGA_top_level\" for hierarchy \"VGA_top_level:vga_0\"" {  } { { "files/battleships.vhd" "vga_0" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520440786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelGenerator VGA_top_level:vga_0\|pixelGenerator:videoGen " "Elaborating entity \"pixelGenerator\" for hierarchy \"VGA_top_level:vga_0\|pixelGenerator:videoGen\"" {  } { { "files/VGA_top_level.vhd" "videoGen" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/VGA_top_level.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520440791 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameOverW_on pixelGenerator.vhd(306) " "VHDL Process Statement warning at pixelGenerator.vhd(306): signal \"gameOverW_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440798 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_addr_w pixelGenerator.vhd(307) " "VHDL Process Statement warning at pixelGenerator.vhd(307): signal \"char_addr_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440798 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_addr_w pixelGenerator.vhd(308) " "VHDL Process Statement warning at pixelGenerator.vhd(308): signal \"row_addr_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440798 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_addr_w pixelGenerator.vhd(309) " "VHDL Process Statement warning at pixelGenerator.vhd(309): signal \"bit_addr_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440799 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "font_bit pixelGenerator.vhd(310) " "VHDL Process Statement warning at pixelGenerator.vhd(310): signal \"font_bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440799 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameOverL_on pixelGenerator.vhd(316) " "VHDL Process Statement warning at pixelGenerator.vhd(316): signal \"gameOverL_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440799 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_addr_l pixelGenerator.vhd(317) " "VHDL Process Statement warning at pixelGenerator.vhd(317): signal \"char_addr_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440799 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_addr_l pixelGenerator.vhd(318) " "VHDL Process Statement warning at pixelGenerator.vhd(318): signal \"row_addr_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440799 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_addr_l pixelGenerator.vhd(319) " "VHDL Process Statement warning at pixelGenerator.vhd(319): signal \"bit_addr_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440799 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "font_bit pixelGenerator.vhd(320) " "VHDL Process Statement warning at pixelGenerator.vhd(320): signal \"font_bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440799 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameOverT_on pixelGenerator.vhd(327) " "VHDL Process Statement warning at pixelGenerator.vhd(327): signal \"gameOverT_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440799 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_addr_t pixelGenerator.vhd(328) " "VHDL Process Statement warning at pixelGenerator.vhd(328): signal \"char_addr_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440799 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_addr_t pixelGenerator.vhd(329) " "VHDL Process Statement warning at pixelGenerator.vhd(329): signal \"row_addr_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440800 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_addr_t pixelGenerator.vhd(330) " "VHDL Process Statement warning at pixelGenerator.vhd(330): signal \"bit_addr_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440800 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "font_bit pixelGenerator.vhd(331) " "VHDL Process Statement warning at pixelGenerator.vhd(331): signal \"font_bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440800 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "placing_on pixelGenerator.vhd(381) " "VHDL Process Statement warning at pixelGenerator.vhd(381): signal \"placing_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440946 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "placeShip_on pixelGenerator.vhd(382) " "VHDL Process Statement warning at pixelGenerator.vhd(382): signal \"placeShip_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440946 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_addr_p pixelGenerator.vhd(383) " "VHDL Process Statement warning at pixelGenerator.vhd(383): signal \"char_addr_p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440946 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_addr_p pixelGenerator.vhd(384) " "VHDL Process Statement warning at pixelGenerator.vhd(384): signal \"row_addr_p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 384 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440946 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_addr_p pixelGenerator.vhd(385) " "VHDL Process Statement warning at pixelGenerator.vhd(385): signal \"bit_addr_p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440946 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "font_bit pixelGenerator.vhd(386) " "VHDL Process Statement warning at pixelGenerator.vhd(386): signal \"font_bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 386 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440946 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "legend_on pixelGenerator.vhd(392) " "VHDL Process Statement warning at pixelGenerator.vhd(392): signal \"legend_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 392 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440947 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "illegal_on pixelGenerator.vhd(393) " "VHDL Process Statement warning at pixelGenerator.vhd(393): signal \"illegal_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 393 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440947 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_addr_i pixelGenerator.vhd(394) " "VHDL Process Statement warning at pixelGenerator.vhd(394): signal \"char_addr_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440947 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_addr_i pixelGenerator.vhd(395) " "VHDL Process Statement warning at pixelGenerator.vhd(395): signal \"row_addr_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 395 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440947 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_addr_i pixelGenerator.vhd(396) " "VHDL Process Statement warning at pixelGenerator.vhd(396): signal \"bit_addr_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 396 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440947 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "font_bit pixelGenerator.vhd(397) " "VHDL Process Statement warning at pixelGenerator.vhd(397): signal \"font_bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440947 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship_on pixelGenerator.vhd(402) " "VHDL Process Statement warning at pixelGenerator.vhd(402): signal \"ship_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 402 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440947 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_addr_s pixelGenerator.vhd(403) " "VHDL Process Statement warning at pixelGenerator.vhd(403): signal \"char_addr_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 403 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440947 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_addr_s pixelGenerator.vhd(404) " "VHDL Process Statement warning at pixelGenerator.vhd(404): signal \"row_addr_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 404 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440948 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_addr_s pixelGenerator.vhd(405) " "VHDL Process Statement warning at pixelGenerator.vhd(405): signal \"bit_addr_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 405 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440948 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "font_bit pixelGenerator.vhd(406) " "VHDL Process Statement warning at pixelGenerator.vhd(406): signal \"font_bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440948 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hit_on pixelGenerator.vhd(411) " "VHDL Process Statement warning at pixelGenerator.vhd(411): signal \"hit_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 411 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440948 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_addr_h pixelGenerator.vhd(412) " "VHDL Process Statement warning at pixelGenerator.vhd(412): signal \"char_addr_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 412 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440948 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_addr_h pixelGenerator.vhd(413) " "VHDL Process Statement warning at pixelGenerator.vhd(413): signal \"row_addr_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440948 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_addr_h pixelGenerator.vhd(414) " "VHDL Process Statement warning at pixelGenerator.vhd(414): signal \"bit_addr_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 414 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440948 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "font_bit pixelGenerator.vhd(415) " "VHDL Process Statement warning at pixelGenerator.vhd(415): signal \"font_bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 415 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440948 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "miss_on pixelGenerator.vhd(420) " "VHDL Process Statement warning at pixelGenerator.vhd(420): signal \"miss_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440948 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_addr_m pixelGenerator.vhd(421) " "VHDL Process Statement warning at pixelGenerator.vhd(421): signal \"char_addr_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 421 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440949 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_addr_m pixelGenerator.vhd(422) " "VHDL Process Statement warning at pixelGenerator.vhd(422): signal \"row_addr_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440949 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_addr_m pixelGenerator.vhd(423) " "VHDL Process Statement warning at pixelGenerator.vhd(423): signal \"bit_addr_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440949 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "font_bit pixelGenerator.vhd(424) " "VHDL Process Statement warning at pixelGenerator.vhd(424): signal \"font_bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400520440949 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "char_addr pixelGenerator.vhd(300) " "VHDL Process Statement warning at pixelGenerator.vhd(300): inferring latch(es) for signal or variable \"char_addr\", which holds its previous value in one or more paths through the process" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 300 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400520440954 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "row_addr pixelGenerator.vhd(300) " "VHDL Process Statement warning at pixelGenerator.vhd(300): inferring latch(es) for signal or variable \"row_addr\", which holds its previous value in one or more paths through the process" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 300 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400520440954 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bit_addr pixelGenerator.vhd(300) " "VHDL Process Statement warning at pixelGenerator.vhd(300): inferring latch(es) for signal or variable \"bit_addr\", which holds its previous value in one or more paths through the process" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 300 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400520440954 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_addr\[0\] pixelGenerator.vhd(300) " "Inferred latch for \"bit_addr\[0\]\" at pixelGenerator.vhd(300)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400520440994 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_addr\[1\] pixelGenerator.vhd(300) " "Inferred latch for \"bit_addr\[1\]\" at pixelGenerator.vhd(300)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400520440995 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_addr\[2\] pixelGenerator.vhd(300) " "Inferred latch for \"bit_addr\[2\]\" at pixelGenerator.vhd(300)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400520440995 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_addr\[0\] pixelGenerator.vhd(300) " "Inferred latch for \"row_addr\[0\]\" at pixelGenerator.vhd(300)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400520440995 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_addr\[1\] pixelGenerator.vhd(300) " "Inferred latch for \"row_addr\[1\]\" at pixelGenerator.vhd(300)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400520440995 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_addr\[2\] pixelGenerator.vhd(300) " "Inferred latch for \"row_addr\[2\]\" at pixelGenerator.vhd(300)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400520440995 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_addr\[3\] pixelGenerator.vhd(300) " "Inferred latch for \"row_addr\[3\]\" at pixelGenerator.vhd(300)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400520440995 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[0\] pixelGenerator.vhd(300) " "Inferred latch for \"char_addr\[0\]\" at pixelGenerator.vhd(300)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400520440996 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[1\] pixelGenerator.vhd(300) " "Inferred latch for \"char_addr\[1\]\" at pixelGenerator.vhd(300)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400520440996 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[2\] pixelGenerator.vhd(300) " "Inferred latch for \"char_addr\[2\]\" at pixelGenerator.vhd(300)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400520440996 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[3\] pixelGenerator.vhd(300) " "Inferred latch for \"char_addr\[3\]\" at pixelGenerator.vhd(300)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400520440996 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[4\] pixelGenerator.vhd(300) " "Inferred latch for \"char_addr\[4\]\" at pixelGenerator.vhd(300)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400520440996 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[5\] pixelGenerator.vhd(300) " "Inferred latch for \"char_addr\[5\]\" at pixelGenerator.vhd(300)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400520440997 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[6\] pixelGenerator.vhd(300) " "Inferred latch for \"char_addr\[6\]\" at pixelGenerator.vhd(300)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400520440997 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colorROM VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors " "Elaborating entity \"colorROM\" for hierarchy \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\"" {  } { { "files/pixelGenerator.vhd" "colors" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520441255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\"" {  } { { "files/colorROM.vhd" "altsyncram_component" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/colorROM.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520441316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\"" {  } { { "files/colorROM.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/colorROM.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400520441318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520441319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520441319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file colorROM.mif " "Parameter \"init_file\" = \"colorROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520441319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520441319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520441319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520441319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520441319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520441319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520441319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520441319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520441319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 30 " "Parameter \"width_a\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520441319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520441319 ""}  } { { "files/colorROM.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/colorROM.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400520441319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pv71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pv71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pv71 " "Found entity 1: altsyncram_pv71" {  } { { "db/altsyncram_pv71.tdf" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/db/altsyncram_pv71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520441388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400520441388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pv71 VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_pv71:auto_generated " "Elaborating entity \"altsyncram_pv71\" for hierarchy \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_pv71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520441390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fontROM VGA_top_level:vga_0\|pixelGenerator:videoGen\|fontROM:font_unit " "Elaborating entity \"fontROM\" for hierarchy \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|fontROM:font_unit\"" {  } { { "files/pixelGenerator.vhd" "font_unit" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520441403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_top_level:vga_0\|VGA_SYNC:videoSync " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_top_level:vga_0\|VGA_SYNC:videoSync\"" {  } { { "files/VGA_top_level.vhd" "videoSync" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/VGA_top_level.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520441407 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|fontROM:font_unit\|ROM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|fontROM:font_unit\|ROM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400520556107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400520556107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400520556107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400520556107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400520556107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400520556107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400520556107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400520556107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400520556107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/battleships.ram0_fontROM_16852496.hdl.mif " "Parameter INIT_FILE set to db/battleships.ram0_fontROM_16852496.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400520556107 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1400520556107 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1400520556107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|fontROM:font_unit\|altsyncram:ROM_rtl_0 " "Elaborated megafunction instantiation \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|fontROM:font_unit\|altsyncram:ROM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400520556148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|fontROM:font_unit\|altsyncram:ROM_rtl_0 " "Instantiated megafunction \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|fontROM:font_unit\|altsyncram:ROM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520556148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520556148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520556148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520556148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520556148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520556148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520556148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520556148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520556148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/battleships.ram0_fontROM_16852496.hdl.mif " "Parameter \"INIT_FILE\" = \"db/battleships.ram0_fontROM_16852496.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400520556148 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400520556148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0771 " "Found entity 1: altsyncram_0771" {  } { { "db/altsyncram_0771.tdf" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/db/altsyncram_0771.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400520556214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400520556214 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1400520558087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1400520558087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1400520558087 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1400520558087 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1400520558087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[0\] " "Latch VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_column\[9\]" {  } { { "files/vga_sync.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/vga_sync.vhd" 134 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1400520558473 ""}  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 300 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1400520558473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[1\] " "Latch VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_column\[9\]" {  } { { "files/vga_sync.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/vga_sync.vhd" 134 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1400520558473 ""}  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 300 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1400520558473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[2\] " "Latch VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_column\[9\]" {  } { { "files/vga_sync.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/vga_sync.vhd" 134 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1400520558473 ""}  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 300 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1400520558473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[3\] " "Latch VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_column\[9\]" {  } { { "files/vga_sync.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/vga_sync.vhd" 134 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1400520558473 ""}  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 300 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1400520558473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[4\] " "Latch VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_column\[9\]" {  } { { "files/vga_sync.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/vga_sync.vhd" 134 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1400520558474 ""}  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 300 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1400520558474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[5\] " "Latch VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_column\[9\]" {  } { { "files/vga_sync.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/vga_sync.vhd" 134 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1400520558474 ""}  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 300 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1400520558474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[6\] " "Latch VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_column\[9\]" {  } { { "files/vga_sync.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/vga_sync.vhd" 134 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1400520558474 ""}  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 300 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1400520558474 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 8 -1 0 } } { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 21 -1 0 } } { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 46 -1 0 } } { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 231 -1 0 } } { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 94 -1 0 } } { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 49 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1400520558586 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1400520558587 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "myVGA\[10\]\[0\] myVGA\[10\]\[0\]~_emulated myVGA\[10\]\[0\]~1 " "Register \"myVGA\[10\]\[0\]\" is converted into an equivalent circuit using register \"myVGA\[10\]\[0\]~_emulated\" and latch \"myVGA\[10\]\[0\]~1\"" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 231 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1400520558587 "|battleships|myVGA[10][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "myVGA\[1\]\[0\] myVGA\[1\]\[0\]~_emulated myVGA\[1\]\[0\]~5 " "Register \"myVGA\[1\]\[0\]\" is converted into an equivalent circuit using register \"myVGA\[1\]\[0\]~_emulated\" and latch \"myVGA\[1\]\[0\]~5\"" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 231 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1400520558587 "|battleships|myVGA[1][0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1400520558587 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[0\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[0\]~synth\"" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400520579525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[1\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[1\]~synth\"" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400520579525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[2\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[2\]~synth\"" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400520579525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[3\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[3\]~synth\"" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400520579525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[4\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[4\]~synth\"" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400520579525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[5\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[5\]~synth\"" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400520579525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[6\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[6\]~synth\"" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400520579525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[7\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[7\]~synth\"" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400520579525 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1400520579525 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400520579526 "|battleships|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400520579526 "|battleships|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400520579526 "|battleships|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400520579526 "|battleships|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEC_LED GND " "Pin \"SEC_LED\" is stuck at GND" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400520579526 "|battleships|SEC_LED"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400520579526 "|battleships|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "test0 GND " "Pin \"test0\" is stuck at GND" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400520579526 "|battleships|test0"} { "Warning" "WMLS_MLS_STUCK_PIN" "test1 GND " "Pin \"test1\" is stuck at GND" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400520579526 "|battleships|test1"} { "Warning" "WMLS_MLS_STUCK_PIN" "test3 GND " "Pin \"test3\" is stuck at GND" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400520579526 "|battleships|test3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1400520579526 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "de2lcd:LCDscreen\|init High " "Register de2lcd:LCDscreen\|init will power up to High" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1400520581699 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "myVGA\[0\]\[0\] High " "Register myVGA\[0\]\[0\] will power up to High" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 231 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1400520581699 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "state\[0\] Low " "Register state\[0\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 231 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1400520581699 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "state\[31\] Low " "Register state\[31\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 231 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1400520581699 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:cursor_y\[2\] High " "Register \\game:cursor_y\[2\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1400520581699 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:cursor_x\[2\] High " "Register \\game:cursor_x\[2\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1400520581699 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter\[31\] Low " "Register counter\[31\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 231 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1400520581699 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter\[0\] Low " "Register counter\[0\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 231 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1400520581699 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "oppHits\[31\] Low " "Register oppHits\[31\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 231 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1400520581699 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "oppHits\[0\] Low " "Register oppHits\[0\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 231 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1400520581699 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "myHits\[31\] Low " "Register myHits\[31\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 231 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1400520581699 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "myHits\[0\] Low " "Register myHits\[0\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 231 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1400520581699 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "phase\[31\] Low " "Register phase\[31\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 231 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1400520581699 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "phase\[0\] Low " "Register phase\[0\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 231 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1400520581699 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1400520581699 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1400520601814 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400520601814 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400520603135 "|battleships|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch " "No output dependent on input pin \"switch\"" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400520603135 "|battleships|switch"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400520603135 "|battleships|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400520603135 "|battleships|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400520603135 "|battleships|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400520603135 "|battleships|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400520603135 "|battleships|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1400520603135 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18887 " "Implemented 18887 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1400520603136 ""} { "Info" "ICUT_CUT_TM_OPINS" "106 " "Implemented 106 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1400520603136 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "12 " "Implemented 12 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1400520603136 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18720 " "Implemented 18720 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1400520603136 ""} { "Info" "ICUT_CUT_TM_RAMS" "38 " "Implemented 38 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1400520603136 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1400520603136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "444 " "Peak virtual memory: 444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400520603199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 19 12:30:03 2014 " "Processing ended: Mon May 19 12:30:03 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400520603199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:46 " "Elapsed time: 00:02:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400520603199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:45 " "Total CPU time (on all processors): 00:02:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400520603199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1400520603199 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1400520605935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400520605936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 19 12:30:04 2014 " "Processing started: Mon May 19 12:30:04 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400520605936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1400520605936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off battleships -c battleships " "Command: quartus_fit --read_settings_files=off --write_settings_files=off battleships -c battleships" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1400520605936 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1400520606101 ""}
{ "Info" "0" "" "Project  = battleships" {  } {  } 0 0 "Project  = battleships" 0 0 "Fitter" 0 0 1400520606102 ""}
{ "Info" "0" "" "Revision = battleships" {  } {  } 0 0 "Revision = battleships" 0 0 "Fitter" 0 0 1400520606102 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1400520606456 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "battleships EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"battleships\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1400520606641 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1400520606676 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1400520606677 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1400520607114 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1400520607130 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400520608026 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400520608026 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1400520608026 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 25219 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400520608070 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 25220 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400520608070 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 25221 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400520608070 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1400520608070 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1400520608087 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1400520610054 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "battleships.sdc " "Synopsys Design Constraints File file not found: 'battleships.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1400520610066 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1400520610067 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1400520610217 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400520611302 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "game_over " "Destination node game_over" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 110 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { game_over } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 3769 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400520611302 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1400520611302 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400520611302 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int  " "Automatically promoted node VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400520611302 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_column\[9\] " "Destination node VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_column\[9\]" {  } { { "files/vga_sync.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/vga_sync.vhd" 134 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_top_level:vga_0|VGA_SYNC:videoSync|pixel_column[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400520611302 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_row\[6\] " "Destination node VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_row\[6\]" {  } { { "files/vga_sync.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/vga_sync.vhd" 134 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_top_level:vga_0|VGA_SYNC:videoSync|pixel_row[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400520611302 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_row\[7\] " "Destination node VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_row\[7\]" {  } { { "files/vga_sync.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/vga_sync.vhd" 134 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_top_level:vga_0|VGA_SYNC:videoSync|pixel_row[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400520611302 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_row\[8\] " "Destination node VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_row\[8\]" {  } { { "files/vga_sync.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/vga_sync.vhd" 134 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_top_level:vga_0|VGA_SYNC:videoSync|pixel_row[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400520611302 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_row\[5\] " "Destination node VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_row\[5\]" {  } { { "files/vga_sync.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/vga_sync.vhd" 134 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_top_level:vga_0|VGA_SYNC:videoSync|pixel_row[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400520611302 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int~0 " "Destination node VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int~0" {  } { { "files/vga_sync.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/vga_sync.vhd" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_top_level:vga_0|VGA_SYNC:videoSync|pixel_clock_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 24940 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400520611302 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK " "Destination node VGA_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { VGA_CLK } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } } { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400520611302 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1400520611302 ""}  } { { "files/vga_sync.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/vga_sync.vhd" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_top_level:vga_0|VGA_SYNC:videoSync|pixel_clock_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400520611302 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2lcd:LCDscreen\|CLK_400HZ  " "Automatically promoted node de2lcd:LCDscreen\|CLK_400HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400520611304 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2lcd:LCDscreen\|CLK_400HZ~0 " "Destination node de2lcd:LCDscreen\|CLK_400HZ~0" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { de2lcd:LCDscreen|CLK_400HZ~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 5836 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400520611304 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1400520611304 ""}  } { { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { de2lcd:LCDscreen|CLK_400HZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 1001 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400520611304 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered  " "Automatically promoted node ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400520611304 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered~1 " "Destination node ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered~1" {  } { { "files/keyboard.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/keyboard.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2:keyboard_0|keyboard:u1|keyboard_clk_filtered~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 24286 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400520611304 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered~2 " "Destination node ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered~2" {  } { { "files/keyboard.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/keyboard.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2:keyboard_0|keyboard:u1|keyboard_clk_filtered~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 24287 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400520611304 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered~3 " "Destination node ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered~3" {  } { { "files/keyboard.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/keyboard.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2:keyboard_0|keyboard:u1|keyboard_clk_filtered~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 24288 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400520611304 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1400520611304 ""}  } { { "files/keyboard.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/keyboard.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2:keyboard_0|keyboard:u1|keyboard_clk_filtered } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 938 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400520611304 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2:keyboard_0\|keyboard:u1\|scan_ready  " "Automatically promoted node ps2:keyboard_0\|keyboard:u1\|scan_ready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400520611305 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard_0\|oneshot:pulser\|process_0~0 " "Destination node ps2:keyboard_0\|oneshot:pulser\|process_0~0" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2:keyboard_0|oneshot:pulser|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 24295 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400520611305 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard_0\|oneshot:pulser\|delay~0 " "Destination node ps2:keyboard_0\|oneshot:pulser\|delay~0" {  } { { "files/oneshot.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/oneshot.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2:keyboard_0|oneshot:pulser|delay~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 24374 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400520611305 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1400520611305 ""}  } { { "files/keyboard.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/keyboard.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2:keyboard_0|keyboard:u1|scan_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 939 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400520611305 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[5\]~15  " "Automatically promoted node VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[5\]~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400520611305 ""}  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 300 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_top_level:vga_0|pixelGenerator:videoGen|char_addr[5]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 5839 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400520611305 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "init  " "Automatically promoted node init " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400520611305 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init " "Destination node init" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 114 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 3000 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400520611305 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "test4~0 " "Destination node test4~0" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 3899 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400520611305 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "saved1\[31\] " "Destination node saved1\[31\]" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 231 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { saved1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 2981 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400520611305 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "saved1\[0\] " "Destination node saved1\[0\]" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 231 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { saved1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 2984 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400520611305 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\game:opp_cursor_x\[1\] " "Destination node \\game:opp_cursor_x\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { \game:opp_cursor_x[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 2825 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400520611305 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\game:opp_cursor_y\[0\] " "Destination node \\game:opp_cursor_y\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { \game:opp_cursor_y[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 1912 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400520611305 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\game:opp_cursor_x\[0\] " "Destination node \\game:opp_cursor_x\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { \game:opp_cursor_x[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 2826 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400520611305 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\game:opp_cursor_y\[2\] " "Destination node \\game:opp_cursor_y\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { \game:opp_cursor_y[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 2828 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400520611305 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\game:opp_cursor_y\[3\] " "Destination node \\game:opp_cursor_y\[3\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { \game:opp_cursor_y[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 2827 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400520611305 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\game:opp_cursor_y\[1\] " "Destination node \\game:opp_cursor_y\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { \game:opp_cursor_y[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 2829 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400520611305 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1400520611305 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1400520611305 ""}  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 114 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 3000 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400520611305 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1400520612921 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1400520612937 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1400520612938 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1400520612955 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1400520612971 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1400520612986 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1400520612986 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1400520613000 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1400520613758 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1400520613773 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1400520613773 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad12 " "Node \"ad12\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ad12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1400520614056 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1400520614056 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400520614056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1400520617415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:14 " "Fitter placement preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400520631728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1400520631848 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1400520727429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:36 " "Fitter placement operations ending: elapsed time is 00:01:36" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400520727429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1400520729919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "33 " "Router estimated average interconnect usage is 33% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "81 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 81% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Users/BrianL/Documents/GitHub/battleships/" { { 1 { 0 "Router estimated peak interconnect usage is 81% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 81% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1400520751805 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1400520751805 ""}
