[1] L. Dalessandro and M. Scott. Strong Isolation is a Weak Idea. In
Proceedings of the 4th ACM SIGPLAN Workshop on Transactional
Computing, Raleigh, NC, Feb. 2009.

[2] L. Dalessandro, M. Spear, and M. L. Scott. NOrec: Streamlining
STM by Abolishing Ownership Records. In Proceedings of the 15th
ACM Symposium on Principles and Practice of Parallel Programming,
Bangalore, India, Jan. 2010.

[3] M. Desnoyers, P. McKenney, A. Stern, M. Dagenais, and J. Walpole.
User-Level Implementations of Read-Copy Update. IEEE Transactions on Parallel and Distributed Systems, 23(2):375—382, 2012.

[4] D. Dice and N. Shavit. TLRW: Return of the Read-Write Lock. In Proceedings of the 22nd ACM Symposium on Parallelism in Algorithms
and Architectures, Santorini, Greece, June 2010.

[5] A. Dragojevic and T. Harris. STM in the Small: Trading Generality
for Performance in Software Transactional Memory. In Proceedings
of the EuroSys2012 Conference, Bern, Switzerland, Apr. 2012.

[6] K. P. Eswaran, J. Gray, R. A. Lorie, and I. L. Traiger. The Notions of
Consistency and Predicate Locks in a Database System. Communications of the ACM, 19(11):624—-633, 1976.

[7] P. Felber, C. Fetzer, and T. Riegel. Dynamic Performance Tuning
of Word-Based Software Transactional Memory. In Proceedings of
the 13th ACM Symposium on Principles and Practice of Parallel
Programming, Salt Lake City, UT, Feb. 2008.

[8] T. Harris, §. Marlow, S. Peyton Jones, and M. Herlihy. Composable
Memory Transactions. In Proceedings of the 10th ACM Symposium on
Principles and Practice of Parallel Programming, Chicago, IL, June
2005.

[9] M. P. Herlihy and J. E. B. Moss. Transactional Memory: Architectural
Support for Lock-Free Data Structures. In Proceedings of the 20th
International Symposium on Computer Architecture, San Diego, CA,
May 1993.

[10] R. L. Hudson, B. Saha, A.-R. Adl-Tabatabai, and B. Hertzberg. A
Scalable Transactional Memory Allocator. In Proceedings of the International Symposium on Memory Management, Ottawa, ON, Canada,
June 2006.

[11] ISOMIEC JTC 1/SC 22/WG 21. ‘Technical Specification for C++
Extensions for Transactional Memory, May 2015.

[12] T. Karnagel, R. Dementiev, R. Rajwar, K. Lai, T. Legler, B. Schlegel,
and W. Lehner. Improving In-Memory Database Index Performance
with Intel Transactional Synchronization Extensions. In Proceedings
of the 20th International Symposium on High-Performance Computer
Architecture, Orlando, FL, Feb. 2014.

[13] G. Kestor, O. Unsal, A. Cristal, and S. Tasiran. T-Rex: A Dynamic
Race Detection Tool for C/C++ Transactional Memory Applications.
In Proceedings of the EuroSys2014 Conference, Amsterdam, The
Netherlands, Apr. 2014.

[14] Y. Lev, V. Luchangco, V. Marathe, M. Moir, D. Nussbaum, and M. Olszewski. Anatomy of a Scalable Software Transactional Memory. In
Proceedings of the 4th ACM SIGPLAN Workshop on Transactional
Computing, Raleigh, NC, Feb. 2009.

[15] J. Manson, W. Pugh, and S. Adve. The Java Memory Model. In Proceedings of the 35th ACM Symposium on Principles of Programming
Languages, Long Beach, CA, Jan. 2005.

[16] V. Menon, S. Balensiefer, T. Shpeisman, A.-R. Adl-Tabatabai, R. Hudson, B. Saha, and A. Welc. Practical Weak-Atomicity Semantics for
Java STM. In Proceedings of the 20th ACM Symposium on Parallelism
in Algorithms and Architectures, Munich, Germany, June 2008.

[17] Y. Ni, A. Welc, A.-R. Adl-Tabatabai, M. Bach, S. Berkowits,
J. Cownie, R. Geva, $. Kozhukow, R. Narayanaswamy, J. Olivier,
S. Preis, B. Saha, A. Tal, and X. Tian. Design and Implementation of
Transactional Constructs for C/C++. In Proceedings of the 23rd ACM
Conference on Object Oriented Programming, Systems, Languages,
and Applications, Nashville, TN, USA, Oct. 2008.

[18] Parabola Research, HEVC Wavefront Animation, Dec. 2013.
https://www.parabolaresearch.com/blog/2013-12-01-hevc-wavefrontanimation. html.

[19] W. Ruan, T. Vyas, Y. Liu, and M. Spear. Transactionalizing Legacy
Code: An Experience Report Using GCC and Memcached. In Proceedings of the 19th International Conference on Architectural Support for Programming Languages and Operating Systems, Salt Lake
City, UT, Mar. 2014.

[20] W. N. Scherer III and M. L. Scott. Advanced Contention Management
for Dynamic Software Transactional Memory. In Proceedings of the
24th ACM Symposium on Principles of Distributed Computing, Las
Vegas, NV, July 2005.

[21] T. Shpeisman, A.-R. Adl-Tabatabai, R. Geva, Y. Ni, and A. Welc. Towards Transactional Memory Semantics for C++. In Proceedings of
the 21st ACM Symposium on Parallelism in Algorithms and Architectures, Calgary, AB, Canada, Aug. 2009.

[22] M. Spear, M. M. Michael, and C. von Praun. RingSTM: Scalable
Transactions with a Single Atomic Instruction. In Proceedings of the
20th ACM Symposium on Parallelism in Algorithms and Architectures,
Munich, Germany, June 2008.

[23] C. Wang, Y. Liu, and M. Spear. Transaction-Friendly Condition
Variables. In Proceedings of the 26th ACM Symposium on Parallelism
in Algorithms and Architectures, Prague, Czech Republic, June 2014.

[24] R. Yoo, Y. Ni, A. Welc, B. Saha, A.-R. Adl-Tabatabai, and H.-H.
Lee. Kicking the Tires of Software Transactional Memory: Why the
Going Gets Tough. In Proceedings of the 20th ACM Symposium on
Parallelism in Algorithms and Architectures, Munich, Germany, June
2008.

[25] T. Zhou and M. Spear. The Mimir Approach to Transactional Output.
In Proceedings of the 11th ACM SIGPLAN Workshop on Transactional
Computing, Barcelona, Spain, Mar. 2016.

[26] F. Zyulkyarov, V. Gajinov, O. Unsal, A. Cristal, E. Ayguade, T. Harris,
and M. Valero. Atomic Quake: Using Transactional Memory in an
Interactive Multiplayer Game Server. In Proceedings of the 14th
ACM Symposium on Principles and Practice of Parallel Programming,
Raleigh, NC, Feb. 2009.