#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 10 12:16:17 2022
# Process ID: 3724
# Current directory: C:/Users/schumae/Desktop/Lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1324 C:\Users\schumae\Desktop\Lab5\Lab_5_7_Segment.xpr
# Log file: C:/Users/schumae/Desktop/Lab5/vivado.log
# Journal file: C:/Users/schumae/Desktop/Lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TTL_Serial_user_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TTL_Serial_user_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/schumae/Desktop/Lab5/TTL_serial.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TTL_serial'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/schumae/Desktop/Lab5/TTL_user_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TTL_Serial_user_logic'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.sim/sim_1/behav/xsim'
"xelab -wto 0a60af8b059245528113a446aaf09217 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L secureip -L xpm --snapshot TTL_Serial_user_logic_behav xil_defaultlib.TTL_Serial_user_logic -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0a60af8b059245528113a446aaf09217 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L secureip -L xpm --snapshot TTL_Serial_user_logic_behav xil_defaultlib.TTL_Serial_user_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture state_machine of entity xil_defaultlib.TTL_serial [ttl_serial_default]
Compiling architecture user_logic of entity xil_defaultlib.ttl_serial_user_logic
Built simulation snapshot TTL_Serial_user_logic_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.sim/sim_1/behav/xsim/xsim.dir/TTL_Serial_user_logic_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 10 12:16:52 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TTL_Serial_user_logic_behav -key {Behavioral:sim_1:Functional:TTL_Serial_user_logic} -tclbatch {TTL_Serial_user_logic.tcl} -protoinst "protoinst_files/Lab_5.protoinst" -view {C:/Users/schumae/Desktop/Lab5/Top_Level_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Lab_5.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/Lab_5.protoinst for the following reason(s):
There are no instances of module "Lab_5" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/schumae/Desktop/Lab5/Top_Level_tb_behav.wcfg
WARNING: Simulation object /Top_Level_tb/clk was not found in the design.
WARNING: Simulation object /Top_Level_tb/BTN_0 was not found in the design.
WARNING: Simulation object /Top_Level_tb/BTN_1 was not found in the design.
WARNING: Simulation object /Top_Level_tb/BTN_2 was not found in the design.
WARNING: Simulation object /Top_Level_tb/TX was not found in the design.
WARNING: Simulation object /Top_Level_tb/top_level_DUT/debounce_BTN_0/BTN_O was not found in the design.
WARNING: Simulation object /Top_Level_tb/top_level_DUT/debounce_BTN_1/TOGGLE_O was not found in the design.
WARNING: Simulation object /Top_Level_tb/top_level_DUT/debounce_BTN_2/TOGGLE_O was not found in the design.
WARNING: Simulation object /Top_Level_tb/top_level_DUT/global_reset was not found in the design.
WARNING: Simulation object /Top_Level_tb/top_level_DUT/reset_delay was not found in the design.
WARNING: Simulation object /Top_Level_tb/top_level_DUT/TTL/state was not found in the design.
WARNING: Simulation object /Top_Level_tb/top_level_DUT/TTL/busy was not found in the design.
WARNING: Simulation object /Top_Level_tb/top_level_DUT/TTL/Inst_TTL_serial/data was not found in the design.
WARNING: Simulation object /Top_Level_tb/top_level_DUT/TTL/data_wr was not found in the design.
WARNING: Simulation object /Top_Level_tb/top_level_DUT/TTL/Inst_TTL_serial/idata was not found in the design.
WARNING: Simulation object /Top_Level_tb/top_level_DUT/TTL/byteSel was not found in the design.
WARNING: Simulation object /Top_Level_tb/top_level_DUT/counter/up was not found in the design.
WARNING: Simulation object /Top_Level_tb/top_level_DUT/counter/en was not found in the design.
WARNING: Simulation object /Top_Level_tb/top_level_DUT/counter/r_reg was not found in the design.
WARNING: Simulation object /Top_Level_tb/top_level_DUT/counter/r_next was not found in the design.
WARNING: Simulation object /Top_Level_tb/top_level_DUT/LTU/o was not found in the design.
WARNING: Simulation object /Top_Level_tb/top_level_DUT/LTU/count was not found in the design.
source TTL_Serial_user_logic.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TTL_Serial_user_logic_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 779.109 ; gain = 16.230
restart
INFO: [Simtcl 6-17] Simulation restarted
update_module_reference Lab_5_top_level_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:module_ref:top_level:1.0 - top_level_0
Successfully read diagram <Lab_5> from BD file <C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/Lab_5.bd>
Upgrading 'C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/Lab_5.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.runs/Lab_5_top_level_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated Lab_5_top_level_0_0 to use current project options
Wrote  : <C:\Users\schumae\Desktop\Lab5\Lab_5_7_Segment.srcs\sources_1\bd\Lab_5\Lab_5.bd> 
Wrote  : <C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/ui/bd_5a5bbde3.ui> 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TTL_Serial_user_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TTL_Serial_user_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/schumae/Desktop/Lab5/TTL_serial.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TTL_serial'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.sim/sim_1/behav/xsim'
"xelab -wto 0a60af8b059245528113a446aaf09217 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L secureip -L xpm --snapshot TTL_Serial_user_logic_behav xil_defaultlib.TTL_Serial_user_logic -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0a60af8b059245528113a446aaf09217 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L secureip -L xpm --snapshot TTL_Serial_user_logic_behav xil_defaultlib.TTL_Serial_user_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture state_machine of entity xil_defaultlib.TTL_serial [ttl_serial_default]
Compiling architecture user_logic of entity xil_defaultlib.ttl_serial_user_logic
Built simulation snapshot TTL_Serial_user_logic_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Lab_5.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/Lab_5.protoinst for the following reason(s):
There are no instances of module "Lab_5" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 832.094 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/TTL_Serial_user_logic/clk} -radix hex {1 0ns} {0 10000ps} -repeat_every 20000ps
add_force {/TTL_Serial_user_logic/iData} -radix hex {1234 0ns}
run 2 ms
run 2 ms
run 2 ms
run 20 ms
run 20 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top Lab_5_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg225-1
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/ip/Lab_5_processing_system7_0_0/Lab_5_processing_system7_0_0.dcp' for cell 'Lab_5_i/processing_system7_0'
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/ip/Lab_5_processing_system7_0_0/Lab_5_processing_system7_0_0.xdc] for cell 'Lab_5_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/ip/Lab_5_processing_system7_0_0/Lab_5_processing_system7_0_0.xdc] for cell 'Lab_5_i/processing_system7_0/inst'
Parsing XDC File [C:/Users/schumae/Desktop/Lab5/TE0726.xdc]
Finished Parsing XDC File [C:/Users/schumae/Desktop/Lab5/TE0726.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Lab_5_top_level_0_0' instantiated as 'Lab_5_i/top_level_0' [C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/synth/Lab_5.vhd:168]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1173.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1312.324 ; gain = 460.613
generate_target all [get_files C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/Lab_5.bd]
WARNING: [BD 41-927] Following properties on pin /top_level_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Lab_5_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\schumae\Desktop\Lab5\Lab_5_7_Segment.srcs\sources_1\bd\Lab_5\Lab_5.bd> 
VHDL Output written to : C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/synth/Lab_5.vhd
VHDL Output written to : C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/sim/Lab_5.vhd
VHDL Output written to : C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/hdl/Lab_5_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_level_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/hw_handoff/Lab_5.hwh
Generated Block Design Tcl file C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/hw_handoff/Lab_5_bd.tcl
Generated Hardware Definition File C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/synth/Lab_5.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/Lab_5.bd]
launch_runs Lab_5_top_level_0_0_synth_1
[Thu Nov 10 12:28:15 2022] Launched Lab_5_top_level_0_0_synth_1...
Run output will be captured here: C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.runs/Lab_5_top_level_0_0_synth_1/runme.log
wait_on_run Lab_5_top_level_0_0_synth_1
[Thu Nov 10 12:28:15 2022] Waiting for Lab_5_top_level_0_0_synth_1 to finish...
[Thu Nov 10 12:28:20 2022] Waiting for Lab_5_top_level_0_0_synth_1 to finish...
[Thu Nov 10 12:28:25 2022] Waiting for Lab_5_top_level_0_0_synth_1 to finish...
[Thu Nov 10 12:28:30 2022] Waiting for Lab_5_top_level_0_0_synth_1 to finish...
[Thu Nov 10 12:28:40 2022] Waiting for Lab_5_top_level_0_0_synth_1 to finish...

*** Running vivado
    with args -log Lab_5_top_level_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab_5_top_level_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Lab_5_top_level_0_0.tcl -notrace
Command: synth_design -top Lab_5_top_level_0_0 -part xc7z010clg225-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'Lab_5_top_level_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1468 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 484.324 ; gain = 190.324
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lab_5_top_level_0_0' [c:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/ip/Lab_5_top_level_0_0/synth/Lab_5_top_level_0_0.vhd:66]
	Parameter delay bound to: 49999999 - type: integer 
	Parameter baud_rate bound to: 5208 - type: integer 
INFO: [Synth 8-3491] module 'top_level' declared at 'C:/Users/schumae/Desktop/Lab5/top_level.vhd:34' bound to instance 'U0' of component 'top_level' [c:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/ip/Lab_5_top_level_0_0/synth/Lab_5_top_level_0_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'top_level' [C:/Users/schumae/Desktop/Lab5/top_level.vhd:45]
	Parameter delay bound to: 49999999 - type: integer 
	Parameter baud_rate bound to: 5208 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [C:/Users/schumae/Desktop/Lab5/top_level.vhd:90]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [C:/Users/schumae/Desktop/Lab5/top_level.vhd:93]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [C:/Users/schumae/Desktop/Lab5/top_level.vhd:95]
WARNING: [Synth 8-614] signal 'reset_delay_len' is read in the process but is not in the sensitivity list [C:/Users/schumae/Desktop/Lab5/top_level.vhd:125]
	Parameter CNTR_MAX bound to: 16'b1111111111111111 
INFO: [Synth 8-3491] module 'btn_debounce_toggle' declared at 'C:/Users/schumae/Desktop/Lab5/btn_debounce_toggle.vhd:32' bound to instance 'debounce_BTN_0' of component 'btn_debounce_toggle' [C:/Users/schumae/Desktop/Lab5/top_level.vhd:134]
INFO: [Synth 8-638] synthesizing module 'btn_debounce_toggle' [C:/Users/schumae/Desktop/Lab5/btn_debounce_toggle.vhd:42]
	Parameter CNTR_MAX bound to: 16'b1111111111111111 
INFO: [Synth 8-256] done synthesizing module 'btn_debounce_toggle' (1#1) [C:/Users/schumae/Desktop/Lab5/btn_debounce_toggle.vhd:42]
	Parameter CNTR_MAX bound to: 16'b1111111111111111 
INFO: [Synth 8-3491] module 'btn_debounce_toggle' declared at 'C:/Users/schumae/Desktop/Lab5/btn_debounce_toggle.vhd:32' bound to instance 'debounce_BTN_1' of component 'btn_debounce_toggle' [C:/Users/schumae/Desktop/Lab5/top_level.vhd:142]
	Parameter CNTR_MAX bound to: 16'b1111111111111111 
INFO: [Synth 8-3491] module 'btn_debounce_toggle' declared at 'C:/Users/schumae/Desktop/Lab5/btn_debounce_toggle.vhd:32' bound to instance 'debounce_BTN_2' of component 'btn_debounce_toggle' [C:/Users/schumae/Desktop/Lab5/top_level.vhd:150]
	Parameter in_size bound to: 4 - type: integer 
	Parameter out_size bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'out_LTU' declared at 'C:/Users/schumae/Desktop/Lab5/out_LTU.vhd:12' bound to instance 'LTU' of component 'out_LTU' [C:/Users/schumae/Desktop/Lab5/top_level.vhd:158]
INFO: [Synth 8-638] synthesizing module 'out_LTU' [C:/Users/schumae/Desktop/Lab5/out_LTU.vhd:21]
	Parameter in_size bound to: 4 - type: integer 
	Parameter out_size bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'out_LTU' (2#1) [C:/Users/schumae/Desktop/Lab5/out_LTU.vhd:21]
	Parameter N bound to: 4 - type: integer 
	Parameter N2 bound to: 9 - type: integer 
	Parameter N1 bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'univ_bin_counter' declared at 'C:/Users/schumae/Desktop/Lab5/univ_bin_counter.vhd:10' bound to instance 'counter' of component 'univ_bin_counter' [C:/Users/schumae/Desktop/Lab5/top_level.vhd:166]
INFO: [Synth 8-638] synthesizing module 'univ_bin_counter' [C:/Users/schumae/Desktop/Lab5/univ_bin_counter.vhd:22]
	Parameter N bound to: 4 - type: integer 
	Parameter N2 bound to: 9 - type: integer 
	Parameter N1 bound to: 0 - type: integer 
WARNING: [Synth 8-614] signal 'up' is read in the process but is not in the sensitivity list [C:/Users/schumae/Desktop/Lab5/univ_bin_counter.vhd:43]
WARNING: [Synth 8-614] signal 'clk_en' is read in the process but is not in the sensitivity list [C:/Users/schumae/Desktop/Lab5/univ_bin_counter.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'univ_bin_counter' (3#1) [C:/Users/schumae/Desktop/Lab5/univ_bin_counter.vhd:22]
	Parameter cnt_max bound to: 5208 - type: integer 
INFO: [Synth 8-3491] module 'TTL_Serial_user_logic' declared at 'C:/Users/schumae/Desktop/Lab5/TTL_user_logic.vhd:6' bound to instance 'TTL' of component 'TTL_Serial_user_logic' [C:/Users/schumae/Desktop/Lab5/top_level.vhd:182]
INFO: [Synth 8-638] synthesizing module 'TTL_Serial_user_logic' [C:/Users/schumae/Desktop/Lab5/TTL_user_logic.vhd:15]
	Parameter cnt_max bound to: 5208 - type: integer 
	Parameter cnt_max bound to: 5208 - type: integer 
INFO: [Synth 8-3491] module 'TTL_serial' declared at 'C:/Users/schumae/Desktop/Lab5/TTL_serial.vhd:8' bound to instance 'Inst_TTL_serial' of component 'TTL_serial' [C:/Users/schumae/Desktop/Lab5/TTL_user_logic.vhd:68]
INFO: [Synth 8-638] synthesizing module 'TTL_serial' [C:/Users/schumae/Desktop/Lab5/TTL_serial.vhd:21]
	Parameter cnt_max bound to: 5208 - type: integer 
WARNING: [Synth 8-614] signal 'clk_en' is read in the process but is not in the sensitivity list [C:/Users/schumae/Desktop/Lab5/TTL_serial.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'TTL_serial' (4#1) [C:/Users/schumae/Desktop/Lab5/TTL_serial.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'TTL_Serial_user_logic' (5#1) [C:/Users/schumae/Desktop/Lab5/TTL_user_logic.vhd:15]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'counter'. This will prevent further optimization [C:/Users/schumae/Desktop/Lab5/top_level.vhd:166]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'LTU'. This will prevent further optimization [C:/Users/schumae/Desktop/Lab5/top_level.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'top_level' (6#1) [C:/Users/schumae/Desktop/Lab5/top_level.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Lab_5_top_level_0_0' (7#1) [c:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/ip/Lab_5_top_level_0_0/synth/Lab_5_top_level_0_0.vhd:66]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 549.727 ; gain = 255.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 549.727 ; gain = 255.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 549.727 ; gain = 255.727
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TTL_serial'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                               00 |                               00
                   start |                               01 |                               01
                    send |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'TTL_serial'
WARNING: [Synth 8-327] inferring latch for variable 'reset_delay_len_reg' [C:/Users/schumae/Desktop/Lab5/top_level.vhd:126]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 549.727 ; gain = 255.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module btn_debounce_toggle 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module univ_bin_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TTL_serial 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module TTL_Serial_user_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module top_level 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'U0/TTL/data_wr_reg[6]' (FDE) to 'U0/TTL/data_wr_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/TTL/data_wr_reg[5]' (FDE) to 'U0/TTL/data_wr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/TTL/Inst_TTL_serial/data_reg[6]' (FDE) to 'U0/TTL/Inst_TTL_serial/data_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/TTL/Inst_TTL_serial/data_reg[5]' (FDE) to 'U0/TTL/Inst_TTL_serial/data_reg[4]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 694.445 ; gain = 400.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 700.195 ; gain = 406.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 700.402 ; gain = 406.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 700.402 ; gain = 406.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 700.402 ; gain = 406.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 700.402 ; gain = 406.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 700.402 ; gain = 406.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 700.402 ; gain = 406.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 700.402 ; gain = 406.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    38|
|2     |LUT1   |    82|
|3     |LUT2   |     9|
|4     |LUT3   |     9|
|5     |LUT4   |    45|
|6     |LUT5   |    26|
|7     |LUT6   |    28|
|8     |FDCE   |     9|
|9     |FDPE   |     4|
|10    |FDRE   |   155|
|11    |LD     |    32|
|12    |LDC    |     1|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+----------------------+------+
|      |Instance              |Module                |Cells |
+------+----------------------+----------------------+------+
|1     |top                   |                      |   438|
|2     |  U0                  |top_level             |   438|
|3     |    LTU               |out_LTU               |    14|
|4     |    counter           |univ_bin_counter      |    24|
|5     |    TTL               |TTL_Serial_user_logic |   156|
|6     |      Inst_TTL_serial |TTL_serial            |    50|
|7     |    debounce_BTN_0    |btn_debounce_toggle   |    29|
|8     |    debounce_BTN_1    |btn_debounce_toggle_0 |    34|
|9     |    debounce_BTN_2    |btn_debounce_toggle_1 |    34|
+------+----------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 700.402 ; gain = 406.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 700.402 ; gain = 406.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 700.402 ; gain = 406.402
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 810.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  LD => LDCE: 32 instances
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 810.301 ; gain = 516.984
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 810.301 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.runs/Lab_5_top_level_0_0_synth_1/Lab_5_top_level_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1260.793 ; gain = 450.492
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1261.840 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.runs/Lab_5_top_level_0_0_synth_1/Lab_5_top_level_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab_5_top_level_0_0_utilization_synth.rpt -pb Lab_5_top_level_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 10 12:28:44 2022...
[Thu Nov 10 12:28:45 2022] Lab_5_top_level_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 1366.293 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg225-1
Top: Lab_5_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1498.570 ; gain = 132.277
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lab_5_wrapper' [C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/hdl/Lab_5_wrapper.vhd:44]
INFO: [Synth 8-3491] module 'Lab_5' declared at 'C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/synth/Lab_5.vhd:14' bound to instance 'Lab_5_i' of component 'Lab_5' [C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/hdl/Lab_5_wrapper.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Lab_5' [C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/synth/Lab_5.vhd:48]
INFO: [Synth 8-3491] module 'Lab_5_processing_system7_0_0' declared at 'C:/Users/schumae/Desktop/Lab5/.Xil/Vivado-3724-CB195-UL-41/realtime/Lab_5_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'Lab_5_processing_system7_0_0' [C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/synth/Lab_5.vhd:142]
INFO: [Synth 8-638] synthesizing module 'Lab_5_processing_system7_0_0' [C:/Users/schumae/Desktop/Lab5/.Xil/Vivado-3724-CB195-UL-41/realtime/Lab_5_processing_system7_0_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'Lab_5_top_level_0_0' declared at 'C:/Users/schumae/Desktop/Lab5/.Xil/Vivado-3724-CB195-UL-41/realtime/Lab_5_top_level_0_0_stub.vhdl:5' bound to instance 'top_level_0' of component 'Lab_5_top_level_0_0' [C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/synth/Lab_5.vhd:168]
INFO: [Synth 8-638] synthesizing module 'Lab_5_top_level_0_0' [C:/Users/schumae/Desktop/Lab5/.Xil/Vivado-3724-CB195-UL-41/realtime/Lab_5_top_level_0_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'Lab_5' (1#1) [C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/synth/Lab_5.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Lab_5_wrapper' (2#1) [C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/hdl/Lab_5_wrapper.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1536.879 ; gain = 170.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1552.797 ; gain = 186.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1552.797 ; gain = 186.504
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/ip/Lab_5_processing_system7_0_0/Lab_5_processing_system7_0_0.dcp' for cell 'Lab_5_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/ip/Lab_5_top_level_0_0/Lab_5_top_level_0_0.dcp' for cell 'Lab_5_i/top_level_0'
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/ip/Lab_5_processing_system7_0_0/Lab_5_processing_system7_0_0.xdc] for cell 'Lab_5_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/ip/Lab_5_processing_system7_0_0/Lab_5_processing_system7_0_0.xdc] for cell 'Lab_5_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/ip/Lab_5_processing_system7_0_0/Lab_5_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab_5_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab_5_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/schumae/Desktop/Lab5/TE0726.xdc]
Finished Parsing XDC File [C:/Users/schumae/Desktop/Lab5/TE0726.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1643.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1664.195 ; gain = 297.902
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1664.195 ; gain = 297.902
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_2' is stale and will not be used when launching 'impl_2'
[Thu Nov 10 12:30:31 2022] Launched synth_2...
Run output will be captured here: C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.runs/synth_2/runme.log
[Thu Nov 10 12:30:31 2022] Launched impl_2...
Run output will be captured here: C:/Users/schumae/Desktop/Lab5/Lab_5_7_Segment.runs/impl_2/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 10 12:34:31 2022...
