// Seed: 2247708096
module module_0 #(
    parameter id_1 = 32'd22
);
  wire _id_1;
  assign id_1 = id_1;
  parameter id_2 = 1;
  parameter id_3 = 1'b0;
  parameter id_4 = 1'b0;
  assign id_1 = id_3[id_1 :-1];
endmodule
program module_1 #(
    parameter id_12 = 32'd50,
    parameter id_13 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    _id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  output wire _id_13;
  inout wire _id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  module_0 modCall_1 ();
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire [-1 : -1] id_16;
  wire id_17;
  logic [-1  ==  {  -1  ,  id_12  } : id_13] id_18;
  ;
  wire id_19;
  ;
  wire id_20;
  assign id_13 = id_3;
endprogram
