Analysis & Synthesis report for TEST_PROJECT_1
Wed Nov 30 00:38:41 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TEST_PROJECT_1|usart:inst_usart|usart_tx:USART_tx_1|cnt_delay
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10|scfifo:scfifo_component|scfifo_7641:auto_generated|a_dpfifo_ec41:dpfifo|altsyncram_p8e1:FIFOram
 18. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10|scfifo:scfifo_component
 19. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|CBUF:inst15
 20. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14
 21. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[0]
 22. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[1]
 23. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[2]
 24. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[3]
 25. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[4]
 26. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[5]
 27. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[6]
 28. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[7]
 29. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[8]
 30. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[9]
 31. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[10]
 32. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[11]
 33. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[12]
 34. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[13]
 35. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[14]
 36. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[15]
 37. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[0].coder_unit
 38. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[1].coder_unit
 39. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[2].coder_unit
 40. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[3].coder_unit
 41. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[4].coder_unit
 42. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[5].coder_unit
 43. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[6].coder_unit
 44. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[7].coder_unit
 45. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[8].coder_unit
 46. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[9].coder_unit
 47. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[10].coder_unit
 48. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[11].coder_unit
 49. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[12].coder_unit
 50. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[13].coder_unit
 51. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[14].coder_unit
 52. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[15].coder_unit
 53. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|priority_encoder:encoder_unit
 54. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|EDGE_CODER:inst
 55. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|EDGE_CODER:inst|register:reg_1
 56. Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|EDGE_CODER:inst|register:reg_2
 57. Parameter Settings for User Entity Instance: PLL_50MHz:inst2|altpll:altpll_component
 58. Parameter Settings for User Entity Instance: divider:inst16
 59. Parameter Settings for User Entity Instance: divider:inst5
 60. Parameter Settings for User Entity Instance: modulator:inst1
 61. scfifo Parameter Settings by Entity Instance
 62. altpll Parameter Settings by Entity Instance
 63. Port Connectivity Checks: "ARCHIVATOR:inst18|EDGE_CODER:inst|register:reg_2"
 64. Port Connectivity Checks: "ARCHIVATOR:inst18|EDGE_CODER:inst|register:reg_1"
 65. Port Connectivity Checks: "usart:inst_usart|usart_tx:USART_tx_1"
 66. Elapsed Time Per Partition
 67. Analysis & Synthesis Messages
 68. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 30 00:38:41 2022      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; TEST_PROJECT_1                             ;
; Top-level Entity Name              ; TEST_PROJECT_1                             ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 2,870                                      ;
;     Total combinational functions  ; 2,604                                      ;
;     Dedicated logic registers      ; 1,466                                      ;
; Total registers                    ; 1466                                       ;
; Total pins                         ; 28                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 131,072                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; TEST_PROJECT_1     ; TEST_PROJECT_1     ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------+---------+
; EDGE_CODER.v                     ; yes             ; User Verilog HDL File              ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/EDGE_CODER.v             ;         ;
; register.v                       ; yes             ; User Verilog HDL File              ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/register.v               ;         ;
; RLE_CODER.v                      ; yes             ; User Verilog HDL File              ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v              ;         ;
; RLE_CODER_CODER.v                ; yes             ; User Verilog HDL File              ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v        ;         ;
; delayer.v                        ; yes             ; User Verilog HDL File              ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/delayer.v                ;         ;
; priority_encoder.v               ; yes             ; User Verilog HDL File              ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/priority_encoder.v       ;         ;
; ARCHIVATOR.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/ARCHIVATOR.bdf           ;         ;
; usart_tx.v                       ; yes             ; User Verilog HDL File              ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/usart_tx.v               ;         ;
; usart_rx.v                       ; yes             ; User Verilog HDL File              ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/usart_rx.v               ;         ;
; usart.v                          ; yes             ; User Verilog HDL File              ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/usart.v                  ;         ;
; mult_8.v                         ; yes             ; User Verilog HDL File              ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/mult_8.v                 ;         ;
; mult_2.v                         ; yes             ; User Verilog HDL File              ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/mult_2.v                 ;         ;
; TEST_PROJECT_1.bdf               ; yes             ; User Block Diagram/Schematic File  ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf       ;         ;
; PLL_50MHz.v                      ; yes             ; User Wizard-Generated File         ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/PLL_50MHz.v              ;         ;
; CBUF.v                           ; yes             ; User Verilog HDL File              ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/CBUF.v                   ;         ;
; output_files/valider.v           ; yes             ; User Verilog HDL File              ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/output_files/valider.v   ;         ;
; output_files/divider.v           ; yes             ; User Verilog HDL File              ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/output_files/divider.v   ;         ;
; COTROL_CIRCUIT.bdf               ; yes             ; User Block Diagram/Schematic File  ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/COTROL_CIRCUIT.bdf       ;         ;
; FIFO_ARCHIVATOR_2.v              ; yes             ; User Wizard-Generated File         ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/FIFO_ARCHIVATOR_2.v      ;         ;
; output_files/modulator.v         ; yes             ; User Verilog HDL File              ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/output_files/modulator.v ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf                     ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc                  ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc                   ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc                   ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc                   ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc                   ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                 ;         ;
; db/scfifo_7641.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/scfifo_7641.tdf       ;         ;
; db/a_dpfifo_ec41.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/a_dpfifo_ec41.tdf     ;         ;
; db/altsyncram_p8e1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/altsyncram_p8e1.tdf   ;         ;
; db/decode_a87.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/decode_a87.tdf        ;         ;
; db/mux_q28.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/mux_q28.tdf           ;         ;
; db/cmpr_2u8.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/cmpr_2u8.tdf          ;         ;
; db/cntr_fpb.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/cntr_fpb.tdf          ;         ;
; db/cntr_sp7.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/cntr_sp7.tdf          ;         ;
; db/cntr_gpb.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/cntr_gpb.tdf          ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                     ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc              ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc              ;         ;
; db/pll_50mhz_altpll.v            ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/pll_50mhz_altpll.v    ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                            ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                    ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,870                                                                                    ;
;                                             ;                                                                                          ;
; Total combinational functions               ; 2604                                                                                     ;
; Logic element usage by number of LUT inputs ;                                                                                          ;
;     -- 4 input functions                    ; 1488                                                                                     ;
;     -- 3 input functions                    ; 595                                                                                      ;
;     -- <=2 input functions                  ; 521                                                                                      ;
;                                             ;                                                                                          ;
; Logic elements by mode                      ;                                                                                          ;
;     -- normal mode                          ; 2341                                                                                     ;
;     -- arithmetic mode                      ; 263                                                                                      ;
;                                             ;                                                                                          ;
; Total registers                             ; 1466                                                                                     ;
;     -- Dedicated logic registers            ; 1466                                                                                     ;
;     -- I/O registers                        ; 0                                                                                        ;
;                                             ;                                                                                          ;
; I/O pins                                    ; 28                                                                                       ;
; Total memory bits                           ; 131072                                                                                   ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                        ;
; Total PLLs                                  ; 1                                                                                        ;
;     -- PLLs                                 ; 1                                                                                        ;
;                                             ;                                                                                          ;
; Maximum fan-out node                        ; PLL_50MHz:inst2|altpll:altpll_component|PLL_50MHz_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 765                                                                                      ;
; Total fan-out                               ; 13582                                                                                    ;
; Average fan-out                             ; 3.28                                                                                     ;
+---------------------------------------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                           ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |TEST_PROJECT_1                                         ; 2604 (0)          ; 1466 (0)     ; 131072      ; 0            ; 0       ; 0         ; 28   ; 0            ; |TEST_PROJECT_1                                                                                                                                                               ; work         ;
;    |ARCHIVATOR:inst18|                                  ; 2521 (2)          ; 1411 (1)     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18                                                                                                                                             ; work         ;
;       |CBUF:inst15|                                     ; 808 (808)         ; 544 (544)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15                                                                                                                                 ; work         ;
;       |EDGE_CODER:inst|                                 ; 48 (16)           ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|EDGE_CODER:inst                                                                                                                             ; work         ;
;          |register:reg_1|                               ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|EDGE_CODER:inst|register:reg_1                                                                                                              ; work         ;
;          |register:reg_2|                               ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|EDGE_CODER:inst|register:reg_2                                                                                                              ; work         ;
;       |FIFO_ARCHIVATOR_2:inst10|                        ; 83 (0)            ; 62 (0)       ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10                                                                                                                    ; work         ;
;          |scfifo:scfifo_component|                      ; 83 (0)            ; 62 (0)       ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10|scfifo:scfifo_component                                                                                            ; work         ;
;             |scfifo_7641:auto_generated|                ; 83 (0)            ; 62 (0)       ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10|scfifo:scfifo_component|scfifo_7641:auto_generated                                                                 ; work         ;
;                |a_dpfifo_ec41:dpfifo|                   ; 83 (32)           ; 62 (19)      ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10|scfifo:scfifo_component|scfifo_7641:auto_generated|a_dpfifo_ec41:dpfifo                                            ; work         ;
;                   |altsyncram_p8e1:FIFOram|             ; 10 (0)            ; 2 (2)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10|scfifo:scfifo_component|scfifo_7641:auto_generated|a_dpfifo_ec41:dpfifo|altsyncram_p8e1:FIFOram                    ; work         ;
;                      |decode_a87:decode2|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10|scfifo:scfifo_component|scfifo_7641:auto_generated|a_dpfifo_ec41:dpfifo|altsyncram_p8e1:FIFOram|decode_a87:decode2 ; work         ;
;                      |mux_q28:mux3|                     ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10|scfifo:scfifo_component|scfifo_7641:auto_generated|a_dpfifo_ec41:dpfifo|altsyncram_p8e1:FIFOram|mux_q28:mux3       ; work         ;
;                   |cntr_fpb:rd_ptr_msb|                 ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10|scfifo:scfifo_component|scfifo_7641:auto_generated|a_dpfifo_ec41:dpfifo|cntr_fpb:rd_ptr_msb                        ; work         ;
;                   |cntr_gpb:wr_ptr|                     ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10|scfifo:scfifo_component|scfifo_7641:auto_generated|a_dpfifo_ec41:dpfifo|cntr_gpb:wr_ptr                            ; work         ;
;                   |cntr_sp7:usedw_counter|              ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10|scfifo:scfifo_component|scfifo_7641:auto_generated|a_dpfifo_ec41:dpfifo|cntr_sp7:usedw_counter                     ; work         ;
;       |RLE_CODER:inst14|                                ; 1580 (196)        ; 772 (5)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14                                                                                                                            ; work         ;
;          |RLE_CODER_CODER:some_RLE_unit[0].coder_unit|  ; 82 (82)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[0].coder_unit                                                                                ; work         ;
;          |RLE_CODER_CODER:some_RLE_unit[10].coder_unit| ; 78 (78)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[10].coder_unit                                                                               ; work         ;
;          |RLE_CODER_CODER:some_RLE_unit[11].coder_unit| ; 78 (78)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[11].coder_unit                                                                               ; work         ;
;          |RLE_CODER_CODER:some_RLE_unit[12].coder_unit| ; 78 (78)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[12].coder_unit                                                                               ; work         ;
;          |RLE_CODER_CODER:some_RLE_unit[13].coder_unit| ; 78 (78)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[13].coder_unit                                                                               ; work         ;
;          |RLE_CODER_CODER:some_RLE_unit[14].coder_unit| ; 78 (78)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[14].coder_unit                                                                               ; work         ;
;          |RLE_CODER_CODER:some_RLE_unit[15].coder_unit| ; 78 (78)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[15].coder_unit                                                                               ; work         ;
;          |RLE_CODER_CODER:some_RLE_unit[1].coder_unit|  ; 78 (78)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[1].coder_unit                                                                                ; work         ;
;          |RLE_CODER_CODER:some_RLE_unit[2].coder_unit|  ; 78 (78)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[2].coder_unit                                                                                ; work         ;
;          |RLE_CODER_CODER:some_RLE_unit[3].coder_unit|  ; 78 (78)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[3].coder_unit                                                                                ; work         ;
;          |RLE_CODER_CODER:some_RLE_unit[4].coder_unit|  ; 78 (78)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[4].coder_unit                                                                                ; work         ;
;          |RLE_CODER_CODER:some_RLE_unit[5].coder_unit|  ; 78 (78)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[5].coder_unit                                                                                ; work         ;
;          |RLE_CODER_CODER:some_RLE_unit[6].coder_unit|  ; 78 (78)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[6].coder_unit                                                                                ; work         ;
;          |RLE_CODER_CODER:some_RLE_unit[7].coder_unit|  ; 78 (78)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[7].coder_unit                                                                                ; work         ;
;          |RLE_CODER_CODER:some_RLE_unit[8].coder_unit|  ; 78 (78)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[8].coder_unit                                                                                ; work         ;
;          |RLE_CODER_CODER:some_RLE_unit[9].coder_unit|  ; 78 (78)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[9].coder_unit                                                                                ; work         ;
;          |delayer:delay_unit[0]|                        ; 7 (7)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[0]                                                                                                      ; work         ;
;          |delayer:delay_unit[10]|                       ; 7 (7)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[10]                                                                                                     ; work         ;
;          |delayer:delay_unit[11]|                       ; 7 (7)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[11]                                                                                                     ; work         ;
;          |delayer:delay_unit[12]|                       ; 7 (7)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[12]                                                                                                     ; work         ;
;          |delayer:delay_unit[13]|                       ; 7 (7)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[13]                                                                                                     ; work         ;
;          |delayer:delay_unit[14]|                       ; 7 (7)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[14]                                                                                                     ; work         ;
;          |delayer:delay_unit[15]|                       ; 7 (7)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[15]                                                                                                     ; work         ;
;          |delayer:delay_unit[1]|                        ; 7 (7)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[1]                                                                                                      ; work         ;
;          |delayer:delay_unit[2]|                        ; 7 (7)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[2]                                                                                                      ; work         ;
;          |delayer:delay_unit[3]|                        ; 7 (7)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[3]                                                                                                      ; work         ;
;          |delayer:delay_unit[4]|                        ; 7 (7)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[4]                                                                                                      ; work         ;
;          |delayer:delay_unit[5]|                        ; 7 (7)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[5]                                                                                                      ; work         ;
;          |delayer:delay_unit[6]|                        ; 7 (7)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[6]                                                                                                      ; work         ;
;          |delayer:delay_unit[7]|                        ; 7 (7)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[7]                                                                                                      ; work         ;
;          |delayer:delay_unit[8]|                        ; 7 (7)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[8]                                                                                                      ; work         ;
;          |delayer:delay_unit[9]|                        ; 7 (7)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[9]                                                                                                      ; work         ;
;          |priority_encoder:encoder_unit|                ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|priority_encoder:encoder_unit                                                                                              ; work         ;
;    |COTROL_CIRCUIT:inst17|                              ; 9 (3)             ; 5 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|COTROL_CIRCUIT:inst17                                                                                                                                         ; work         ;
;       |valider:inst_valider|                            ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|COTROL_CIRCUIT:inst17|valider:inst_valider                                                                                                                    ; work         ;
;    |PLL_50MHz:inst2|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|PLL_50MHz:inst2                                                                                                                                               ; work         ;
;       |altpll:altpll_component|                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|PLL_50MHz:inst2|altpll:altpll_component                                                                                                                       ; work         ;
;          |PLL_50MHz_altpll:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|PLL_50MHz:inst2|altpll:altpll_component|PLL_50MHz_altpll:auto_generated                                                                                       ; work         ;
;    |divider:inst16|                                     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|divider:inst16                                                                                                                                                ; work         ;
;    |divider:inst5|                                      ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|divider:inst5                                                                                                                                                 ; work         ;
;    |usart:inst_usart|                                   ; 62 (0)            ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|usart:inst_usart                                                                                                                                              ; work         ;
;       |usart_rx:USART_rx_1|                             ; 23 (23)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|usart:inst_usart|usart_rx:USART_rx_1                                                                                                                          ; work         ;
;       |usart_tx:USART_tx_1|                             ; 39 (39)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_PROJECT_1|usart:inst_usart|usart_tx:USART_tx_1                                                                                                                          ; work         ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10|scfifo:scfifo_component|scfifo_7641:auto_generated|a_dpfifo_ec41:dpfifo|altsyncram_p8e1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+--------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                            ; IP Include File                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+--------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |TEST_PROJECT_1|PLL_50MHz:inst2                            ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/PLL_50MHz.v         ;
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |TEST_PROJECT_1|ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10 ; C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/FIFO_ARCHIVATOR_2.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+--------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |TEST_PROJECT_1|usart:inst_usart|usart_tx:USART_tx_1|cnt_delay ;
+--------------+--------------+--------------+-----------------------------------+
; Name         ; cnt_delay.01 ; cnt_delay.11 ; cnt_delay.00                      ;
+--------------+--------------+--------------+-----------------------------------+
; cnt_delay.01 ; 0            ; 0            ; 0                                 ;
; cnt_delay.00 ; 1            ; 0            ; 1                                 ;
; cnt_delay.11 ; 1            ; 1            ; 0                                 ;
+--------------+--------------+--------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                              ;
+-----------------------------------------------------------------------+-------------------------------------------------+------------------------+
; Latch Name                                                            ; Latch Enable Signal                             ; Free of Timing Hazards ;
+-----------------------------------------------------------------------+-------------------------------------------------+------------------------+
; ARCHIVATOR:inst18|RLE_CODER:inst14|ready                              ; VCC                                             ; yes                    ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[10]                       ; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[15] ; yes                    ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[2]                        ; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[15] ; yes                    ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[9]                        ; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[15] ; yes                    ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[1]                        ; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[15] ; yes                    ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[8]                        ; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[15] ; yes                    ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[0]                        ; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[15] ; yes                    ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[11]                       ; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[15] ; yes                    ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[3]                        ; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[15] ; yes                    ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[13]                       ; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[15] ; yes                    ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[5]                        ; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[15] ; yes                    ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[14]                       ; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[15] ; yes                    ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[6]                        ; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[15] ; yes                    ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[12]                       ; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[15] ; yes                    ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[4]                        ; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[15] ; yes                    ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[15]                       ; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[15] ; yes                    ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[7]                        ; ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[15] ; yes                    ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|priority_encoder:encoder_unit|y[0] ; COTROL_CIRCUIT:inst17|inst2                     ; yes                    ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|priority_encoder:encoder_unit|y[1] ; COTROL_CIRCUIT:inst17|inst2                     ; yes                    ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|priority_encoder:encoder_unit|y[2] ; COTROL_CIRCUIT:inst17|inst2                     ; yes                    ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|priority_encoder:encoder_unit|y[3] ; COTROL_CIRCUIT:inst17|inst2                     ; yes                    ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|priority_encoder:encoder_unit|y[4] ; COTROL_CIRCUIT:inst17|inst2                     ; yes                    ;
; Number of user-specified and inferred latches = 22                    ;                                                 ;                        ;
+-----------------------------------------------------------------------+-------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Register name                                                                                    ; Reason for Removal                                                                                       ;
+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; modulator:inst1|cnt[0..4]                                                                        ; Lost fanout                                                                                              ;
; modulator:inst1|out                                                                              ; Lost fanout                                                                                              ;
; modulator:inst1|cnt[5..12]                                                                       ; Lost fanout                                                                                              ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[15].coder_unit|word_out[12..14] ; Merged with ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[15].coder_unit|word_out[11] ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[14].coder_unit|word_out[13,14]  ; Merged with ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[14].coder_unit|word_out[12] ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[13].coder_unit|word_out[13,14]  ; Merged with ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[13].coder_unit|word_out[11] ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[12].coder_unit|word_out[14]     ; Merged with ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[12].coder_unit|word_out[13] ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[12].coder_unit|word_out[12]     ; Merged with ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[12].coder_unit|word_out[11] ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[11].coder_unit|word_out[12,14]  ; Merged with ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[11].coder_unit|word_out[11] ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[10].coder_unit|word_out[14]     ; Merged with ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[10].coder_unit|word_out[12] ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[10].coder_unit|word_out[13]     ; Merged with ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[10].coder_unit|word_out[11] ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[9].coder_unit|word_out[14]      ; Merged with ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[9].coder_unit|word_out[11]  ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[9].coder_unit|word_out[13]      ; Merged with ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[9].coder_unit|word_out[12]  ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[8].coder_unit|word_out[12,13]   ; Merged with ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[8].coder_unit|word_out[11]  ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[7].coder_unit|word_out[12,13]   ; Merged with ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[7].coder_unit|word_out[11]  ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[6].coder_unit|word_out[14]      ; Merged with ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[6].coder_unit|word_out[11]  ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[6].coder_unit|word_out[13]      ; Merged with ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[6].coder_unit|word_out[12]  ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[5].coder_unit|word_out[14]      ; Merged with ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[5].coder_unit|word_out[12]  ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[5].coder_unit|word_out[13]      ; Merged with ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[5].coder_unit|word_out[11]  ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[4].coder_unit|word_out[12,14]   ; Merged with ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[4].coder_unit|word_out[11]  ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[3].coder_unit|word_out[14]      ; Merged with ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[3].coder_unit|word_out[13]  ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[3].coder_unit|word_out[12]      ; Merged with ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[3].coder_unit|word_out[11]  ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[2].coder_unit|word_out[13,14]   ; Merged with ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[2].coder_unit|word_out[11]  ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[1].coder_unit|word_out[13,14]   ; Merged with ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[1].coder_unit|word_out[12]  ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[0].coder_unit|word_out[12..14]  ; Merged with ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[0].coder_unit|word_out[11]  ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[14].coder_unit|word_out[11]     ; Stuck at GND due to stuck port data_in                                                                   ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[13].coder_unit|word_out[12]     ; Stuck at GND due to stuck port data_in                                                                   ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[12].coder_unit|word_out[11]     ; Stuck at GND due to stuck port data_in                                                                   ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[11].coder_unit|word_out[13]     ; Stuck at GND due to stuck port data_in                                                                   ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[10].coder_unit|word_out[11]     ; Stuck at GND due to stuck port data_in                                                                   ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[9].coder_unit|word_out[12]      ; Stuck at GND due to stuck port data_in                                                                   ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[8].coder_unit|word_out[11]      ; Stuck at GND due to stuck port data_in                                                                   ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[7].coder_unit|word_out[14]      ; Stuck at GND due to stuck port data_in                                                                   ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[6].coder_unit|word_out[11]      ; Stuck at GND due to stuck port data_in                                                                   ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[5].coder_unit|word_out[12]      ; Stuck at GND due to stuck port data_in                                                                   ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[4].coder_unit|word_out[11]      ; Stuck at GND due to stuck port data_in                                                                   ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[3].coder_unit|word_out[13]      ; Stuck at GND due to stuck port data_in                                                                   ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[2].coder_unit|word_out[11]      ; Stuck at GND due to stuck port data_in                                                                   ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[1].coder_unit|word_out[12]      ; Stuck at GND due to stuck port data_in                                                                   ;
; ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[0].coder_unit|word_out[11]      ; Stuck at GND due to stuck port data_in                                                                   ;
; ARCHIVATOR:inst18|CBUF:inst15|head[0]                                                            ; Stuck at GND due to stuck port data_in                                                                   ;
; usart:inst_usart|usart_tx:USART_tx_1|cnt_delay.00                                                ; Lost fanout                                                                                              ;
; usart:inst_usart|usart_tx:USART_tx_1|cnt_delay.11                                                ; Lost fanout                                                                                              ;
; Total Number of Removed Registers = 66                                                           ;                                                                                                          ;
+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                         ;
+------------------------+--------------------+-----------------------------------------------------------------------+
; Register name          ; Reason for Removal ; Registers Removed due to This Register                                ;
+------------------------+--------------------+-----------------------------------------------------------------------+
; modulator:inst1|cnt[4] ; Lost Fanouts       ; modulator:inst1|out, modulator:inst1|cnt[11], modulator:inst1|cnt[12] ;
+------------------------+--------------------+-----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1466  ;
; Number of registers using Synchronous Clear  ; 227   ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 62    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1039  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; usart:inst_usart|usart_tx:USART_tx_1|tx   ; 2       ;
; usart:inst_usart|usart_tx:USART_tx_1|idle ; 21      ;
; usart:inst_usart|usart_rx:USART_rx_1|d[9] ; 3       ;
; ARCHIVATOR:inst18|CBUF:inst15|CBUF_empty  ; 2       ;
; usart:inst_usart|usart_rx:USART_rx_1|d[0] ; 2       ;
; Total number of inverted registers = 5    ;         ;
+-------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 66 bits   ; 132 LEs       ; 66 LEs               ; 66 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|EDGE_CODER:inst|register:reg_2|q[0]                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[62][3]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[61][7]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[60][7]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[59][6]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[58][4]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[57][6]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[56][7]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[55][7]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[54][3]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[53][3]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[52][3]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[51][5]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[50][0]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[49][7]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[48][7]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[47][0]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[46][0]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[45][0]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[44][0]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[43][6]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[42][1]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[41][1]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[40][6]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[39][6]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[38][6]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[37][6]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[36][6]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[35][6]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[34][0]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[33][0]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[32][0]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[31][5]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[30][5]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[29][3]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[28][3]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[27][0]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[26][4]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[25][3]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[24][5]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[23][6]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[22][4]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[21][0]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[20][7]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[19][7]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[18][2]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[17][2]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[16][3]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[15][6]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[14][7]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[13][7]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[12][0]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[11][5]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[10][7]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[9][4]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[8][6]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[7][3]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[6][3]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[5][0]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[4][0]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[3][0]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[2][1]                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[0]|cnt[2]                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[1]|cnt[1]                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[2]|cnt[2]                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[3]|cnt[0]                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[4]|cnt[2]                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[5]|cnt[0]                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[6]|cnt[2]                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[7]|cnt[2]                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[8]|cnt[2]                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[9]|cnt[1]                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[10]|cnt[1]                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[11]|cnt[1]                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[12]|cnt[0]                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[13]|cnt[2]                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[14]|cnt[0]                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[15]|cnt[2]                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TEST_PROJECT_1|usart:inst_usart|usart_rx:USART_rx_1|cnt[0]                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TEST_PROJECT_1|usart:inst_usart|usart_tx:USART_tx_1|send_pos[1]                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|usart:inst_usart|usart_tx:USART_tx_1|bit_cnt[3]                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |TEST_PROJECT_1|usart:inst_usart|usart_tx:USART_tx_1|div4[1]                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[1][3]                                                           ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[15].coder_unit|cnt_0[7]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[14].coder_unit|cnt_0[4]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[13].coder_unit|cnt_0[1]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[12].coder_unit|cnt_0[8]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[11].coder_unit|cnt_0[3]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[10].coder_unit|cnt_0[3]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[9].coder_unit|cnt_0[5]           ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[8].coder_unit|cnt_0[1]           ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[7].coder_unit|cnt_0[4]           ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[6].coder_unit|cnt_0[4]           ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[5].coder_unit|cnt_0[1]           ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[4].coder_unit|cnt_0[4]           ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[3].coder_unit|cnt_0[2]           ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[2].coder_unit|cnt_0[5]           ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[1].coder_unit|cnt_0[2]           ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[0].coder_unit|cnt_0[3]           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |TEST_PROJECT_1|usart:inst_usart|usart_rx:USART_rx_1|d[4]                                                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[63][0]                                                          ;
; 65:1               ; 8 bits    ; 344 LEs       ; 336 LEs              ; 8 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|byte_out[0]                                                         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|vec[0][0]                                                           ;
; 8:1                ; 9 bits    ; 45 LEs        ; 9 LEs                ; 36 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|tail[5]                                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[15].coder_unit|word_out[15]      ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[15].coder_unit|word_out[4]       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[15].coder_unit|cnt_bit[0]        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[14].coder_unit|word_out[15]      ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[14].coder_unit|word_out[2]       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[14].coder_unit|cnt_bit[0]        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[13].coder_unit|word_out[15]      ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[13].coder_unit|word_out[2]       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[13].coder_unit|cnt_bit[2]        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[12].coder_unit|word_out[13]      ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[12].coder_unit|word_out[1]       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[12].coder_unit|cnt_bit[1]        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[11].coder_unit|word_out[15]      ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[11].coder_unit|word_out[7]       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[11].coder_unit|cnt_bit[2]        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[10].coder_unit|word_out[12]      ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[10].coder_unit|word_out[0]       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[10].coder_unit|cnt_bit[0]        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[9].coder_unit|word_out[15]       ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[9].coder_unit|word_out[1]        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[9].coder_unit|cnt_bit[2]         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[8].coder_unit|word_out[15]       ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[8].coder_unit|word_out[4]        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[8].coder_unit|cnt_bit[1]         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[7].coder_unit|word_out[11]       ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[7].coder_unit|word_out[7]        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[7].coder_unit|cnt_bit[3]         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[6].coder_unit|word_out[15]       ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[6].coder_unit|word_out[5]        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[6].coder_unit|cnt_bit[1]         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[5].coder_unit|word_out[12]       ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[5].coder_unit|word_out[4]        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[5].coder_unit|cnt_bit[1]         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[4].coder_unit|word_out[15]       ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[4].coder_unit|word_out[0]        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[4].coder_unit|cnt_bit[1]         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[3].coder_unit|word_out[11]       ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[3].coder_unit|word_out[5]        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[3].coder_unit|cnt_bit[3]         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[2].coder_unit|word_out[11]       ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[2].coder_unit|word_out[9]        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[2].coder_unit|cnt_bit[0]         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[1].coder_unit|word_out[15]       ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[1].coder_unit|word_out[1]        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[1].coder_unit|cnt_bit[3]         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[0].coder_unit|word_out[15]       ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[0].coder_unit|word_out[9]        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[0].coder_unit|cnt_bit[3]         ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15|head[8]                                                             ;
; 9:1                ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[15].coder_unit|word_for_send[1]  ;
; 9:1                ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[14].coder_unit|word_for_send[1]  ;
; 9:1                ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[13].coder_unit|word_for_send[10] ;
; 9:1                ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[12].coder_unit|word_for_send[5]  ;
; 9:1                ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[11].coder_unit|word_for_send[3]  ;
; 9:1                ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[10].coder_unit|word_for_send[6]  ;
; 9:1                ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[9].coder_unit|word_for_send[5]   ;
; 9:1                ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[8].coder_unit|word_for_send[6]   ;
; 9:1                ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[7].coder_unit|word_for_send[1]   ;
; 9:1                ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[6].coder_unit|word_for_send[3]   ;
; 9:1                ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[5].coder_unit|word_for_send[5]   ;
; 9:1                ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[4].coder_unit|word_for_send[3]   ;
; 9:1                ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[3].coder_unit|word_for_send[7]   ;
; 9:1                ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[2].coder_unit|word_for_send[10]  ;
; 9:1                ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[1].coder_unit|word_for_send[5]   ;
; 9:1                ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[0].coder_unit|word_for_send[6]   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |TEST_PROJECT_1|usart:inst_usart|usart_rx:USART_rx_1|d[9]                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |TEST_PROJECT_1|usart:inst_usart|usart_tx:USART_tx_1|cnt_delay                                                    ;
; 17:1               ; 13 bits   ; 143 LEs       ; 143 LEs              ; 0 LEs                  ; No         ; |TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|ShiftRight0                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10|scfifo:scfifo_component|scfifo_7641:auto_generated|a_dpfifo_ec41:dpfifo|altsyncram_p8e1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10|scfifo:scfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                   ;
+-------------------------+--------------+------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                         ;
; lpm_width               ; 8            ; Signed Integer                                                         ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                         ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                ;
; CBXI_PARAMETER          ; scfifo_7641  ; Untyped                                                                ;
+-------------------------+--------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|CBUF:inst15 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 8     ; Unsigned Integer                                  ;
; M              ; 16    ; Unsigned Integer                                  ;
; SIZE           ; 64    ; Unsigned Integer                                  ;
; vol_SIZE       ; 8     ; Unsigned Integer                                  ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 16    ; Unsigned Integer                                       ;
; vol_N          ; 4     ; Unsigned Integer                                       ;
; P              ; 16    ; Unsigned Integer                                       ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[0] ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; delay          ; 5     ; Signed Integer                                                               ;
; vol            ; 3     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[1] ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; delay          ; 5     ; Signed Integer                                                               ;
; vol            ; 3     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[2] ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; delay          ; 5     ; Signed Integer                                                               ;
; vol            ; 3     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[3] ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; delay          ; 5     ; Signed Integer                                                               ;
; vol            ; 3     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[4] ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; delay          ; 5     ; Signed Integer                                                               ;
; vol            ; 3     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[5] ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; delay          ; 5     ; Signed Integer                                                               ;
; vol            ; 3     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[6] ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; delay          ; 5     ; Signed Integer                                                               ;
; vol            ; 3     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[7] ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; delay          ; 5     ; Signed Integer                                                               ;
; vol            ; 3     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[8] ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; delay          ; 5     ; Signed Integer                                                               ;
; vol            ; 3     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[9] ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; delay          ; 5     ; Signed Integer                                                               ;
; vol            ; 3     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[10] ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; delay          ; 5     ; Signed Integer                                                                ;
; vol            ; 3     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[11] ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; delay          ; 5     ; Signed Integer                                                                ;
; vol            ; 3     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[12] ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; delay          ; 5     ; Signed Integer                                                                ;
; vol            ; 3     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[13] ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; delay          ; 5     ; Signed Integer                                                                ;
; vol            ; 3     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[14] ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; delay          ; 5     ; Signed Integer                                                                ;
; vol            ; 3     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[15] ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; delay          ; 5     ; Signed Integer                                                                ;
; vol            ; 3     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[0].coder_unit ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                     ;
; vol_N          ; 4     ; Signed Integer                                                                                     ;
; COUNT_N        ; 2048  ; Signed Integer                                                                                     ;
; adr            ; 0     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[1].coder_unit ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                     ;
; vol_N          ; 4     ; Signed Integer                                                                                     ;
; COUNT_N        ; 2048  ; Signed Integer                                                                                     ;
; adr            ; 1     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[2].coder_unit ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                     ;
; vol_N          ; 4     ; Signed Integer                                                                                     ;
; COUNT_N        ; 2048  ; Signed Integer                                                                                     ;
; adr            ; 2     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[3].coder_unit ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                     ;
; vol_N          ; 4     ; Signed Integer                                                                                     ;
; COUNT_N        ; 2048  ; Signed Integer                                                                                     ;
; adr            ; 3     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[4].coder_unit ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                     ;
; vol_N          ; 4     ; Signed Integer                                                                                     ;
; COUNT_N        ; 2048  ; Signed Integer                                                                                     ;
; adr            ; 4     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[5].coder_unit ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                     ;
; vol_N          ; 4     ; Signed Integer                                                                                     ;
; COUNT_N        ; 2048  ; Signed Integer                                                                                     ;
; adr            ; 5     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[6].coder_unit ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                     ;
; vol_N          ; 4     ; Signed Integer                                                                                     ;
; COUNT_N        ; 2048  ; Signed Integer                                                                                     ;
; adr            ; 6     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[7].coder_unit ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                     ;
; vol_N          ; 4     ; Signed Integer                                                                                     ;
; COUNT_N        ; 2048  ; Signed Integer                                                                                     ;
; adr            ; 7     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[8].coder_unit ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                     ;
; vol_N          ; 4     ; Signed Integer                                                                                     ;
; COUNT_N        ; 2048  ; Signed Integer                                                                                     ;
; adr            ; 8     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[9].coder_unit ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                     ;
; vol_N          ; 4     ; Signed Integer                                                                                     ;
; COUNT_N        ; 2048  ; Signed Integer                                                                                     ;
; adr            ; 9     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[10].coder_unit ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                      ;
; vol_N          ; 4     ; Signed Integer                                                                                      ;
; COUNT_N        ; 2048  ; Signed Integer                                                                                      ;
; adr            ; 10    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[11].coder_unit ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                      ;
; vol_N          ; 4     ; Signed Integer                                                                                      ;
; COUNT_N        ; 2048  ; Signed Integer                                                                                      ;
; adr            ; 11    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[12].coder_unit ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                      ;
; vol_N          ; 4     ; Signed Integer                                                                                      ;
; COUNT_N        ; 2048  ; Signed Integer                                                                                      ;
; adr            ; 12    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[13].coder_unit ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                      ;
; vol_N          ; 4     ; Signed Integer                                                                                      ;
; COUNT_N        ; 2048  ; Signed Integer                                                                                      ;
; adr            ; 13    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[14].coder_unit ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                      ;
; vol_N          ; 4     ; Signed Integer                                                                                      ;
; COUNT_N        ; 2048  ; Signed Integer                                                                                      ;
; adr            ; 14    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[15].coder_unit ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                      ;
; vol_N          ; 4     ; Signed Integer                                                                                      ;
; COUNT_N        ; 2048  ; Signed Integer                                                                                      ;
; adr            ; 15    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|RLE_CODER:inst14|priority_encoder:encoder_unit ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                       ;
; M              ; 4     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|EDGE_CODER:inst ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 16    ; Unsigned Integer                                      ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|EDGE_CODER:inst|register:reg_1 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; SIZE           ; 16    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARCHIVATOR:inst18|EDGE_CODER:inst|register:reg_2 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; SIZE           ; 16    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_50MHz:inst2|altpll:altpll_component ;
+-------------------------------+-----------------------------+------------------------+
; Parameter Name                ; Value                       ; Type                   ;
+-------------------------------+-----------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                ;
; PLL_TYPE                      ; AUTO                        ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_50MHz ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                ;
; LOCK_HIGH                     ; 1                           ; Untyped                ;
; LOCK_LOW                      ; 1                           ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                ;
; SKIP_VCO                      ; OFF                         ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                ;
; BANDWIDTH                     ; 0                           ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                ;
; DOWN_SPREAD                   ; 0                           ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 128                         ; Signed Integer         ;
; CLK1_MULTIPLY_BY              ; 64                          ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 3                           ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK2_DIVIDE_BY                ; 3125                        ; Signed Integer         ;
; CLK1_DIVIDE_BY                ; 3125                        ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 2                           ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                          ; Signed Integer         ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                ;
; DPA_DIVIDER                   ; 0                           ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                ;
; VCO_MIN                       ; 0                           ; Untyped                ;
; VCO_MAX                       ; 0                           ; Untyped                ;
; VCO_CENTER                    ; 0                           ; Untyped                ;
; PFD_MIN                       ; 0                           ; Untyped                ;
; PFD_MAX                       ; 0                           ; Untyped                ;
; M_INITIAL                     ; 0                           ; Untyped                ;
; M                             ; 0                           ; Untyped                ;
; N                             ; 1                           ; Untyped                ;
; M2                            ; 1                           ; Untyped                ;
; N2                            ; 1                           ; Untyped                ;
; SS                            ; 1                           ; Untyped                ;
; C0_HIGH                       ; 0                           ; Untyped                ;
; C1_HIGH                       ; 0                           ; Untyped                ;
; C2_HIGH                       ; 0                           ; Untyped                ;
; C3_HIGH                       ; 0                           ; Untyped                ;
; C4_HIGH                       ; 0                           ; Untyped                ;
; C5_HIGH                       ; 0                           ; Untyped                ;
; C6_HIGH                       ; 0                           ; Untyped                ;
; C7_HIGH                       ; 0                           ; Untyped                ;
; C8_HIGH                       ; 0                           ; Untyped                ;
; C9_HIGH                       ; 0                           ; Untyped                ;
; C0_LOW                        ; 0                           ; Untyped                ;
; C1_LOW                        ; 0                           ; Untyped                ;
; C2_LOW                        ; 0                           ; Untyped                ;
; C3_LOW                        ; 0                           ; Untyped                ;
; C4_LOW                        ; 0                           ; Untyped                ;
; C5_LOW                        ; 0                           ; Untyped                ;
; C6_LOW                        ; 0                           ; Untyped                ;
; C7_LOW                        ; 0                           ; Untyped                ;
; C8_LOW                        ; 0                           ; Untyped                ;
; C9_LOW                        ; 0                           ; Untyped                ;
; C0_INITIAL                    ; 0                           ; Untyped                ;
; C1_INITIAL                    ; 0                           ; Untyped                ;
; C2_INITIAL                    ; 0                           ; Untyped                ;
; C3_INITIAL                    ; 0                           ; Untyped                ;
; C4_INITIAL                    ; 0                           ; Untyped                ;
; C5_INITIAL                    ; 0                           ; Untyped                ;
; C6_INITIAL                    ; 0                           ; Untyped                ;
; C7_INITIAL                    ; 0                           ; Untyped                ;
; C8_INITIAL                    ; 0                           ; Untyped                ;
; C9_INITIAL                    ; 0                           ; Untyped                ;
; C0_MODE                       ; BYPASS                      ; Untyped                ;
; C1_MODE                       ; BYPASS                      ; Untyped                ;
; C2_MODE                       ; BYPASS                      ; Untyped                ;
; C3_MODE                       ; BYPASS                      ; Untyped                ;
; C4_MODE                       ; BYPASS                      ; Untyped                ;
; C5_MODE                       ; BYPASS                      ; Untyped                ;
; C6_MODE                       ; BYPASS                      ; Untyped                ;
; C7_MODE                       ; BYPASS                      ; Untyped                ;
; C8_MODE                       ; BYPASS                      ; Untyped                ;
; C9_MODE                       ; BYPASS                      ; Untyped                ;
; C0_PH                         ; 0                           ; Untyped                ;
; C1_PH                         ; 0                           ; Untyped                ;
; C2_PH                         ; 0                           ; Untyped                ;
; C3_PH                         ; 0                           ; Untyped                ;
; C4_PH                         ; 0                           ; Untyped                ;
; C5_PH                         ; 0                           ; Untyped                ;
; C6_PH                         ; 0                           ; Untyped                ;
; C7_PH                         ; 0                           ; Untyped                ;
; C8_PH                         ; 0                           ; Untyped                ;
; C9_PH                         ; 0                           ; Untyped                ;
; L0_HIGH                       ; 1                           ; Untyped                ;
; L1_HIGH                       ; 1                           ; Untyped                ;
; G0_HIGH                       ; 1                           ; Untyped                ;
; G1_HIGH                       ; 1                           ; Untyped                ;
; G2_HIGH                       ; 1                           ; Untyped                ;
; G3_HIGH                       ; 1                           ; Untyped                ;
; E0_HIGH                       ; 1                           ; Untyped                ;
; E1_HIGH                       ; 1                           ; Untyped                ;
; E2_HIGH                       ; 1                           ; Untyped                ;
; E3_HIGH                       ; 1                           ; Untyped                ;
; L0_LOW                        ; 1                           ; Untyped                ;
; L1_LOW                        ; 1                           ; Untyped                ;
; G0_LOW                        ; 1                           ; Untyped                ;
; G1_LOW                        ; 1                           ; Untyped                ;
; G2_LOW                        ; 1                           ; Untyped                ;
; G3_LOW                        ; 1                           ; Untyped                ;
; E0_LOW                        ; 1                           ; Untyped                ;
; E1_LOW                        ; 1                           ; Untyped                ;
; E2_LOW                        ; 1                           ; Untyped                ;
; E3_LOW                        ; 1                           ; Untyped                ;
; L0_INITIAL                    ; 1                           ; Untyped                ;
; L1_INITIAL                    ; 1                           ; Untyped                ;
; G0_INITIAL                    ; 1                           ; Untyped                ;
; G1_INITIAL                    ; 1                           ; Untyped                ;
; G2_INITIAL                    ; 1                           ; Untyped                ;
; G3_INITIAL                    ; 1                           ; Untyped                ;
; E0_INITIAL                    ; 1                           ; Untyped                ;
; E1_INITIAL                    ; 1                           ; Untyped                ;
; E2_INITIAL                    ; 1                           ; Untyped                ;
; E3_INITIAL                    ; 1                           ; Untyped                ;
; L0_MODE                       ; BYPASS                      ; Untyped                ;
; L1_MODE                       ; BYPASS                      ; Untyped                ;
; G0_MODE                       ; BYPASS                      ; Untyped                ;
; G1_MODE                       ; BYPASS                      ; Untyped                ;
; G2_MODE                       ; BYPASS                      ; Untyped                ;
; G3_MODE                       ; BYPASS                      ; Untyped                ;
; E0_MODE                       ; BYPASS                      ; Untyped                ;
; E1_MODE                       ; BYPASS                      ; Untyped                ;
; E2_MODE                       ; BYPASS                      ; Untyped                ;
; E3_MODE                       ; BYPASS                      ; Untyped                ;
; L0_PH                         ; 0                           ; Untyped                ;
; L1_PH                         ; 0                           ; Untyped                ;
; G0_PH                         ; 0                           ; Untyped                ;
; G1_PH                         ; 0                           ; Untyped                ;
; G2_PH                         ; 0                           ; Untyped                ;
; G3_PH                         ; 0                           ; Untyped                ;
; E0_PH                         ; 0                           ; Untyped                ;
; E1_PH                         ; 0                           ; Untyped                ;
; E2_PH                         ; 0                           ; Untyped                ;
; E3_PH                         ; 0                           ; Untyped                ;
; M_PH                          ; 0                           ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                ;
; CLK0_COUNTER                  ; G0                          ; Untyped                ;
; CLK1_COUNTER                  ; G0                          ; Untyped                ;
; CLK2_COUNTER                  ; G0                          ; Untyped                ;
; CLK3_COUNTER                  ; G0                          ; Untyped                ;
; CLK4_COUNTER                  ; G0                          ; Untyped                ;
; CLK5_COUNTER                  ; G0                          ; Untyped                ;
; CLK6_COUNTER                  ; E0                          ; Untyped                ;
; CLK7_COUNTER                  ; E1                          ; Untyped                ;
; CLK8_COUNTER                  ; E2                          ; Untyped                ;
; CLK9_COUNTER                  ; E3                          ; Untyped                ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                ;
; M_TIME_DELAY                  ; 0                           ; Untyped                ;
; N_TIME_DELAY                  ; 0                           ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                ;
; VCO_POST_SCALE                ; 0                           ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                ;
; PORT_CLK2                     ; PORT_USED                   ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                ;
; CBXI_PARAMETER                ; PLL_50MHz_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:inst16 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 9     ; Unsigned Integer                   ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:inst5 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 3     ; Unsigned Integer                  ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: modulator:inst1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; period         ; 11    ; Unsigned Integer                    ;
; CODE           ; 121   ; Signed Integer                      ;
; vol_CODE       ; 12    ; Unsigned Integer                    ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                    ;
+----------------------------+--------------------------------------------------------------------+
; Name                       ; Value                                                              ;
+----------------------------+--------------------------------------------------------------------+
; Number of entity instances ; 1                                                                  ;
; Entity Instance            ; ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                       ;
;     -- lpm_width           ; 8                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                ;
;     -- USE_EAB             ; ON                                                                 ;
+----------------------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 1                                       ;
; Entity Instance               ; PLL_50MHz:inst2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ARCHIVATOR:inst18|EDGE_CODER:inst|register:reg_2"                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; prn     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; prn[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ARCHIVATOR:inst18|EDGE_CODER:inst|register:reg_1"                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; prn     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; prn[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "usart:inst_usart|usart_tx:USART_tx_1"                                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; send_pos ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:19     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Nov 30 00:38:15 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TEST_PROJECT_1 -c TEST_PROJECT_1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file edge_coder.v
    Info (12023): Found entity 1: EDGE_CODER
Warning (10238): Verilog Module Declaration warning at register.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "register"
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register
Info (12021): Found 1 design units, including 1 entities, in source file rle_coder.v
    Info (12023): Found entity 1: RLE_CODER
Info (12021): Found 1 design units, including 1 entities, in source file rle_coder_coder.v
    Info (12023): Found entity 1: RLE_CODER_CODER
Info (12021): Found 1 design units, including 1 entities, in source file delayer.v
    Info (12023): Found entity 1: delayer
Info (12021): Found 1 design units, including 1 entities, in source file priority_encoder.v
    Info (12023): Found entity 1: priority_encoder
Info (12021): Found 1 design units, including 1 entities, in source file lz77_coder.v
    Info (12023): Found entity 1: LZ77_CODER
Info (12021): Found 1 design units, including 1 entities, in source file cutter.v
    Info (12023): Found entity 1: cutter
Info (12021): Found 1 design units, including 1 entities, in source file fifo_archivaor.v
    Info (12023): Found entity 1: FIFO_ARCHIVAOR
Info (12021): Found 1 design units, including 1 entities, in source file archivator.bdf
    Info (12023): Found entity 1: ARCHIVATOR
Warning (10463): Verilog HDL Declaration warning at usart_tx.v(28): "byte" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file usart_tx.v
    Info (12023): Found entity 1: usart_tx
Info (12021): Found 1 design units, including 1 entities, in source file usart_rx.v
    Info (12023): Found entity 1: usart_rx
Warning (10238): Verilog Module Declaration warning at usart.v(23): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "usart"
Info (12021): Found 1 design units, including 1 entities, in source file usart.v
    Info (12023): Found entity 1: usart
Info (12021): Found 1 design units, including 1 entities, in source file mult_8.v
    Info (12023): Found entity 1: mult_8
Info (12021): Found 1 design units, including 1 entities, in source file mult_2.v
    Info (12023): Found entity 1: mult_2
Info (12021): Found 1 design units, including 1 entities, in source file test_project_1.bdf
    Info (12023): Found entity 1: TEST_PROJECT_1
Info (12021): Found 1 design units, including 1 entities, in source file pll_50mhz.v
    Info (12023): Found entity 1: PLL_50MHz
Warning (12090): Entity "CBUF" obtained from "CBUF.v" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file cbuf.v
    Info (12023): Found entity 1: CBUF
Info (12021): Found 1 design units, including 1 entities, in source file archivator_testbench.bdf
    Info (12023): Found entity 1: ARCHIVATOR_testbench
Warning (10463): Verilog HDL Declaration warning at valider.v(12): "byte" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file output_files/valider.v
    Info (12023): Found entity 1: valider
Info (12021): Found 1 design units, including 1 entities, in source file output_files/divider.v
    Info (12023): Found entity 1: divider
Info (12021): Found 1 design units, including 1 entities, in source file output_files/sender_counter.v
    Info (12023): Found entity 1: sender_counter
Info (12021): Found 1 design units, including 1 entities, in source file output_files/counter_locked.v
    Info (12023): Found entity 1: counter_locked
Info (12021): Found 1 design units, including 1 entities, in source file output_files/parallelizer.v
    Info (12023): Found entity 1: parallelizer
Info (12021): Found 1 design units, including 1 entities, in source file cotrol_circuit.bdf
    Info (12023): Found entity 1: COTROL_CIRCUIT
Info (12021): Found 1 design units, including 1 entities, in source file fifo_archivator_2.v
    Info (12023): Found entity 1: FIFO_ARCHIVATOR_2
Info (12021): Found 1 design units, including 1 entities, in source file output_files/modulator.v
    Info (12023): Found entity 1: modulator
Warning (10236): Verilog HDL Implicit Net warning at LZ77_CODER.v(115): created implicit net for "next_window_full"
Warning (10227): Verilog HDL Port Declaration warning at usart_tx.v(30): data type declaration for "send_pos" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at usart_tx.v(23): see declaration for object "send_pos"
Info (12127): Elaborating entity "TEST_PROJECT_1" for the top level hierarchy
Warning (275011): Block or symbol "GND" of instance "inst6" overlaps another block or symbol
Warning (275011): Block or symbol "VCC" of instance "inst7" overlaps another block or symbol
Warning (275011): Block or symbol "GND" of instance "inst4" overlaps another block or symbol
Warning (275008): Primitive "VCC" of instance "inst10" not used
Info (12128): Elaborating entity "usart" for hierarchy "usart:inst_usart"
Info (12128): Elaborating entity "usart_rx" for hierarchy "usart:inst_usart|usart_rx:USART_rx_1"
Info (12128): Elaborating entity "usart_tx" for hierarchy "usart:inst_usart|usart_tx:USART_tx_1"
Warning (10230): Verilog HDL assignment warning at usart_tx.v(45): truncated value with size 8 to match size of target (1)
Info (12128): Elaborating entity "mult_2" for hierarchy "mult_2:inst_mult2"
Info (12128): Elaborating entity "ARCHIVATOR" for hierarchy "ARCHIVATOR:inst18"
Warning (275009): Pin "read" not connected
Info (12128): Elaborating entity "FIFO_ARCHIVATOR_2" for hierarchy "ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10"
Info (12128): Elaborating entity "scfifo" for hierarchy "ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "16384"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "14"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7641.tdf
    Info (12023): Found entity 1: scfifo_7641
Info (12128): Elaborating entity "scfifo_7641" for hierarchy "ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10|scfifo:scfifo_component|scfifo_7641:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_ec41.tdf
    Info (12023): Found entity 1: a_dpfifo_ec41
Info (12128): Elaborating entity "a_dpfifo_ec41" for hierarchy "ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10|scfifo:scfifo_component|scfifo_7641:auto_generated|a_dpfifo_ec41:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p8e1.tdf
    Info (12023): Found entity 1: altsyncram_p8e1
Info (12128): Elaborating entity "altsyncram_p8e1" for hierarchy "ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10|scfifo:scfifo_component|scfifo_7641:auto_generated|a_dpfifo_ec41:dpfifo|altsyncram_p8e1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_a87.tdf
    Info (12023): Found entity 1: decode_a87
Info (12128): Elaborating entity "decode_a87" for hierarchy "ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10|scfifo:scfifo_component|scfifo_7641:auto_generated|a_dpfifo_ec41:dpfifo|altsyncram_p8e1:FIFOram|decode_a87:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_q28.tdf
    Info (12023): Found entity 1: mux_q28
Info (12128): Elaborating entity "mux_q28" for hierarchy "ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10|scfifo:scfifo_component|scfifo_7641:auto_generated|a_dpfifo_ec41:dpfifo|altsyncram_p8e1:FIFOram|mux_q28:mux3"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2u8.tdf
    Info (12023): Found entity 1: cmpr_2u8
Info (12128): Elaborating entity "cmpr_2u8" for hierarchy "ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10|scfifo:scfifo_component|scfifo_7641:auto_generated|a_dpfifo_ec41:dpfifo|cmpr_2u8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_2u8" for hierarchy "ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10|scfifo:scfifo_component|scfifo_7641:auto_generated|a_dpfifo_ec41:dpfifo|cmpr_2u8:two_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fpb.tdf
    Info (12023): Found entity 1: cntr_fpb
Info (12128): Elaborating entity "cntr_fpb" for hierarchy "ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10|scfifo:scfifo_component|scfifo_7641:auto_generated|a_dpfifo_ec41:dpfifo|cntr_fpb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sp7.tdf
    Info (12023): Found entity 1: cntr_sp7
Info (12128): Elaborating entity "cntr_sp7" for hierarchy "ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10|scfifo:scfifo_component|scfifo_7641:auto_generated|a_dpfifo_ec41:dpfifo|cntr_sp7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gpb.tdf
    Info (12023): Found entity 1: cntr_gpb
Info (12128): Elaborating entity "cntr_gpb" for hierarchy "ARCHIVATOR:inst18|FIFO_ARCHIVATOR_2:inst10|scfifo:scfifo_component|scfifo_7641:auto_generated|a_dpfifo_ec41:dpfifo|cntr_gpb:wr_ptr"
Info (12128): Elaborating entity "CBUF" for hierarchy "ARCHIVATOR:inst18|CBUF:inst15"
Warning (10036): Verilog HDL or VHDL warning at CBUF.v(99): object "ready_cnt" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at CBUF.v(68): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at CBUF.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at CBUF.v(84): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at CBUF.v(128): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at CBUF.v(130): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "RLE_CODER" for hierarchy "ARCHIVATOR:inst18|RLE_CODER:inst14"
Warning (10036): Verilog HDL or VHDL warning at RLE_CODER.v(20): object "nreset_delayer" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at RLE_CODER.v(87): truncated value with size 256 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at RLE_CODER.v(88): truncated value with size 16 to match size of target (1)
Warning (10240): Verilog HDL Always Construct warning at RLE_CODER.v(81): inferring latch(es) for variable "word_out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at RLE_CODER.v(81): inferring latch(es) for variable "ready", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "ready" at RLE_CODER.v(81)
Info (10041): Inferred latch for "word_out[0]" at RLE_CODER.v(81)
Info (10041): Inferred latch for "word_out[1]" at RLE_CODER.v(81)
Info (10041): Inferred latch for "word_out[2]" at RLE_CODER.v(81)
Info (10041): Inferred latch for "word_out[3]" at RLE_CODER.v(81)
Info (10041): Inferred latch for "word_out[4]" at RLE_CODER.v(81)
Info (10041): Inferred latch for "word_out[5]" at RLE_CODER.v(81)
Info (10041): Inferred latch for "word_out[6]" at RLE_CODER.v(81)
Info (10041): Inferred latch for "word_out[7]" at RLE_CODER.v(81)
Info (10041): Inferred latch for "word_out[8]" at RLE_CODER.v(81)
Info (10041): Inferred latch for "word_out[9]" at RLE_CODER.v(81)
Info (10041): Inferred latch for "word_out[10]" at RLE_CODER.v(81)
Info (10041): Inferred latch for "word_out[11]" at RLE_CODER.v(81)
Info (10041): Inferred latch for "word_out[12]" at RLE_CODER.v(81)
Info (10041): Inferred latch for "word_out[13]" at RLE_CODER.v(81)
Info (10041): Inferred latch for "word_out[14]" at RLE_CODER.v(81)
Info (10041): Inferred latch for "word_out[15]" at RLE_CODER.v(81)
Info (12128): Elaborating entity "delayer" for hierarchy "ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[0]"
Warning (10230): Verilog HDL assignment warning at delayer.v(18): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "RLE_CODER_CODER" for hierarchy "ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[0].coder_unit"
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "RLE_CODER_CODER" for hierarchy "ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[1].coder_unit"
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "RLE_CODER_CODER" for hierarchy "ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[2].coder_unit"
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "RLE_CODER_CODER" for hierarchy "ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[3].coder_unit"
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "RLE_CODER_CODER" for hierarchy "ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[4].coder_unit"
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "RLE_CODER_CODER" for hierarchy "ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[5].coder_unit"
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "RLE_CODER_CODER" for hierarchy "ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[6].coder_unit"
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "RLE_CODER_CODER" for hierarchy "ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[7].coder_unit"
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "RLE_CODER_CODER" for hierarchy "ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[8].coder_unit"
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "RLE_CODER_CODER" for hierarchy "ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[9].coder_unit"
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "RLE_CODER_CODER" for hierarchy "ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[10].coder_unit"
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "RLE_CODER_CODER" for hierarchy "ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[11].coder_unit"
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "RLE_CODER_CODER" for hierarchy "ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[12].coder_unit"
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "RLE_CODER_CODER" for hierarchy "ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[13].coder_unit"
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "RLE_CODER_CODER" for hierarchy "ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[14].coder_unit"
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "RLE_CODER_CODER" for hierarchy "ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[15].coder_unit"
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "priority_encoder" for hierarchy "ARCHIVATOR:inst18|RLE_CODER:inst14|priority_encoder:encoder_unit"
Warning (10230): Verilog HDL assignment warning at priority_encoder.v(15): truncated value with size 32 to match size of target (5)
Warning (10240): Verilog HDL Always Construct warning at priority_encoder.v(14): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at priority_encoder.v(14): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "y[0]" at priority_encoder.v(14)
Info (10041): Inferred latch for "y[1]" at priority_encoder.v(14)
Info (10041): Inferred latch for "y[2]" at priority_encoder.v(14)
Info (10041): Inferred latch for "y[3]" at priority_encoder.v(14)
Info (10041): Inferred latch for "y[4]" at priority_encoder.v(14)
Info (12128): Elaborating entity "EDGE_CODER" for hierarchy "ARCHIVATOR:inst18|EDGE_CODER:inst"
Info (12128): Elaborating entity "register" for hierarchy "ARCHIVATOR:inst18|EDGE_CODER:inst|register:reg_1"
Warning (10230): Verilog HDL assignment warning at register.v(25): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "COTROL_CIRCUIT" for hierarchy "COTROL_CIRCUIT:inst17"
Info (12128): Elaborating entity "valider" for hierarchy "COTROL_CIRCUIT:inst17|valider:inst_valider"
Warning (10230): Verilog HDL assignment warning at valider.v(39): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "PLL_50MHz" for hierarchy "PLL_50MHz:inst2"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_50MHz:inst2|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL_50MHz:inst2|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL_50MHz:inst2|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3125"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "64"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "3125"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "128"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_50MHz"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_50mhz_altpll.v
    Info (12023): Found entity 1: PLL_50MHz_altpll
Info (12128): Elaborating entity "PLL_50MHz_altpll" for hierarchy "PLL_50MHz:inst2|altpll:altpll_component|PLL_50MHz_altpll:auto_generated"
Info (12128): Elaborating entity "divider" for hierarchy "divider:inst16"
Warning (10230): Verilog HDL assignment warning at divider.v(13): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "mult_8" for hierarchy "mult_8:inst_mult8"
Info (12128): Elaborating entity "divider" for hierarchy "divider:inst5"
Warning (10230): Verilog HDL assignment warning at divider.v(13): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "modulator" for hierarchy "modulator:inst1"
Warning (10230): Verilog HDL assignment warning at modulator.v(14): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at modulator.v(32): truncated value with size 32 to match size of target (13)
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18|RLE_CODER:inst14|number_of_sender[0]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal nreset_button
Warning (13012): Latch ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18|RLE_CODER:inst14|number_of_sender[4]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal nreset_button
Warning (13012): Latch ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18|RLE_CODER:inst14|number_of_sender[0]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal nreset_button
Warning (13012): Latch ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18|RLE_CODER:inst14|number_of_sender[4]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal nreset_button
Warning (13012): Latch ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18|RLE_CODER:inst14|number_of_sender[0]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal nreset_button
Warning (13012): Latch ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18|RLE_CODER:inst14|number_of_sender[0]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal nreset_button
Warning (13012): Latch ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18|RLE_CODER:inst14|number_of_sender[0]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal nreset_button
Warning (13012): Latch ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18|RLE_CODER:inst14|number_of_sender[0]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal nreset_button
Warning (13012): Latch ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18|RLE_CODER:inst14|number_of_sender[2]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal nreset_button
Warning (13012): Latch ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18|RLE_CODER:inst14|number_of_sender[4]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal nreset_button
Warning (13012): Latch ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18|RLE_CODER:inst14|number_of_sender[3]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal nreset_button
Warning (13012): Latch ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18|RLE_CODER:inst14|number_of_sender[4]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal nreset_button
Warning (13012): Latch ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18|RLE_CODER:inst14|number_of_sender[0]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal nreset_button
Warning (13012): Latch ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18|RLE_CODER:inst14|number_of_sender[4]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal nreset_button
Warning (13012): Latch ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18|RLE_CODER:inst14|number_of_sender[0]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal nreset_button
Warning (13012): Latch ARCHIVATOR:inst18|RLE_CODER:inst14|word_out[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18|RLE_CODER:inst14|number_of_sender[4]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal nreset_button
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "out_0" is stuck at GND
    Warning (13410): Pin "out_1" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/output_files/TEST_PROJECT_1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "PLL_50MHz:inst2|altpll:altpll_component|PLL_50MHz_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected
Info (21057): Implemented 3090 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 3045 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 184 warnings
    Info: Peak virtual memory: 4670 megabytes
    Info: Processing ended: Wed Nov 30 00:38:41 2022
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/output_files/TEST_PROJECT_1.map.smsg.


