 
****************************************
Report : qor
Design : module_A
Date   : Wed Nov 14 06:18:00 2018
****************************************


  Timing Path Group 'IN2REG'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          0.18
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.04
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REG2OUT'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.22
  Critical Path Slack:           0.03
  Critical Path Clk Period:      1.04
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk_ncg'
  -----------------------------------
  Levels of Logic:              28.00
  Critical Path Length:          0.80
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.04
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.26
  Total Hold Violation:      -1600.12
  No. of Hold Violations:    26566.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:             146211
  Buf/Inv Cell Count:           21258
  Buf Cell Count:                 651
  Inv Cell Count:               20607
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:    118164
  Sequential Cell Count:        28009
  Macro Count:                     38
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    32905.440715
  Noncombinational Area: 42902.369921
  Buf/Inv Area:           3573.901581
  Total Buffer Area:           213.22
  Total Inverter Area:        3360.68
  Macro/Black Box Area: 712356.219681
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            788164.030317
  Design Area:          788164.030317


  Design Rules
  -----------------------------------
  Total Number of Nets:        149493
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------



  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   51.54
  Logic Optimization:                231.50
  Mapping Optimization:             1552.73
  -----------------------------------------
  Overall Compile Time:             2795.60
  Overall Compile Wall Clock Time:  1437.67

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.26  TNS: 1600.10  Number of Violating Paths: 26566

  --------------------------------------------------------------------


1
