[lmc]
libsm = $MODEL_TECH/libsm.sl
libhm = $MODEL_TECH/libhm.sl

[vlog]
quiet = 1

[vcom]
show_warning1 = 0
show_warning5 = 0
vhdl93 = 1
quiet = 1
show_source = 1

[Library]
synopsys = $MODEL_TECH/../synopsys
spw = $GRLIB_TECH/spw
synplify = $GRLIB_TECH/synplify
unisim = $GRLIB_TECH/unisim
ieee = $MODEL_TECH/../ieee
opencores = $GRLIB_TECH/opencores
vital2000 = $MODEL_TECH/../vital2000
modelsim = $GRLIB_TECH
micron = $GRLIB_TECH/micron
verilog = $MODEL_TECH/../verilog
esa = $GRLIB_TECH/esa
techmap = $GRLIB_TECH/techmap
gaisler = $GRLIB_TECH/gaisler
dw02 = $GRLIB_TECH/dw02
std = $MODEL_TECH/../std
grlib = $GRLIB_TECH/grlib
vsys = $GRLIB_TECH/vsys
work = work
std_developerskit = $MODEL_TECH/../std_developerskit
eth = $GRLIB_TECH/eth

[vsim]
breakonassertion = 3
usertimeunit = ns
resolution = 1ps
pathseparator = /
iterationlimit = 5000
unbufferedoutput = 0
voptflow = 0
runlength = 100
defaultradix = symbolic

