// Seed: 2719640139
module module_0;
  parameter id_1 = 1;
  wire [-1 : -1] id_2;
  wire id_3;
endmodule
module module_1 #(
    parameter id_4 = 32'd11
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  logic [id_4 : -1  ==  -1] id_5;
  ;
  parameter id_6 = 1 == 1;
  logic [1 : 1] id_7 = -1;
  wire [1 'd0 : 1] id_8;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  module_0 modCall_1 ();
  output wire id_5;
  output wire id_4;
  inout supply1 id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_1 != id_7[-1'b0];
  logic id_9;
  wire  id_10;
  ;
endmodule
