Running: G:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Kevin/Desktop/new lab2 with testbenches/Mux4to1_tb_isim_beh.exe -prj C:/Users/Kevin/Desktop/new lab2 with testbenches/Mux4to1_tb_beh.prj work.Mux4to1_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Kevin/Desktop/new lab2 with testbenches/mux.vhd" into library work
Parsing VHDL file "C:/Users/Kevin/Desktop/new lab2 with testbenches/Mux4to1_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture structural of entity mux4to1 [mux4to1_default]
Compiling architecture behavior of entity mux4to1_tb
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable C:/Users/Kevin/Desktop/new lab2 with testbenches/Mux4to1_tb_isim_beh.exe
Fuse Memory Usage: 29808 KB
Fuse CPU Usage: 374 ms
