digraph "CFG for 'sub_4010eb___do_global_dtors_aux' function" {
	label="CFG for 'sub_4010eb___do_global_dtors_aux' function";

	Node0x64608c9397d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870" fontname="Courier",label="{inst_4010eb:\l|  %0 = load i8, ptr @data_404028, align 1\l  store i8 0, ptr @CF_2065_91fb5f0, align 1, !tbaa !1289\l  %1 = zext i8 %0 to i32\l  %2 = call i32 @llvm.ctpop.i32(i32 %1) #12, !range !1306\l  %3 = trunc i32 %2 to i8\l  %4 = and i8 %3, 1\l  %5 = xor i8 %4, 1\l  store i8 %5, ptr @PF_2067_91fb5f0, align 1, !tbaa !1307\l  store i8 0, ptr @AF_2069_91fb5f0, align 1, !tbaa !1308\l  %6 = icmp eq i8 %0, 0\l  %7 = zext i1 %6 to i8\l  store i8 %7, ptr @ZF_2071_91fb5f0, align 1, !tbaa !1309\l  %8 = lshr i8 %0, 7\l  store i8 %8, ptr @SF_2073_91fb5f0, align 1, !tbaa !1310\l  store i8 0, ptr @OF_2077_91fb5f0, align 1, !tbaa !1311\l  %9 = icmp eq i8 %7, 0\l  br i1 %9, label %inst_40110a, label %inst_4010f8\l|{<s0>T|<s1>F}}"];
	Node0x64608c9397d0:s0 -> Node0x64608c93a1c0[tooltip="inst_4010eb -> inst_40110a\nProbability 37.50%" ];
	Node0x64608c9397d0:s1 -> Node0x64608c93a210[tooltip="inst_4010eb -> inst_4010f8\nProbability 62.50%" ];
	Node0x64608c93a1c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c32e3170" fontname="Courier",label="{inst_40110a:\l|  %10 = load i64, ptr @RSP_2312_91fb638, align 8, !tbaa !1312\l  %11 = add i64 %10, 8\l  store i64 %11, ptr @RSP_2312_91fb638, align 8, !tbaa !1313\l  ret ptr %memory\l}"];
	Node0x64608c93a210 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70" fontname="Courier",label="{inst_4010f8:\l|  %12 = load i64, ptr @RBP_2328_91fb638, align 8\l  %13 = load i64, ptr @RSP_2312_91fb638, align 8, !tbaa !1312\l  %14 = add i64 %13, -8\l  %15 = inttoptr i64 %14 to ptr\l  store i64 %12, ptr %15, align 8\l  store i64 %14, ptr @RBP_2328_91fb638, align 8, !tbaa !1313\l  %16 = add i64 %14, -8\l  %17 = getelementptr i64, ptr %15, i32 -1\l  store i64 add (i64 ptrtoint (ptr @data_4010f8 to i64), i64 9), ptr %17,\l... align 8\l  store i64 %16, ptr @RSP_2312_91fb638, align 8, !tbaa !1313\l  %18 = call ptr @sub_401095_deregister_tm_clones(ptr @__mcsema_reg_state, i64\l... undef, ptr %memory)\l  store i8 1, ptr @data_404028, align 1\l  %19 = load ptr, ptr @RSP_2312_9202c00, align 8\l  %20 = load i64, ptr @RSP_2312_91fb638, align 8, !tbaa !1312\l  %21 = add i64 %20, 8\l  %22 = load i64, ptr %19, align 8\l  store i64 %22, ptr @RBP_2328_91fb638, align 8, !tbaa !1313\l  %23 = add i64 %21, 8\l  store i64 %23, ptr @RSP_2312_91fb638, align 8, !tbaa !1313\l  ret ptr %18\l}"];
}
