// Seed: 316268539
module module_0 (
    output wor id_0,
    output uwire id_1,
    output wand id_2,
    input supply0 id_3,
    input wor id_4,
    input wire id_5,
    input tri1 id_6,
    input wor id_7,
    input wor id_8,
    input supply0 id_9
);
  assign id_0 = ^1;
  supply1 id_11, id_12 = id_7 - 1, id_13, id_14, id_15, id_16, id_17, id_18;
  assign id_11 = 1;
  assign id_17.id_14 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input tri1 id_2,
    input supply1 id_3,
    output supply1 id_4,
    output tri1 id_5,
    output supply0 id_6,
    output tri id_7,
    output tri id_8,
    input wire id_9,
    input tri id_10,
    input supply1 id_11,
    output tri1 id_12,
    input tri0 id_13,
    input supply1 id_14,
    input tri id_15,
    input supply0 id_16,
    input wire id_17,
    output wire id_18,
    input tri id_19,
    input tri id_20
);
  assign id_0 = id_14;
  module_0(
      id_0, id_6, id_7, id_19, id_3, id_3, id_14, id_15, id_14, id_16
  );
  assign id_7 = id_14;
  wire id_22;
endmodule
