// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module ICache(
  input         clock,
                reset,
                auto_master_out_a_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_master_out_a_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_master_out_a_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_master_out_d_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_master_out_d_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_master_out_d_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_master_out_d_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_master_out_d_bits_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                io_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:248:14]
  input  [32:0] io_req_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:248:14]
  input  [31:0] io_s1_paddr,	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:248:14]
  input         io_s1_kill,	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:248:14]
                io_s2_kill,	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:248:14]
  output        io_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:248:14]
  output [31:0] io_resp_bits_data,	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:248:14]
  output        io_resp_bits_ae,	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:248:14]
  input         io_invalidate	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:248:14]
);

  wire         readEnable;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:582:46]
  wire         writeEnable;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:562:32]
  wire         readEnable_0;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:582:46]
  wire         writeEnable_0;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:562:32]
  wire         readEnable_1;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:418:83]
  wire [5:0]   _tag_rdata_T_4;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:418:42]
  wire         _io_req_ready_T_2;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:386:19]
  wire [31:0]  _data_arrays_1_0_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire [31:0]  _data_arrays_0_0_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire [20:0]  _tag_array_0_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire         s0_valid = _io_req_ready_T_2 & io_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:386:19, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  reg          s1_valid;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:333:25]
  reg          s2_valid;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:355:25]
  reg          s2_hit;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:356:23]
  reg          invalidated;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:359:24]
  reg          refill_valid;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:360:29]
  wire         s2_miss = s2_valid & ~s2_hit & ~io_s2_kill;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:355:25, :356:23, :370:{29,37,40}]
  reg          s2_request_refill_REG;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:377:45]
  wire         masterNodeOut_a_valid = s2_miss & s2_request_refill_REG;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:370:37, :377:{35,45}]
  reg  [31:0]  refill_paddr;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:378:31]
  wire         refill_one_beat = auto_master_out_d_valid & auto_master_out_d_bits_opcode[0];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:383:39, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:107:36]
  assign _io_req_ready_T_2 = ~refill_one_beat;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:383:39, :386:19]
  wire [26:0]  _beats1_decode_T_1 = 27'hFFF << auto_master_out_d_bits_size;	// @[generators/rocket-chip/src/main/scala/util/package.scala:235:71]
  wire [8:0]   beats1 = auto_master_out_d_bits_opcode[0] ? ~(_beats1_decode_T_1[11:3]) : 9'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, generators/rocket-chip/src/main/scala/util/package.scala:235:{46,71,76}]
  reg  [8:0]   counter;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27]
  wire [8:0]   _counter1_T = counter - 9'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, :231:28]
  wire [8:0]   refill_cnt = beats1 & ~_counter1_T;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}]
  wire         writeEnable_1 = refill_one_beat & (counter == 9'h1 | beats1 == 9'h0) & auto_master_out_d_valid;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:383:39, :391:37, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}]
  assign _tag_rdata_T_4 = io_req_bits_addr[11:6];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:418:42]
  assign readEnable_1 = ~writeEnable_1 & s0_valid;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:391:37, :418:{70,83}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  reg          accruedRefillError;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:420:31]
  wire         refillError = auto_master_out_d_bits_corrupt | (|refill_cnt) & accruedRefillError;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:420:31, :422:{43,58,64}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:235:25]
  reg  [63:0]  vb_array;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:440:25]
  wire [63:0]  _s1_vb_T_1 = vb_array >> io_s1_paddr[11:6];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:440:25, :500:25, :851:21]
  wire         s1_hit = _s1_vb_T_1[0] & _tag_array_0_RW0_rdata[19:0] == io_s1_paddr[31:12];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:353:40, :485:30, :500:25, :506:{26,33}, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  assign writeEnable_0 = refill_one_beat & ~invalidated;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:359:24, :383:39, :562:{32,35}]
  wire [8:0]   _mem_idx_T_6 = {refill_paddr[11:6], 3'h0};	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:378:31, :566:40, :851:21]
  assign readEnable_0 = ~writeEnable_0 & s0_valid & ~(io_req_bits_addr[2]);	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:556:111, :562:32, :582:{41,46}, generators/rocket-chip/src/main/scala/util/package.scala:155:13, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  assign writeEnable = refill_one_beat & ~invalidated;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:359:24, :383:39, :562:{32,35}]
  assign readEnable = ~writeEnable_0 & s0_valid & io_req_bits_addr[2];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:562:32, :582:{41,46}, generators/rocket-chip/src/main/scala/util/package.scala:155:13, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  reg  [31:0]  s2_dout_0;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:604:26]
  reg          s2_tl_error;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:607:30]
  wire [127:0] _vb_array_T_3 = 128'h1 << refill_paddr[11:6];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:378:31, :444:32, :851:21]
  wire         _s1_can_request_refill_T = s2_miss | refill_valid;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:360:29, :370:37, :372:41]
  always @(posedge clock) begin
    if (reset) begin
      s1_valid <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:333:25]
      s2_valid <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:355:25]
      refill_valid <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:360:29]
      counter <= 9'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27]
      vb_array <= 64'h0;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:440:25]
    end
    else begin
      s1_valid <= s0_valid;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:333:25, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      s2_valid <= s1_valid & ~io_s1_kill;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:333:25, :355:{25,35,38}]
      refill_valid <= ~writeEnable_1 & (auto_master_out_a_ready & masterNodeOut_a_valid | refill_valid);	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:360:29, :377:35, :391:37, :822:{22,37}, :823:{22,37}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      if (auto_master_out_d_valid) begin	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
        if (counter == 9'h0)	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, :232:25]
          counter <= beats1;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:222:14, :230:27]
        else	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:232:25]
          counter <= _counter1_T;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, :231:28]
      end
      if (io_invalidate)	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:248:14]
        vb_array <= 64'h0;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:440:25]
      else if (refill_one_beat)	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:383:39]
        vb_array <= writeEnable_1 & ~invalidated ? vb_array | _vb_array_T_3[63:0] : ~(~vb_array | _vb_array_T_3[63:0]);	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:359:24, :391:37, :440:25, :444:{32,72,75}]
    end
    s2_hit <= s1_hit;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:353:40, :356:23]
    invalidated <= refill_valid & (io_invalidate | invalidated);	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:359:24, :360:29, :449:21, :451:17, :821:{24,38}]
    s2_request_refill_REG <= ~_s1_can_request_refill_T;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:372:{31,41}, :377:45]
    if (s1_valid & ~_s1_can_request_refill_T)	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:333:25, :372:{31,41}, :378:54]
      refill_paddr <= io_s1_paddr;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:378:31]
    if (refill_one_beat)	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:383:39]
      accruedRefillError <= refillError;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:420:31, :422:43]
    if (s1_valid) begin	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:333:25]
      s2_dout_0 <= io_s1_paddr[2] ? _data_arrays_1_0_RW0_rdata : _data_arrays_0_0_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:584:71, :585:15, :604:26, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
      s2_tl_error <= s1_hit & _tag_array_0_RW0_rdata[20];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:353:40, :510:32, :607:30, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:8];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'h9; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        s1_valid = _RANDOM[4'h0][4];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:333:25]
        s2_valid = _RANDOM[4'h1][6];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:355:25]
        s2_hit = _RANDOM[4'h1][7];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:355:25, :356:23]
        invalidated = _RANDOM[4'h1][8];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:355:25, :359:24]
        refill_valid = _RANDOM[4'h1][9];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:355:25, :360:29]
        s2_request_refill_REG = _RANDOM[4'h1][12];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:355:25, :377:45]
        refill_paddr = {_RANDOM[4'h1][31:13], _RANDOM[4'h2][12:0]};	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:355:25, :378:31]
        counter = _RANDOM[4'h3][22:14];	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27]
        accruedRefillError = _RANDOM[4'h3][23];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:420:31, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27]
        vb_array = {_RANDOM[4'h3][31:24], _RANDOM[4'h4], _RANDOM[4'h5][23:0]};	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:440:25, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27]
        s2_dout_0 = {_RANDOM[4'h7][31:5], _RANDOM[4'h8][4:0]};	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:604:26]
        s2_tl_error = _RANDOM[4'h8][6];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:604:26, :607:30]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  tag_array_0_0 tag_array_0 (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (writeEnable_1 ? refill_paddr[11:6] : _tag_rdata_T_4),	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:378:31, :391:37, :418:42, :851:21, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_en    (readEnable_1 | writeEnable_1),	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:391:37, :418:83, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (writeEnable_1),	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:391:37]
    .RW0_wdata ({refillError, refill_paddr[31:12]}),	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:378:31, :380:33, :422:43, :427:34]
    .RW0_rdata (_tag_array_0_RW0_rdata)
  );
  data_arrays_0_0 data_arrays_0_0 (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (refill_one_beat ? _mem_idx_T_6 | refill_cnt : io_req_bits_addr[11:3]),	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:383:39, :557:31, :566:{10,40,67}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:235:25]
    .RW0_en    (readEnable_0 | writeEnable_0),	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:562:32, :582:46, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (writeEnable_0),	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:562:32]
    .RW0_wdata (auto_master_out_d_bits_data[31:0]),	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:575:71]
    .RW0_rdata (_data_arrays_0_0_RW0_rdata)
  );
  data_arrays_1_0 data_arrays_1_0 (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (refill_one_beat ? _mem_idx_T_6 | refill_cnt : io_req_bits_addr[11:3]),	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:383:39, :557:31, :566:{10,40,67}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:235:25]
    .RW0_en    (readEnable | writeEnable),	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:562:32, :582:46, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (writeEnable_0),	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:562:32]
    .RW0_wdata (auto_master_out_d_bits_data[63:32]),	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:575:71]
    .RW0_rdata (_data_arrays_1_0_RW0_rdata)
  );
  assign auto_master_out_a_valid = masterNodeOut_a_valid;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:377:35]
  assign auto_master_out_a_bits_address = {refill_paddr[31:6], 6'h0};	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:378:31, :434:40, :761:64]
  assign io_resp_valid = s2_valid & s2_hit;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:355:25, :356:23, :651:33]
  assign io_resp_bits_data = s2_dout_0;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:604:26]
  assign io_resp_bits_ae = s2_tl_error;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:607:30]
endmodule

