Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec  2 15:46:32 2020
| Host         : DESKTOP-FH39O76 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.874        0.000                      0                 1291        0.118        0.000                      0                 1291        4.500        0.000                       0                   561  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.874        0.000                      0                 1291        0.118        0.000                      0                 1291        4.500        0.000                       0                   561  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[240]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 2.621ns (29.153%)  route 6.369ns (70.847%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.551     5.135    clk_IBUF_BUFG
    SLICE_X55Y66         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  FSM_sequential_M_fsm_state_q_reg[1]/Q
                         net (fo=47, routed)          1.154     6.745    alu/comparith/Q[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.869 r  alu/comparith/i__carry_i_46/O
                         net (fo=64, routed)          1.001     7.870    register/rb[1]
    SLICE_X54Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.994 f  register/i__carry__1_i_43/O
                         net (fo=1, routed)           0.000     7.994    register/i__carry__1_i_43_n_0
    SLICE_X54Y75         MUXF7 (Prop_muxf7_I0_O)      0.209     8.203 f  register/i__carry__1_i_26/O
                         net (fo=1, routed)           0.766     8.969    register/i__carry__1_i_26_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.297     9.266 r  register/i__carry__1_i_12/O
                         net (fo=4, routed)           0.743    10.009    alu/comparith/M_registers_q[240]_i_8_0[0]
    SLICE_X48Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.535 r  alu/comparith/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.535    alu/comparith/_inferred__0/i__carry__1_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.869 f  alu/comparith/_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.706    11.575    alu/comparith/_inferred__0/i__carry__2_n_6
    SLICE_X47Y70         LUT4 (Prop_lut4_I2_O)        0.303    11.878 f  alu/comparith/M_registers_q[240]_i_10/O
                         net (fo=1, routed)           0.648    12.526    alu/comparith/M_registers_q[240]_i_10_n_0
    SLICE_X47Y70         LUT5 (Prop_lut5_I3_O)        0.124    12.650 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.574    13.225    alu/arith/M_registers_q_reg[16]
    SLICE_X48Y68         LUT6 (Prop_lut6_I4_O)        0.124    13.349 r  alu/arith/M_registers_q[240]_i_1/O
                         net (fo=2, routed)           0.777    14.125    register/M_registers_q_reg[240]_0
    SLICE_X49Y68         FDRE                                         r  register/M_registers_q_reg[240]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.431    14.835    register/clk_IBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  register/M_registers_q_reg[240]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X49Y68         FDRE (Setup_fdre_C_D)       -0.058    15.000    register/M_registers_q_reg[240]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -14.125    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[176]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.940ns  (logic 2.621ns (29.319%)  route 6.319ns (70.681%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.551     5.135    clk_IBUF_BUFG
    SLICE_X55Y66         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  FSM_sequential_M_fsm_state_q_reg[1]/Q
                         net (fo=47, routed)          1.154     6.745    alu/comparith/Q[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.869 r  alu/comparith/i__carry_i_46/O
                         net (fo=64, routed)          1.001     7.870    register/rb[1]
    SLICE_X54Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.994 f  register/i__carry__1_i_43/O
                         net (fo=1, routed)           0.000     7.994    register/i__carry__1_i_43_n_0
    SLICE_X54Y75         MUXF7 (Prop_muxf7_I0_O)      0.209     8.203 f  register/i__carry__1_i_26/O
                         net (fo=1, routed)           0.766     8.969    register/i__carry__1_i_26_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.297     9.266 r  register/i__carry__1_i_12/O
                         net (fo=4, routed)           0.743    10.009    alu/comparith/M_registers_q[240]_i_8_0[0]
    SLICE_X48Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.535 r  alu/comparith/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.535    alu/comparith/_inferred__0/i__carry__1_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.869 f  alu/comparith/_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.706    11.575    alu/comparith/_inferred__0/i__carry__2_n_6
    SLICE_X47Y70         LUT4 (Prop_lut4_I2_O)        0.303    11.878 f  alu/comparith/M_registers_q[240]_i_10/O
                         net (fo=1, routed)           0.648    12.526    alu/comparith/M_registers_q[240]_i_10_n_0
    SLICE_X47Y70         LUT5 (Prop_lut5_I3_O)        0.124    12.650 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.562    13.212    alu/arith/M_registers_q_reg[16]
    SLICE_X48Y69         LUT6 (Prop_lut6_I3_O)        0.124    13.336 r  alu/arith/M_registers_q[176]_i_1/O
                         net (fo=2, routed)           0.739    14.075    register/M_registers_q_reg[48]_0
    SLICE_X48Y71         FDRE                                         r  register/M_registers_q_reg[176]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.429    14.833    register/clk_IBUF_BUFG
    SLICE_X48Y71         FDRE                                         r  register/M_registers_q_reg[176]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X48Y71         FDRE (Setup_fdre_C_D)       -0.103    14.953    register/M_registers_q_reg[176]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -14.075    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.857ns  (logic 2.621ns (29.591%)  route 6.236ns (70.409%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.551     5.135    clk_IBUF_BUFG
    SLICE_X55Y66         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  FSM_sequential_M_fsm_state_q_reg[1]/Q
                         net (fo=47, routed)          1.154     6.745    alu/comparith/Q[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.869 r  alu/comparith/i__carry_i_46/O
                         net (fo=64, routed)          1.001     7.870    register/rb[1]
    SLICE_X54Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.994 f  register/i__carry__1_i_43/O
                         net (fo=1, routed)           0.000     7.994    register/i__carry__1_i_43_n_0
    SLICE_X54Y75         MUXF7 (Prop_muxf7_I0_O)      0.209     8.203 f  register/i__carry__1_i_26/O
                         net (fo=1, routed)           0.766     8.969    register/i__carry__1_i_26_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.297     9.266 r  register/i__carry__1_i_12/O
                         net (fo=4, routed)           0.743    10.009    alu/comparith/M_registers_q[240]_i_8_0[0]
    SLICE_X48Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.535 r  alu/comparith/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.535    alu/comparith/_inferred__0/i__carry__1_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.869 f  alu/comparith/_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.706    11.575    alu/comparith/_inferred__0/i__carry__2_n_6
    SLICE_X47Y70         LUT4 (Prop_lut4_I2_O)        0.303    11.878 f  alu/comparith/M_registers_q[240]_i_10/O
                         net (fo=1, routed)           0.648    12.526    alu/comparith/M_registers_q[240]_i_10_n_0
    SLICE_X47Y70         LUT5 (Prop_lut5_I3_O)        0.124    12.650 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.568    13.219    alu/arith/M_registers_q_reg[16]
    SLICE_X48Y69         LUT6 (Prop_lut6_I3_O)        0.124    13.343 r  alu/arith/M_registers_q[128]_i_1/O
                         net (fo=2, routed)           0.649    13.992    register/M_registers_q_reg[0]_1
    SLICE_X48Y70         FDRE                                         r  register/M_registers_q_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.430    14.834    register/clk_IBUF_BUFG
    SLICE_X48Y70         FDRE                                         r  register/M_registers_q_reg[128]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X48Y70         FDRE (Setup_fdre_C_D)       -0.105    14.952    register/M_registers_q_reg[128]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -13.992    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 2.621ns (29.342%)  route 6.312ns (70.658%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.551     5.135    clk_IBUF_BUFG
    SLICE_X55Y66         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  FSM_sequential_M_fsm_state_q_reg[1]/Q
                         net (fo=47, routed)          1.154     6.745    alu/comparith/Q[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.869 r  alu/comparith/i__carry_i_46/O
                         net (fo=64, routed)          1.001     7.870    register/rb[1]
    SLICE_X54Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.994 f  register/i__carry__1_i_43/O
                         net (fo=1, routed)           0.000     7.994    register/i__carry__1_i_43_n_0
    SLICE_X54Y75         MUXF7 (Prop_muxf7_I0_O)      0.209     8.203 f  register/i__carry__1_i_26/O
                         net (fo=1, routed)           0.766     8.969    register/i__carry__1_i_26_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.297     9.266 r  register/i__carry__1_i_12/O
                         net (fo=4, routed)           0.743    10.009    alu/comparith/M_registers_q[240]_i_8_0[0]
    SLICE_X48Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.535 r  alu/comparith/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.535    alu/comparith/_inferred__0/i__carry__1_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.869 f  alu/comparith/_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.706    11.575    alu/comparith/_inferred__0/i__carry__2_n_6
    SLICE_X47Y70         LUT4 (Prop_lut4_I2_O)        0.303    11.878 f  alu/comparith/M_registers_q[240]_i_10/O
                         net (fo=1, routed)           0.648    12.526    alu/comparith/M_registers_q[240]_i_10_n_0
    SLICE_X47Y70         LUT5 (Prop_lut5_I3_O)        0.124    12.650 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.732    13.383    alu/arith/M_registers_q_reg[16]
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.124    13.507 r  alu/arith/M_registers_q[208]_i_1/O
                         net (fo=2, routed)           0.561    14.068    register/M_registers_q_reg[208]_0
    SLICE_X50Y68         FDRE                                         r  register/M_registers_q_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.432    14.836    register/clk_IBUF_BUFG
    SLICE_X50Y68         FDRE                                         r  register/M_registers_q_reg[80]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X50Y68         FDRE (Setup_fdre_C_D)       -0.031    15.028    register/M_registers_q_reg[80]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -14.068    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             1.006ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[208]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.886ns  (logic 2.621ns (29.496%)  route 6.265ns (70.504%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.551     5.135    clk_IBUF_BUFG
    SLICE_X55Y66         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  FSM_sequential_M_fsm_state_q_reg[1]/Q
                         net (fo=47, routed)          1.154     6.745    alu/comparith/Q[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.869 r  alu/comparith/i__carry_i_46/O
                         net (fo=64, routed)          1.001     7.870    register/rb[1]
    SLICE_X54Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.994 f  register/i__carry__1_i_43/O
                         net (fo=1, routed)           0.000     7.994    register/i__carry__1_i_43_n_0
    SLICE_X54Y75         MUXF7 (Prop_muxf7_I0_O)      0.209     8.203 f  register/i__carry__1_i_26/O
                         net (fo=1, routed)           0.766     8.969    register/i__carry__1_i_26_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.297     9.266 r  register/i__carry__1_i_12/O
                         net (fo=4, routed)           0.743    10.009    alu/comparith/M_registers_q[240]_i_8_0[0]
    SLICE_X48Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.535 r  alu/comparith/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.535    alu/comparith/_inferred__0/i__carry__1_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.869 f  alu/comparith/_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.706    11.575    alu/comparith/_inferred__0/i__carry__2_n_6
    SLICE_X47Y70         LUT4 (Prop_lut4_I2_O)        0.303    11.878 f  alu/comparith/M_registers_q[240]_i_10/O
                         net (fo=1, routed)           0.648    12.526    alu/comparith/M_registers_q[240]_i_10_n_0
    SLICE_X47Y70         LUT5 (Prop_lut5_I3_O)        0.124    12.650 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.732    13.383    alu/arith/M_registers_q_reg[16]
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.124    13.507 r  alu/arith/M_registers_q[208]_i_1/O
                         net (fo=2, routed)           0.514    14.021    register/M_registers_q_reg[208]_0
    SLICE_X50Y69         FDRE                                         r  register/M_registers_q_reg[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.431    14.835    register/clk_IBUF_BUFG
    SLICE_X50Y69         FDRE                                         r  register/M_registers_q_reg[208]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X50Y69         FDRE (Setup_fdre_C_D)       -0.031    15.027    register/M_registers_q_reg[208]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -14.021    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 2.621ns (29.636%)  route 6.223ns (70.364%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.551     5.135    clk_IBUF_BUFG
    SLICE_X55Y66         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  FSM_sequential_M_fsm_state_q_reg[1]/Q
                         net (fo=47, routed)          1.154     6.745    alu/comparith/Q[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.869 r  alu/comparith/i__carry_i_46/O
                         net (fo=64, routed)          1.001     7.870    register/rb[1]
    SLICE_X54Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.994 f  register/i__carry__1_i_43/O
                         net (fo=1, routed)           0.000     7.994    register/i__carry__1_i_43_n_0
    SLICE_X54Y75         MUXF7 (Prop_muxf7_I0_O)      0.209     8.203 f  register/i__carry__1_i_26/O
                         net (fo=1, routed)           0.766     8.969    register/i__carry__1_i_26_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.297     9.266 r  register/i__carry__1_i_12/O
                         net (fo=4, routed)           0.743    10.009    alu/comparith/M_registers_q[240]_i_8_0[0]
    SLICE_X48Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.535 r  alu/comparith/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.535    alu/comparith/_inferred__0/i__carry__1_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.869 f  alu/comparith/_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.706    11.575    alu/comparith/_inferred__0/i__carry__2_n_6
    SLICE_X47Y70         LUT4 (Prop_lut4_I2_O)        0.303    11.878 f  alu/comparith/M_registers_q[240]_i_10/O
                         net (fo=1, routed)           0.648    12.526    alu/comparith/M_registers_q[240]_i_10_n_0
    SLICE_X47Y70         LUT5 (Prop_lut5_I3_O)        0.124    12.650 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.574    13.225    alu/arith/M_registers_q_reg[16]
    SLICE_X48Y68         LUT6 (Prop_lut6_I4_O)        0.124    13.349 r  alu/arith/M_registers_q[240]_i_1/O
                         net (fo=2, routed)           0.630    13.979    register/M_registers_q_reg[240]_0
    SLICE_X48Y68         FDRE                                         r  register/M_registers_q_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.431    14.835    register/clk_IBUF_BUFG
    SLICE_X48Y68         FDRE                                         r  register/M_registers_q_reg[112]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X48Y68         FDRE (Setup_fdre_C_D)       -0.067    14.991    register/M_registers_q_reg[112]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                         -13.979    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 2.621ns (29.633%)  route 6.224ns (70.367%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.551     5.135    clk_IBUF_BUFG
    SLICE_X55Y66         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  FSM_sequential_M_fsm_state_q_reg[1]/Q
                         net (fo=47, routed)          1.154     6.745    alu/comparith/Q[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.869 r  alu/comparith/i__carry_i_46/O
                         net (fo=64, routed)          1.001     7.870    register/rb[1]
    SLICE_X54Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.994 f  register/i__carry__1_i_43/O
                         net (fo=1, routed)           0.000     7.994    register/i__carry__1_i_43_n_0
    SLICE_X54Y75         MUXF7 (Prop_muxf7_I0_O)      0.209     8.203 f  register/i__carry__1_i_26/O
                         net (fo=1, routed)           0.766     8.969    register/i__carry__1_i_26_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.297     9.266 r  register/i__carry__1_i_12/O
                         net (fo=4, routed)           0.743    10.009    alu/comparith/M_registers_q[240]_i_8_0[0]
    SLICE_X48Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.535 r  alu/comparith/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.535    alu/comparith/_inferred__0/i__carry__1_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.869 f  alu/comparith/_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.706    11.575    alu/comparith/_inferred__0/i__carry__2_n_6
    SLICE_X47Y70         LUT4 (Prop_lut4_I2_O)        0.303    11.878 f  alu/comparith/M_registers_q[240]_i_10/O
                         net (fo=1, routed)           0.648    12.526    alu/comparith/M_registers_q[240]_i_10_n_0
    SLICE_X47Y70         LUT5 (Prop_lut5_I3_O)        0.124    12.650 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.565    13.215    alu/arith/M_registers_q_reg[16]
    SLICE_X48Y69         LUT6 (Prop_lut6_I4_O)        0.124    13.339 r  alu/arith/M_registers_q[192]_i_1/O
                         net (fo=2, routed)           0.641    13.980    register/M_registers_q_reg[192]_0
    SLICE_X53Y68         FDRE                                         r  register/M_registers_q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.432    14.836    register/clk_IBUF_BUFG
    SLICE_X53Y68         FDRE                                         r  register/M_registers_q_reg[64]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X53Y68         FDRE (Setup_fdre_C_D)       -0.067    14.992    register/M_registers_q_reg[64]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -13.980    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[160]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.774ns  (logic 2.621ns (29.872%)  route 6.153ns (70.128%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.551     5.135    clk_IBUF_BUFG
    SLICE_X55Y66         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  FSM_sequential_M_fsm_state_q_reg[1]/Q
                         net (fo=47, routed)          1.154     6.745    alu/comparith/Q[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.869 r  alu/comparith/i__carry_i_46/O
                         net (fo=64, routed)          1.001     7.870    register/rb[1]
    SLICE_X54Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.994 f  register/i__carry__1_i_43/O
                         net (fo=1, routed)           0.000     7.994    register/i__carry__1_i_43_n_0
    SLICE_X54Y75         MUXF7 (Prop_muxf7_I0_O)      0.209     8.203 f  register/i__carry__1_i_26/O
                         net (fo=1, routed)           0.766     8.969    register/i__carry__1_i_26_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.297     9.266 r  register/i__carry__1_i_12/O
                         net (fo=4, routed)           0.743    10.009    alu/comparith/M_registers_q[240]_i_8_0[0]
    SLICE_X48Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.535 r  alu/comparith/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.535    alu/comparith/_inferred__0/i__carry__1_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.869 f  alu/comparith/_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.706    11.575    alu/comparith/_inferred__0/i__carry__2_n_6
    SLICE_X47Y70         LUT4 (Prop_lut4_I2_O)        0.303    11.878 f  alu/comparith/M_registers_q[240]_i_10/O
                         net (fo=1, routed)           0.648    12.526    alu/comparith/M_registers_q[240]_i_10_n_0
    SLICE_X47Y70         LUT5 (Prop_lut5_I3_O)        0.124    12.650 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.577    13.228    alu/arith/M_registers_q_reg[16]
    SLICE_X48Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.352 r  alu/arith/M_registers_q[160]_i_1/O
                         net (fo=2, routed)           0.557    13.909    register/M_registers_q_reg[32]_0
    SLICE_X49Y70         FDRE                                         r  register/M_registers_q_reg[160]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.430    14.834    register/clk_IBUF_BUFG
    SLICE_X49Y70         FDRE                                         r  register/M_registers_q_reg[160]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X49Y70         FDRE (Setup_fdre_C_D)       -0.081    14.976    register/M_registers_q_reg[160]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                         -13.909    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 2.621ns (29.882%)  route 6.150ns (70.118%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.551     5.135    clk_IBUF_BUFG
    SLICE_X55Y66         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  FSM_sequential_M_fsm_state_q_reg[1]/Q
                         net (fo=47, routed)          1.154     6.745    alu/comparith/Q[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.869 r  alu/comparith/i__carry_i_46/O
                         net (fo=64, routed)          1.001     7.870    register/rb[1]
    SLICE_X54Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.994 f  register/i__carry__1_i_43/O
                         net (fo=1, routed)           0.000     7.994    register/i__carry__1_i_43_n_0
    SLICE_X54Y75         MUXF7 (Prop_muxf7_I0_O)      0.209     8.203 f  register/i__carry__1_i_26/O
                         net (fo=1, routed)           0.766     8.969    register/i__carry__1_i_26_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.297     9.266 r  register/i__carry__1_i_12/O
                         net (fo=4, routed)           0.743    10.009    alu/comparith/M_registers_q[240]_i_8_0[0]
    SLICE_X48Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.535 r  alu/comparith/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.535    alu/comparith/_inferred__0/i__carry__1_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.869 f  alu/comparith/_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.706    11.575    alu/comparith/_inferred__0/i__carry__2_n_6
    SLICE_X47Y70         LUT4 (Prop_lut4_I2_O)        0.303    11.878 f  alu/comparith/M_registers_q[240]_i_10/O
                         net (fo=1, routed)           0.648    12.526    alu/comparith/M_registers_q[240]_i_10_n_0
    SLICE_X47Y70         LUT5 (Prop_lut5_I3_O)        0.124    12.650 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.565    13.216    alu/arith/M_registers_q_reg[16]
    SLICE_X48Y69         LUT6 (Prop_lut6_I4_O)        0.124    13.340 r  alu/arith/M_registers_q[144]_i_1/O
                         net (fo=2, routed)           0.566    13.906    register/M_registers_q_reg[16]_0
    SLICE_X48Y69         FDRE                                         r  register/M_registers_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.430    14.834    register/clk_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  register/M_registers_q_reg[16]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X48Y69         FDRE (Setup_fdre_C_D)       -0.067    14.990    register/M_registers_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -13.906    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 2.621ns (30.010%)  route 6.113ns (69.990%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.551     5.135    clk_IBUF_BUFG
    SLICE_X55Y66         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  FSM_sequential_M_fsm_state_q_reg[1]/Q
                         net (fo=47, routed)          1.154     6.745    alu/comparith/Q[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.869 r  alu/comparith/i__carry_i_46/O
                         net (fo=64, routed)          1.001     7.870    register/rb[1]
    SLICE_X54Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.994 f  register/i__carry__1_i_43/O
                         net (fo=1, routed)           0.000     7.994    register/i__carry__1_i_43_n_0
    SLICE_X54Y75         MUXF7 (Prop_muxf7_I0_O)      0.209     8.203 f  register/i__carry__1_i_26/O
                         net (fo=1, routed)           0.766     8.969    register/i__carry__1_i_26_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.297     9.266 r  register/i__carry__1_i_12/O
                         net (fo=4, routed)           0.743    10.009    alu/comparith/M_registers_q[240]_i_8_0[0]
    SLICE_X48Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.535 r  alu/comparith/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.535    alu/comparith/_inferred__0/i__carry__1_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.869 f  alu/comparith/_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.706    11.575    alu/comparith/_inferred__0/i__carry__2_n_6
    SLICE_X47Y70         LUT4 (Prop_lut4_I2_O)        0.303    11.878 f  alu/comparith/M_registers_q[240]_i_10/O
                         net (fo=1, routed)           0.648    12.526    alu/comparith/M_registers_q[240]_i_10_n_0
    SLICE_X47Y70         LUT5 (Prop_lut5_I3_O)        0.124    12.650 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.574    13.225    alu/arith/M_registers_q_reg[16]
    SLICE_X48Y68         LUT6 (Prop_lut6_I3_O)        0.124    13.349 r  alu/arith/M_registers_q[224]_i_1/O
                         net (fo=2, routed)           0.520    13.869    register/M_registers_q_reg[224]_0
    SLICE_X48Y67         FDRE                                         r  register/M_registers_q_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.433    14.837    register/clk_IBUF_BUFG
    SLICE_X48Y67         FDRE                                         r  register/M_registers_q_reg[96]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X48Y67         FDRE (Setup_fdre_C_D)       -0.067    14.993    register/M_registers_q_reg[96]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -13.869    
  -------------------------------------------------------------------
                         slack                                  1.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 randgen/M_x_q_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_w_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.561     1.505    randgen/clk_IBUF_BUFG
    SLICE_X53Y62         FDSE                                         r  randgen/M_x_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDSE (Prop_fdse_C_Q)         0.141     1.646 r  randgen/M_x_q_reg[30]/Q
                         net (fo=2, routed)           0.066     1.712    randgen/M_x_q[30]
    SLICE_X52Y62         LUT5 (Prop_lut5_I3_O)        0.045     1.757 r  randgen/M_w_q[30]_i_1/O
                         net (fo=1, routed)           0.000     1.757    randgen/M_w_d[30]
    SLICE_X52Y62         FDRE                                         r  randgen/M_w_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.830     2.020    randgen/clk_IBUF_BUFG
    SLICE_X52Y62         FDRE                                         r  randgen/M_w_q_reg[30]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X52Y62         FDRE (Hold_fdre_C_D)         0.121     1.639    randgen/M_w_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 M_seed_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_w_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.563     1.507    clk_IBUF_BUFG
    SLICE_X51Y59         FDRE                                         r  M_seed_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  M_seed_q_reg[10]/Q
                         net (fo=2, routed)           0.068     1.716    randgen/M_seed_q_reg[10]
    SLICE_X50Y59         LUT6 (Prop_lut6_I0_O)        0.045     1.761 r  randgen/M_w_q[10]_i_1/O
                         net (fo=1, routed)           0.000     1.761    randgen/M_w_d[10]
    SLICE_X50Y59         FDRE                                         r  randgen/M_w_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.833     2.023    randgen/clk_IBUF_BUFG
    SLICE_X50Y59         FDRE                                         r  randgen/M_w_q_reg[10]/C
                         clock pessimism             -0.504     1.520    
    SLICE_X50Y59         FDRE (Hold_fdre_C_D)         0.120     1.640    randgen/M_w_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 randgen/M_x_q_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_w_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.371%)  route 0.078ns (29.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.562     1.506    randgen/clk_IBUF_BUFG
    SLICE_X53Y61         FDSE                                         r  randgen/M_x_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDSE (Prop_fdse_C_Q)         0.141     1.647 r  randgen/M_x_q_reg[16]/Q
                         net (fo=4, routed)           0.078     1.725    randgen/M_x_q[16]
    SLICE_X52Y61         LUT6 (Prop_lut6_I3_O)        0.045     1.770 r  randgen/M_w_q[16]_i_1/O
                         net (fo=1, routed)           0.000     1.770    randgen/M_w_d[16]
    SLICE_X52Y61         FDRE                                         r  randgen/M_w_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.832     2.022    randgen/clk_IBUF_BUFG
    SLICE_X52Y61         FDRE                                         r  randgen/M_w_q_reg[16]/C
                         clock pessimism             -0.504     1.519    
    SLICE_X52Y61         FDRE (Hold_fdre_C_D)         0.120     1.639    randgen/M_w_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 randgen/M_x_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_w_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.816%)  route 0.088ns (32.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.561     1.505    randgen/clk_IBUF_BUFG
    SLICE_X48Y62         FDRE                                         r  randgen/M_x_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  randgen/M_x_q_reg[9]/Q
                         net (fo=4, routed)           0.088     1.734    randgen/M_x_q[9]
    SLICE_X49Y62         LUT6 (Prop_lut6_I3_O)        0.045     1.779 r  randgen/M_w_q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.779    randgen/M_w_d[9]
    SLICE_X49Y62         FDRE                                         r  randgen/M_w_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.829     2.019    randgen/clk_IBUF_BUFG
    SLICE_X49Y62         FDRE                                         r  randgen/M_w_q_reg[9]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X49Y62         FDRE (Hold_fdre_C_D)         0.092     1.610    randgen/M_w_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 randgen/M_x_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_w_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.840%)  route 0.141ns (43.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.560     1.504    randgen/clk_IBUF_BUFG
    SLICE_X49Y63         FDRE                                         r  randgen/M_x_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  randgen/M_x_q_reg[17]/Q
                         net (fo=4, routed)           0.141     1.786    randgen/M_x_q[17]
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     1.831 r  randgen/M_w_q[17]_i_1/O
                         net (fo=1, routed)           0.000     1.831    randgen/M_w_d[17]
    SLICE_X50Y63         FDRE                                         r  randgen/M_w_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.829     2.019    randgen/clk_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  randgen/M_w_q_reg[17]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X50Y63         FDRE (Hold_fdre_C_D)         0.120     1.660    randgen/M_w_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 randgen/M_w_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_z_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.562     1.506    randgen/clk_IBUF_BUFG
    SLICE_X49Y61         FDRE                                         r  randgen/M_w_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  randgen/M_w_q_reg[15]/Q
                         net (fo=2, routed)           0.122     1.769    randgen/M_w_q_reg_n_0_[15]
    SLICE_X49Y60         FDRE                                         r  randgen/M_z_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.831     2.021    randgen/clk_IBUF_BUFG
    SLICE_X49Y60         FDRE                                         r  randgen/M_z_q_reg[15]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X49Y60         FDRE (Hold_fdre_C_D)         0.075     1.597    randgen/M_z_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 randgen/M_w_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_z_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.925%)  route 0.131ns (48.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.562     1.506    randgen/clk_IBUF_BUFG
    SLICE_X48Y60         FDRE                                         r  randgen/M_w_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  randgen/M_w_q_reg[18]/Q
                         net (fo=2, routed)           0.131     1.777    randgen/M_w_q_reg_n_0_[18]
    SLICE_X48Y59         FDRE                                         r  randgen/M_z_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.832     2.022    randgen/clk_IBUF_BUFG
    SLICE_X48Y59         FDRE                                         r  randgen/M_z_q_reg[18]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X48Y59         FDRE (Hold_fdre_C_D)         0.075     1.598    randgen/M_z_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 randgen/M_w_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_z_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.561     1.505    randgen/clk_IBUF_BUFG
    SLICE_X49Y62         FDRE                                         r  randgen/M_w_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  randgen/M_w_q_reg[9]/Q
                         net (fo=2, routed)           0.123     1.769    randgen/M_w_q_reg_n_0_[9]
    SLICE_X48Y62         FDRE                                         r  randgen/M_z_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.829     2.019    randgen/clk_IBUF_BUFG
    SLICE_X48Y62         FDRE                                         r  randgen/M_z_q_reg[9]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X48Y62         FDRE (Hold_fdre_C_D)         0.071     1.589    randgen/M_z_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 randgen/M_y_q_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_x_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.560     1.504    randgen/clk_IBUF_BUFG
    SLICE_X49Y63         FDSE                                         r  randgen/M_y_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  randgen/M_y_q_reg[17]/Q
                         net (fo=1, routed)           0.113     1.758    randgen/M_y_q[17]
    SLICE_X49Y63         FDRE                                         r  randgen/M_x_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.828     2.018    randgen/clk_IBUF_BUFG
    SLICE_X49Y63         FDRE                                         r  randgen/M_x_q_reg[17]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X49Y63         FDRE (Hold_fdre_C_D)         0.070     1.574    randgen/M_x_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 randgen/M_w_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_w_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.221%)  route 0.157ns (45.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.562     1.506    randgen/clk_IBUF_BUFG
    SLICE_X49Y61         FDRE                                         r  randgen/M_w_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  randgen/M_w_q_reg[23]/Q
                         net (fo=3, routed)           0.157     1.804    randgen/M_w_q_reg_n_0_[23]
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.849 r  randgen/M_w_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.849    randgen/M_w_d[4]
    SLICE_X50Y61         FDRE                                         r  randgen/M_w_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.832     2.022    randgen/clk_IBUF_BUFG
    SLICE_X50Y61         FDRE                                         r  randgen/M_w_q_reg[4]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.120     1.663    randgen/M_w_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y67   FSM_sequential_M_fsm_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y66   FSM_sequential_M_fsm_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y66   FSM_sequential_M_fsm_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y67   FSM_sequential_M_fsm_state_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y67   FSM_sequential_M_fsm_state_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y67   FSM_sequential_M_fsm_state_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y57   M_seed_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y58   M_seed_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y58   M_seed_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y63   player1t/M_ctr_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y63   player1t/M_ctr_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y63   randgen/M_x_q_reg[17]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y62   randgen/M_x_q_reg[19]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y63   randgen/M_x_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X50Y64   randgen/M_x_q_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y63   randgen/M_x_q_reg[24]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y63   randgen/M_x_q_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y63   randgen/M_x_q_reg[28]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y62   randgen/M_x_q_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y59   M_seed_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y59   M_seed_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y61   player1t/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y62   player1t/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y62   player1t/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y62   player1t/M_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y62   player1t/M_ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y63   player1t/M_ctr_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y63   player1t/M_ctr_q_reg[9]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y61   randgen/M_x_q_reg[16]/C



