
*** Running vivado
    with args -log DMATopLevel.vds -m64 -mode batch -messageDb vivado.pb -source DMATopLevel.tcl


****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 17:14:12 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source DMATopLevel.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7vx485tffg1157-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.cache/wt [current_project]
# set_property parent.project_path C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# read_vhdl -library xil_defaultlib {
#   C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/countCheck.vhd
#   C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/manSubtractor.vhd
#   C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/incrementer.vhd
#   C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/loadChannel.vhd
#   C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/adrMux.vhd
#   C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/storeChannel.vhd
#   C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/arbiterController.vhd
#   C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/dataMux.vhd
#   C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/loadIDComparator.vhd
#   C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/fifo.vhd
#   C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/fullChannel.vhd
#   C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/arbiterTop.vhd
#   C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/DMAControllerSta.vhd
#   C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/adapter.vhd
#   C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/twoChannelSetUpBuffered.vhd
#   C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/new/DMAToplevel.vhd
# }
# catch { write_hwdef -file DMATopLevel.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top DMATopLevel -part xc7vx485tffg1157-1
Command: synth_design -top DMATopLevel -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
WARNING: [Common 17-348] Failed to get the license for feature 'Synthesis' and/or device 'xc7vx485t'
0 Infos, 1 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Common 17-345] A valid license was not found for feature 'Synthesis' and/or device 'xc7vx485t'. Please run the Vivado License Manager for assistance in determining
which features and devices are licensed for your system.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". 

    while executing
"synth_design -top DMATopLevel -part xc7vx485tffg1157-1"
    (file "DMATopLevel.tcl" line 36)
INFO: [Common 17-206] Exiting Vivado at Tue Jan 20 18:39:30 2015...
