// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module gemm_inputMatrix (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r_TDATA,
        in_r_TVALID,
        in_r_TREADY,
        matrix_address0,
        matrix_ce0,
        matrix_we0,
        matrix_d0,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] in_r_TDATA;
input   in_r_TVALID;
output   in_r_TREADY;
output  [13:0] matrix_address0;
output   matrix_ce0;
output   matrix_we0;
output  [31:0] matrix_d0;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_r_TREADY;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    in_r_TDATA_blk_n;
reg   [31:0] data_V_reg_429;
reg   [31:0] tmp_s_reg_434;
reg   [31:0] tmp_15_reg_439;
wire  signed [31:0] result_V_fu_252_p3;
reg  signed [31:0] result_V_reg_444;
wire  signed [31:0] result_V_7_fu_394_p3;
reg  signed [31:0] result_V_7_reg_450;
wire   [31:0] tmp_num1_fu_402_p1;
reg   [31:0] tmp_num1_reg_456;
wire    ap_CS_fsm_state2;
wire   [31:0] tmp_num2_fu_406_p1;
reg   [31:0] tmp_num2_reg_461;
wire   [31:0] tmp_num3_fu_410_p1;
reg   [31:0] tmp_num3_reg_466;
wire   [31:0] mul_fu_414_p2;
reg   [31:0] mul_reg_471;
wire    grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_ap_start;
wire    grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_ap_done;
wire    grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_ap_idle;
wire    grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_ap_ready;
wire    grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_in_r_TREADY;
wire   [13:0] grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_matrix_address0;
wire    grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_matrix_ce0;
wire    grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_matrix_we0;
wire   [31:0] grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_matrix_d0;
reg    grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    ap_block_state1;
wire   [22:0] p_Result_1_fu_142_p1;
wire   [24:0] mantissa_fu_146_p4;
wire   [7:0] xs_exp_V_fu_132_p4;
wire   [8:0] zext_ln346_fu_160_p1;
wire   [8:0] add_ln346_fu_164_p2;
wire   [7:0] sub_ln1512_fu_178_p2;
wire   [0:0] isNeg_fu_170_p3;
wire  signed [8:0] sext_ln1512_fu_184_p1;
wire   [8:0] ush_fu_188_p3;
wire  signed [31:0] sext_ln1488_fu_196_p1;
wire   [78:0] zext_ln15_fu_156_p1;
wire   [78:0] zext_ln1488_fu_200_p1;
wire   [78:0] r_V_fu_204_p2;
wire   [0:0] tmp_fu_216_p3;
wire   [78:0] r_V_1_fu_210_p2;
wire   [31:0] zext_ln818_fu_224_p1;
wire   [31:0] tmp_3_fu_228_p4;
wire   [31:0] val_fu_238_p3;
wire   [0:0] p_Result_s_fu_124_p3;
wire   [31:0] result_V_2_fu_246_p2;
wire   [22:0] p_Result_3_fu_278_p4;
wire   [24:0] mantissa_1_fu_288_p4;
wire   [7:0] xs_exp_V_1_fu_268_p4;
wire   [8:0] zext_ln346_1_fu_302_p1;
wire   [8:0] add_ln346_1_fu_306_p2;
wire   [7:0] sub_ln1512_1_fu_320_p2;
wire   [0:0] isNeg_1_fu_312_p3;
wire  signed [8:0] sext_ln1512_1_fu_326_p1;
wire   [8:0] ush_1_fu_330_p3;
wire  signed [31:0] sext_ln1488_1_fu_338_p1;
wire   [78:0] zext_ln15_1_fu_298_p1;
wire   [78:0] zext_ln1488_1_fu_342_p1;
wire   [78:0] r_V_2_fu_346_p2;
wire   [0:0] tmp_8_fu_358_p3;
wire   [78:0] r_V_3_fu_352_p2;
wire   [31:0] zext_ln818_1_fu_366_p1;
wire   [31:0] tmp_6_fu_370_p4;
wire   [31:0] val_1_fu_380_p3;
wire   [0:0] p_Result_2_fu_260_p3;
wire   [31:0] result_V_6_fu_388_p2;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_ap_start_reg = 1'b0;
end

gemm_inputMatrix_Pipeline_VITIS_LOOP_15_1 grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_ap_start),
    .ap_done(grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_ap_done),
    .ap_idle(grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_ap_idle),
    .ap_ready(grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_ap_ready),
    .in_r_TVALID(in_r_TVALID),
    .tmp_num1_4(tmp_num1_reg_456),
    .tmp_num2(tmp_num2_reg_461),
    .tmp_num3(tmp_num3_reg_466),
    .mul(mul_reg_471),
    .in_r_TDATA(in_r_TDATA),
    .in_r_TREADY(grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_in_r_TREADY),
    .matrix_address0(grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_matrix_address0),
    .matrix_ce0(grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_matrix_ce0),
    .matrix_we0(grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_matrix_we0),
    .matrix_d0(grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_matrix_d0)
);

gemm_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U7(
    .din0(result_V_7_reg_450),
    .din1(result_V_reg_444),
    .dout(mul_fu_414_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_ap_start_reg <= 1'b1;
        end else if ((grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_ap_ready == 1'b1)) begin
            grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        data_V_reg_429 <= {{in_r_TDATA[63:32]}};
        result_V_7_reg_450 <= result_V_7_fu_394_p3;
        result_V_reg_444 <= result_V_fu_252_p3;
        tmp_15_reg_439 <= {{in_r_TDATA[127:96]}};
        tmp_s_reg_434 <= {{in_r_TDATA[95:64]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mul_reg_471 <= mul_fu_414_p2;
        tmp_num1_reg_456 <= tmp_num1_fu_402_p1;
        tmp_num2_reg_461 <= tmp_num2_fu_406_p1;
        tmp_num3_reg_466 <= tmp_num3_fu_410_p1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (in_r_TVALID == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        in_r_TDATA_blk_n = in_r_TVALID;
    end else begin
        in_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (in_r_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        in_r_TREADY = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        in_r_TREADY = grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_in_r_TREADY;
    end else begin
        in_r_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (in_r_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln346_1_fu_306_p2 = ($signed(zext_ln346_1_fu_302_p1) + $signed(9'd385));

assign add_ln346_fu_164_p2 = ($signed(zext_ln346_fu_160_p1) + $signed(9'd385));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (in_r_TVALID == 1'b0));
end

assign ap_return_0 = result_V_reg_444;

assign ap_return_1 = result_V_7_reg_450;

assign grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_ap_start = grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_ap_start_reg;

assign isNeg_1_fu_312_p3 = add_ln346_1_fu_306_p2[32'd8];

assign isNeg_fu_170_p3 = add_ln346_fu_164_p2[32'd8];

assign mantissa_1_fu_288_p4 = {{{{1'd1}, {p_Result_3_fu_278_p4}}}, {1'd0}};

assign mantissa_fu_146_p4 = {{{{1'd1}, {p_Result_1_fu_142_p1}}}, {1'd0}};

assign matrix_address0 = grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_matrix_address0;

assign matrix_ce0 = grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_matrix_ce0;

assign matrix_d0 = grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_matrix_d0;

assign matrix_we0 = grp_inputMatrix_Pipeline_VITIS_LOOP_15_1_fu_82_matrix_we0;

assign p_Result_1_fu_142_p1 = in_r_TDATA[22:0];

assign p_Result_2_fu_260_p3 = in_r_TDATA[32'd63];

assign p_Result_3_fu_278_p4 = {{in_r_TDATA[54:32]}};

assign p_Result_s_fu_124_p3 = in_r_TDATA[32'd31];

assign r_V_1_fu_210_p2 = zext_ln15_fu_156_p1 << zext_ln1488_fu_200_p1;

assign r_V_2_fu_346_p2 = zext_ln15_1_fu_298_p1 >> zext_ln1488_1_fu_342_p1;

assign r_V_3_fu_352_p2 = zext_ln15_1_fu_298_p1 << zext_ln1488_1_fu_342_p1;

assign r_V_fu_204_p2 = zext_ln15_fu_156_p1 >> zext_ln1488_fu_200_p1;

assign result_V_2_fu_246_p2 = (32'd0 - val_fu_238_p3);

assign result_V_6_fu_388_p2 = (32'd0 - val_1_fu_380_p3);

assign result_V_7_fu_394_p3 = ((p_Result_2_fu_260_p3[0:0] == 1'b1) ? result_V_6_fu_388_p2 : val_1_fu_380_p3);

assign result_V_fu_252_p3 = ((p_Result_s_fu_124_p3[0:0] == 1'b1) ? result_V_2_fu_246_p2 : val_fu_238_p3);

assign sext_ln1488_1_fu_338_p1 = $signed(ush_1_fu_330_p3);

assign sext_ln1488_fu_196_p1 = $signed(ush_fu_188_p3);

assign sext_ln1512_1_fu_326_p1 = $signed(sub_ln1512_1_fu_320_p2);

assign sext_ln1512_fu_184_p1 = $signed(sub_ln1512_fu_178_p2);

assign sub_ln1512_1_fu_320_p2 = (8'd127 - xs_exp_V_1_fu_268_p4);

assign sub_ln1512_fu_178_p2 = (8'd127 - xs_exp_V_fu_132_p4);

assign tmp_3_fu_228_p4 = {{r_V_1_fu_210_p2[55:24]}};

assign tmp_6_fu_370_p4 = {{r_V_3_fu_352_p2[55:24]}};

assign tmp_8_fu_358_p3 = r_V_2_fu_346_p2[32'd24];

assign tmp_fu_216_p3 = r_V_fu_204_p2[32'd24];

assign tmp_num1_fu_402_p1 = data_V_reg_429;

assign tmp_num2_fu_406_p1 = tmp_s_reg_434;

assign tmp_num3_fu_410_p1 = tmp_15_reg_439;

assign ush_1_fu_330_p3 = ((isNeg_1_fu_312_p3[0:0] == 1'b1) ? sext_ln1512_1_fu_326_p1 : add_ln346_1_fu_306_p2);

assign ush_fu_188_p3 = ((isNeg_fu_170_p3[0:0] == 1'b1) ? sext_ln1512_fu_184_p1 : add_ln346_fu_164_p2);

assign val_1_fu_380_p3 = ((isNeg_1_fu_312_p3[0:0] == 1'b1) ? zext_ln818_1_fu_366_p1 : tmp_6_fu_370_p4);

assign val_fu_238_p3 = ((isNeg_fu_170_p3[0:0] == 1'b1) ? zext_ln818_fu_224_p1 : tmp_3_fu_228_p4);

assign xs_exp_V_1_fu_268_p4 = {{in_r_TDATA[62:55]}};

assign xs_exp_V_fu_132_p4 = {{in_r_TDATA[30:23]}};

assign zext_ln1488_1_fu_342_p1 = $unsigned(sext_ln1488_1_fu_338_p1);

assign zext_ln1488_fu_200_p1 = $unsigned(sext_ln1488_fu_196_p1);

assign zext_ln15_1_fu_298_p1 = mantissa_1_fu_288_p4;

assign zext_ln15_fu_156_p1 = mantissa_fu_146_p4;

assign zext_ln346_1_fu_302_p1 = xs_exp_V_1_fu_268_p4;

assign zext_ln346_fu_160_p1 = xs_exp_V_fu_132_p4;

assign zext_ln818_1_fu_366_p1 = tmp_8_fu_358_p3;

assign zext_ln818_fu_224_p1 = tmp_fu_216_p3;

endmodule //gemm_inputMatrix
