19. Printing statistics.

=== $paramod$41ce7cf734738109e6d2d7e48c357ff7b2e866ef\bitnet_axi_lite ===

   Number of wires:                174
   Number of wire bits:            729
   Number of public wires:          54
   Number of public wire bits:     578
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                397
     $_SDFFE_PN0P_                 233
     $_SDFFE_PN1P_                   3
     $_SDFFE_PP0P_                   2
     $_SDFF_PN0_                     7
     $lut                          151
     bitnet_hybrid_inference         1

=== bitnet_accelerator_top ===

   Number of wires:                 21
   Number of wire bits:            102
   Number of public wires:          21
   Number of public wire bits:     102
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$41ce7cf734738109e6d2d7e48c357ff7b2e866ef\bitnet_axi_lite      1

=== bitnet_hybrid_inference ===

   Number of wires:                139
   Number of wire bits:           2051
   Number of public wires:          63
   Number of public wire bits:    1968
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                748
     $_DFFE_PN0N_                  573
     $_DFFE_PN0P_                   57
     $_DFF_PN0_                      1
     $lut                          103
     hybrid_weight_controller        1
     trit27_dot_product_v2           9
     trit3_dot_product               1
     trit9_dot_product               3

=== hybrid_weight_controller ===

   Number of wires:                 14
   Number of wire bits:            614
   Number of public wires:          14
   Number of public wire bits:     614
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $_DFF_PN0_                      1
     $lut                            3
     weight_reg_l3                   1
     wide_bram_l1                    1
     wide_bram_l2                    1

=== trit27_dot_product_v2 ===

   Number of wires:                177
   Number of wire bits:            342
   Number of public wires:          57
   Number of public wire bits:     222
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                126
     $lut                          126

=== trit3_dot_product ===

   Number of wires:                 15
   Number of wire bits:             33
   Number of public wires:           9
   Number of public wire bits:      27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $lut                            9

=== trit9_dot_product ===

   Number of wires:                 53
   Number of wire bits:            109
   Number of public wires:          21
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $lut                           37

=== weight_reg_l3 ===

   Number of wires:                  5
   Number of wire bits:             15
   Number of public wires:           5
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $_DFFE_PN0P_                    6

=== wide_bram_l1 ===

   Number of wires:                 25
   Number of wire bits:           1096
   Number of public wires:          15
   Number of public wire bits:    1033
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1035
     $_DFFE_PP_                    972
     $lut                           63

=== wide_bram_l2 ===

   Number of wires:                 13
   Number of wire bits:            152
   Number of public wires:           9
   Number of public wire bits:     131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                129
     $_DFFE_PP_                    108
     $lut                           21

=== design hierarchy ===

   bitnet_accelerator_top            1
     $paramod$41ce7cf734738109e6d2d7e48c357ff7b2e866ef\bitnet_axi_lite      1
       bitnet_hybrid_inference       1
         hybrid_weight_controller      1
           weight_reg_l3             1
           wide_bram_l1              1
           wide_bram_l2              1
         trit27_dot_product_v2       9
         trit3_dot_product           1
         trit9_dot_product           3

   Number of wires:               2158
   Number of wire bits:           8197
   Number of public wires:         766
   Number of public wire bits:    6697
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3558
     $_DFFE_PN0N_                  573
     $_DFFE_PN0P_                   63
     $_DFFE_PP_                   1080
     $_DFF_PN0_                      2
     $_SDFFE_PN0P_                 233
     $_SDFFE_PN1P_                   3
     $_SDFFE_PP0P_                   2
     $_SDFF_PN0_                     7
     $lut                         1595

