

================================================================
== Vitis HLS Report for 'fast_accel'
================================================================
* Date:           Sat Nov 12 18:10:08 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        fast
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.254 ns|     6.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16400|    16400|  0.164 ms|  0.164 ms|  16401|  16401|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                            |                                  |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                  Instance                  |              Module              |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_fast_accel_Pipeline_Compute_Loop_fu_54  |fast_accel_Pipeline_Compute_Loop  |    16398|    16398|  0.164 ms|  0.164 ms|  16398|  16398|       no|
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     78|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|    8102|   1688|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     20|    -|
|Register         |        -|    -|      83|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|    8185|   1786|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       7|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |                  Instance                  |              Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |grp_fast_accel_Pipeline_Compute_Loop_fu_54  |fast_accel_Pipeline_Compute_Loop  |        0|   2|  8102|  1688|    0|
    +--------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |Total                                       |                                  |        0|   2|  8102|  1688|    0|
    +--------------------------------------------+----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |op2_assign_1_fu_79_p2  |         +|   0|  0|  39|          32|           3|
    |op2_assign_fu_73_p2    |         +|   0|  0|  39|          32|           3|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  78|          64|           6|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  20|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  20|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |   3|   0|    3|          0|
    |grp_fast_accel_Pipeline_Compute_Loop_fu_54_ap_start_reg  |   1|   0|    1|          0|
    |op2_assign_1_reg_105                                     |  32|   0|   32|          0|
    |op2_assign_reg_100                                       |  32|   0|   32|          0|
    |trunc_ln126_reg_95                                       |  15|   0|   15|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    |  83|   0|   83|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    fast_accel|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    fast_accel|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    fast_accel|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    fast_accel|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    fast_accel|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    fast_accel|  return value|
|img_in_address0   |  out|   15|   ap_memory|        img_in|         array|
|img_in_ce0        |  out|    1|   ap_memory|        img_in|         array|
|img_in_q0         |   in|    9|   ap_memory|        img_in|         array|
|threshold         |   in|   32|     ap_none|     threshold|        scalar|
|img_out_address0  |  out|   15|   ap_memory|       img_out|         array|
|img_out_ce0       |  out|    1|   ap_memory|       img_out|         array|
|img_out_we0       |  out|    1|   ap_memory|       img_out|         array|
|img_out_d0        |  out|    9|   ap_memory|       img_out|         array|
|rows              |   in|   32|     ap_none|          rows|        scalar|
|cols              |   in|   32|     ap_none|          cols|        scalar|
+------------------+-----+-----+------------+--------------+--------------+

