   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"PartA.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.__NVIC_EnableIRQ,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	__NVIC_EnableIRQ:
  25              	.LFB107:
  26              		.file 1 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h"
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * @version  V5.0.1
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * @date     30. January 2017
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  extern "C" {
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #else
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   Core Register contain:
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core Register
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef union
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   struct
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } APSR_Type;
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef union
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   struct
 299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef union
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   struct
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef union
 370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   struct
 372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } SCB_Type;
 462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  union
 812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 831:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 838:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } ITM_Type;
 844:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 845:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 849:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 853:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 856:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 859:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 862:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 868:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 871:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 874:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 877:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 881:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 883:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 885:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 886:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 889:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 893:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 895:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 896:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 899:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 902:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 903:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 904:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 907:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 908:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 909:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 910:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 912:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 913:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 914:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 926:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 934:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } DWT_Type;
 938:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 939:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 940:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 943:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 946:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 949:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 952:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 958:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 961:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 964:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 967:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 970:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 973:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 976:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 979:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 982:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 985:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 988:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 991:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 994:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 997:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 998:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1000:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1002:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1009:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1010:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1014:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1018:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1022:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1025:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1031:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1034:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1037:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1040:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1043:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1046:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1048:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1049:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1050:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1051:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1054:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1055:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1056:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1057:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1059:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
1060:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1061:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1064:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1066:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1068:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1072:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1076:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1080:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1083:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } TPI_Type;
1086:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1087:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1091:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1095:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1099:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
1216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } MPU_Type;
1229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
1310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } FPU_Type;
1318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
1416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
1523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
1531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
1566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} */
1571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
1585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
1600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #else
1602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
1620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #else
1622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
  27              		.loc 1 1671 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42 0006 0346     		mov	r3, r0
  43 0008 FB71     		strb	r3, [r7, #7]
1672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  44              		.loc 1 1672 6
  45 000a 97F90730 		ldrsb	r3, [r7, #7]
  46 000e 002B     		cmp	r3, #0
  47 0010 0BDB     		blt	.L3
1673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
  48              		.loc 1 1674 99
  49 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  50 0014 03F01F02 		and	r2, r3, #31
  51              		.loc 1 1674 9
  52 0018 0749     		ldr	r1, .L4
  53              		.loc 1 1674 18
  54 001a 97F90730 		ldrsb	r3, [r7, #7]
  55              		.loc 1 1674 43
  56 001e 5B09     		lsrs	r3, r3, #5
  57              		.loc 1 1674 54
  58 0020 0120     		movs	r0, #1
  59 0022 00FA02F2 		lsl	r2, r0, r2
  60              		.loc 1 1674 52
  61 0026 41F82320 		str	r2, [r1, r3, lsl #2]
  62              	.L3:
1675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
  63              		.loc 1 1676 1
  64 002a 00BF     		nop
  65 002c 0C37     		adds	r7, r7, #12
  66              	.LCFI3:
  67              		.cfi_def_cfa_offset 4
  68 002e BD46     		mov	sp, r7
  69              	.LCFI4:
  70              		.cfi_def_cfa_register 13
  71              		@ sp needed
  72 0030 5DF8047B 		ldr	r7, [sp], #4
  73              	.LCFI5:
  74              		.cfi_restore 7
  75              		.cfi_def_cfa_offset 0
  76 0034 7047     		bx	lr
  77              	.L5:
  78 0036 00BF     		.align	2
  79              	.L4:
  80 0038 00E100E0 		.word	-536813312
  81              		.cfi_endproc
  82              	.LFE107:
  84              		.section	.text.XMC_GPIO_SetOutputLevel,"ax",%progbits
  85              		.align	1
  86              		.syntax unified
  87              		.thumb
  88              		.thumb_func
  90              	XMC_GPIO_SetOutputLevel:
  91              	.LFB132:
  92              		.file 2 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h"
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @file xmc_gpio.h
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @date 2015-06-20
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @cond
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * XMClib v2.1.16 - XMC Peripheral Driver Library 
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Copyright (c) 2015-2017, Infineon Technologies AG
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * All rights reserved.                        
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *                                             
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * following conditions are met:   
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *                                                                              
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * disclaimer.                        
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * 
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * 
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * products derived from this software without specific prior written permission.                  
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *                                                                              
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *                                                                              
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Change History
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * --------------
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * 2015-02-20:
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *     - Initial draft<br>
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *     - Documentation improved <br>
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *      
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * 2015-06-20:
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @endcond
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #ifndef XMC_GPIO_H
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define XMC_GPIO_H
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**************************************************************************************************
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * HEADER FILES
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #include "xmc_common.h"
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @addtogroup XMClib XMC Peripheral Library
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @{
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @addtogroup GPIO
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @brief General Purpose Input Output (GPIO) driver for the XMC microcontroller family.
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * GPIO driver provide a generic and very flexible software interface for all standard digital I/O 
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Each port slice has individual interfaces for the operation as General Purpose I/O and it furthe
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * connectivity to the on-chip periphery and the control for the pad characteristics. 
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * The driver is divided into Input and Output mode.
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Input mode features:
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Configuration structure XMC_GPIO_CONFIG_t and initialization function XMC_GPIO_Init()
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Allows the selection of weak pull-up or pull-down device. Configuration structure XMC_GPIO_MO
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \if XMC1
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Allows the selection of input hysteresis. XMC_GPIO_SetInputHysteresis()
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \endif
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * 
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Output mode features:
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Allows the selection of push pull/open drain and Alternate output. Configuration structure XM
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \if XMC4
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Allows the selection of pad driver strength. Configuration structure XMC_GPIO_OUTPUT_STRENGTH
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \endif
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Allows the selection of initial output level. Configuration structure XMC_GPIO_OUTPUT_LEVEL_t
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *@{
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**************************************************************************************************
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * MACROS
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define PORT_IOCR_PC_Pos PORT0_IOCR0_PC0_Pos
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define PORT_IOCR_PC_Msk PORT0_IOCR0_PC0_Msk
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define PORT_IOCR_PC_Size 				(8U)
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 											
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define XMC_GPIO_CHECK_OUTPUT_LEVEL(level) ((level == XMC_GPIO_OUTPUT_LEVEL_LOW) || \
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****                                             (level == XMC_GPIO_OUTPUT_LEVEL_HIGH))
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****                                             
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define XMC_GPIO_CHECK_HWCTRL(hwctrl) ((hwctrl == XMC_GPIO_HWCTRL_DISABLED) || \
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****                                        (hwctrl == XMC_GPIO_HWCTRL_PERIPHERAL1) || \
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****                                        (hwctrl == XMC_GPIO_HWCTRL_PERIPHERAL2))                    
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****                                             
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**************************************************************************************************
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * ENUMS
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Defines output level of a pin. Use type \a XMC_GPIO_OUTPUT_LEVEL_t for this enum.
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** typedef enum XMC_GPIO_OUTPUT_LEVEL
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_GPIO_OUTPUT_LEVEL_LOW  = 0x10000U, /**<  Reset bit */
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_GPIO_OUTPUT_LEVEL_HIGH = 0x1U, 	/**< Set bit  */
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** } XMC_GPIO_OUTPUT_LEVEL_t;
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Defines direct hardware control characteristics of the pin . Use type \a XMC_GPIO_HWCTRL_t for t
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** typedef enum XMC_GPIO_HWCTRL
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_GPIO_HWCTRL_DISABLED     = 0x0U, /**<  Software control only */
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_GPIO_HWCTRL_PERIPHERAL1  = 0x1U, /**<  HWI0/HWO0 control path can override the software confi
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_GPIO_HWCTRL_PERIPHERAL2  = 0x2U  /**<  HWI1/HWO1 control path can override the software confi
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** } XMC_GPIO_HWCTRL_t;
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**************************************************************************************************
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * DEVICE FAMILY EXTENSIONS
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  #if UC_FAMILY == XMC1
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #include "xmc1_gpio.h"
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #elif UC_FAMILY == XMC4
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #include "xmc4_gpio.h"
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #else
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #error "xmc_gpio.h: family device not supported"
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #endif
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**************************************************************************************************
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * API PROTOTYPES
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #ifdef __cplusplus
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** extern "C" {
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #endif
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  port	  Constant pointer pointing to GPIO port, to access port registers like Pn_OUT,Pn_O
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  pin	  Port pin number.
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  config GPIO configuration data structure. Refer data structure @ref XMC_GPIO_CONFIG_t fo
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return None
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Description:</b><br>
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \if XMC1
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Initializes input / output mode settings like, pull up / pull down devices,hysteresis, push pull
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Also configures alternate function outputs and clears hardware port control for a selected \a po
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \a config provides selected I/O settings. It configures hardware registers Pn_IOCR,Pn_OUT, Pn_OM
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \endif
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \if XMC4
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Initializes input / output mode settings like, pull up / pull down devices,push pull /open drain
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Also configures alternate function outputs and clears hardware port control for selected \a port
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * It configures hardware registers Pn_IOCR,Pn_OUT,Pn_OMR,Pn_PDISC and Pn_PDR.\n
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \endif
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *  None
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Note:</b><br>
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * This API is called in definition of DAVE_init by code generation and therefore should not be exp
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * for the normal operation. Use other APIs only after DAVE_init is called successfully (returns DA
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const c
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  port	Constant pointer pointing to GPIO port, to access hardware register Pn_IOCR.
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  pin	Port pin number.
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  mode input / output functionality selection. Refer @ref XMC_GPIO_MODE_t for valid values
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return None
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Description:</b><br>
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Sets digital input and output driver functionality and characteristics of a GPIO port pin. It co
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * registers Pn_IOCR. \a mode is initially configured during initialization in XMC_GPIO_Init(). Cal
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * the port direction functionality as needed later in the program.
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *  None
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** void XMC_GPIO_SetMode(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_MODE_t mode);
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  port	 Constant pointer pointing to GPIO port, to access hardware register Pn_OMR.
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  pin	 Port pin number.
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  level output level selection. Refer @ref XMC_GPIO_OUTPUT_LEVEL_t for valid values.
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return None
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Description:</b><br>
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Set port pin output level to high or low.It configures hardware registers Pn_OMR.\a level is ini
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * configured during initialization in XMC_GPIO_Init(). Call this API to alter output level as need
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *  XMC_GPIO_SetOutputHigh(), XMC_GPIO_SetOutputLow().
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Note:</b><br>
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Prior to this api, user has to configure port pin to output mode using XMC_GPIO_SetMode().
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_SetOutputLevel(XMC_GPIO_PORT_t *const port, const uint8_t pin, const 
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
  93              		.loc 2 230 1
  94              		.cfi_startproc
  95              		@ args = 0, pretend = 0, frame = 16
  96              		@ frame_needed = 1, uses_anonymous_args = 0
  97              		@ link register save eliminated.
  98 0000 80B4     		push	{r7}
  99              	.LCFI6:
 100              		.cfi_def_cfa_offset 4
 101              		.cfi_offset 7, -4
 102 0002 85B0     		sub	sp, sp, #20
 103              	.LCFI7:
 104              		.cfi_def_cfa_offset 24
 105 0004 00AF     		add	r7, sp, #0
 106              	.LCFI8:
 107              		.cfi_def_cfa_register 7
 108 0006 F860     		str	r0, [r7, #12]
 109 0008 0B46     		mov	r3, r1
 110 000a 7A60     		str	r2, [r7, #4]
 111 000c FB72     		strb	r3, [r7, #11]
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputLevel: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputLevel: Invalid output level", XMC_GPIO_CHECK_OUTPUT_LEVEL(level));
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   port->OMR = (uint32_t)level << pin;
 112              		.loc 2 234 31
 113 000e FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 114 0010 7A68     		ldr	r2, [r7, #4]
 115 0012 9A40     		lsls	r2, r2, r3
 116              		.loc 2 234 13
 117 0014 FB68     		ldr	r3, [r7, #12]
 118 0016 5A60     		str	r2, [r3, #4]
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** }
 119              		.loc 2 235 1
 120 0018 00BF     		nop
 121 001a 1437     		adds	r7, r7, #20
 122              	.LCFI9:
 123              		.cfi_def_cfa_offset 4
 124 001c BD46     		mov	sp, r7
 125              	.LCFI10:
 126              		.cfi_def_cfa_register 13
 127              		@ sp needed
 128 001e 5DF8047B 		ldr	r7, [sp], #4
 129              	.LCFI11:
 130              		.cfi_restore 7
 131              		.cfi_def_cfa_offset 0
 132 0022 7047     		bx	lr
 133              		.cfi_endproc
 134              	.LFE132:
 136              		.section	.text.XMC_CCU4_EnableClock,"ax",%progbits
 137              		.align	1
 138              		.syntax unified
 139              		.thumb
 140              		.thumb_func
 142              	XMC_CCU4_EnableClock:
 143              	.LFB147:
 144              		.file 3 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h"
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @file xmc_ccu4.h
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @date 2017-04-27
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @cond
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  **************************************************************************************************
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * XMClib v2.1.16 - XMC Peripheral Driver Library 
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Copyright (c) 2015-2017, Infineon Technologies AG
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * All rights reserved.                        
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *                                             
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * following conditions are met:   
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *                                                                              
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * disclaimer.                        
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * 
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * 
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * products derived from this software without specific prior written permission.                  
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *                                                                              
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *                                                                              
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  **************************************************************************************************
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Change History
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * --------------
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * 2015-02-20:
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *     - Initial <br>
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *     - Documentation updates <br>
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * 2015-06-20:
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *     - Removed version macros and declaration of GetDriverVersion API <br>
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * 2015-07-22:
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *     - XMC_CCU4_SLICE_ConfigureStatusBitOverrideEvent() is updated to support XMC14 device. <br>
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * 2015-08-17:
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *     - XMC_CCU4_SLICE_PRESCALER_t enum is added to set the prescaler divider. <br>
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *     - XMC_CCU4_SLICE_SHADOW_TRANSFER_MODE_t enum item names are updated according to the guideli
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *     - XMC_CCU4_EnableShadowTransfer() API is made as inline, to improve the speed. <br>
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * 2015-09-29:
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *     - In XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_t, two more enum items are added to support exte
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *       settings.
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * 2015-10-07:
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *     - XMC_CCU4_SLICE_GetEvent() is made as inline.
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *     - XMC_CCU4_SLICE_MULTI_IRQ_ID_t is added to support the XMC_CCU4_SLICE_EnableMultipleEvents(
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *       XMC_CCU4_SLICE_DisableMultipleEvents() APIs.
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *     - DOC updates for the newly added APIs.
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * 2016-03-09:
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *     - Optimization of write only registers 
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * 2016-05-20:
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *     - Added XMC_CCU4_SLICE_StopClearTimer()
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *     - Changed implementation of XMC_CCU4_SLICE_StopTimer() and XMC_CCU4_SLICE_ClearTimer() to av
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * 2017-04-27:
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *     - XMC_CCU4_SLICE_SetPrescaler() changed div_val parameter to type XMC_CCU4_SLICE_PRESCALER_t
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * 
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @endcond
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #ifndef XMC_CCU4_H
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #define XMC_CCU4_H
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**************************************************************************************************
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * HEADER FILES
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  **************************************************************************************************
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #include "xmc_common.h"
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #if defined(CCU40)
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #if UC_FAMILY == XMC1
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  #include "xmc1_ccu4_map.h"
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #endif
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #if UC_FAMILY == XMC4
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  #include "xmc4_ccu4_map.h"
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #endif
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @addtogroup XMClib XMC Peripheral Library
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @{
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @addtogroup CCU4
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @brief Capture Compare Unit 4 (CCU4) low level driver for XMC family of microcontrollers<br>
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * The CCU4 peripheral is a major component for systems that need general purpose timers for signal
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * monitoring/conditioning and Pulse Width Modulation (PWM) signal generation. Power electronic con
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * switched mode power supplies or interruptible power supplies, can easily be implemented with the
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * CCU4 peripheral.\n
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Each CCU4 module is comprised of four identical 16 bit Capture/Compare Timer slices, CC4y (where
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * timer slice can work in compare mode or in capture mode.
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * APIs provided in this file cover the following functional blocks of CCU4:\n
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * -- Timer configuration, Capture configuration, Function/Event configuration, Interrupt configura
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par Note:
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * 1. SLICE (APIs prefixed with e.g. XMC_CCU4_SLICE_)
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * 2. Module (APIs are not having any prefix e.g. XMC_CCU4_)
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par Timer(Compare mode) configuration:
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * This section of the LLD provides the configuration structure XMC_CCU4_SLICE_COMPARE_CONFIG_t and
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * function XMC_CCU4_SLICE_CompareInit().
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * It can be used to:
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * -# Start and Stop the timer. (XMC_CCU4_SLICE_StartTimer(), XMC_CCU4_SLICE_StopTimer())
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * -# Update the period, compare, Dither, Prescaler  and Passive values. (XMC_CCU4_SLICE_SetTimerPe
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    XMC_CCU4_SLICE_SetTimerCompareMatch(), XMC_CCU4_SLICE_SetPrescaler(), XMC_CCU4_SLICE_SetDithe
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    XMC_CCU4_SLICE_SetPassiveLevel())
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * -# Enable the slices to support multichannel mode. (XMC_CCU4_SLICE_EnableMultiChannelMode())
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * 
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par Capture configuration:
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * This section of the LLD provides the configuration structure XMC_CCU4_SLICE_CAPTURE_CONFIG_t and
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * function XMC_CCU4_SLICE_CaptureInit().
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * It can be used to:
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * -# Configure the capture functionality. (XMC_CCU4_SLICE_Capture0Config(), XMC_CCU4_SLICE_Capture
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * -# Read the captured values along with the status, which indicate the value is latest or not.
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    (XMC_CCU4_SLICE_GetCaptureRegisterValue())
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * 
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par Function/Event configuration:
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * This section of the LLD provides the configuration structure XMC_CCU4_SLICE_EVENT_CONFIG_t.\n
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * 
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * It can be used to:
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * -# Enable and Disable the events. (XMC_CCU4_SLICE_EnableEvent(), XMC_CCU4_SLICE_DisableEvent())
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * -# Configure to start and stop the timer on external events.(XMC_CCU4_SLICE_StartConfig(), XMC_C
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * -# Modulation, external load and Gating of the timer output.(XMC_CCU4_SLICE_ModulationConfig(), 
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    XMC_CCU4_SLICE_LoadConfig(), XMC_CCU4_SLICE_GateConfig())
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * -# Control the count direction of the timer based on the external event. (XMC_CCU4_SLICE_Directi
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * -# Count the external events.(XMC_CCU4_SLICE_CountConfig())
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * -# External Trap. Which can be used as protective feature.(XMC_CCU4_SLICE_EnableTrap(), XMC_CCU4
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    XMC_CCU4_SLICE_TrapConfig())
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par Interrupt configuration:
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * This section of the LLD provides the function to configure the interrupt node to each event (XMC
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @{
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**************************************************************************************************
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * MACROS
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  **************************************************************************************************
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /* Macro to check if the interrupt enum passed is valid */
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #define XMC_CCU4_SLICE_CHECK_INTERRUPT(interrupt) \
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****     ((interrupt == XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH)           || \
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****      (interrupt == XMC_CCU4_SLICE_IRQ_ID_ONE_MATCH)              || \
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****      (interrupt == XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP)  || \
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****      (interrupt == XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_DOWN)|| \
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****      (interrupt == XMC_CCU4_SLICE_IRQ_ID_EVENT0)                 || \
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****      (interrupt == XMC_CCU4_SLICE_IRQ_ID_EVENT1)                 || \
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****      (interrupt == XMC_CCU4_SLICE_IRQ_ID_EVENT2)                 || \
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****      (interrupt == XMC_CCU4_SLICE_IRQ_ID_TRAP))
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**************************************************************************************************
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * ENUMS
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  **************************************************************************************************
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Typedef for CCU4 Global data structure
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef CCU4_GLOBAL_TypeDef XMC_CCU4_MODULE_t;
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Typedef for CCU4 Slice data structure
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef CCU4_CC4_TypeDef XMC_CCU4_SLICE_t;
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Return Value of an API
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */ 
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_STATUS
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_STATUS_OK      = 0U, /**< API fulfils request */
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_STATUS_ERROR       , /**< API cannot fulfil the request */
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_STATUS_RUNNING     , /**< The timer slice is currently running */
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_STATUS_IDLE          /**< The timer slice is currently idle */
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_STATUS_t;
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  CCU4 module clock
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */ 
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_CLOCK
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_CLOCK_SCU        = 0U, /**< Select the fCCU as the clock */
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_CLOCK_EXTERNAL_A     , /**< External clock-A */
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_CLOCK_EXTERNAL_B     , /**< External clock-B */
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_CLOCK_EXTERNAL_C       /**< External clock-C */
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_CLOCK_t;
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * CCU4 set the shadow transfer type for multichannel mode
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_SLICE0       = (uint32_t)0x4000000, /**< Shadow transfe
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                                      only for slice
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_MCSS_SLICE0  = (uint32_t)0x4000400, /**< Shadow transfe
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                                      and hardware f
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_SLICE1       = (uint32_t)0x8000000, /**< Shadow transfe
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                                      only for slice
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_MCSS_SLICE1  = (uint32_t)0x8000800, /**< Shadow transfe
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                                      and hardware f
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_SLICE2       = (uint32_t)0x10000000, /**< Shadow transf
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                                       only for slic
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_MCSS_SLICE2  = (uint32_t)0x10001000, /**< Shadow transf
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                                       and hardware 
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_SLICE3       = (uint32_t)0x20000000, /**< Shadow transf
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                                       only for slic
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_MCSS_SLICE3  = (uint32_t)0x20002000  /**< Shadow transf
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                                       and hardware 
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_t;
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Operational modes of CCU4 slice
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */ 
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_SLICE_MODE
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_MODE_COMPARE  = 0U, /**< slice(CC4y) operates in Compare Mode */
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_MODE_CAPTURE        /**< slice(CC4y) operates in Capture Mode */
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_MODE_t;
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Timer counting modes for the slice
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */ 
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_SLICE_TIMER_COUNT_MODE
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_TIMER_COUNT_MODE_EA  = 0U, /**< Edge Aligned Mode */
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_TIMER_COUNT_MODE_CA        /**< Center Aligned Mode */
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_TIMER_COUNT_MODE_t;
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Timer repetition mode for the slice
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */ 
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_SLICE_TIMER_REPEAT_MODE
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_TIMER_REPEAT_MODE_REPEAT = 0U,  /**< Repetitive mode: continuous mode of operation
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_TIMER_REPEAT_MODE_SINGLE        /**< Single shot mode: Once a Period match/One mat
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                       occurs timer goes to idle state */
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_TIMER_REPEAT_MODE_t;
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Timer counting direction for the CCU4 slice
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */ 
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_SLICE_TIMER_COUNT_DIR
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_TIMER_COUNT_DIR_UP   = 0U, /**< Counting up */
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_TIMER_COUNT_DIR_DOWN       /**< Counting down */
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_TIMER_COUNT_DIR_t;
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Capture mode register sets
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */ 
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_SLICE_CAP_REG_SET
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_CAP_REG_SET_LOW  = 0U, /**< Capture register-0, Capture register-1 used */
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_CAP_REG_SET_HIGH       /**< Capture register-2, Capture register-3 used */
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_CAP_REG_SET_t;
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Prescaler mode
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */ 
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_SLICE_PRESCALER_MODE
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_PRESCALER_MODE_NORMAL = 0U, /**< Fixed division of module clock */
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_PRESCALER_MODE_FLOAT        /**< Floating divider. */
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_PRESCALER_MODE_t;
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Timer output passive level
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */ 
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL_LOW  = 0U, /**< Passive level = Low */
 288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL_HIGH       /**< Passive level = High */
 289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL_t;
 290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Timer clock Divider
 293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
 294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_SLICE_PRESCALER
 295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_PRESCALER_1  = 0U, /**< Slice Clock = fccu4 */
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_PRESCALER_2      , /**< Slice Clock = fccu4/2 */
 298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_PRESCALER_4      , /**< Slice Clock = fccu4/4 */
 299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_PRESCALER_8      , /**< Slice Clock = fccu4/8 */
 300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_PRESCALER_16     , /**< Slice Clock = fccu4/16 */
 301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_PRESCALER_32     , /**< Slice Clock = fccu4/32 */
 302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_PRESCALER_64     , /**< Slice Clock = fccu4/64 */
 303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_PRESCALER_128    , /**< Slice Clock = fccu4/128 */
 304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_PRESCALER_256    , /**< Slice Clock = fccu4/256 */
 305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_PRESCALER_512    , /**< Slice Clock = fccu4/512 */
 306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_PRESCALER_1024   , /**< Slice Clock = fccu4/1024 */
 307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_PRESCALER_2048   , /**< Slice Clock = fccu4/2048 */
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_PRESCALER_4096   , /**< Slice Clock = fccu4/4096 */
 309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_PRESCALER_8192   , /**< Slice Clock = fccu4/8192 */
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_PRESCALER_16384  , /**< Slice Clock = fccu4/16384 */
 311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_PRESCALER_32768    /**< Slice Clock = fccu4/32768 */
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_PRESCALER_t;
 313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  External Function list
 316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */ 
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_SLICE_FUNCTION
 318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_FUNCTION_START           = 0U, /**< Start function */
 320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_FUNCTION_STOP                , /**< Stop function */
 321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_FUNCTION_CAPTURE_EVENT0      , /**< Capture Event-0 function, CCycapt0 signal is u
 322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                      generation */
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_FUNCTION_CAPTURE_EVENT1      , /**< Capture Event-1 function, CCycapt1 signal is u
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                      generation */
 325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_FUNCTION_GATING              , /**< Gating function */
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_FUNCTION_DIRECTION           , /**< Direction function */
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_FUNCTION_LOAD                , /**< Load function */
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_FUNCTION_COUNT               , /**< Counting function */
 329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_FUNCTION_OVERRIDE            , /**< Override function */
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_FUNCTION_MODULATION          , /**< Modulation function */
 331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_FUNCTION_TRAP                  /**< Trap function */
 332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_FUNCTION_t;
 333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  External Event list
 336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */ 
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_SLICE_EVENT
 338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_EVENT_NONE  = 0U, /**< None */
 340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_EVENT_0         , /**< Event-0 */
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_EVENT_1         , /**< Event-1 */
 342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_EVENT_2           /**< Event-2 */
 343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_EVENT_t;
 344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  External Event trigger criteria  - Edge sensitivity
 347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */ 
 348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY
 349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY_NONE         = 0U, /**< None */
 351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY_RISING_EDGE      , /**< Rising Edge of the input signal gen
 352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY_FALLING_EDGE     , /**< Falling Edge of the input signal ge
 353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                 trigger */
 354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY_DUAL_EDGE          /**< Both Rising and Falling edges cause
 355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY_t;
 356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  External Event trigger criteria  - Level sensitivity
 359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */ 
 360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY
 361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_HIGH = 0U, /**< Level sensitive functions react to 
 363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_LOW  = 1U, /**< Level sensitive functions react to 
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   /* Below enum items can be utilised specific to the functionality */
 365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_COUNT_UP_ON_LOW = 0U, /**< Timer counts up, during Low sta
 366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_COUNT_UP_ON_HIGH = 1U /**< Timer counts up, during High st
 367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_t;
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Low pass filter Configuration. The External Event input should be stable for a selected number 
 371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */ 
 372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_SLICE_EVENT_FILTER
 373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_EVENT_FILTER_DISABLED  = 0U, /**< No Low Pass Filter */
 375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_EVENT_FILTER_3_CYCLES      , /**< 3 clock cycles */
 376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_EVENT_FILTER_5_CYCLES      , /**< 5 clock cycles */
 377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_EVENT_FILTER_7_CYCLES        /**< 7 clock cycles */
 378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_EVENT_FILTER_t;
 379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  External Event Input list. This list depicts the possible input connections to the CCU4 slice.
 382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Interconnects are specific to each device.
 383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */ 
 384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef uint8_t XMC_CCU4_SLICE_INPUT_t;
 385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Actions that can be performed upon detection of an external Timer STOP event
 388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */ 
 389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_SLICE_END_MODE
 390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_END_MODE_TIMER_STOP       = 0U, /**< Stops the timer, without clearing TIMER regis
 392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_END_MODE_TIMER_CLEAR          , /**< Without stopping timer, clears the TIMER regi
 393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_END_MODE_TIMER_STOP_CLEAR       /**< Stops the timer and clears the TIMER register
 394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_END_MODE_t;
 395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Actions that can be performed upon detection of an external Timer START event
 398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */ 
 399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_SLICE_START_MODE
 400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_START_MODE_TIMER_START       = 0U, /**< Start the timer from the current count of 
 402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_START_MODE_TIMER_START_CLEAR       /**< Clears the TIMER register and start the ti
 403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_START_MODE_t;
 404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Modulation of timer output signals
 407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */ 
 408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_SLICE_MODULATION_MODE
 409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_MODULATION_MODE_CLEAR_ST_OUT  = 0U, /**< Clear ST and OUT signals */
 411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_MODULATION_MODE_CLEAR_OUT           /**< Clear only the OUT signal */
 412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_MODULATION_MODE_t;
 413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Trap exit mode
 416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */ 
 417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_SLICE_TRAP_EXIT_MODE
 418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_TRAP_EXIT_MODE_AUTOMATIC = 0U, /**< Clear trap state as soon as the trap signal is
 420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_TRAP_EXIT_MODE_SW              /**< Clear only when acknowledged by software */
 421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_TRAP_EXIT_MODE_t;
 422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Timer clear on capture
 425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */ 
 426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_SLICE_TIMER_CLEAR_MODE
 427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_TIMER_CLEAR_MODE_NEVER    = 0U, /**< Never clear the timer on any capture event */
 429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_TIMER_CLEAR_MODE_CAP_HIGH     , /**< Clear only when timer value has been captured
 430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_TIMER_CLEAR_MODE_CAP_LOW      , /**< Clear only when timer value has been captured
 431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_TIMER_CLEAR_MODE_ALWAYS         /**< Always clear the timer upon detection of any 
 432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_TIMER_CLEAR_MODE_t;
 433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Multi Channel Shadow transfer request configuration options
 436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */ 
 437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_SLICE_MCMS_ACTION
 438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_MCMS_ACTION_TRANSFER_PR_CR          = 0U, /**< Transfer Compare and Period Shadow 
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                 the actual registers upon MCS xfer 
 441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_MCMS_ACTION_TRANSFER_PR_CR_PCMP     = 1U, /**< Transfer Compare, Period and Presca
 442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                 register values to the actual regis
 443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                 request */
 444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_MCMS_ACTION_TRANSFER_PR_CR_PCMP_DIT = 3U  /**< Transfer Compare, Period ,Prescaler
 445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                 Compare register values to the actu
 446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                 MCS xfer request */
 447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_MCMS_ACTION_t;
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Available Interrupt Event Ids
 451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */ 
 452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_SLICE_IRQ_ID
 453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH       = 0U , /**< Period match counting up */
 455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_IRQ_ID_ONE_MATCH          = 1U , /**< Period match -> One match counting down */
 456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP   = 2U , /**< Compare match counting up */
 457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_DOWN = 3U , /**< Compare match counting down */
 458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_IRQ_ID_EVENT0             = 8U , /**< Event-0 occurrence */
 459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_IRQ_ID_EVENT1             = 9U , /**< Event-1 occurrence */
 460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_IRQ_ID_EVENT2             = 10U, /**< Event-2 occurrence */
 461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_IRQ_ID_TRAP               = 11U  /**< Trap occurrence */
 462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_IRQ_ID_t;
 463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Available Interrupt Event Ids, which is added to support multi event APIs
 466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
 467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_SLICE_MULTI_IRQ_ID
 468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_MULTI_IRQ_ID_PERIOD_MATCH       = 0x1U,   /**< Period match counting up */
 470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_MULTI_IRQ_ID_ONE_MATCH          = 0x2U,   /**< Period match -> One match counting 
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_MULTI_IRQ_ID_COMPARE_MATCH_UP   = 0x4U,   /**< Compare match counting up */
 472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_MULTI_IRQ_ID_COMPARE_MATCH_DOWN = 0x8U,   /**< Compare match counting down */
 473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_MULTI_IRQ_ID_EVENT0             = 0x100U, /**< Event-0 occurrence */
 474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_MULTI_IRQ_ID_EVENT1             = 0x200U, /**< Event-1 occurrence */
 475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_MULTI_IRQ_ID_EVENT2             = 0x400U, /**< Event-2 occurrence */
 476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_MULTI_IRQ_ID_t;
 477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Service Request Lines for CCU4. Event are mapped to these SR lines and these are used to generat
 480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */ 
 481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_SLICE_SR_ID
 482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_SR_ID_0    = 0U, /**< Service Request Line-0 selected  */
 484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_SR_ID_1        , /**< Service Request Line-1 selected  */
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_SR_ID_2        , /**< Service Request Line-2 selected  */
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_SR_ID_3          /**< Service Request Line-3 selected  */
 487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_SR_ID_t;
 488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Slice shadow transfer options.
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
 492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_SHADOW_TRANSFER
 493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SHADOW_TRANSFER_SLICE_0            = CCU4_GCSS_S0SE_Msk, /**< Transfer Period, Compare a
 495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                           shadow register values to
 496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                           SLICE-0 */
 497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SHADOW_TRANSFER_DITHER_SLICE_0     = CCU4_GCSS_S0DSE_Msk, /**< Transfer Dither compare s
 498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                           to actual register for SL
 499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SHADOW_TRANSFER_PRESCALER_SLICE_0  = CCU4_GCSS_S0PSE_Msk, /**< Transfer Prescaler shadow
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                           actual register for SLICE
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SHADOW_TRANSFER_SLICE_1            = CCU4_GCSS_S1SE_Msk, /**< Transfer Period, Compare a
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                           shadow register values to
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                           SLICE-1 */
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SHADOW_TRANSFER_DITHER_SLICE_1     = CCU4_GCSS_S1DSE_Msk, /**< Transfer Dither compare s
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                           to actual registers for S
 506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SHADOW_TRANSFER_PRESCALER_SLICE_1  = CCU4_GCSS_S1PSE_Msk, /**< Transfer Prescaler shadow
 507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                           actual register for SLICE
 508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SHADOW_TRANSFER_SLICE_2            = CCU4_GCSS_S2SE_Msk, /**< Transfer Period, Compare a
 509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                           shadow register values to
 510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                           SLICE-2 */
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SHADOW_TRANSFER_DITHER_SLICE_2     = CCU4_GCSS_S2DSE_Msk, /**< Transfer Dither compare s
 512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                           to actual register for SL
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SHADOW_TRANSFER_PRESCALER_SLICE_2  = CCU4_GCSS_S2PSE_Msk, /**< Transfer Prescaler shadow
 514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                           actual register for SLICE
 515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SHADOW_TRANSFER_SLICE_3            = CCU4_GCSS_S3SE_Msk, /**< Transfer Period, Compare a
 516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                           shadow register values to
 517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                           SLICE-3 */
 518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SHADOW_TRANSFER_DITHER_SLICE_3     = CCU4_GCSS_S3DSE_Msk, /**< Transfer Dither compare s
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                           to actual register for SL
 520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SHADOW_TRANSFER_PRESCALER_SLICE_3  = CCU4_GCSS_S3PSE_Msk  /**< Transfer Prescaler shadow
 521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                           actual register for SLICE
 522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SHADOW_TRANSFER_t;
 523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #if defined(CCU4V3) || defined(DOXYGEN)/* Defined for XMC1400 devices only */
 525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Slice shadow transfer mode options.
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @note Only available for XMC1400 series
 528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
 529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_SLICE_SHADOW_TRANSFER_MODE
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_SHADOW_TRANSFER_MODE_IN_PERIOD_MATCH_AND_ONE_MATCH = 0U,  /**< Shadow transfer is 
 532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                                 One match. */
 533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_SHADOW_TRANSFER_MODE_ONLY_IN_PERIOD_MATCH = 1U,  /**< Shadow transfer is done only
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_SHADOW_TRANSFER_MODE_ONLY_IN_ONE_MATCH = 2U  /**< Shadow transfer is done only in 
 535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_SHADOW_TRANSFER_MODE_t; 
 536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   
 537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   
 538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Immediate write into configuration register
 540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  @note Only available for XMC1400 series
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
 542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_SLICE_WRITE_INTO
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_WRITE_INTO_PERIOD_CONFIGURATION = CCU4_CC4_STC_IRPC_Msk,                  /**< Imm
 545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                                                 Wri
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                                                 Con
 547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_WRITE_INTO_COMPARE_CONFIGURATION = CCU4_CC4_STC_IRCC_Msk,                 /**< Imm
 548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                                                 Wri
 549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                                                 Con
 550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_WRITE_INTO_PASSIVE_LEVEL_CONFIGURATION = CCU4_CC4_STC_IRLC_Msk,           /**< Imm
 551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                                                 Wri
 552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 	                                                                                            Config
 553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_WRITE_INTO_DITHER_VALUE_CONFIGURATION = CCU4_CC4_STC_IRDC_Msk,            /**< Imm
 554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                                                 Wri
 555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 	                                                                                            Config
 556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_WRITE_INTO_FLOATING_PRESCALER_VALUE_CONFIGURATION = CCU4_CC4_STC_IRFC_Msk /**< Imm
 557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                                                 Wri
 558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                                                 Val
 559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_WRITE_INTO_t;
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Automatic Shadow Transfer request when writing into shadow register
 564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  @note Only available for XMC1400 series
 565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
 566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO
 567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_PERIOD_SHADOW = CCU4_CC4_STC_ASPC_Msk,        
 569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 	                                                                                                  
 570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                                                    
 571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                                                    
 572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_COMPARE_SHADOW = CCU4_CC4_STC_ASCC_Msk,       
 573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 	                                                                                                  
 574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 	                                                                                                  
 575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 	                                                                                                  
 576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_PASSIVE_LEVEL = CCU4_CC4_STC_ASLC_Msk,        
 577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 	                                                                                                  
 578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                                                    
 579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_DITHER_SHADOW = CCU4_CC4_STC_ASDC_Msk,        
 580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                                                    
 581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                                                    
 582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_FLOATING_PRESCALER_SHADOW = CCU4_CC4_STC_ASFC_
 583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 	                                                                                                  
 584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                                                    
 585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                                                    
 586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_t;
 588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #endif
 589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Used to create Mask needed for Multi-channel Shadow transfer enable/disable
 591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
 592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef enum XMC_CCU4_SLICE_MASK
 593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_MASK_SLICE_0  = 1U , /**< SLICE-0 */
 595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_MASK_SLICE_1  = 2U , /**< SLICE-1 */
 596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_MASK_SLICE_2  = 4U , /**< SLICE-2 */
 597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_MASK_SLICE_3  = 8U   /**< SLICE-3 */
 598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_MASK_t;
 599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**************************************************************************************************
 602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * DATA STRUCTURES
 603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  **************************************************************************************************
 604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Configuration data structure of an External Event(Event-0/1/2).
 607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Needed to configure the various aspects of an External Event.
 608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  This structure will not connect the external event with an external function.
 609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */ 
 610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef struct XMC_CCU4_SLICE_EVENT_CONFIG
 611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_INPUT_t                   mapped_input; /**< Required input signal for the Event *
 613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY_t  edge;         /**< Select the event edge of the input si
 614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                               This is needed for an edge sensitive 
 615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_t level;        /**< Select the event level of the input s
 616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                               This is needed for an level sensitive
 617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_CCU4_SLICE_EVENT_FILTER_t            duration;     /**< Low Pass filter duration in terms of 
 618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_EVENT_CONFIG_t;
 619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /*Anonymous structure/union guard start*/
 621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #if defined(__CC_ARM)
 622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   #pragma push
 623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   #pragma anon_unions
 624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #elif defined(__TASKING__)
 625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   #pragma warning 586
 626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #endif
 627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Configuration data structure for CCU4 slice. Specifically configures the CCU4 slice to compare 
 630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  This excludes event and function configuration.
 631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */ 
 632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef struct XMC_CCU4_SLICE_COMPARE_CONFIG
 633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   union
 635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   {
 636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****     struct
 637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****     {
 638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****       uint32_t timer_mode : 1;         /**< Edge aligned or Centre Aligned.
 639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                              Accepts enum ::XMC_CCU4_SLICE_TIMER_COUNT_MODE_t */
 640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****       uint32_t monoshot : 1;           /**< Single shot or Continuous mode .
 641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                              Accepts enum :: XMC_CCU4_SLICE_TIMER_REPEAT_MODE_t*/
 642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****       uint32_t shadow_xfer_clear : 1;  /**< Should PR and CR shadow xfer happen when timer is clear
 643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****       uint32_t : 10;
 644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****       uint32_t dither_timer_period: 1; /**< Can the period of the timer dither? */
 645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****       uint32_t dither_duty_cycle : 1;  /**< Can the compare match of the timer dither? */
 646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****       uint32_t : 1;
 647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****       uint32_t prescaler_mode: 1;      /**< Normal or floating prescaler mode.
 648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                              Accepts enum :: XMC_CCU4_SLICE_PRESCALER_MODE_t*/
 649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****       uint32_t : 8;
 650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****       uint32_t mcm_enable : 1;         /**< Multi-Channel mode enable? */
 651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****       uint32_t : 6;
 652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****     };
 653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****     uint32_t tc;
 654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   };
 655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   uint32_t prescaler_initval : 4;      /**< Initial prescaler divider value 
 656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                             Accepts enum :: XMC_CCU4_SLICE_PRESCALER_t */
 657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   uint32_t float_limit : 4;            /**< The max value which the prescaler divider can increment
 658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   uint32_t dither_limit : 4;           /**< The value that determines the spreading of dithering */
 659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   uint32_t passive_level : 1;          /**< Configuration of ST and OUT passive levels.
 660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                              Accepts enum :: XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL_t*
 661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   uint32_t timer_concatenation : 1;    /**< Enables the concatenation of the timer if true.*/
 662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_COMPARE_CONFIG_t;
 663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Configuration data structure for CCU4 slice. Specifically configures the CCU4 slice to capture 
 666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  This excludes event and function configuration.
 667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */ 
 668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** typedef struct XMC_CCU4_SLICE_CAPTURE_CONFIG
 669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   union
 671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   {
 672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****     struct
 673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****     {
 674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****       uint32_t : 4;
 675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****       uint32_t fifo_enable : 1;      /**< Should the capture registers be setup as a FIFO?(Extended
 676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****       uint32_t timer_clear_mode : 2; /**< How should the timer register be cleared upon detection o
 677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                           Accepts enum ::XMC_CCU4_SLICE_TIMER_CLEAR_MODE_t*/
 678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****       uint32_t : 4;
 679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****       uint32_t same_event : 1;       /**< Should the capture event for C1V/C0V and C3V/C2V be same 
 680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****       uint32_t ignore_full_flag : 1; /**< Should updates to capture registers follow full flag rule
 681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****       uint32_t : 3;
 682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****       uint32_t prescaler_mode: 1;    /**< Normal or floating prescaler Accepts enum :: XMC_CCU4_SLI
 683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****       uint32_t : 15;
 684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****     };
 685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****     uint32_t tc;
 686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   };
 687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   uint32_t prescaler_initval : 4;    /**< Prescaler divider value */
 688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   uint32_t float_limit : 4;          /**< The max value which the prescaler divider can increment t
 689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   uint32_t timer_concatenation : 1;  /**< Enables the concatenation of the timer */
 690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } XMC_CCU4_SLICE_CAPTURE_CONFIG_t;
 691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /*Anonymous structure/union guard end*/
 692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #if defined(__CC_ARM)
 693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   #pragma pop
 694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #elif defined(__TASKING__)
 695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   #pragma warning restore
 696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #endif
 697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**************************************************************************************************
 698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * API Prototypes
 699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  **************************************************************************************************
 700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #ifdef __cplusplus
 702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** extern "C" {
 703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #endif
 704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE bool XMC_CCU4_IsValidModule(const XMC_CCU4_MODULE_t *const module)
 706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   bool tmp = false;
 708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   
 709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   tmp = (module == CCU40);
 710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   
 711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #if defined(CCU41) 
 712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   tmp = tmp || (module == CCU41);
 713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #endif
 714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #if defined(CCU42)
 716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   tmp = tmp || (module == CCU42);
 717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #endif
 718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #if defined(CCU43)
 720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   tmp = tmp || (module == CCU43);
 721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #endif
 722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   
 723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   return tmp;  
 724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } 
 725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE bool XMC_CCU4_IsValidSlice(const XMC_CCU4_SLICE_t *const slice)
 727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   bool tmp = false;
 729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   
 730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   tmp = (slice == CCU40_CC40);
 731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #if defined(CCU40_CC41)  
 732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   tmp = tmp || (slice == CCU40_CC41);
 733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #endif
 734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #if defined(CCU40_CC42)  
 735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   tmp = tmp || (slice == CCU40_CC42);
 736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #endif
 737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #if defined(CCU40_CC43)  
 738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   tmp = tmp || (slice == CCU40_CC43);
 739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #endif
 740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #if defined(CCU41)  
 741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   tmp = tmp || (slice == CCU41_CC40);
 742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #if defined(CCU41_CC41)  
 743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   tmp = tmp || (slice == CCU41_CC41);
 744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #endif
 745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #if defined(CCU41_CC42)  
 746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   tmp = tmp || (slice == CCU41_CC42);
 747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #endif
 748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #if defined(CCU41_CC43)  
 749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   tmp = tmp || (slice == CCU41_CC43);
 750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #endif
 751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #endif 
 752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #if defined(CCU42)  
 753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   tmp = tmp || (slice == CCU42_CC40);
 754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #if defined(CCU42_CC41)  
 755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   tmp = tmp || (slice == CCU42_CC41);
 756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #endif
 757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #if defined(CCU42_CC42)  
 758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   tmp = tmp || (slice == CCU42_CC42);
 759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #endif
 760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #if defined(CCU42_CC43)  
 761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   tmp = tmp || (slice == CCU42_CC43);
 762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #endif
 763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #endif
 764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #if defined(CCU43)  
 765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   tmp = tmp || (slice == CCU43_CC40);
 766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #if defined(CCU43_CC41)  
 767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   tmp = tmp || (slice == CCU43_CC41);
 768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #endif
 769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #if defined(CCU43_CC42)  
 770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   tmp = tmp || (slice == CCU43_CC42);
 771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #endif
 772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #if defined(CCU43_CC43)  
 773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   tmp = tmp || (slice == CCU43_CC43);
 774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #endif
 775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #endif 
 776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   
 777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   return tmp;  
 778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** } 
 779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param module Constant pointer to CCU4 module
 782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param mcs_action multi-channel shadow transfer request configuration
 783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
 784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
 785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
 786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
 787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Initialization of global register GCTRL.<br>\n
 788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  As part of module initialization, behaviour of the module upon detection
 789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Multi-Channel Mode trigger is configured. Will also invoke the XMC_CCU4_EnableModule().
 790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  The API call would bring up the required CCU4 module and also initialize the module for
 791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  the required multi-channel shadow transfer.
 792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
 793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
 794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * XMC_CCU4_SLICE_CompareInit()<BR> XMC_CCU4_SLICE_CaptureInit().
 795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
 796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** void XMC_CCU4_Init(XMC_CCU4_MODULE_t *const module, const XMC_CCU4_SLICE_MCMS_ACTION_t mcs_action);
 797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param module Constant pointer to CCU4 module
 800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param clock Choice of input clock to the module
 801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
 802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
 803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
 804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
 805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Selects the Module Clock by configuring GCTRL.PCIS bits.<BR>\n
 806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  There are 3 potential clock sources. This API helps to select the required clock source.
 807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Call to this API is valid after the XMC_CCU4_Init().
 808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
 809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
 810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * None.<BR>
 811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
 812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** void XMC_CCU4_SetModuleClock(XMC_CCU4_MODULE_t *const module, const XMC_CCU4_CLOCK_t clock);
 813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param module Constant pointer to CCU4 module
 816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
 817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
 818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
 819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
 820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Enables the CCU4 module and brings it to active state.<BR>\n
 821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Also disables the gating of the clock signal (if applicable depending on the device being select
 822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Invoke this API before any operations are done on the CCU4 module. Invoked from  XMC_CCU4_Init()
 823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
 824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
 825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * XMC_CCU4_SetModuleClock()<BR> XMC_CCU4_DisableModule()<BR> XMC_CCU4_StartPrescaler().
 826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
 827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** void XMC_CCU4_EnableModule(XMC_CCU4_MODULE_t *const module);
 828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 830:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param module Constant pointer to CCU4 module
 831:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
 832:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
 833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
 834:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
 835:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Brings the CCU4 module to reset state and enables gating of the clock signal(if applicable depen
 836:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * on the device being selected).<BR>\n
 837:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Invoke this API when a CCU4 module needs to be disabled completely.
 838:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Any operation on the CCU4 module will have no effect after this API is called.
 839:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
 840:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
 841:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * XMC_CCU4_EnableModule()<BR> XMC_CCU4_DisableModule().
 842:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
 843:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** void XMC_CCU4_DisableModule(XMC_CCU4_MODULE_t *const module);
 844:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 845:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 846:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param module Constant pointer to CCU4 module
 847:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
 848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
 849:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
 850:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
 851:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Starts the prescaler and restores clocks to the timer slices, by setting GIDLC.SPRB bit.<BR>\n
 852:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Once the input to the prescaler has been chosen and the prescaler divider of all slices program
 853:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  the prescaler itself may be started. Invoke this  API after XMC_CCU4_Init()
 854:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  (Mandatory to fully initialize the module).Directly accessed register is GIDLC.
 855:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
 856:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
 857:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescal
 858:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * XMC_CCU4_StopPrescaler().
 859:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
 860:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
 861:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 862:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
 863:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   module->GIDLC |= (uint32_t) CCU4_GIDLC_SPRB_Msk;
 864:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
 865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 866:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param module Constant pointer to CCU4 module
 868:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
 869:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
 870:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
 871:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
 872:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Stops the prescaler and blocks clocks to the timer slices, by setting GIDLS.CPRB bit.<BR>\n
 873:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Opposite of the StartPrescaler routine.
 874:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Clears the run bit of the prescaler. Ensures that the module clock is not supplied to
 875:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * the slices of the module.Registers directly accessed is GIDLS.
 876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
 877:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
 878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR> XMC_CCU4_St
 879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
 880:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE void XMC_CCU4_StopPrescaler(XMC_CCU4_MODULE_t *const module)
 881:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 882:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_StopPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
 883:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   module->GIDLS |= (uint32_t) CCU4_GIDLS_CPRB_Msk;
 884:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
 885:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 886:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 887:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param module Constant pointer to CCU4 module
 888:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
 889:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
 890:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
 891:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
 892:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Returns the state of the prescaler, by reading GSTAT.PRB bit.<BR>\n
 893:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * This will return true if the prescaler is running. If clock is being supplied to the slices of t
 894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * module then returns as true.
 895:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
 896:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
 897:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * XMC_CCU4_StartPrescaler()<BR> XMC_CCU4_StopPrescaler()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_D
 898:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
 899:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE bool XMC_CCU4_IsPrescalerRunning(XMC_CCU4_MODULE_t *const module)
 900:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_IsPrescalerRunning:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
 902:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   return((bool)((module->GSTAT & (uint32_t) CCU4_GSTAT_PRB_Msk) == (uint32_t)CCU4_GSTAT_PRB_Msk));
 903:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
 904:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 905:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 906:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param module Constant pointer to CCU4 module
 907:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param clock_mask Slices whose clocks are to be enabled simultaneously.
 908:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *                   Bit location 0/1/2/3 represents slice-0/1/2/3 respectively.
 909:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *                   Range: [0x1 to 0xF]
 910:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
 911:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
 912:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
 913:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
 914:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Enables clocks of multiple slices at a time, by configuring GIDLC.CS0I, GIDLC.CS1I, GIDLC.CS2I, 
 915:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * GIDLC.CS3I bits.\n\n
 916:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Takes an input clock_mask, which determines the slices that would receive the clock. Bring them 
 917:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * of the idle state simultaneously.
 918:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
 919:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
 920:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock().
 921:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
 922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE void XMC_CCU4_EnableMultipleClocks(XMC_CCU4_MODULE_t *const module, const uint8_t c
 923:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 924:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_EnableMultipleClocks:Invalid Module Pointer", XMC_CCU4_IsValidModule(module)
 925:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_EnableMultipleClocks:Wrong clock mask", (clock_mask < 16U));
 926:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   
 927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   module->GIDLC |= (uint32_t) clock_mask;
 928:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
 929:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 931:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param module Constant pointer to CCU4 module
 932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice_number Slice for which the clock should be Enabled.
 933:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *                   Range: [0x0 to 0x3]
 934:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
 935:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
 936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
 937:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
 938:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Enables the slice timer clock, by configuring GIDLC.CS0I, GIDLC.CS1I, GIDLC.CS2I, 
 939:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  GIDLC.CS3I bits according to the selected \a slice_number.\n\n
 940:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  It is possible to enable/disable clock at slice level. This uses the \b slice_number to indicat
 941:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  slice whose clock needs to be enabled.
 942:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
 943:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
 944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * XMC_CCU4_DisableClock()<BR> XMC_CCU4_EnableMultipleClocks()<BR> XMC_CCU4_StartPrescaler()<BR> XM
 945:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
 946:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE void XMC_CCU4_EnableClock(XMC_CCU4_MODULE_t *const module, const uint8_t slice_numb
 947:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 145              		.loc 3 947 1
 146              		.cfi_startproc
 147              		@ args = 0, pretend = 0, frame = 8
 148              		@ frame_needed = 1, uses_anonymous_args = 0
 149              		@ link register save eliminated.
 150 0000 80B4     		push	{r7}
 151              	.LCFI12:
 152              		.cfi_def_cfa_offset 4
 153              		.cfi_offset 7, -4
 154 0002 83B0     		sub	sp, sp, #12
 155              	.LCFI13:
 156              		.cfi_def_cfa_offset 16
 157 0004 00AF     		add	r7, sp, #0
 158              	.LCFI14:
 159              		.cfi_def_cfa_register 7
 160 0006 7860     		str	r0, [r7, #4]
 161 0008 0B46     		mov	r3, r1
 162 000a FB70     		strb	r3, [r7, #3]
 948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
 949:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Slice Number", (slice_number < 4U));
 950:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 951:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   module->GIDLC |= ((uint32_t) 1) << slice_number;
 163              		.loc 3 951 17
 164 000c 7B68     		ldr	r3, [r7, #4]
 165 000e DA68     		ldr	r2, [r3, #12]
 166              		.loc 3 951 35
 167 0010 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 168 0012 0121     		movs	r1, #1
 169 0014 01FA03F3 		lsl	r3, r1, r3
 170              		.loc 3 951 17
 171 0018 1A43     		orrs	r2, r2, r3
 172 001a 7B68     		ldr	r3, [r7, #4]
 173 001c DA60     		str	r2, [r3, #12]
 952:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
 174              		.loc 3 952 1
 175 001e 00BF     		nop
 176 0020 0C37     		adds	r7, r7, #12
 177              	.LCFI15:
 178              		.cfi_def_cfa_offset 4
 179 0022 BD46     		mov	sp, r7
 180              	.LCFI16:
 181              		.cfi_def_cfa_register 13
 182              		@ sp needed
 183 0024 5DF8047B 		ldr	r7, [sp], #4
 184              	.LCFI17:
 185              		.cfi_restore 7
 186              		.cfi_def_cfa_offset 0
 187 0028 7047     		bx	lr
 188              		.cfi_endproc
 189              	.LFE147:
 191              		.section	.text.XMC_CCU4_SLICE_StartTimer,"ax",%progbits
 192              		.align	1
 193              		.syntax unified
 194              		.thumb
 195              		.thumb_func
 197              	XMC_CCU4_SLICE_StartTimer:
 198              	.LFB154:
 953:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 954:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param module Constant pointer to CCU4 module
 956:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice_number Slice for which the clock should be disabled.
 957:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *                   Range: [0x0 to 0x3]
 958:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
 960:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * 
 961:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
 962:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Disables the slice timer clock, by configuring GIDLS.SS0I, GIDLS.SSS1I, GIDLS.SSS2I, 
 963:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * GIDLS.SSS3I bits according to the selected \a slice_number .\n\n
 964:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * It is possible to disable clock at slice level using the module pointer.
 965:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \b slice_number is used to disable the clock to a given slice of the module.
 966:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Directly accessed Register is GIDLS.
 967:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
 968:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * XMC_CCU4_EnableClock()<BR> XMC_CCU4_EnableMultipleClocks()<BR> XMC_CCU4_StartPrescaler()<BR> XMC
 970:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
 971:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE void XMC_CCU4_DisableClock(XMC_CCU4_MODULE_t *const module, const uint8_t slice_num
 972:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 973:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_DisableClock:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
 974:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_DisableClock:Invalid Slice Number", (slice_number < 4U));
 975:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 976:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   module->GIDLS |= ((uint32_t) 1) << slice_number;
 977:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 979:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 980:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
 981:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param compare_init Pointer to slice configuration structure
 982:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
 983:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
 984:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
 985:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
 986:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Initialization of a CC4 slice to compare mode, by configuring CC4yTC, CC4yCMC, CC4yPSC, CC4yDITH
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * CC4yFPCS, CC4yCHC registers.\n\n 
 988:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * CC4 slice is configured with Timer configurations in this routine.
 989:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * After initialization user has to explicitly enable the shadow transfer for the required values b
 990:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * XMC_CCU4_EnableShadowTransfer() with appropriate mask.
 991:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
 992:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
 993:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * None.
 994:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
 995:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** void XMC_CCU4_SLICE_CompareInit(XMC_CCU4_SLICE_t *const slice,
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                 const XMC_CCU4_SLICE_COMPARE_CONFIG_t *const compare_init);
 997:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
 998:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
 999:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1000:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param capture_init Pointer to slice configuration structure
1001:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1002:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1003:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1004:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1005:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Initialization of a CC4 slice to capture mode, by configuring CC4yTC, CC4yCMC, CC4yPSC,CC4yFPCS 
1006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * CC4 slice is configured with Capture configurations in  this routine.After initialization user h
1007:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * enable the shadow transfer for the required  values by calling XMC_CCU4_EnableShadowTransfer()
1008:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * with appropriate mask.
1009:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1010:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1011:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * XMC_CCU4_SLICE_Capture0Config()<BR> XMC_CCU4_SLICE_Capture1Config().
1012:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1013:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** void XMC_CCU4_SLICE_CaptureInit(XMC_CCU4_SLICE_t *const slice,
1014:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                 const XMC_CCU4_SLICE_CAPTURE_CONFIG_t *const capture_init);
1015:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1016:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1018:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1019:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param event Map an External event to the External Start Function
1020:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param start_mode Behavior of slice when the start function is activated
1021:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1022:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1023:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1024:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1025:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Configures the Start Function of the slice, by configuring CC4yCMC.ENDS and CC4yTC.ENDM bits.\n
1026:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Start function is mapped with one of the 3 events. An external signal can control when a CC4 ti
1027:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Additionally, the behaviour of the slice upon activation of the start function is configured as
1028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1029:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1030:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * XMC_CCU4_SLICE_StopConfig()<BR> XMC_CCU4_SLICE_ConfigureEvent()<BR> XMC_CCU4_SLICE_SetInput().
1031:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1032:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** void XMC_CCU4_SLICE_StartConfig(XMC_CCU4_SLICE_t *const slice,
1033:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                 const XMC_CCU4_SLICE_EVENT_t event,
1034:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                 const XMC_CCU4_SLICE_START_MODE_t start_mode);
1035:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1036:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1037:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param event Map an External event to the External Stop Function
1039:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param end_mode Behavior of slice when the stop function is activated
1040:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1041:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1042:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1043:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1044:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Configures the Stop function for the slice, by configuring CC4yCMC.STRTS and CC4yTC.STRM bits.\n
1045:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Stop function is mapped with one of the 3 events. An external signal can control when a CCU4 tim
1046:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Additionally, the behaviour of the slice upon activation of the stop function is configured as w
1047:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1048:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1049:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * XMC_CCU4_SLICE_StartConfig()<BR> XMC_CCU4_SLICE_ConfigureEvent()<BR> XMC_CCU4_SLICE_SetInput().
1050:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1051:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** void XMC_CCU4_SLICE_StopConfig(XMC_CCU4_SLICE_t *const slice,
1052:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                const XMC_CCU4_SLICE_EVENT_t event,
1053:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                const XMC_CCU4_SLICE_END_MODE_t end_mode);
1054:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1055:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1056:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1057:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param event Map an External event to the External load Function
1058:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1059:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1060:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1061:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1062:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Configures the Load Function for the slice, by configuring CC4yCMC.LDS bit.\n\n
1063:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Load function is mapped with one of the 3 events. Up on occurrence of the event,\n
1064:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  if CC4yTCST.CDIR set to 0,CC4yTIMER register is reloaded with the value from compare register\n
1065:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  if CC4yTCST.CDIR set to 1,CC4yTIMER register is reloaded with the value from period register\n
1066:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1067:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1068:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_ConfigureEvent()<BR> XMC_CCU4_SLICE_SetInput().
1069:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1070:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** void XMC_CCU4_SLICE_LoadConfig(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event);
1071:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1072:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1073:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1074:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1075:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param event Map an External event to the External Modulation Function
1076:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param mod_mode Desired Modulation mode
1077:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param synch_with_pwm Option to synchronize modulation with PWM start
1078:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *                       Pass \b true if the modulation needs to be synchronized with PWM signal.
1079:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1080:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1081:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * 
1082:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1083:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Configures the Output Modulation Function of the slice, by configuring CCeyCMC.MOS, CC4yTC.EMT a
1084:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * CC4yTC.EMS bits.\n\n
1085:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Modulation function is mapped with one of the 3 events. The output signal of the CCU can
1086:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * be modulated according to a external input.  Additionally, the behaviour of the slice upon activ
1087:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * of the modulation function is configured as well.
1088:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1089:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1090:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_ConfigureEvent()<BR> XMC_CCU4_SLICE_SetInput().
1091:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1092:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** void XMC_CCU4_SLICE_ModulationConfig(XMC_CCU4_SLICE_t *const slice,
1093:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                      const XMC_CCU4_SLICE_EVENT_t event,
1094:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                      const XMC_CCU4_SLICE_MODULATION_MODE_t mod_mode,
1095:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                      const bool synch_with_pwm);
1096:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1097:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1098:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1099:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param event Map an External event to the External Count Function
1100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * 
1103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Configures the Count Function of the slice, by configuring CC4yCMC.CNTS bit.\n\n
1105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Count function is mapped with one of the 3 events. CCU4 slice can take an external
1106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * signal to act as the counting event. The CCU4 slice would count the
1107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * edges present on the \b event selected.
1108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_ConfigureEvent()<BR> XMC_CCU4_SLICE_SetInput().
1111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** void XMC_CCU4_SLICE_CountConfig(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event);
1113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param event  Map an External event to the External Gating Function
1117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * 
1120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Configures the Gating Function of the slice, by configuring CC4yCMC.GATES bit.\n\n
1122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Gating function is mapped with one of the 3 events.  A CCU4 slice can use an input signal that w
1123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * operate as counter gating. If the configured Active level is detected the counter will gate all 
1124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_ConfigureEvent()<BR> XMC_CCU4_SLICE_SetInput().
1127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** void XMC_CCU4_SLICE_GateConfig(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event);
1129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param event Map an External event to the Capture-0 Function
1133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * 
1136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Configures the Capture-0 Function of the slice, by configuring CC4yCMC.CAP0S bit.\n\n
1138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Capture function is mapped with one of the 3 events.  A CCU4 slice can be configured into captur
1139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * with the selected \b event. In this mode the CCU4 will capture the timer value into CC4yC0V and 
1140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_ConfigureEvent()<BR> XMC_CCU4_SLICE_SetInput().
1143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** void XMC_CCU4_SLICE_Capture0Config(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t even
1145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param event Map an External event to the Capture-1 Function
1149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * 
1152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Configures the Capture-1 Function of the slice, by configuring CC4yCMC.CAP1S bit.\n\n
1154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Capture function is mapped with one of the 3 events. A CCU4 slice can be configured into capture
1155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * mode with the selected \b event. In this mode the CCU4 will capture the timer value into CC4yC2V
1156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_ConfigureEvent()<BR> XMC_CCU4_SLICE_SetInput().
1159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** void XMC_CCU4_SLICE_Capture1Config(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t even
1161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    bool would return true if the extended capture read back mode is enabled<BR>
1166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Checks if Extended capture mode read is enabled for particular slice or not, by reading CC4yTC.E
1169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * In this mode the there is only one associated read address for all the capture registers.
1170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Individual capture registers can still be accessed in this mode.
1171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_GetCapturedValueFromFifo().
1174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE bool XMC_CCU4_SLICE_IsExtendedCapReadEnabled(const XMC_CCU4_SLICE_t *const slice)
1176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
1177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_SLICE_IsExtendedCapReadEnabled:Invalid Module Pointer", XMC_CCU4_IsValidSlic
1178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   return((bool)((slice->TC & (uint32_t) CCU4_CC4_TC_ECM_Msk) == (uint32_t)CCU4_CC4_TC_ECM_Msk));
1179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
1180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #if defined(CCU4V1) /* Defined for XMC4500, XMC4400, XMC4200, XMC4100 devices only */
1182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param module Constant pointer to CCU4 module
1184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice_number to check whether read value belongs to required slice or not
1185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *   int32_t   Returns -1 if the FIFO value being retrieved is not from the \b slice_number.
1187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *             Returns the value captured in the \b slice_number, if captured value is from the cor
1188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *                     Range: [0x0 to 0xFFFF]
1189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Read captured value from FIFO(ECRD register).\n\n
1192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * This is applicable only in the Capture mode of operation. The signal whose timing characteristic
1193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * must be mapped to an event which in turn must be mapped to the capture function. Based on the ca
1194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * instant timer values are captured into capture registers. Timing characteristics of the input si
1195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * derived/inferred from the captured values.
1196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_IsExtendedCapReadEnabled().
1199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  @note Only available for XMC4500, XMC4400, XMC4200 and XMC4100 series 
1200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** int32_t XMC_CCU4_GetCapturedValueFromFifo(const XMC_CCU4_MODULE_t *const module, const uint8_t slic
1202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #else
1203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param set The capture register set from which the captured value is to be retrieved
1206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    uint32_t Returns the value captured in the \b slice_number
1208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *             Range: [0x0 to 0xFFFF]
1209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Read captured value from FIFO(CC4yECRD0 and CC4yECRD1).\n\n
1212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * This is applicable only in the Capture mode of operation. The signal whose timing characteristic
1213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * must be mapped to an event which in turn must be mapped to the capture function. Based on the ca
1214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * instant timer values are captured into capture registers. Timing characteristics of the input si
1215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * derived/inferred from the captured values.
1216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_IsExtendedCapReadEnabled().
1219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @note Defined for XMC4800, XMC4700, XMC4500, XMC4400, XMC4200, XMC4100 devices only. For other d
1220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** uint32_t XMC_CCU4_SLICE_GetCapturedValueFromFifo(const XMC_CCU4_SLICE_t *const slice,
1222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 		                                             const XMC_CCU4_SLICE_CAP_REG_SET_t set);
1223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** #endif
1224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param event Map an External event to the External Count Direction Function
1228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * 
1231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Configures the Count Direction of the slice, by configuring CC4yCMC.UDS bit.\n\n
1233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Count direction function is mapped with one of the 3 events. A slice can be configured to change
1234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * CC4yTIMER count direction depending on an external signal.
1235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_ConfigureEvent()<BR> XMC_CCU4_SLICE_SetInput().
1238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** void XMC_CCU4_SLICE_DirectionConfig(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t eve
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Configures the status bit override Function of the slice, by configuring CC4yCMC.OFS bit.\n\n
1248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Status bit override function is mapped with one of the 3 events. A slice can be configured to ch
1249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * output of the timer's CC4yST signal depending on an external signal. 
1250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_ConfigureStatusBitOverrideEvent().
1253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** void XMC_CCU4_SLICE_StatusBitOverrideConfig(XMC_CCU4_SLICE_t *const slice);
1255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param exit_mode How should a previously logged trap state be exited?
1259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param synch_with_pwm Should exit of trap state be synchronized with PWM cycle start?
1260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Configures the Trap Function of the slice, by configuring CC4yCMC.TS, CC4yTC.TRPSE, and CC4yTC.T
1265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Trap function is mapped with Event-2. Criteria for exiting the trap state is configured.
1266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * This trap function allows PWM outputs to react on the state of an input pin.
1267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Thus PWM output can be forced to inactive state upon detection of a trap.
1268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * It is also possible to synchronize the trap function with the PWM signal using the \b synch_with
1269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_ConfigureEvent()<BR> XMC_CCU4_SLICE_SetInput().
1272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** void XMC_CCU4_SLICE_TrapConfig(XMC_CCU4_SLICE_t *const slice,
1274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                const XMC_CCU4_SLICE_TRAP_EXIT_MODE_t exit_mode,
1275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                bool synch_with_pwm);
1276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param ev1_config Pointer to event 1 configuration data
1281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param ev2_config Pointer to event 2 configuration data
1282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Map Status bit override function with an Event1 & Event 2 of the slice and configure CC4yINS reg
1288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Details such as the input mapped to the event, event detection criteria and Low Pass filter opti
1289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * by this routine for the events 1 & 2.  Event-1 input would be the trigger to override the value.
1290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Event-2 input would be the override value.
1291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_StatusBitOverrideConfig().
1294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** void XMC_CCU4_SLICE_ConfigureStatusBitOverrideEvent(XMC_CCU4_SLICE_t *const slice,
1296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                     const XMC_CCU4_SLICE_EVENT_CONFIG_t *const ev1_
1297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                     const XMC_CCU4_SLICE_EVENT_CONFIG_t *const ev2_
1298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param event The External Event which needs to be configured.
1302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param config Pointer to event configuration data.
1303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Configures an External Event of the slice, by updating CC4yINS register .\n\n
1308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Details such as the input mapped to the event, event detection criteria and low pass filter
1309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * options are programmed by this routine. The Event \b config  will configure the input selection,
1310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * the edge selection, the level selection and the Low pass filter for the  event.
1311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_StartConfig()<BR> XMC_CCU4_SLICE_StopConfig()<BR> XMC_CCU4_SLICE_LoadConfig()<BR
1314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_ModulationConfig()<BR> XMC_CCU4_SLICE_CountConfig()<BR> XMC_CCU4_SLICE_GateConfi
1315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_Capture0Config()<BR> XMC_CCU4_SLICE_Capture1Config()<BR> XMC_CCU4_SLICE_Directio
1316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_StatusBitOverrideConfig()<BR> XMC_CCU4_SLICE_TrapConfig().
1317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** void XMC_CCU4_SLICE_ConfigureEvent(XMC_CCU4_SLICE_t *const slice,
1319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                    const XMC_CCU4_SLICE_EVENT_t event,
1320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                    const XMC_CCU4_SLICE_EVENT_CONFIG_t *const config);
1321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param event The External Event which needs to be configured.
1325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param input One of the 16 inputs meant to be mapped to the desired event
1326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * 
1330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Selects an input for an external event, by configuring CC4yINS register.\n\n
1332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * It is possible to select one of the possible 16 input signals for a given Event.
1333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * This configures the CC4yINS.EVxIS for the selected event.
1334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_StartConfig()<BR> XMC_CCU4_SLICE_StopConfig()<BR> XMC_CCU4_SLICE_LoadConfig()<BR
1337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_ModulationConfig()<BR> XMC_CCU4_SLICE_CountConfig()<BR> XMC_CCU4_SLICE_GateConfi
1338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_Capture0Config()<BR> XMC_CCU4_SLICE_Capture1Config()<BR> XMC_CCU4_SLICE_Directio
1339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_StatusBitOverrideConfig()<BR> XMC_CCU4_SLICE_TrapConfig().
1340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** void XMC_CCU4_SLICE_SetInput(XMC_CCU4_SLICE_t *const slice,
1342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                              const XMC_CCU4_SLICE_EVENT_t event,
1343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                              const XMC_CCU4_SLICE_INPUT_t input);
1344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Enables the trap feature, by setting CC4yTC.TRAPE0, CC4yTC.TRAPE1, CC4yTC.TRAPE2 and CC4yTC.TRAP
1352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \a out_mask.\n\n
1353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * A particularly useful feature where the PWM output can be forced inactive upon detection of a tr
1354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * can be the output of a sensing element which has just detected an abnormal electrical condition.
1355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_TrapConfig()<BR> XMC_CCU4_SLICE_DisableTrap()<BR> XMC_CCU4_SLICE_ConfigureEvent(
1358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_SetInput().
1359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE void XMC_CCU4_SLICE_EnableTrap(XMC_CCU4_SLICE_t *const slice)
1361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
1362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_SLICE_EnableTrap:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
1363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   slice->TC |= (uint32_t) CCU4_CC4_TC_TRAPE_Msk;
1364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
1365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Disables the trap feature, by clearing CC4yTC.TRAPE0, CC4yTC.TRAPE1, CC4yTC.TRAPE2 and CC4yTC.TR
1373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \a out_mask.\n\n.\n\n
1374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * This API will revert the changes done by XMC_CCU4_SLICE_EnableTrap().
1375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * This Ensures that the TRAP function has no effect on the output of the CCU4 slice.
1376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_EnableTrap().
1379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE void XMC_CCU4_SLICE_DisableTrap(XMC_CCU4_SLICE_t *const slice)
1381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
1382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_SLICE_DisableTrap:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
1383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   slice->TC &= ~((uint32_t) CCU4_CC4_TC_TRAPE_Msk);
1384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
1385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    bool returns \b true if the Timer is running else it returns \b false.
1390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Returns the state of the timer (Either Running or stopped(idle)), by reading CC4yTCST.TRB bit.
1393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_StartTimer()<BR> XMC_CCU4_SLICE_StopTimer().
1396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE bool XMC_CCU4_SLICE_IsTimerRunning(const XMC_CCU4_SLICE_t *const slice)
1398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
1399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_SLICE_GetTimerStatus:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
1400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   return (bool)(((slice->TCST) & CCU4_CC4_TCST_TRB_Msk) == CCU4_CC4_TCST_TRB_Msk);
1401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
1402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *   ::XMC_CCU4_SLICE_TIMER_COUNT_DIR_t returns the direction in which the timer is counting.
1407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Returns the timer counting direction, by reading CC4yTCST.CDIR bit.\n\n
1410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * This API will return the direction in which the timer is currently
1411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * incrementing(XMC_CCU4_SLICE_TIMER_COUNT_DIR_UP) or decrementing (XMC_CCU4_SLICE_TIMER_COUNT_DIR_
1412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  None.
1415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE XMC_CCU4_SLICE_TIMER_COUNT_DIR_t XMC_CCU4_SLICE_GetCountingDir(const XMC_CCU4_SLICE
1417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
1418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_SLICE_GetCountingDir:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
1419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   return((XMC_CCU4_SLICE_TIMER_COUNT_DIR_t)(((slice->TCST) & CCU4_CC4_TCST_CDIR_Msk) >> CCU4_CC4_TC
1420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
1421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Starts the timer counting operation, by setting CC4yTCSET.TRBS bit.\n\n
1429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * It is necessary to have configured the CC4 slice before starting its timer.
1430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Before the Timer is started ensure that the clock is provided to the slice.
1431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_StopTimer().
1434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE void XMC_CCU4_SLICE_StartTimer(XMC_CCU4_SLICE_t *const slice)
1436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 199              		.loc 3 1436 1
 200              		.cfi_startproc
 201              		@ args = 0, pretend = 0, frame = 8
 202              		@ frame_needed = 1, uses_anonymous_args = 0
 203              		@ link register save eliminated.
 204 0000 80B4     		push	{r7}
 205              	.LCFI18:
 206              		.cfi_def_cfa_offset 4
 207              		.cfi_offset 7, -4
 208 0002 83B0     		sub	sp, sp, #12
 209              	.LCFI19:
 210              		.cfi_def_cfa_offset 16
 211 0004 00AF     		add	r7, sp, #0
 212              	.LCFI20:
 213              		.cfi_def_cfa_register 7
 214 0006 7860     		str	r0, [r7, #4]
1437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_SLICE_StartTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
1438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   slice->TCSET = CCU4_CC4_TCSET_TRBS_Msk;
 215              		.loc 3 1438 16
 216 0008 7B68     		ldr	r3, [r7, #4]
 217 000a 0122     		movs	r2, #1
 218 000c DA60     		str	r2, [r3, #12]
1439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
 219              		.loc 3 1439 1
 220 000e 00BF     		nop
 221 0010 0C37     		adds	r7, r7, #12
 222              	.LCFI21:
 223              		.cfi_def_cfa_offset 4
 224 0012 BD46     		mov	sp, r7
 225              	.LCFI22:
 226              		.cfi_def_cfa_register 13
 227              		@ sp needed
 228 0014 5DF8047B 		ldr	r7, [sp], #4
 229              	.LCFI23:
 230              		.cfi_restore 7
 231              		.cfi_def_cfa_offset 0
 232 0018 7047     		bx	lr
 233              		.cfi_endproc
 234              	.LFE154:
 236              		.section	.text.XMC_CCU4_SLICE_SetTimerPeriodMatch,"ax",%progbits
 237              		.align	1
 238              		.syntax unified
 239              		.thumb
 240              		.thumb_func
 242              	XMC_CCU4_SLICE_SetTimerPeriodMatch:
 243              	.LFB161:
1440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Stops the Timer.<BR>\n
1448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Timer counting operation can be stopped by invoking this API, by setting CC4yTCCLR.TRBC bit.
1449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_StartTimer().
1452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE void XMC_CCU4_SLICE_StopTimer(XMC_CCU4_SLICE_t *const slice)
1454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
1455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_SLICE_StopTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
1456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   slice->TCCLR = (uint32_t) CCU4_CC4_TCCLR_TRBC_Msk;
1457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
1458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Resets the timer count to zero, by setting CC4yTCCLR.TCC bit.\n\n
1466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * A timer which has been stopped can still retain the last counted value.
1467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * After invoking this API the timer value will be cleared.
1468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_StartTimer().
1471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE void XMC_CCU4_SLICE_ClearTimer(XMC_CCU4_SLICE_t *const slice)
1473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
1474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_SLICE_ClearTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
1475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   slice->TCCLR = (uint32_t) CCU4_CC4_TCCLR_TCC_Msk;
1476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
1477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Stops and resets the timer count to zero, by setting CC4yTCCLR.TCC and CC4yTCCLR.TRBC bit.\n\n
1485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_StartTimer().
1488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE void XMC_CCU4_SLICE_StopClearTimer(XMC_CCU4_SLICE_t *const slice)
1490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
1491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_SLICE_StopClearTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
1492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   slice->TCCLR = CCU4_CC4_TCCLR_TRBC_Msk | CCU4_CC4_TCCLR_TCC_Msk;
1493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
1494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    ::XMC_CCU4_SLICE_MODE_t returns XMC_CCU4_SLICE_MODE_COMPARE if the slice is operating in comp
1499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *                          returns XMC_CCU4_SLICE_MODE_CAPTURE if the slice is operating in captur
1500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Retrieves the current mode of operation in the slice (either Capture mode or Compare mode), by r
1503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * CC4yTC.CMOD bit.\n\n
1504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Ensure that before invoking this API the CCU4 slice should be configured otherwise the output of
1505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * invalid.
1506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  None.
1509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE XMC_CCU4_SLICE_MODE_t XMC_CCU4_SLICE_GetSliceMode(const XMC_CCU4_SLICE_t *const sli
1511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
1512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_SLICE_GetSliceMode:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
1513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   return((XMC_CCU4_SLICE_MODE_t)(((slice->TC) & CCU4_CC4_TC_CMOD_Msk) >> CCU4_CC4_TC_CMOD_Pos));
1514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
1515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param mode Desired repetition mode (Either single shot or Continuous)
1518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Configures the Timer to either Single shot mode or continuous mode, by configuring CC4yTC.TSSM b
1523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * The timer will count up to the terminal count as specified in the period register and stops imme
1524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * mode has been set to single shot. In the continuous mode of operation, the timer starts counting
1525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * reaching the terminal count.
1526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_GetTimerRepeatMode().
1529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** void XMC_CCU4_SLICE_SetTimerRepeatMode(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_TIMER_RE
1531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <br>
1535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  ::XMC_CCU4_SLICE_TIMER_REPEAT_MODE_t returns XMC_CCU4_SLICE_TIMER_REPEAT_MODE_REPEAT if continu
1536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *                                     returns XMC_CCU4_SLICE_TIMER_REPEAT_MODE_SINGLE if single sh
1537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Retrieves the Timer repeat mode, either Single shot mode or continuous mode, by reading CC4yTC.T
1540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * The timer will count up to the terminal count as specified in the period register and stops imme
1541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * mode has been set to single shot mode. In the continuous mode of operation, the timer starts cou
1542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * all over again after reaching the terminal count.
1543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_SetTimerRepeatMode().
1546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE XMC_CCU4_SLICE_TIMER_REPEAT_MODE_t XMC_CCU4_SLICE_GetTimerRepeatMode(
1548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 		                                                                            const XMC_CCU4_SLICE_
1549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
1550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_SLICE_GetTimerRepeatMode:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice
1551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   return((XMC_CCU4_SLICE_TIMER_REPEAT_MODE_t)(((slice->TC) & CCU4_CC4_TC_TSSM_Msk) >> CCU4_CC4_TC_T
1552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
1553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param mode Desired counting mode (Either Edge Aligned or Center Aligned)
1556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Configures the timer counting mode either Edge Aligned or Center Aligned, by configuring CC4yTC.
1561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * In the edge aligned mode, the timer counts from 0 to the terminal count. Once the timer count ha
1562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * compare value, the timer status output asserts itself. It will now deassert only after the timer
1563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * terminal count.\n In the center aligned mode, the timer first counts from 0 to the terminal coun
1564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * During this upward and downward counting, the timer status output stays asserted as long as the 
1565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * greater than the compare value.
1566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_GetTimerCountingMode().
1569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** void XMC_CCU4_SLICE_SetTimerCountingMode(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_TIMER_
1571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <br>
1575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  ::XMC_CCU4_SLICE_TIMER_COUNT_MODE_t returns XMC_CCU4_SLICE_TIMER_COUNT_MODE_EA if edge aligned 
1576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *                                     returns XMC_CCU4_SLICE_TIMER_COUNT_MODE_CA if center aligned
1577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Retrieves timer counting mode either Edge aligned or Center Aligned, by reading CC4yTC.TCM bit.\
1580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_SetTimerCountingMode().
1583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE XMC_CCU4_SLICE_TIMER_COUNT_MODE_t XMC_CCU4_SLICE_GetTimerCountingMode(
1585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 		                                                                           const XMC_CCU4_SLICE_t
1586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
1587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_SLICE_GetTimerCountingMode:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(sli
1588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   return((XMC_CCU4_SLICE_TIMER_COUNT_MODE_t)(((slice->TC) & CCU4_CC4_TC_TCM_Msk) >> CCU4_CC4_TC_TCM
1589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
1590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param period_val Timer period value
1593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *        Range: [0x0 to 0xFFFF]
1594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Programs the timer period, by writing CC4yPRS register.\n\n
1599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * The frequency of counting/ PWM frequency is determined by this value. The period value is writte
1600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * register. Explicitly enable the shadow transfer for the the period value by calling
1601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * XMC_CCU4_EnableShadowTransfer() with appropriate mask. If shadow transfer is enabled and the tim
1602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * a period match transfers the value from the shadow register to the actual period register.
1603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
1606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE void XMC_CCU4_SLICE_SetTimerPeriodMatch(XMC_CCU4_SLICE_t *const slice, const uint16
1608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 244              		.loc 3 1608 1
 245              		.cfi_startproc
 246              		@ args = 0, pretend = 0, frame = 8
 247              		@ frame_needed = 1, uses_anonymous_args = 0
 248              		@ link register save eliminated.
 249 0000 80B4     		push	{r7}
 250              	.LCFI24:
 251              		.cfi_def_cfa_offset 4
 252              		.cfi_offset 7, -4
 253 0002 83B0     		sub	sp, sp, #12
 254              	.LCFI25:
 255              		.cfi_def_cfa_offset 16
 256 0004 00AF     		add	r7, sp, #0
 257              	.LCFI26:
 258              		.cfi_def_cfa_register 7
 259 0006 7860     		str	r0, [r7, #4]
 260 0008 0B46     		mov	r3, r1
 261 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_SLICE_SetTimerPeriodMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slic
1610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   slice->PRS = (uint32_t) period_val;
 262              		.loc 3 1610 16
 263 000c 7A88     		ldrh	r2, [r7, #2]
 264              		.loc 3 1610 14
 265 000e 7B68     		ldr	r3, [r7, #4]
 266 0010 5A63     		str	r2, [r3, #52]
1611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
 267              		.loc 3 1611 1
 268 0012 00BF     		nop
 269 0014 0C37     		adds	r7, r7, #12
 270              	.LCFI27:
 271              		.cfi_def_cfa_offset 4
 272 0016 BD46     		mov	sp, r7
 273              	.LCFI28:
 274              		.cfi_def_cfa_register 13
 275              		@ sp needed
 276 0018 5DF8047B 		ldr	r7, [sp], #4
 277              	.LCFI29:
 278              		.cfi_restore 7
 279              		.cfi_def_cfa_offset 0
 280 001c 7047     		bx	lr
 281              		.cfi_endproc
 282              	.LFE161:
 284              		.section	.text.XMC_CCU4_EnableShadowTransfer,"ax",%progbits
 285              		.align	1
 286              		.syntax unified
 287              		.thumb
 288              		.thumb_func
 290              	XMC_CCU4_EnableShadowTransfer:
 291              	.LFB165:
1612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *   uint16_t returns the current timer period value
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *            Range: [0x0 to 0xFFFF]
1618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Retrieves the timer period value currently effective, by reading CC4yPR register.\n\n
1621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * If the timer is active then the value being returned is currently being used for the PWM period.
1622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Note:</b><br>
1624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * The XMC_CCU4_SLICE_SetTimerPeriodMatch() would set the new period value to a shadow register.
1625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * This would only transfer the new values into the actual period register if the shadow transfer r
1626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * is enabled and if a period match occurs. Hence a consecutive call to XMC_CCU4_SLICE_GetTimerPeri
1627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * would not reflect the new values until the shadow transfer completes.
1628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_SetTimerPeriodMatch().
1631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE uint16_t XMC_CCU4_SLICE_GetTimerPeriodMatch(const XMC_CCU4_SLICE_t *const slice)
1633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
1634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_SLICE_SetTimerPeriodMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slic
1635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   return((uint16_t)slice->PR);
1636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
1637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param compare_val Timer compare value
1641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Programs the timer compare value, by writing CC4yCRS register.<BR>\n
1646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  The PWM duty cycle is determined by this value.
1647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * The compare value is written to a shadow register. Explicitly enable the shadow transfer for
1648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * the the period/compare value by calling XMC_CCU4_EnableShadowTransfer() with
1649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * appropriate mask.If shadow transfer is enabled and the timer is running,
1650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * a period match transfers the value from the shadow register to the actual compare register.
1651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
1654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE void XMC_CCU4_SLICE_SetTimerCompareMatch(XMC_CCU4_SLICE_t *const slice, const uint1
1656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
1657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_SLICE_SetTimerCompareMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(sli
1658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   slice->CRS = (uint32_t) compare_val;
1659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
1660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *   uint16_t returns the current timer compare value
1665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *            Range: [0x0 to 0xFFFF]
1666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Retrieves the timer compare value currently effective, by reading CC4yCRS register.\n\n
1669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * If the timer is active then the value being returned is currently being for the PWM duty cycle( 
1670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Note:</b><br>
1672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * The XMC_CCU4_SLICE_SetTimerCompareMatch() would set the new compare value to a shadow register.
1673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * This would only transfer the new values into the actual compare register if the shadow transfer 
1674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * is enabled and if a period match occurs. Hence a consecutive call to XMC_CCU4_SLICE_GetTimerComp
1675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * would not reflect the new values until the shadow transfer completes.
1676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Directly accessed Register is CC4yCR.
1677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_SetTimerCompareMatch().
1680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE uint16_t XMC_CCU4_SLICE_GetTimerCompareMatch(const XMC_CCU4_SLICE_t *const slice)
1682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
1683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_SLICE_GetTimerCompareMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(sli
1684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   return((uint16_t)slice->CR);
1685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
1686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param module Constant pointer to CCU4 module
1689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param shadow_transfer_msk Shadow transfer request mask for various transfers.
1690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *                             Use ::XMC_CCU4_SHADOW_TRANSFER_t enum items to create a mask of choi
1691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *                              using a bit wise OR operation.
1692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Requests of shadow transfer for Period, Compare, Passive level, dither and prescaler, by configu
1697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * the GCSS register.\n\n
1698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * The transfer from the shadow registers to the actual registers is done in the immediate next occ
1699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * shadow transfer trigger after the API is called.
1700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Any call to XMC_CCU4_SLICE_SetTimerPeriodMatch()<BR> XMC_CCU4_SLICE_SetTimerCompareMatch()<BR>
1702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * XMC_CCU4_SLICE_SetPrescaler()<BR> XMC_CCU4_SLICE_CompareInit()<BR> XMC_CCU4_SLICE_CaptureInit().
1703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * must be succeeded by this API.
1704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Directly accessed Register is GCSS.
1705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  None.
1708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE void XMC_CCU4_EnableShadowTransfer(XMC_CCU4_MODULE_t *const module, const uint32_t 
1710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 292              		.loc 3 1710 1
 293              		.cfi_startproc
 294              		@ args = 0, pretend = 0, frame = 8
 295              		@ frame_needed = 1, uses_anonymous_args = 0
 296              		@ link register save eliminated.
 297 0000 80B4     		push	{r7}
 298              	.LCFI30:
 299              		.cfi_def_cfa_offset 4
 300              		.cfi_offset 7, -4
 301 0002 83B0     		sub	sp, sp, #12
 302              	.LCFI31:
 303              		.cfi_def_cfa_offset 16
 304 0004 00AF     		add	r7, sp, #0
 305              	.LCFI32:
 306              		.cfi_def_cfa_register 7
 307 0006 7860     		str	r0, [r7, #4]
 308 0008 3960     		str	r1, [r7]
1711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_EnableShadowTransfer:Invalid Slice Pointer", XMC_CCU4_IsValidModule(module))
1712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   module->GCSS = (uint32_t)shadow_transfer_msk;  
 309              		.loc 3 1712 16
 310 000a 7B68     		ldr	r3, [r7, #4]
 311 000c 3A68     		ldr	r2, [r7]
 312 000e 1A61     		str	r2, [r3, #16]
1713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
 313              		.loc 3 1713 1
 314 0010 00BF     		nop
 315 0012 0C37     		adds	r7, r7, #12
 316              	.LCFI33:
 317              		.cfi_def_cfa_offset 4
 318 0014 BD46     		mov	sp, r7
 319              	.LCFI34:
 320              		.cfi_def_cfa_register 13
 321              		@ sp needed
 322 0016 5DF8047B 		ldr	r7, [sp], #4
 323              	.LCFI35:
 324              		.cfi_restore 7
 325              		.cfi_def_cfa_offset 0
 326 001a 7047     		bx	lr
 327              		.cfi_endproc
 328              	.LFE165:
 330              		.section	.text.XMC_CCU4_SLICE_EnableEvent,"ax",%progbits
 331              		.align	1
 332              		.syntax unified
 333              		.thumb
 334              		.thumb_func
 336              	XMC_CCU4_SLICE_EnableEvent:
 337              	.LFB175:
1714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *   uint16_t returns the current timer value
1719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *            Range: [0x0 to 0xFFFF]
1720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Retrieves the latest timer value, from CC4yTIMER register.\n\n
1723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_SetTimerValue().
1726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE uint16_t XMC_CCU4_SLICE_GetTimerValue(const XMC_CCU4_SLICE_t *const slice)
1728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
1729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_SLICE_GetTimerValue:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
1730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   return((uint16_t)slice->TIMER);
1731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
1732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param timer_val The new timer value that has to be loaded into the TIMER register.
1735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *                  Range: [0x0 to 0xFFFF]
1736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Loads a new timer value, by setting CC4yTIMER register.\n\n
1741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * 
1742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Note:</b><br>
1743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  Request to load is ignored if the timer is running.
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_GetTimerValue().
1747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE void XMC_CCU4_SLICE_SetTimerValue(XMC_CCU4_SLICE_t *const slice, const uint16_t tim
1749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
1750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_SLICE_SetTimerValue:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
1751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   slice->TIMER = (uint32_t) timer_val;
1752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
1753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param period_dither Boolean instruction on dithering of period match
1756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param duty_dither Boolean instruction on dithering of compare match
1757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param spread Dither compare value
1758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Enables dithering of PWM frequency and duty cycle, by configuring CC4yTC.DITHE and CC4yDITS bits
1763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Some control loops are slow in updating PWM frequency and duty cycle. In such a case, a Bresenha
1764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * can help reduce long term errors. Dithering can be applied to period and duty individually,
1765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * this can be selected using the parameter \b period_dither and \b duty_dither.
1766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * The \b spread would provide the dither compare value. If the dither counter value is less than t
1767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * the period/compare values would be dithered according to the dither mode selected. This API woul
1768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * XMC_CCU4_SLICE_SetDitherCompareValue().
1769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Note:</b><br>
1771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * After this API call, XMC_CCU4_EnableShadowTransfer() has to be called with appropriate mask
1772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * to transfer the dither value.
1773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_DisableDithering().
1776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** void XMC_CCU4_SLICE_EnableDithering(XMC_CCU4_SLICE_t *const slice,
1778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                     const bool period_dither,
1779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                     const bool duty_dither,
1780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                     const uint8_t spread);
1781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Disables dithering of PWM frequency and duty cycle, by clearing CC4yTC.DITHE bits.\n\n
1789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * This disables the Dither mode that was set in XMC_CCU4_SLICE_EnableDithering().
1790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * This API will not clear the dither compare value.
1791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_EnableDithering().
1794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE void XMC_CCU4_SLICE_DisableDithering(XMC_CCU4_SLICE_t *const slice)
1796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
1797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_SLICE_DisableDithering:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice))
1798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   slice->TC &= ~((uint32_t) CCU4_CC4_TC_DITHE_Msk);
1799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
1800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Enables the floating prescaler, by setting CC4yTC.FPE bit.\n\n
1808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * The prescaler divider starts with an initial value and increments upon every period match. It ke
1809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * until a ceiling (prescaler compare value) is hit and thereafter rolls back to the original presc
1810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * It is necessary to have programmed an initial divider value and a compare value before the featu
1811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_SetFloatingPrescalerCompareValue()<BR> XMC_CCU4_SLICE_DisableFloatingPrescaler()
1814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_SetPrescaler().
1815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE void XMC_CCU4_SLICE_EnableFloatingPrescaler(XMC_CCU4_SLICE_t *const slice)
1817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
1818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_SLICE_EnableFloatingPrescaler:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(
1819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   slice->TC |= (uint32_t) CCU4_CC4_TC_FPE_Msk;
1820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
1821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Disables the floating prescaler, by clearing CC4yTC.FPE bit.\n\n
1829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * This would return the prescaler to the normal mode.
1830:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * The prescaler that would be applied is the value present in CC4yPSC.
1831:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1832:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   * \par<b>Related APIs:</b><br>
1833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_EnableFloatingPrescaler().
1834:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1835:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE void XMC_CCU4_SLICE_DisableFloatingPrescaler(XMC_CCU4_SLICE_t *const slice)
1836:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
1837:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_SLICE_DisableFloatingPrescaler:Invalid Slice Pointer", XMC_CCU4_IsValidSlice
1838:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   slice->TC &= ~((uint32_t) CCU4_CC4_TC_FPE_Msk);
1839:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
1840:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1841:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1842:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1843:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param comp_val Dither compare value
1844:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *                 Range: [0x0 to 0xF]
1845:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1846:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1847:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1849:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Sets the dither spread/compare value, by setting CC4yDITS.DCVS bits.\n\n
1850:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * This value is the cornerstone of PWM dithering feature. Dithering is applied/done when the value
1851:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * dithering counter is less than this compare/spread value. For all dithering counter values great
1852:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * the spread value, there is no dithering. After setting the value XMC_CCU4_EnableShadowTransfer()
1853:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * called with appropriate mask.
1854:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1855:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   * \par<b>Related APIs:</b><br>
1856:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_EnableDithering().
1857:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1858:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE void XMC_CCU4_SLICE_SetDitherCompareValue(XMC_CCU4_SLICE_t *const slice, const uint
1859:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
1860:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_SLICE_SetDitherCompareValue:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(sl
1861:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   slice->DITS = comp_val;
1862:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
1863:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1864:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param div_val Prescaler divider value. Accepts enum :: XMC_CCU4_SLICE_PRESCALER_t
1866:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *                 Range: [0x0 to 0xF]
1867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1868:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1869:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1870:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1871:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Programs the slice specific prescaler divider, by configuring the CC4yPSC and CC4yFPC registers.
1872:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * The prescaler divider may only be programmed after the prescaler run bit has been cleared
1873:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * by calling XMC_CCU4_StopPrescaler().
1874:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1875:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_SetFloatingPrescalerCompareValue().
1877:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** void XMC_CCU4_SLICE_SetPrescaler(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_PRESCALER_t di
1879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1880:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1881:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1882:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param cmp_val Prescaler divider compare value
1883:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *                 Range: [0x0 to 0xF]
1884:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1885:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1886:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1887:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1888:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Programs the slice specific prescaler divider compare value, by configuring CC4yFPCS register.\n
1889:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * The compare value is applicable only in floating mode of operation. The prescaler divider starts
1890:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * value and increments to the compare value steadily upon every period match. Once prescaler divid
1891:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * equals the prescaler divider compare value, the value in the former resets back to the PVAL (fro
1892:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * the value, XMC_CCU4_EnableShadowTransfer() has to be called with appropriate mask.
1893:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1895:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_SetPrescaler().
1896:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1897:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE void XMC_CCU4_SLICE_SetFloatingPrescalerCompareValue(XMC_CCU4_SLICE_t *const slice,
1898:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                                      const uint8_t cmp_val)
1899:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
1900:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_SLICE_SetFloatingPrescalerCompareValue:Invalid Slice Pointer", XMC_CCU4_IsVa
1901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   /*  write to the shadow register */
1902:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   slice->FPCS = (uint32_t) cmp_val;
1903:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
1904:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1905:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1906:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1907:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1908:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1909:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1910:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Enables the multichannel mode, by setting CC4yTC.MCME bit.<BR>\n
1911:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * The output state of the Timer slices can be controlled in parallel by a single input signal.
1912:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * A particularly useful feature in motor control applications where the PWM output of multiple sli
1913:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * be gated and ungated by multi-channel gating inputs connected to the slices. A peripheral like P
1914:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * motor knows exactly which of the power drive switches are to be turned on and off at any instant
1915:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * a gating bus (known as multi-channel inputs) control which of the slices output stays gated/unga
1916:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1917:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1918:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_DisableMultiChannelMode()<BR> XMC_CCU4_SetMultiChannelShadowTransferMode().
1919:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1920:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE void XMC_CCU4_SLICE_EnableMultiChannelMode(XMC_CCU4_SLICE_t *const slice)
1921:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
1922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_SLICE_EnableMultiChannelMode:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(s
1923:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   slice->TC |= (uint32_t) CCU4_CC4_TC_MCME_Msk;
1924:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
1925:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1926:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1928:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1929:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1931:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Disables the multichannel mode, by clearing CC4yTC.MCME bit.<BR>\n
1933:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * This would return the slices to the normal operation mode.
1934:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1935:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_EnableMultiChannelMode().
1937:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1938:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE void XMC_CCU4_SLICE_DisableMultiChannelMode(XMC_CCU4_SLICE_t *const slice)
1939:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
1940:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_SLICE_DisableMultiChannelMode:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(
1941:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   slice->TC &= ~((uint32_t) CCU4_CC4_TC_MCME_Msk);
1942:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
1943:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1945:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param module Constant pointer to CCU4 module
1946:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice_mode_msk Slices for which the configuration has to be applied.
1947:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *                       Use ::XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_t enum items to create a mask
1948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *                             using a bit wise OR operation.
1949:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1950:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
1951:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1952:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1953:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Enables the Multi-channel shadow transfer request trigger signal either by software or hardware 
1954:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * GCTRL.MSE0, GCTRL.MSE1, GCTRL.MSE2, and GCTRL.MSE3 based on the mask.\n\n
1955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * The shadow transfer would take place either if it was requested by software or by the CCU4x.MCSS
1956:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1957:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1958:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  None.
1959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** */
1960:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** void XMC_CCU4_SetMultiChannelShadowTransferMode(XMC_CCU4_MODULE_t *const module, const uint32_t sli
1961:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1962:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1963:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1964:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param reg_num The capture register from which the captured value is to be retrieved
1965:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *                Range: [0,3]
1966:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1967:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    uint32_t  Returns the Capture register value.
1968:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *              Range: [0 to 0x1FFFFF]
1969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1970:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1971:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Retrieves timer value which has been captured in the Capture registers, by reading CC4yCV[\b reg
1972:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * The signal whose timing characteristics are to be measured must be mapped to an event which in t
1973:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * to the capture function. Based on the capture criteria, the timer values are captured into captu
1974:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * characteristics of the input signal may then be derived/inferred from the captured values. The f
1975:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * to find out if there is a new captured value present.
1976:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1977:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_GetLastCapturedTimerValue().
1979:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
1980:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** uint32_t XMC_CCU4_SLICE_GetCaptureRegisterValue(const XMC_CCU4_SLICE_t *const slice, const uint8_t 
1981:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
1982:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
1983:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
1984:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param set  The capture register set, which must be evaluated
1985:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param val_ptr Out Parameter of the API.Stores the captured timer value into this out parameter.
1986:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
1987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *     ::XMC_CCU4_STATUS_t Returns XMC_CCU4_STATUS_OK if there was new value present in the capture
1988:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *                   returns XMC_CCU4_STATUS_ERROR if there was no new value present in the capture
1989:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1990:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
1991:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Retrieves the latest captured timer value, by reading CC4yCV registers.\n\n
1992:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Retrieve the timer value last stored by the slice. When separate capture events are used,
1993:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * users must specify the capture set to evaluate. If single capture event mode is used, all 4 capt
1994:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * evaluated.\n
1995:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * The lowest register is evaluated first followed by the next higher ordered register and this con
1996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * capture registers have been evaluated.
1997:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
1998:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
1999:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_GetCaptureRegisterValue().
2000:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
2001:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** XMC_CCU4_STATUS_t XMC_CCU4_SLICE_GetLastCapturedTimerValue(const XMC_CCU4_SLICE_t *const slice,
2002:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                            const XMC_CCU4_SLICE_CAP_REG_SET_t set,
2003:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                            uint32_t *val_ptr);
2004:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** 
2005:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** /**
2006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param slice Constant pointer to CC4 Slice
2007:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @param event Event whose assertion can potentially lead to an interrupt
2008:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * @return <BR>
2009:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *    None<BR>
2010:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
2011:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Description:</b><br>
2012:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * Enables the generation of an interrupt pulse for the event, by configuring CC4yINTE register.\n\
2013:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * For an event to lead to an interrupt, it must first be enabled and bound to a service request li
2014:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * NVIC node must be enabled as well. This API merely enables the event. Binding with SR is perform
2015:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *
2016:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  * \par<b>Related APIs:</b><br>
2017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_SetInterruptNode()<BR> XMC_CCU4_SLICE_EnableMultipleEvents()<BR> XMC_CCU4_SLICE_
2018:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  *  XMC_CCU4_SLICE_DisableMultipleEvents().
2019:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****  */
2020:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** __STATIC_INLINE void XMC_CCU4_SLICE_EnableEvent(XMC_CCU4_SLICE_t *const slice,
2021:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****                                                 const XMC_CCU4_SLICE_IRQ_ID_t event)
2022:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** {
 338              		.loc 3 2022 1
 339              		.cfi_startproc
 340              		@ args = 0, pretend = 0, frame = 8
 341              		@ frame_needed = 1, uses_anonymous_args = 0
 342              		@ link register save eliminated.
 343 0000 80B4     		push	{r7}
 344              	.LCFI36:
 345              		.cfi_def_cfa_offset 4
 346              		.cfi_offset 7, -4
 347 0002 83B0     		sub	sp, sp, #12
 348              	.LCFI37:
 349              		.cfi_def_cfa_offset 16
 350 0004 00AF     		add	r7, sp, #0
 351              	.LCFI38:
 352              		.cfi_def_cfa_register 7
 353 0006 7860     		str	r0, [r7, #4]
 354 0008 0B46     		mov	r3, r1
 355 000a FB70     		strb	r3, [r7, #3]
2023:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
2024:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid SR event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));
2025:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h ****   slice->INTE |= ((uint32_t) 1) << ((uint32_t) event);
 356              		.loc 3 2025 15
 357 000c 7B68     		ldr	r3, [r7, #4]
 358 000e D3F8A420 		ldr	r2, [r3, #164]
 359              		.loc 3 2025 37
 360 0012 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 361              		.loc 3 2025 33
 362 0014 0121     		movs	r1, #1
 363 0016 01FA03F3 		lsl	r3, r1, r3
 364              		.loc 3 2025 15
 365 001a 1A43     		orrs	r2, r2, r3
 366 001c 7B68     		ldr	r3, [r7, #4]
 367 001e C3F8A420 		str	r2, [r3, #164]
2026:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_ccu4.h **** }
 368              		.loc 3 2026 1
 369 0022 00BF     		nop
 370 0024 0C37     		adds	r7, r7, #12
 371              	.LCFI39:
 372              		.cfi_def_cfa_offset 4
 373 0026 BD46     		mov	sp, r7
 374              	.LCFI40:
 375              		.cfi_def_cfa_register 13
 376              		@ sp needed
 377 0028 5DF8047B 		ldr	r7, [sp], #4
 378              	.LCFI41:
 379              		.cfi_restore 7
 380              		.cfi_def_cfa_offset 0
 381 002c 7047     		bx	lr
 382              		.cfi_endproc
 383              	.LFE175:
 385              		.data
 386              		.align	2
 389              	letter:
 390 0000 20414243 		.ascii	" ABCDEFGHIJKLMNOPQRSTUVWXYZ"
 390      44454647 
 390      48494A4B 
 390      4C4D4E4F 
 390      50515253 
 391              		.section	.rodata
 392              		.align	2
 393              	.LC0:
 394 0000 3000     		.ascii	"0\000"
 395 0002 0000     		.align	2
 396              	.LC1:
 397 0004 31303131 		.ascii	"10111\000"
 397      3100
 398 000a 0000     		.align	2
 399              	.LC2:
 400 000c 31313130 		.ascii	"111010101\000"
 400      31303130 
 400      3100
 401 0016 0000     		.align	2
 402              	.LC3:
 403 0018 31313130 		.ascii	"11101011101\000"
 403      31303131 
 403      31303100 
 404              		.align	2
 405              	.LC4:
 406 0024 31313130 		.ascii	"1110101\000"
 406      31303100 
 407              		.align	2
 408              	.LC5:
 409 002c 3100     		.ascii	"1\000"
 410 002e 0000     		.align	2
 411              	.LC6:
 412 0030 31303130 		.ascii	"101011101\000"
 412      31313130 
 412      3100
 413 003a 0000     		.align	2
 414              	.LC7:
 415 003c 31313130 		.ascii	"111011101\000"
 415      31313130 
 415      3100
 416 0046 0000     		.align	2
 417              	.LC8:
 418 0048 31303130 		.ascii	"1010101\000"
 418      31303100 
 419              		.align	2
 420              	.LC9:
 421 0050 31303100 		.ascii	"101\000"
 422              		.align	2
 423              	.LC10:
 424 0054 31303131 		.ascii	"1011101110111\000"
 424      31303131 
 424      31303131 
 424      3100
 425 0062 0000     		.align	2
 426              	.LC11:
 427 0064 31313130 		.ascii	"111010111\000"
 427      31303131 
 427      3100
 428 006e 0000     		.align	2
 429              	.LC12:
 430 0070 31303131 		.ascii	"101110101\000"
 430      31303130 
 430      3100
 431 007a 0000     		.align	2
 432              	.LC13:
 433 007c 31313130 		.ascii	"1110111\000"
 433      31313100 
 434              		.align	2
 435              	.LC14:
 436 0084 31313130 		.ascii	"11101\000"
 436      3100
 437 008a 0000     		.align	2
 438              	.LC15:
 439 008c 31313130 		.ascii	"11101110111\000"
 439      31313130 
 439      31313100 
 440              		.align	2
 441              	.LC16:
 442 0098 31303131 		.ascii	"10111011101\000"
 442      31303131 
 442      31303100 
 443              		.align	2
 444              	.LC17:
 445 00a4 31313130 		.ascii	"1110111010111\000"
 445      31313130 
 445      31303131 
 445      3100
 446 00b2 0000     		.align	2
 447              	.LC18:
 448 00b4 31303131 		.ascii	"1011101\000"
 448      31303100 
 449              		.align	2
 450              	.LC19:
 451 00bc 31303130 		.ascii	"10101\000"
 451      3100
 452 00c2 0000     		.align	2
 453              	.LC20:
 454 00c4 31313100 		.ascii	"111\000"
 455              		.align	2
 456              	.LC21:
 457 00c8 31303130 		.ascii	"1010111\000"
 457      31313100 
 458              		.align	2
 459              	.LC22:
 460 00d0 31303130 		.ascii	"101010111\000"
 460      31303131 
 460      3100
 461 00da 0000     		.align	2
 462              	.LC23:
 463 00dc 31303131 		.ascii	"101110111\000"
 463      31303131 
 463      3100
 464 00e6 0000     		.align	2
 465              	.LC24:
 466 00e8 31313130 		.ascii	"11101010111\000"
 466      31303130 
 466      31313100 
 467              		.align	2
 468              	.LC25:
 469 00f4 31313130 		.ascii	"1110101110111\000"
 469      31303131 
 469      31303131 
 469      3100
 470 0102 0000     		.align	2
 471              	.LC26:
 472 0104 31313130 		.ascii	"11101110101\000"
 472      31313130 
 472      31303100 
 473              		.data
 474 001b 00       		.align	2
 477              	morse_code:
 478 001c 00000000 		.word	.LC0
 479 0020 04000000 		.word	.LC1
 480 0024 0C000000 		.word	.LC2
 481 0028 18000000 		.word	.LC3
 482 002c 24000000 		.word	.LC4
 483 0030 2C000000 		.word	.LC5
 484 0034 30000000 		.word	.LC6
 485 0038 3C000000 		.word	.LC7
 486 003c 48000000 		.word	.LC8
 487 0040 50000000 		.word	.LC9
 488 0044 54000000 		.word	.LC10
 489 0048 64000000 		.word	.LC11
 490 004c 70000000 		.word	.LC12
 491 0050 7C000000 		.word	.LC13
 492 0054 84000000 		.word	.LC14
 493 0058 8C000000 		.word	.LC15
 494 005c 98000000 		.word	.LC16
 495 0060 A4000000 		.word	.LC17
 496 0064 B4000000 		.word	.LC18
 497 0068 BC000000 		.word	.LC19
 498 006c C4000000 		.word	.LC20
 499 0070 C8000000 		.word	.LC21
 500 0074 D0000000 		.word	.LC22
 501 0078 DC000000 		.word	.LC23
 502 007c E8000000 		.word	.LC24
 503 0080 F4000000 		.word	.LC25
 504 0084 04010000 		.word	.LC26
 505              		.global	lookuptable_counter
 506              		.bss
 507              		.align	2
 510              	lookuptable_counter:
 511 0000 00000000 		.space	4
 512              		.global	char_len
 513              		.data
 514              		.align	2
 517              	char_len:
 518 0088 1B000000 		.word	27
 519              		.global	user_input
 520              		.section	.rodata
 521              		.align	2
 522              	.LC27:
 523 0110 49204341 		.ascii	"I CAN MORSE\000"
 523      4E204D4F 
 523      52534500 
 524              		.data
 525              		.align	2
 528              	user_input:
 529 008c 10010000 		.word	.LC27
 530              		.global	output_str
 531              		.section	.rodata
 532              		.align	2
 533              	.LC28:
 534 011c 00       		.ascii	"\000"
 535              		.data
 536              		.align	2
 539              	output_str:
 540 0090 1C010000 		.word	.LC28
 541              		.global	str_len
 542              		.bss
 543              		.align	2
 546              	str_len:
 547 0004 00000000 		.space	4
 548              		.global	str_counter
 549              		.align	2
 552              	str_counter:
 553 0008 00000000 		.space	4
 554              		.global	pause_ticks
 555              		.data
 556              		.align	2
 559              	pause_ticks:
 560 0094 32000000 		.word	50
 561              		.section	.text.get_morse,"ax",%progbits
 562              		.align	1
 563              		.global	get_morse
 564              		.syntax unified
 565              		.thumb
 566              		.thumb_func
 568              	get_morse:
 569              	.LFB182:
 570              		.file 4 "PartA.c"
   1:PartA.c       **** #include <stdio.h>
   2:PartA.c       **** #include <stdlib.h>
   3:PartA.c       **** #include <string.h>
   4:PartA.c       **** #include <xmc_gpio.h>
   5:PartA.c       **** #include <xmc_ccu4.h>
   6:PartA.c       **** 
   7:PartA.c       **** static char letter[] =     {  ' ', 'A', 'B', 'C', 'D', 
   8:PartA.c       ****                               'E', 'F', 'G', 'H', 'I',
   9:PartA.c       ****                               'J', 'K', 'L', 'M', 'N',
  10:PartA.c       ****                               'O', 'P', 'Q', 'R', 'S',
  11:PartA.c       ****                               'T', 'U', 'V', 'W', 'X',
  12:PartA.c       ****                               'Y', 'Z' }; 
  13:PartA.c       **** 
  14:PartA.c       **** static char *morse_code[] = { "0", "10111","111010101","11101011101","1110101",
  15:PartA.c       ****                               "1", "101011101","111011101","1010101", "101",
  16:PartA.c       ****                               "1011101110111","111010111","101110101","1110111","11101",
  17:PartA.c       ****                               "11101110111"  ,"10111011101", "1110111010111","1011101","10101",
  18:PartA.c       ****                               "111", "1010111","101010111","101110111","11101010111",
  19:PartA.c       ****                               "1110101110111","11101110101"}; 
  20:PartA.c       **** int lookuptable_counter = 0;
  21:PartA.c       **** int char_len = sizeof(letter)/sizeof(letter[0]);
  22:PartA.c       **** 
  23:PartA.c       **** char * user_input = "I CAN MORSE";
  24:PartA.c       **** char * output_str = "";
  25:PartA.c       **** int str_len;
  26:PartA.c       **** int str_counter = 0;
  27:PartA.c       **** int pause_ticks = 50;// we set by prescaler one tick as 100 ms, so 5 sec should be 50 ticks
  28:PartA.c       **** 
  29:PartA.c       **** char * get_morse(char input_letter){
 571              		.loc 4 29 36
 572              		.cfi_startproc
 573              		@ args = 0, pretend = 0, frame = 16
 574              		@ frame_needed = 1, uses_anonymous_args = 0
 575              		@ link register save eliminated.
 576 0000 80B4     		push	{r7}
 577              	.LCFI42:
 578              		.cfi_def_cfa_offset 4
 579              		.cfi_offset 7, -4
 580 0002 85B0     		sub	sp, sp, #20
 581              	.LCFI43:
 582              		.cfi_def_cfa_offset 24
 583 0004 00AF     		add	r7, sp, #0
 584              	.LCFI44:
 585              		.cfi_def_cfa_register 7
 586 0006 0346     		mov	r3, r0
 587 0008 FB71     		strb	r3, [r7, #7]
 588              	.LBB2:
  30:PartA.c       ****     for (size_t i = 0; i < char_len; i++) {
 589              		.loc 4 30 17
 590 000a 0023     		movs	r3, #0
 591 000c FB60     		str	r3, [r7, #12]
 592              		.loc 4 30 5
 593 000e 11E0     		b	.L13
 594              	.L16:
  31:PartA.c       ****         if (input_letter==letter[i]){
 595              		.loc 4 31 33
 596 0010 0E4A     		ldr	r2, .L17
 597 0012 FB68     		ldr	r3, [r7, #12]
 598 0014 1344     		add	r3, r3, r2
 599 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 600              		.loc 4 31 12
 601 0018 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 602 001a 9A42     		cmp	r2, r3
 603 001c 07D1     		bne	.L14
  32:PartA.c       ****         lookuptable_counter = 0;
 604              		.loc 4 32 29
 605 001e 0C4B     		ldr	r3, .L17+4
 606 0020 0022     		movs	r2, #0
 607 0022 1A60     		str	r2, [r3]
  33:PartA.c       ****         return morse_code[i];
 608              		.loc 4 33 26
 609 0024 0B4A     		ldr	r2, .L17+8
 610 0026 FB68     		ldr	r3, [r7, #12]
 611 0028 52F82330 		ldr	r3, [r2, r3, lsl #2]
 612 002c 08E0     		b	.L12
 613              	.L14:
  30:PartA.c       ****         if (input_letter==letter[i]){
 614              		.loc 4 30 39 discriminator 2
 615 002e FB68     		ldr	r3, [r7, #12]
 616 0030 0133     		adds	r3, r3, #1
 617 0032 FB60     		str	r3, [r7, #12]
 618              	.L13:
  30:PartA.c       ****         if (input_letter==letter[i]){
 619              		.loc 4 30 26 discriminator 1
 620 0034 084B     		ldr	r3, .L17+12
 621 0036 1B68     		ldr	r3, [r3]
 622 0038 1A46     		mov	r2, r3
  30:PartA.c       ****         if (input_letter==letter[i]){
 623              		.loc 4 30 5 discriminator 1
 624 003a FB68     		ldr	r3, [r7, #12]
 625 003c 9342     		cmp	r3, r2
 626 003e E7D3     		bcc	.L16
 627              	.L12:
 628              	.LBE2:
  34:PartA.c       ****         };
  35:PartA.c       ****     };
  36:PartA.c       **** }
 629              		.loc 4 36 1
 630 0040 1846     		mov	r0, r3
 631 0042 1437     		adds	r7, r7, #20
 632              	.LCFI45:
 633              		.cfi_def_cfa_offset 4
 634 0044 BD46     		mov	sp, r7
 635              	.LCFI46:
 636              		.cfi_def_cfa_register 13
 637              		@ sp needed
 638 0046 5DF8047B 		ldr	r7, [sp], #4
 639              	.LCFI47:
 640              		.cfi_restore 7
 641              		.cfi_def_cfa_offset 0
 642 004a 7047     		bx	lr
 643              	.L18:
 644              		.align	2
 645              	.L17:
 646 004c 00000000 		.word	letter
 647 0050 00000000 		.word	lookuptable_counter
 648 0054 1C000000 		.word	morse_code
 649 0058 00000000 		.word	char_len
 650              		.cfi_endproc
 651              	.LFE182:
 653              		.section	.text.str_concat,"ax",%progbits
 654              		.align	1
 655              		.global	str_concat
 656              		.syntax unified
 657              		.thumb
 658              		.thumb_func
 660              	str_concat:
 661              	.LFB183:
  37:PartA.c       **** 
  38:PartA.c       **** //string concatenate function 
  39:PartA.c       **** char* str_concat(const char *s1, const char *s2)
  40:PartA.c       **** {
 662              		.loc 4 40 1
 663              		.cfi_startproc
 664              		@ args = 0, pretend = 0, frame = 16
 665              		@ frame_needed = 1, uses_anonymous_args = 0
 666 0000 90B5     		push	{r4, r7, lr}
 667              	.LCFI48:
 668              		.cfi_def_cfa_offset 12
 669              		.cfi_offset 4, -12
 670              		.cfi_offset 7, -8
 671              		.cfi_offset 14, -4
 672 0002 85B0     		sub	sp, sp, #20
 673              	.LCFI49:
 674              		.cfi_def_cfa_offset 32
 675 0004 00AF     		add	r7, sp, #0
 676              	.LCFI50:
 677              		.cfi_def_cfa_register 7
 678 0006 7860     		str	r0, [r7, #4]
 679 0008 3960     		str	r1, [r7]
  41:PartA.c       ****     char *result = malloc(strlen(s1) + strlen(s2) + 1); // +1 for the null-terminator
 680              		.loc 4 41 27
 681 000a 7868     		ldr	r0, [r7, #4]
 682 000c FFF7FEFF 		bl	strlen
 683 0010 0446     		mov	r4, r0
 684              		.loc 4 41 40
 685 0012 3868     		ldr	r0, [r7]
 686 0014 FFF7FEFF 		bl	strlen
 687 0018 0346     		mov	r3, r0
 688              		.loc 4 41 38
 689 001a 2344     		add	r3, r3, r4
 690              		.loc 4 41 20
 691 001c 0133     		adds	r3, r3, #1
 692 001e 1846     		mov	r0, r3
 693 0020 FFF7FEFF 		bl	malloc
 694 0024 0346     		mov	r3, r0
 695 0026 FB60     		str	r3, [r7, #12]
  42:PartA.c       ****     // in real code you would check for errors in malloc here
  43:PartA.c       ****     strcpy(result, s1);
 696              		.loc 4 43 5
 697 0028 7968     		ldr	r1, [r7, #4]
 698 002a F868     		ldr	r0, [r7, #12]
 699 002c FFF7FEFF 		bl	strcpy
  44:PartA.c       ****     strcat(result, s2);
 700              		.loc 4 44 5
 701 0030 3968     		ldr	r1, [r7]
 702 0032 F868     		ldr	r0, [r7, #12]
 703 0034 FFF7FEFF 		bl	strcat
  45:PartA.c       ****     return result;
 704              		.loc 4 45 12
 705 0038 FB68     		ldr	r3, [r7, #12]
  46:PartA.c       **** }
 706              		.loc 4 46 1
 707 003a 1846     		mov	r0, r3
 708 003c 1437     		adds	r7, r7, #20
 709              	.LCFI51:
 710              		.cfi_def_cfa_offset 12
 711 003e BD46     		mov	sp, r7
 712              	.LCFI52:
 713              		.cfi_def_cfa_register 13
 714              		@ sp needed
 715 0040 90BD     		pop	{r4, r7, pc}
 716              		.cfi_endproc
 717              	.LFE183:
 719              		.section	.rodata
 720 011d 000000   		.align	2
 721              	.LC29:
 722 0120 30303000 		.ascii	"000\000"
 723              		.section	.text.creat_morse_code,"ax",%progbits
 724              		.align	1
 725              		.global	creat_morse_code
 726              		.syntax unified
 727              		.thumb
 728              		.thumb_func
 730              	creat_morse_code:
 731              	.LFB184:
  47:PartA.c       **** 
  48:PartA.c       **** void creat_morse_code(){
 732              		.loc 4 48 24
 733              		.cfi_startproc
 734              		@ args = 0, pretend = 0, frame = 16
 735              		@ frame_needed = 1, uses_anonymous_args = 0
 736 0000 80B5     		push	{r7, lr}
 737              	.LCFI53:
 738              		.cfi_def_cfa_offset 8
 739              		.cfi_offset 7, -8
 740              		.cfi_offset 14, -4
 741 0002 84B0     		sub	sp, sp, #16
 742              	.LCFI54:
 743              		.cfi_def_cfa_offset 24
 744 0004 00AF     		add	r7, sp, #0
 745              	.LCFI55:
 746              		.cfi_def_cfa_register 7
  49:PartA.c       **** int i;
  50:PartA.c       **** 
  51:PartA.c       **** for (i = 0; i < strlen(user_input); i++){
 747              		.loc 4 51 8
 748 0006 0023     		movs	r3, #0
 749 0008 FB60     		str	r3, [r7, #12]
 750              		.loc 4 51 1
 751 000a 29E0     		b	.L22
 752              	.L24:
 753              	.LBB3:
  52:PartA.c       **** 
  53:PartA.c       ****     char * return_value;
  54:PartA.c       ****     return_value = get_morse(user_input[i]);
 754              		.loc 4 54 40
 755 000c 1B4B     		ldr	r3, .L25
 756 000e 1A68     		ldr	r2, [r3]
 757 0010 FB68     		ldr	r3, [r7, #12]
 758 0012 1344     		add	r3, r3, r2
 759              		.loc 4 54 20
 760 0014 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 761 0016 1846     		mov	r0, r3
 762 0018 FFF7FEFF 		bl	get_morse
 763 001c B860     		str	r0, [r7, #8]
  55:PartA.c       ****     output_str = str_concat(output_str,return_value);
 764              		.loc 4 55 18
 765 001e 184B     		ldr	r3, .L25+4
 766 0020 1B68     		ldr	r3, [r3]
 767 0022 B968     		ldr	r1, [r7, #8]
 768 0024 1846     		mov	r0, r3
 769 0026 FFF7FEFF 		bl	str_concat
 770 002a 0346     		mov	r3, r0
 771              		.loc 4 55 16
 772 002c 144A     		ldr	r2, .L25+4
 773 002e 1360     		str	r3, [r2]
  56:PartA.c       ****     if(i<(strlen(user_input)-1)){
 774              		.loc 4 56 11
 775 0030 124B     		ldr	r3, .L25
 776 0032 1B68     		ldr	r3, [r3]
 777 0034 1846     		mov	r0, r3
 778 0036 FFF7FEFF 		bl	strlen
 779 003a 0346     		mov	r3, r0
 780              		.loc 4 56 29
 781 003c 5A1E     		subs	r2, r3, #1
 782              		.loc 4 56 9
 783 003e FB68     		ldr	r3, [r7, #12]
 784              		.loc 4 56 7
 785 0040 9A42     		cmp	r2, r3
 786 0042 0AD9     		bls	.L23
 787              	.LBB4:
  57:PartA.c       ****         char * three_0 = "000";
 788              		.loc 4 57 16
 789 0044 0F4B     		ldr	r3, .L25+8
 790 0046 7B60     		str	r3, [r7, #4]
  58:PartA.c       ****         output_str = str_concat(output_str,three_0);
 791              		.loc 4 58 22
 792 0048 0D4B     		ldr	r3, .L25+4
 793 004a 1B68     		ldr	r3, [r3]
 794 004c 7968     		ldr	r1, [r7, #4]
 795 004e 1846     		mov	r0, r3
 796 0050 FFF7FEFF 		bl	str_concat
 797 0054 0346     		mov	r3, r0
 798              		.loc 4 58 20
 799 0056 0A4A     		ldr	r2, .L25+4
 800 0058 1360     		str	r3, [r2]
 801              	.L23:
 802              	.LBE4:
 803              	.LBE3:
  51:PartA.c       **** 
 804              		.loc 4 51 38 discriminator 2
 805 005a FB68     		ldr	r3, [r7, #12]
 806 005c 0133     		adds	r3, r3, #1
 807 005e FB60     		str	r3, [r7, #12]
 808              	.L22:
  51:PartA.c       **** 
 809              		.loc 4 51 17 discriminator 1
 810 0060 064B     		ldr	r3, .L25
 811 0062 1B68     		ldr	r3, [r3]
 812 0064 1846     		mov	r0, r3
 813 0066 FFF7FEFF 		bl	strlen
 814 006a 0246     		mov	r2, r0
  51:PartA.c       **** 
 815              		.loc 4 51 15 discriminator 1
 816 006c FB68     		ldr	r3, [r7, #12]
  51:PartA.c       **** 
 817              		.loc 4 51 1 discriminator 1
 818 006e 9A42     		cmp	r2, r3
 819 0070 CCD8     		bhi	.L24
  59:PartA.c       ****     }
  60:PartA.c       ****   }
  61:PartA.c       **** }
 820              		.loc 4 61 1
 821 0072 00BF     		nop
 822 0074 00BF     		nop
 823 0076 1037     		adds	r7, r7, #16
 824              	.LCFI56:
 825              		.cfi_def_cfa_offset 8
 826 0078 BD46     		mov	sp, r7
 827              	.LCFI57:
 828              		.cfi_def_cfa_register 13
 829              		@ sp needed
 830 007a 80BD     		pop	{r7, pc}
 831              	.L26:
 832              		.align	2
 833              	.L25:
 834 007c 00000000 		.word	user_input
 835 0080 00000000 		.word	output_str
 836 0084 20010000 		.word	.LC29
 837              		.cfi_endproc
 838              	.LFE184:
 840              		.global	LED_config
 841              		.section	.rodata
 842              		.align	2
 845              	LED_config:
 846 0124 80       		.byte	-128
 847 0125 000000   		.space	3
 848 0128 00000100 		.word	65536
 849 012c 00       		.byte	0
 850 012d 000000   		.space	3
 851              		.global	CCU_compare_config
 852              		.data
 853              		.align	2
 856              	CCU_compare_config:
 857 0098 00       		.byte	0
 858 0099 00       		.byte	0
 859 009a 00       		.byte	0
 860 009b 00       		.byte	0
 861 009c 0A       		.byte	10
 862 009d 00       		.byte	0
 863 009e 0000     		.space	2
 864              		.section	.text.main,"ax",%progbits
 865              		.align	1
 866              		.global	main
 867              		.syntax unified
 868              		.thumb
 869              		.thumb_func
 871              	main:
 872              	.LFB185:
  62:PartA.c       **** 
  63:PartA.c       **** const XMC_GPIO_CONFIG_t LED_config = \
  64:PartA.c       ****     {.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL ,\
  65:PartA.c       ****      .output_level = XMC_GPIO_OUTPUT_LEVEL_LOW ,\
  66:PartA.c       ****      .output_strength = XMC_GPIO_OUTPUT_STRENGTH_STRONG_SHARP_EDGE };
  67:PartA.c       **** 
  68:PartA.c       **** //volatile uint32_t CCU4_periods = 0;
  69:PartA.c       **** 
  70:PartA.c       **** XMC_CCU4_SLICE_COMPARE_CONFIG_t CCU_compare_config =
  71:PartA.c       ****     {.timer_mode = 0U /*XMC_CCU4_SLICE_TIMER_COUNT_MODE_EA*/,
  72:PartA.c       ****     .monoshot = false ,
  73:PartA.c       ****     .shadow_xfer_clear = 0U ,
  74:PartA.c       ****     .dither_timer_period = 0U ,
  75:PartA.c       ****     .dither_duty_cycle = 0U ,
  76:PartA.c       ****     .prescaler_mode = XMC_CCU4_SLICE_PRESCALER_MODE_NORMAL ,
  77:PartA.c       ****     .mcm_enable = 0U ,
  78:PartA.c       ****     .prescaler_initval = 0xAU , /* 1/1024 ( Table 22 -7 p . 22 -54) */
  79:PartA.c       ****     .float_limit = 0U ,
  80:PartA.c       ****     .dither_limit = 0U ,
  81:PartA.c       ****     .passive_level = 0U/*XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL_LOW*/ ,
  82:PartA.c       ****     .timer_concatenation = 0U
  83:PartA.c       ****     };
  84:PartA.c       **** 
  85:PartA.c       **** 
  86:PartA.c       **** int main(void) {
 873              		.loc 4 86 16
 874              		.cfi_startproc
 875              		@ args = 0, pretend = 0, frame = 0
 876              		@ frame_needed = 1, uses_anonymous_args = 0
 877 0000 80B5     		push	{r7, lr}
 878              	.LCFI58:
 879              		.cfi_def_cfa_offset 8
 880              		.cfi_offset 7, -8
 881              		.cfi_offset 14, -4
 882 0002 00AF     		add	r7, sp, #0
 883              	.LCFI59:
 884              		.cfi_def_cfa_register 7
  87:PartA.c       ****    
  88:PartA.c       **** 
  89:PartA.c       ****   creat_morse_code();
 885              		.loc 4 89 3
 886 0004 FFF7FEFF 		bl	creat_morse_code
  90:PartA.c       ****   str_len = strlen(output_str);
 887              		.loc 4 90 13
 888 0008 304B     		ldr	r3, .L33
 889 000a 1B68     		ldr	r3, [r3]
 890 000c 1846     		mov	r0, r3
 891 000e FFF7FEFF 		bl	strlen
 892 0012 0346     		mov	r3, r0
 893 0014 1A46     		mov	r2, r3
 894              		.loc 4 90 11
 895 0016 2E4B     		ldr	r3, .L33+4
 896 0018 1A60     		str	r2, [r3]
  91:PartA.c       ****   XMC_GPIO_Init(XMC_GPIO_PORT1 , 1 , & LED_config ) ;
 897              		.loc 4 91 3
 898 001a 2E4A     		ldr	r2, .L33+8
 899 001c 0121     		movs	r1, #1
 900 001e 2E48     		ldr	r0, .L33+12
 901 0020 FFF7FEFF 		bl	XMC_GPIO_Init
  92:PartA.c       ****   /* Initialize CCU40 , the MCMS transfer is irrelevant for our
  93:PartA.c       ****   * application . Calls EnableModule ( SCU enable clock , SCU ungate
  94:PartA.c       ****   * clock , SCU deassert reset ) and StartPrescaler ( GIDLC . SPRB ) */
  95:PartA.c       ****   XMC_CCU4_Init( CCU40 , XMC_CCU4_SLICE_MCMS_ACTION_TRANSFER_PR_CR ) ;
 902              		.loc 4 95 3
 903 0024 0021     		movs	r1, #0
 904 0026 2D48     		ldr	r0, .L33+16
 905 0028 FFF7FEFF 		bl	XMC_CCU4_Init
  96:PartA.c       ****   XMC_CCU4_SLICE_CompareInit ( CCU40_CC40 , & CCU_compare_config ) ;
 906              		.loc 4 96 3
 907 002c 2C49     		ldr	r1, .L33+20
 908 002e 2D48     		ldr	r0, .L33+24
 909 0030 FFF7FEFF 		bl	XMC_CCU4_SLICE_CompareInit
  97:PartA.c       ****   XMC_CCU4_SLICE_SetTimerPeriodMatch ( CCU40_CC40 , 0x2DC7 ) ;//1719 as 0x
 910              		.loc 4 97 3
 911 0034 42F6C751 		movw	r1, #11719
 912 0038 2A48     		ldr	r0, .L33+24
 913 003a FFF7FEFF 		bl	XMC_CCU4_SLICE_SetTimerPeriodMatch
  98:PartA.c       ****   XMC_CCU4_EnableShadowTransfer ( CCU40 , XMC_CCU4_SHADOW_TRANSFER_SLICE_0 ) ;
 914              		.loc 4 98 3
 915 003e 0121     		movs	r1, #1
 916 0040 2648     		ldr	r0, .L33+16
 917 0042 FFF7FEFF 		bl	XMC_CCU4_EnableShadowTransfer
  99:PartA.c       ****   /* Map IRQ to NVIC IRQ input , enable IRQ in CCU4 */
 100:PartA.c       ****   XMC_CCU4_SLICE_SetInterruptNode( CCU40_CC40 ,\
 918              		.loc 4 100 3
 919 0046 0022     		movs	r2, #0
 920 0048 0021     		movs	r1, #0
 921 004a 2648     		ldr	r0, .L33+24
 922 004c FFF7FEFF 		bl	XMC_CCU4_SLICE_SetInterruptNode
 101:PartA.c       ****       XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH ,\
 102:PartA.c       ****       XMC_CCU4_SLICE_SR_ID_0 ) ;
 103:PartA.c       ****   XMC_CCU4_SLICE_EnableEvent( CCU40_CC40 ,\
 923              		.loc 4 103 3
 924 0050 0021     		movs	r1, #0
 925 0052 2448     		ldr	r0, .L33+24
 926 0054 FFF7FEFF 		bl	XMC_CCU4_SLICE_EnableEvent
 104:PartA.c       ****       XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH ) ;
 105:PartA.c       ****   /* Enable IRQ input in NVIC ( IRQ number from XMC4500 . h ) */
 106:PartA.c       ****   NVIC_EnableIRQ( CCU40_0_IRQn ) ;
 927              		.loc 4 106 3
 928 0058 2C20     		movs	r0, #44
 929 005a FFF7FEFF 		bl	__NVIC_EnableIRQ
 107:PartA.c       ****   /* enable clock to slice CC40 */
 108:PartA.c       ****   XMC_CCU4_EnableClock( CCU40 , 0) ;
 930              		.loc 4 108 3
 931 005e 0021     		movs	r1, #0
 932 0060 1E48     		ldr	r0, .L33+16
 933 0062 FFF7FEFF 		bl	XMC_CCU4_EnableClock
 109:PartA.c       ****   /* start timer */
 110:PartA.c       ****   XMC_CCU4_SLICE_StartTimer( CCU40_CC40 ) ;
 934              		.loc 4 110 3
 935 0066 1F48     		ldr	r0, .L33+24
 936 0068 FFF7FEFF 		bl	XMC_CCU4_SLICE_StartTimer
 937              	.L32:
 111:PartA.c       **** 
 112:PartA.c       **** while(1){
 113:PartA.c       **** 
 114:PartA.c       **** 
 115:PartA.c       ****   if(str_counter < str_len){
 938              		.loc 4 115 18
 939 006c 1E4B     		ldr	r3, .L33+28
 940 006e 1A68     		ldr	r2, [r3]
 941 0070 174B     		ldr	r3, .L33+4
 942 0072 1B68     		ldr	r3, [r3]
 943              		.loc 4 115 5
 944 0074 9A42     		cmp	r2, r3
 945 0076 14DA     		bge	.L28
 116:PartA.c       ****     if(output_str[str_counter]=='1'){
 946              		.loc 4 116 18
 947 0078 144B     		ldr	r3, .L33
 948 007a 1B68     		ldr	r3, [r3]
 949 007c 1A4A     		ldr	r2, .L33+28
 950 007e 1268     		ldr	r2, [r2]
 951 0080 1344     		add	r3, r3, r2
 952 0082 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 953              		.loc 4 116 7
 954 0084 312B     		cmp	r3, #49
 955 0086 05D1     		bne	.L29
 117:PartA.c       ****       XMC_GPIO_SetOutputLevel(XMC_GPIO_PORT1, 1, XMC_GPIO_OUTPUT_LEVEL_HIGH);//XMC_GPIO_OUTPUT_LEVE
 956              		.loc 4 117 7
 957 0088 0122     		movs	r2, #1
 958 008a 0121     		movs	r1, #1
 959 008c 1248     		ldr	r0, .L33+12
 960 008e FFF7FEFF 		bl	XMC_GPIO_SetOutputLevel
 961 0092 EBE7     		b	.L32
 962              	.L29:
 118:PartA.c       ****     }else{ 
 119:PartA.c       ****       XMC_GPIO_SetOutputLevel(XMC_GPIO_PORT1, 1, XMC_GPIO_OUTPUT_LEVEL_LOW);//XMC_GPIO_OUTPUT_LEVEL
 963              		.loc 4 119 7
 964 0094 4FF48032 		mov	r2, #65536
 965 0098 0121     		movs	r1, #1
 966 009a 0F48     		ldr	r0, .L33+12
 967 009c FFF7FEFF 		bl	XMC_GPIO_SetOutputLevel
 968 00a0 E4E7     		b	.L32
 969              	.L28:
 120:PartA.c       ****   }
 121:PartA.c       **** 
 122:PartA.c       ****   }else{
 123:PartA.c       **** 
 124:PartA.c       ****     if(str_counter < (str_len+pause_ticks)){
 970              		.loc 4 124 30
 971 00a2 0B4B     		ldr	r3, .L33+4
 972 00a4 1A68     		ldr	r2, [r3]
 973 00a6 114B     		ldr	r3, .L33+32
 974 00a8 1B68     		ldr	r3, [r3]
 975 00aa 1A44     		add	r2, r2, r3
 976              		.loc 4 124 20
 977 00ac 0E4B     		ldr	r3, .L33+28
 978 00ae 1B68     		ldr	r3, [r3]
 979              		.loc 4 124 7
 980 00b0 9A42     		cmp	r2, r3
 981 00b2 06DD     		ble	.L31
 125:PartA.c       ****       XMC_GPIO_SetOutputLevel(XMC_GPIO_PORT1, 1, XMC_GPIO_OUTPUT_LEVEL_LOW);
 982              		.loc 4 125 7
 983 00b4 4FF48032 		mov	r2, #65536
 984 00b8 0121     		movs	r1, #1
 985 00ba 0748     		ldr	r0, .L33+12
 986 00bc FFF7FEFF 		bl	XMC_GPIO_SetOutputLevel
 987 00c0 D4E7     		b	.L32
 988              	.L31:
 126:PartA.c       ****     }else{
 127:PartA.c       ****       str_counter = 0;
 989              		.loc 4 127 19
 990 00c2 094B     		ldr	r3, .L33+28
 991 00c4 0022     		movs	r2, #0
 992 00c6 1A60     		str	r2, [r3]
 115:PartA.c       ****     if(output_str[str_counter]=='1'){
 993              		.loc 4 115 5
 994 00c8 D0E7     		b	.L32
 995              	.L34:
 996 00ca 00BF     		.align	2
 997              	.L33:
 998 00cc 00000000 		.word	output_str
 999 00d0 00000000 		.word	str_len
 1000 00d4 00000000 		.word	LED_config
 1001 00d8 00810248 		.word	1208123648
 1002 00dc 00C00040 		.word	1073790976
 1003 00e0 00000000 		.word	CCU_compare_config
 1004 00e4 00C10040 		.word	1073791232
 1005 00e8 00000000 		.word	str_counter
 1006 00ec 00000000 		.word	pause_ticks
 1007              		.cfi_endproc
 1008              	.LFE185:
 1010              		.section	.text.CCU40_0_IRQHandler,"ax",%progbits
 1011              		.align	1
 1012              		.global	CCU40_0_IRQHandler
 1013              		.syntax unified
 1014              		.thumb
 1015              		.thumb_func
 1017              	CCU40_0_IRQHandler:
 1018              	.LFB186:
 128:PartA.c       ****     }
 129:PartA.c       ****     
 130:PartA.c       ****   }
 131:PartA.c       **** 
 132:PartA.c       **** }
 133:PartA.c       **** 
 134:PartA.c       **** return 0;
 135:PartA.c       **** }
 136:PartA.c       **** 
 137:PartA.c       **** void CCU40_0_IRQHandler ( void ) {
 1019              		.loc 4 137 34
 1020              		.cfi_startproc
 1021              		@ args = 0, pretend = 0, frame = 0
 1022              		@ frame_needed = 1, uses_anonymous_args = 0
 1023              		@ link register save eliminated.
 1024 0000 80B4     		push	{r7}
 1025              	.LCFI60:
 1026              		.cfi_def_cfa_offset 4
 1027              		.cfi_offset 7, -4
 1028 0002 00AF     		add	r7, sp, #0
 1029              	.LCFI61:
 1030              		.cfi_def_cfa_register 7
 138:PartA.c       ****   str_counter++;
 1031              		.loc 4 138 14
 1032 0004 044B     		ldr	r3, .L36
 1033 0006 1B68     		ldr	r3, [r3]
 1034 0008 0133     		adds	r3, r3, #1
 1035 000a 034A     		ldr	r2, .L36
 1036 000c 1360     		str	r3, [r2]
 139:PartA.c       **** 
 140:PartA.c       **** }
 1037              		.loc 4 140 1
 1038 000e 00BF     		nop
 1039 0010 BD46     		mov	sp, r7
 1040              	.LCFI62:
 1041              		.cfi_def_cfa_register 13
 1042              		@ sp needed
 1043 0012 5DF8047B 		ldr	r7, [sp], #4
 1044              	.LCFI63:
 1045              		.cfi_restore 7
 1046              		.cfi_def_cfa_offset 0
 1047 0016 7047     		bx	lr
 1048              	.L37:
 1049              		.align	2
 1050              	.L36:
 1051 0018 00000000 		.word	str_counter
 1052              		.cfi_endproc
 1053              	.LFE186:
 1055              		.text
 1056              	.Letext0:
 1057              		.file 5 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 1058              		.file 6 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/lib/gcc/arm-none-eabi/10.3.1/include/stddef.h"
 1059              		.file 7 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 1060              		.file 8 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Include/XMC4500.
 1061              		.file 9 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_gpio.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 PartA.c
     /tmp/ccEa8TpW.s:19     .text.__NVIC_EnableIRQ:0000000000000000 $t
     /tmp/ccEa8TpW.s:24     .text.__NVIC_EnableIRQ:0000000000000000 __NVIC_EnableIRQ
     /tmp/ccEa8TpW.s:80     .text.__NVIC_EnableIRQ:0000000000000038 $d
     /tmp/ccEa8TpW.s:85     .text.XMC_GPIO_SetOutputLevel:0000000000000000 $t
     /tmp/ccEa8TpW.s:90     .text.XMC_GPIO_SetOutputLevel:0000000000000000 XMC_GPIO_SetOutputLevel
     /tmp/ccEa8TpW.s:137    .text.XMC_CCU4_EnableClock:0000000000000000 $t
     /tmp/ccEa8TpW.s:142    .text.XMC_CCU4_EnableClock:0000000000000000 XMC_CCU4_EnableClock
     /tmp/ccEa8TpW.s:192    .text.XMC_CCU4_SLICE_StartTimer:0000000000000000 $t
     /tmp/ccEa8TpW.s:197    .text.XMC_CCU4_SLICE_StartTimer:0000000000000000 XMC_CCU4_SLICE_StartTimer
     /tmp/ccEa8TpW.s:237    .text.XMC_CCU4_SLICE_SetTimerPeriodMatch:0000000000000000 $t
     /tmp/ccEa8TpW.s:242    .text.XMC_CCU4_SLICE_SetTimerPeriodMatch:0000000000000000 XMC_CCU4_SLICE_SetTimerPeriodMatch
     /tmp/ccEa8TpW.s:285    .text.XMC_CCU4_EnableShadowTransfer:0000000000000000 $t
     /tmp/ccEa8TpW.s:290    .text.XMC_CCU4_EnableShadowTransfer:0000000000000000 XMC_CCU4_EnableShadowTransfer
     /tmp/ccEa8TpW.s:331    .text.XMC_CCU4_SLICE_EnableEvent:0000000000000000 $t
     /tmp/ccEa8TpW.s:336    .text.XMC_CCU4_SLICE_EnableEvent:0000000000000000 XMC_CCU4_SLICE_EnableEvent
     /tmp/ccEa8TpW.s:386    .data:0000000000000000 $d
     /tmp/ccEa8TpW.s:389    .data:0000000000000000 letter
     /tmp/ccEa8TpW.s:392    .rodata:0000000000000000 $d
     /tmp/ccEa8TpW.s:477    .data:000000000000001c morse_code
     /tmp/ccEa8TpW.s:510    .bss:0000000000000000 lookuptable_counter
     /tmp/ccEa8TpW.s:507    .bss:0000000000000000 $d
     /tmp/ccEa8TpW.s:517    .data:0000000000000088 char_len
     /tmp/ccEa8TpW.s:528    .data:000000000000008c user_input
     /tmp/ccEa8TpW.s:539    .data:0000000000000090 output_str
     /tmp/ccEa8TpW.s:546    .bss:0000000000000004 str_len
     /tmp/ccEa8TpW.s:552    .bss:0000000000000008 str_counter
     /tmp/ccEa8TpW.s:559    .data:0000000000000094 pause_ticks
     /tmp/ccEa8TpW.s:562    .text.get_morse:0000000000000000 $t
     /tmp/ccEa8TpW.s:568    .text.get_morse:0000000000000000 get_morse
     /tmp/ccEa8TpW.s:646    .text.get_morse:000000000000004c $d
     /tmp/ccEa8TpW.s:654    .text.str_concat:0000000000000000 $t
     /tmp/ccEa8TpW.s:660    .text.str_concat:0000000000000000 str_concat
     /tmp/ccEa8TpW.s:724    .text.creat_morse_code:0000000000000000 $t
     /tmp/ccEa8TpW.s:730    .text.creat_morse_code:0000000000000000 creat_morse_code
     /tmp/ccEa8TpW.s:834    .text.creat_morse_code:000000000000007c $d
     /tmp/ccEa8TpW.s:845    .rodata:0000000000000124 LED_config
     /tmp/ccEa8TpW.s:856    .data:0000000000000098 CCU_compare_config
     /tmp/ccEa8TpW.s:865    .text.main:0000000000000000 $t
     /tmp/ccEa8TpW.s:871    .text.main:0000000000000000 main
     /tmp/ccEa8TpW.s:998    .text.main:00000000000000cc $d
     /tmp/ccEa8TpW.s:1011   .text.CCU40_0_IRQHandler:0000000000000000 $t
     /tmp/ccEa8TpW.s:1017   .text.CCU40_0_IRQHandler:0000000000000000 CCU40_0_IRQHandler
     /tmp/ccEa8TpW.s:1051   .text.CCU40_0_IRQHandler:0000000000000018 $d
                           .group:0000000000000000 wm4.0.467689a90594456bf46c01d2d8793c7f
                           .group:0000000000000000 wm4._newlib_version.h.4.bfdf54b0af045d4a71376ae00f63a22c
                           .group:0000000000000000 wm4.newlib.h.18.1c9fedb6b3cd797cff253cc0fd593ef2
                           .group:0000000000000000 wm4.ieeefp.h.77.c88535c35f465c05b101960cf0179075
                           .group:0000000000000000 wm4.features.h.22.026edb2397769f4ae13f35900dbdb560
                           .group:0000000000000000 wm4.config.h.224.c701144a7b0518c6ee9b9b5465b79f81
                           .group:0000000000000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:0000000000000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:0000000000000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:0000000000000000 wm4.stddef.h.181.c3f52a3b0f4c288bddb5dda1562858e2
                           .group:0000000000000000 wm4.cdefs.h.49.a54b2d5c07711bc7320a3fea9f12cb56
                           .group:0000000000000000 wm4.stddef.h.39.c161261b198ee3a963897077fd6fa59f
                           .group:0000000000000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:0000000000000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:0000000000000000 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009
                           .group:0000000000000000 wm4._types.h.127.34941de1b2539d59d5cac00e0dd27a45
                           .group:0000000000000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:0000000000000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:0000000000000000 wm4.reent.h.77.dcd6129ff07fe81bd5636db29abe53b2
                           .group:0000000000000000 wm4.types.h.40.8b6acba56cefbb11746718204edc8f5e
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891
                           .group:0000000000000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:0000000000000000 wm4._timeval.h.32.bec3221fa7a9bb0bdde696c9c57e47d2
                           .group:0000000000000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:0000000000000000 wm4.select.h.19.40cd3f2bfc456b193b790c2754690ebf
                           .group:0000000000000000 wm4.types.h.51.5571ec98f267d17d3c670b7a3ba33afa
                           .group:0000000000000000 wm4.sched.h.22.c60982713a5c428609783c78f9c78d95
                           .group:0000000000000000 wm4._pthreadtypes.h.36.fcee9961c35163dde6267ef772ad1972
                           .group:0000000000000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:0000000000000000 wm4.stdio.h.81.932d0c162786b883f622b8d05c120c78
                           .group:0000000000000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:0000000000000000 wm4.stddef.h.155.ba788add86a0e365f264484f110c3c29
                           .group:0000000000000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:0000000000000000 wm4.stdlib.h.56.f4862cfbf4363a1db01842d5bdf72c18
                           .group:0000000000000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd
                           .group:0000000000000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:0000000000000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:0000000000000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:0000000000000000 wm4.xmc_device.h.61.ba2d082e12f51240746cffdd60d42b81
                           .group:0000000000000000 wm4.XMC4500.h.55.9aa45b9b5790506b2dcb963e4e7adeaf
                           .group:0000000000000000 wm4.core_cm4.h.32.6c6eb1c8daeca23ce7ba79c8e8120d52
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.91b63349961c35637933e4fba51b867b
                           .group:0000000000000000 wm4.core_cm4.h.172.fdd5a388a160bb6ff767b7d7ee212268
                           .group:0000000000000000 wm4.system_XMC4500.h.42.99124977c10ca8844a71949adbeabd70
                           .group:0000000000000000 wm4.XMC4500.h.208.b340195df97f067735c4c769ba59985a
                           .group:0000000000000000 wm4.xmc_device.h.1460.8860499b404961ffcfbb8d1fefcb2146
                           .group:0000000000000000 wm4.xmc_common.h.92.3f4336a80569affab05a81145b87c2fc
                           .group:0000000000000000 wm4.xmc_gpio.h.97.fa6a2e1be6030a75d960293cc3bbbd6b
                           .group:0000000000000000 wm4.xmc4_gpio_map.h.74.66e9110cf801b78826ef5354da51c32f
                           .group:0000000000000000 wm4.xmc4_gpio.h.79.ce6c49508b5a7769c66e7e3c21dcdfe4
                           .group:0000000000000000 wm4.xmc4_ccu4_map.h.49.1497e92389e2afa9494fb5724785fee9

UNDEFINED SYMBOLS
strlen
malloc
strcpy
strcat
XMC_GPIO_Init
XMC_CCU4_Init
XMC_CCU4_SLICE_CompareInit
XMC_CCU4_SLICE_SetInterruptNode
