{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552607069609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552607069622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 18:44:29 2019 " "Processing started: Thu Mar 14 18:44:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552607069622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552607069622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARMv4_ALU -c ARMv4_ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARMv4_ALU -c ARMv4_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552607069622 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552607070340 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552607070341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "armv4_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file armv4_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ARMv4_ALU-behav " "Found design unit 1: ARMv4_ALU-behav" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552607080931 ""} { "Info" "ISGN_ENTITY_NAME" "1 ARMv4_ALU " "Found entity 1: ARMv4_ALU" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552607080931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552607080931 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARMv4_ALU " "Elaborating entity \"ARMv4_ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552607080990 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[0\] " "Inserted always-enabled tri-state buffer between \"F\[0\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[1\] " "Inserted always-enabled tri-state buffer between \"F\[1\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[2\] " "Inserted always-enabled tri-state buffer between \"F\[2\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[3\] " "Inserted always-enabled tri-state buffer between \"F\[3\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[4\] " "Inserted always-enabled tri-state buffer between \"F\[4\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[5\] " "Inserted always-enabled tri-state buffer between \"F\[5\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[6\] " "Inserted always-enabled tri-state buffer between \"F\[6\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[7\] " "Inserted always-enabled tri-state buffer between \"F\[7\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[8\] " "Inserted always-enabled tri-state buffer between \"F\[8\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[9\] " "Inserted always-enabled tri-state buffer between \"F\[9\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[10\] " "Inserted always-enabled tri-state buffer between \"F\[10\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[11\] " "Inserted always-enabled tri-state buffer between \"F\[11\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[12\] " "Inserted always-enabled tri-state buffer between \"F\[12\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[13\] " "Inserted always-enabled tri-state buffer between \"F\[13\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[14\] " "Inserted always-enabled tri-state buffer between \"F\[14\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[15\] " "Inserted always-enabled tri-state buffer between \"F\[15\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[16\] " "Inserted always-enabled tri-state buffer between \"F\[16\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[17\] " "Inserted always-enabled tri-state buffer between \"F\[17\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[18\] " "Inserted always-enabled tri-state buffer between \"F\[18\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[19\] " "Inserted always-enabled tri-state buffer between \"F\[19\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[20\] " "Inserted always-enabled tri-state buffer between \"F\[20\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[21\] " "Inserted always-enabled tri-state buffer between \"F\[21\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[22\] " "Inserted always-enabled tri-state buffer between \"F\[22\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[23\] " "Inserted always-enabled tri-state buffer between \"F\[23\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[24\] " "Inserted always-enabled tri-state buffer between \"F\[24\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[25\] " "Inserted always-enabled tri-state buffer between \"F\[25\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[26\] " "Inserted always-enabled tri-state buffer between \"F\[26\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[27\] " "Inserted always-enabled tri-state buffer between \"F\[27\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[28\] " "Inserted always-enabled tri-state buffer between \"F\[28\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[29\] " "Inserted always-enabled tri-state buffer between \"F\[29\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[30\] " "Inserted always-enabled tri-state buffer between \"F\[30\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[31\] " "Inserted always-enabled tri-state buffer between \"F\[31\]\" and its non-tri-state driver." {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552607081802 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1552607081802 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "F\[31\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"F\[31\]\" is moved to its source" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1552607081804 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1552607081804 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "F\[0\]~synth " "Node \"F\[0\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[1\]~synth " "Node \"F\[1\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[2\]~synth " "Node \"F\[2\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[3\]~synth " "Node \"F\[3\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[4\]~synth " "Node \"F\[4\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[5\]~synth " "Node \"F\[5\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[6\]~synth " "Node \"F\[6\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[7\]~synth " "Node \"F\[7\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[8\]~synth " "Node \"F\[8\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[9\]~synth " "Node \"F\[9\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[10\]~synth " "Node \"F\[10\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[11\]~synth " "Node \"F\[11\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[12\]~synth " "Node \"F\[12\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[13\]~synth " "Node \"F\[13\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[14\]~synth " "Node \"F\[14\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[15\]~synth " "Node \"F\[15\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[16\]~synth " "Node \"F\[16\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[17\]~synth " "Node \"F\[17\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[18\]~synth " "Node \"F\[18\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[19\]~synth " "Node \"F\[19\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[20\]~synth " "Node \"F\[20\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[21\]~synth " "Node \"F\[21\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[22\]~synth " "Node \"F\[22\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[23\]~synth " "Node \"F\[23\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[24\]~synth " "Node \"F\[24\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[25\]~synth " "Node \"F\[25\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[26\]~synth " "Node \"F\[26\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[27\]~synth " "Node \"F\[27\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[28\]~synth " "Node \"F\[28\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[29\]~synth " "Node \"F\[29\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[30\]~synth " "Node \"F\[30\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "F\[31\]~synth " "Node \"F\[31\]~synth\"" {  } { { "ARMv4_ALU.vhd" "" { Text "C:/School/CE1921/ARMv4_ALU.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552607081869 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1552607081869 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1552607081941 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1552607082629 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552607082629 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "314 " "Implemented 314 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1552607082772 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1552607082772 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1552607082772 ""} { "Info" "ICUT_CUT_TM_LCELLS" "211 " "Implemented 211 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1552607082772 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1552607082772 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552607082787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 18:44:42 2019 " "Processing ended: Thu Mar 14 18:44:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552607082787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552607082787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552607082787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552607082787 ""}
