
250805_01_mini_prj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c370  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000030c  0800c510  0800c510  0000d510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c81c  0800c81c  0000e308  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c81c  0800c81c  0000d81c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c824  0800c824  0000e308  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c824  0800c824  0000d824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c828  0800c828  0000d828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000308  20000000  0800c82c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004f94  20000308  0800cb34  0000e308  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000529c  0800cb34  0000f29c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e308  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fbc3  00000000  00000000  0000e338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000420c  00000000  00000000  0002defb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b18  00000000  00000000  00032108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001550  00000000  00000000  00033c20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001aabd  00000000  00000000  00035170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001fc45  00000000  00000000  0004fc2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000aa052  00000000  00000000  0006f872  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001198c4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007e8c  00000000  00000000  00119908  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00121794  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000308 	.word	0x20000308
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c4f8 	.word	0x0800c4f8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000030c 	.word	0x2000030c
 80001dc:	0800c4f8 	.word	0x0800c4f8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <tone>:
#include "buzzer.h"

// Æ¯Á¤ ÁÖÆÄ¼ö(freq)ÀÇ ¼Ò¸®¸¦ duration_ms ¹Ð¸®ÃÊ µ¿¾È PWMÀ¸·Î ¹ß»ý½ÃÅ°´Â ÇÔ¼ö
void tone(TIM_HandleTypeDef* htim, uint32_t channel, uint32_t freq, uint32_t duration_ms) {
 80005bc:	b580      	push	{r7, lr}
 80005be:	b088      	sub	sp, #32
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	60f8      	str	r0, [r7, #12]
 80005c4:	60b9      	str	r1, [r7, #8]
 80005c6:	607a      	str	r2, [r7, #4]
 80005c8:	603b      	str	r3, [r7, #0]

    // °í¼Ó Å¸ÀÌ¸Ó(TIM1 ¶Ç´Â TIM8)´Â APB2 ¹ö½º¿¡ ¿¬°áµÇ¾î ÀÖÀ½
#ifdef TIM8
    if (htim->Instance == TIM1 || htim->Instance == TIM8)
#else
    if (htim->Instance == TIM1)
 80005ca:	68fb      	ldr	r3, [r7, #12]
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	4a38      	ldr	r2, [pc, #224]	@ (80006b0 <tone+0xf4>)
 80005d0:	4293      	cmp	r3, r2
 80005d2:	d103      	bne.n	80005dc <tone+0x20>
#endif
    {
        timer_clk = HAL_RCC_GetPCLK2Freq();  // APB2 Å¬·° ÁÖÆÄ¼ö¸¦ °¡Á®¿È
 80005d4:	f005 ff6c 	bl	80064b0 <HAL_RCC_GetPCLK2Freq>
 80005d8:	61f8      	str	r0, [r7, #28]
 80005da:	e00b      	b.n	80005f4 <tone+0x38>
    } else {
        // ±× ¿Ü ´ëºÎºÐÀÇ Å¸ÀÌ¸Ó´Â APB1 ¹ö½º¿¡ ¿¬°áµÊ
        timer_clk = HAL_RCC_GetPCLK1Freq();  // APB1 Å¬·° ÁÖÆÄ¼ö °¡Á®¿È
 80005dc:	f005 ff54 	bl	8006488 <HAL_RCC_GetPCLK1Freq>
 80005e0:	61f8      	str	r0, [r7, #28]

        // APB1 ÇÁ¸®½ºÄÉÀÏ·¯°¡ 1ÀÌ ¾Æ´Ï¸é, ½ÇÁ¦ Å¸ÀÌ¸Ó Å¬·°Àº 2¹è°¡ µÊ (RM ¹®¼­ Âü°í)
        if ((RCC->CFGR & RCC_CFGR_PPRE1) != RCC_CFGR_PPRE1_DIV1) {
 80005e2:	4b34      	ldr	r3, [pc, #208]	@ (80006b4 <tone+0xf8>)
 80005e4:	689b      	ldr	r3, [r3, #8]
 80005e6:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d002      	beq.n	80005f4 <tone+0x38>
            timer_clk *= 2;
 80005ee:	69fb      	ldr	r3, [r7, #28]
 80005f0:	005b      	lsls	r3, r3, #1
 80005f2:	61fb      	str	r3, [r7, #28]
        }
    }

    // ARR °ªÀ» °íÁ¤ÇÏ°í Prescaler¸¦ °è»êÇÏ´Â ¹æ½Ä
    // -> ARRÀÌ °íÁ¤µÇ¾î ÀÖÀ¸¹Ç·Î PWMÀÇ duty Á¶ÀýÀÌ ´Ü¼øÇØÁü
    uint32_t arr = 1000;  // Auto-Reload Register (PWM ÁÖ±â Á¶Àý¿ë) °ª °íÁ¤
 80005f4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80005f8:	61bb      	str	r3, [r7, #24]
    uint32_t prescaler = (timer_clk / (arr * freq)) - 1;  // ÇÁ¸®½ºÄÉÀÏ·¯ °è»ê
 80005fa:	69bb      	ldr	r3, [r7, #24]
 80005fc:	687a      	ldr	r2, [r7, #4]
 80005fe:	fb02 f303 	mul.w	r3, r2, r3
 8000602:	69fa      	ldr	r2, [r7, #28]
 8000604:	fbb2 f3f3 	udiv	r3, r2, r3
 8000608:	3b01      	subs	r3, #1
 800060a:	617b      	str	r3, [r7, #20]

    // Å¸ÀÌ¸Ó ·¹Áö½ºÅÍ¿¡ °è»êµÈ °ªÀ» Á÷Á¢ ¼³Á¤
    htim->Instance->PSC = prescaler;  // ÇÁ¸®½ºÄÉÀÏ·¯ ¼³Á¤: Å¸ÀÌ¸Ó Å¬·° ¼Óµµ ÁÙÀÓ
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	697a      	ldr	r2, [r7, #20]
 8000612:	629a      	str	r2, [r3, #40]	@ 0x28
    htim->Instance->ARR = arr;        // PWM ÁÖ±â ¼³Á¤: ÇÏ³ªÀÇ PWM »çÀÌÅ¬ ±æÀÌ
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	69ba      	ldr	r2, [r7, #24]
 800061a:	62da      	str	r2, [r3, #44]	@ 0x2c

    // °¢ Ã¤³Î¿¡ ÇØ´çÇÏ´Â CCR(Compare/Capture Register)¿¡ µàÆ¼ ¼³Á¤ (¿©±â¼± 50%)
    switch (channel) {
 800061c:	68bb      	ldr	r3, [r7, #8]
 800061e:	2b0c      	cmp	r3, #12
 8000620:	d834      	bhi.n	800068c <tone+0xd0>
 8000622:	a201      	add	r2, pc, #4	@ (adr r2, 8000628 <tone+0x6c>)
 8000624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000628:	0800065d 	.word	0x0800065d
 800062c:	0800068d 	.word	0x0800068d
 8000630:	0800068d 	.word	0x0800068d
 8000634:	0800068d 	.word	0x0800068d
 8000638:	08000669 	.word	0x08000669
 800063c:	0800068d 	.word	0x0800068d
 8000640:	0800068d 	.word	0x0800068d
 8000644:	0800068d 	.word	0x0800068d
 8000648:	08000675 	.word	0x08000675
 800064c:	0800068d 	.word	0x0800068d
 8000650:	0800068d 	.word	0x0800068d
 8000654:	0800068d 	.word	0x0800068d
 8000658:	08000681 	.word	0x08000681
        case TIM_CHANNEL_1: htim->Instance->CCR1 = arr / 2; break;  // duty 50%
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	69ba      	ldr	r2, [r7, #24]
 8000662:	0852      	lsrs	r2, r2, #1
 8000664:	635a      	str	r2, [r3, #52]	@ 0x34
 8000666:	e011      	b.n	800068c <tone+0xd0>
        case TIM_CHANNEL_2: htim->Instance->CCR2 = arr / 2; break;
 8000668:	68fb      	ldr	r3, [r7, #12]
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	69ba      	ldr	r2, [r7, #24]
 800066e:	0852      	lsrs	r2, r2, #1
 8000670:	639a      	str	r2, [r3, #56]	@ 0x38
 8000672:	e00b      	b.n	800068c <tone+0xd0>
        case TIM_CHANNEL_3: htim->Instance->CCR3 = arr / 2; break;
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	69ba      	ldr	r2, [r7, #24]
 800067a:	0852      	lsrs	r2, r2, #1
 800067c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800067e:	e005      	b.n	800068c <tone+0xd0>
        case TIM_CHANNEL_4: htim->Instance->CCR4 = arr / 2; break;
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	69ba      	ldr	r2, [r7, #24]
 8000686:	0852      	lsrs	r2, r2, #1
 8000688:	641a      	str	r2, [r3, #64]	@ 0x40
 800068a:	bf00      	nop
    }

    // PWM Ãâ·Â ½ÃÀÛ
    HAL_TIM_PWM_Start(htim, channel);
 800068c:	68b9      	ldr	r1, [r7, #8]
 800068e:	68f8      	ldr	r0, [r7, #12]
 8000690:	f006 f860 	bl	8006754 <HAL_TIM_PWM_Start>

    // duration_ms°¡ 0º¸´Ù Å©¸é ÇØ´ç ½Ã°£¸¸Å­ µô·¹ÀÌ ÈÄ PWMÀ» ¸ØÃã
    if (duration_ms > 0) {
 8000694:	683b      	ldr	r3, [r7, #0]
 8000696:	2b00      	cmp	r3, #0
 8000698:	d006      	beq.n	80006a8 <tone+0xec>
        HAL_Delay(duration_ms);               // ¼Ò¸® Áö¼Ó ½Ã°£¸¸Å­ ±â´Ù¸²
 800069a:	6838      	ldr	r0, [r7, #0]
 800069c:	f003 fea6 	bl	80043ec <HAL_Delay>
        HAL_TIM_PWM_Stop(htim, channel);      // PWM ¸ØÃã ¡æ ¼Ò¸® ²¨Áü
 80006a0:	68b9      	ldr	r1, [r7, #8]
 80006a2:	68f8      	ldr	r0, [r7, #12]
 80006a4:	f006 f906 	bl	80068b4 <HAL_TIM_PWM_Stop>
    }
}
 80006a8:	bf00      	nop
 80006aa:	3720      	adds	r7, #32
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	40010000 	.word	0x40010000
 80006b4:	40023800 	.word	0x40023800

080006b8 <noTone>:

// ¼Ò¸®¸¦ ¸ØÃß´Â ÇÔ¼ö (PWM Stop)
void noTone(TIM_HandleTypeDef* htim, uint32_t channel) {
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
 80006c0:	6039      	str	r1, [r7, #0]
    HAL_TIM_PWM_Stop(htim, channel);  // PWM Á¤Áö ¡æ ºÎÀú¿¡¼­ ¼Ò¸® ¾È³²
 80006c2:	6839      	ldr	r1, [r7, #0]
 80006c4:	6878      	ldr	r0, [r7, #4]
 80006c6:	f006 f8f5 	bl	80068b4 <HAL_TIM_PWM_Stop>
}
 80006ca:	bf00      	nop
 80006cc:	3708      	adds	r7, #8
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}

080006d2 <buzzer_init>:

void buzzer_init(Buzzer_HandleTypeDef* hbuzzer,
                 TIM_HandleTypeDef* htim,
                 uint32_t channel,
                 GPIO_TypeDef* gpio_port,
                 uint16_t gpio_pin) {
 80006d2:	b480      	push	{r7}
 80006d4:	b085      	sub	sp, #20
 80006d6:	af00      	add	r7, sp, #0
 80006d8:	60f8      	str	r0, [r7, #12]
 80006da:	60b9      	str	r1, [r7, #8]
 80006dc:	607a      	str	r2, [r7, #4]
 80006de:	603b      	str	r3, [r7, #0]
    hbuzzer->htim = htim;
 80006e0:	68fb      	ldr	r3, [r7, #12]
 80006e2:	68ba      	ldr	r2, [r7, #8]
 80006e4:	601a      	str	r2, [r3, #0]
    hbuzzer->channel = channel;
 80006e6:	68fb      	ldr	r3, [r7, #12]
 80006e8:	687a      	ldr	r2, [r7, #4]
 80006ea:	605a      	str	r2, [r3, #4]
    hbuzzer->gpio_port = gpio_port;
 80006ec:	68fb      	ldr	r3, [r7, #12]
 80006ee:	683a      	ldr	r2, [r7, #0]
 80006f0:	609a      	str	r2, [r3, #8]
    hbuzzer->gpio_pin = gpio_pin;
 80006f2:	68fb      	ldr	r3, [r7, #12]
 80006f4:	8b3a      	ldrh	r2, [r7, #24]
 80006f6:	819a      	strh	r2, [r3, #12]
}
 80006f8:	bf00      	nop
 80006fa:	3714      	adds	r7, #20
 80006fc:	46bd      	mov	sp, r7
 80006fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000702:	4770      	bx	lr

08000704 <buzzer_tone>:

void buzzer_tone(Buzzer_HandleTypeDef* hbuzzer, uint32_t freq, uint32_t duration_ms) {
 8000704:	b580      	push	{r7, lr}
 8000706:	b084      	sub	sp, #16
 8000708:	af00      	add	r7, sp, #0
 800070a:	60f8      	str	r0, [r7, #12]
 800070c:	60b9      	str	r1, [r7, #8]
 800070e:	607a      	str	r2, [r7, #4]
    tone(hbuzzer->htim, hbuzzer->channel, freq, duration_ms);
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	6818      	ldr	r0, [r3, #0]
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	6859      	ldr	r1, [r3, #4]
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	68ba      	ldr	r2, [r7, #8]
 800071c:	f7ff ff4e 	bl	80005bc <tone>
}
 8000720:	bf00      	nop
 8000722:	3710      	adds	r7, #16
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}

08000728 <buzzer_noTone>:

void buzzer_noTone(Buzzer_HandleTypeDef* hbuzzer) {
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
    noTone(hbuzzer->htim, hbuzzer->channel);
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	681a      	ldr	r2, [r3, #0]
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	685b      	ldr	r3, [r3, #4]
 8000738:	4619      	mov	r1, r3
 800073a:	4610      	mov	r0, r2
 800073c:	f7ff ffbc 	bl	80006b8 <noTone>
}
 8000740:	bf00      	nop
 8000742:	3708      	adds	r7, #8
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}

08000748 <playTankBGM>:
    300, 300, 600, 200,
    600, 200, 600, 400
};


void playTankBGM(Buzzer_HandleTypeDef* hbuzzer, uint8_t delay) {
 8000748:	b580      	push	{r7, lr}
 800074a:	b084      	sub	sp, #16
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
 8000750:	460b      	mov	r3, r1
 8000752:	70fb      	strb	r3, [r7, #3]
    int length = sizeof(tank_melody) / sizeof(tank_melody[0]);
 8000754:	2330      	movs	r3, #48	@ 0x30
 8000756:	60bb      	str	r3, [r7, #8]

    for (int i = 0; i < length; i++) {
 8000758:	2300      	movs	r3, #0
 800075a:	60fb      	str	r3, [r7, #12]
 800075c:	e01d      	b.n	800079a <playTankBGM+0x52>
        if (tank_melody[i] == 0) {
 800075e:	4a13      	ldr	r2, [pc, #76]	@ (80007ac <playTankBGM+0x64>)
 8000760:	68fb      	ldr	r3, [r7, #12]
 8000762:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000766:	2b00      	cmp	r3, #0
 8000768:	d103      	bne.n	8000772 <playTankBGM+0x2a>
            buzzer_noTone(hbuzzer);
 800076a:	6878      	ldr	r0, [r7, #4]
 800076c:	f7ff ffdc 	bl	8000728 <buzzer_noTone>
 8000770:	e00c      	b.n	800078c <playTankBGM+0x44>
        } else {
            buzzer_tone(hbuzzer, tank_melody[i], tank_noteDurations[i]);
 8000772:	4a0e      	ldr	r2, [pc, #56]	@ (80007ac <playTankBGM+0x64>)
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800077a:	4619      	mov	r1, r3
 800077c:	4a0c      	ldr	r2, [pc, #48]	@ (80007b0 <playTankBGM+0x68>)
 800077e:	68fb      	ldr	r3, [r7, #12]
 8000780:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000784:	461a      	mov	r2, r3
 8000786:	6878      	ldr	r0, [r7, #4]
 8000788:	f7ff ffbc 	bl	8000704 <buzzer_tone>
        }
        HAL_Delay(delay);
 800078c:	78fb      	ldrb	r3, [r7, #3]
 800078e:	4618      	mov	r0, r3
 8000790:	f003 fe2c 	bl	80043ec <HAL_Delay>
    for (int i = 0; i < length; i++) {
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	3301      	adds	r3, #1
 8000798:	60fb      	str	r3, [r7, #12]
 800079a:	68fa      	ldr	r2, [r7, #12]
 800079c:	68bb      	ldr	r3, [r7, #8]
 800079e:	429a      	cmp	r2, r3
 80007a0:	dbdd      	blt.n	800075e <playTankBGM+0x16>
    }
}
 80007a2:	bf00      	nop
 80007a4:	bf00      	nop
 80007a6:	3710      	adds	r7, #16
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	20000000 	.word	0x20000000
 80007b0:	200000c0 	.word	0x200000c0

080007b4 <playMainTheme>:
        }
        HAL_Delay(delay);  // ¸®µë »ì¸®±â¿ë µô·¹ÀÌ
    }
}

void playMainTheme(Buzzer_HandleTypeDef* hbuzzer, uint8_t delay) {
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b084      	sub	sp, #16
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
 80007bc:	460b      	mov	r3, r1
 80007be:	70fb      	strb	r3, [r7, #3]
    int length = sizeof(main_melody) / sizeof(main_melody[0]);
 80007c0:	2320      	movs	r3, #32
 80007c2:	60bb      	str	r3, [r7, #8]

    for (int i = 0; i < length; i++) {
 80007c4:	2300      	movs	r3, #0
 80007c6:	60fb      	str	r3, [r7, #12]
 80007c8:	e01d      	b.n	8000806 <playMainTheme+0x52>
        if (main_melody[i] == 0) {
 80007ca:	4a13      	ldr	r2, [pc, #76]	@ (8000818 <playMainTheme+0x64>)
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d103      	bne.n	80007de <playMainTheme+0x2a>
            buzzer_noTone(hbuzzer);
 80007d6:	6878      	ldr	r0, [r7, #4]
 80007d8:	f7ff ffa6 	bl	8000728 <buzzer_noTone>
 80007dc:	e00c      	b.n	80007f8 <playMainTheme+0x44>
        } else {
            buzzer_tone(hbuzzer, main_melody[i], main_noteDurations[i]);
 80007de:	4a0e      	ldr	r2, [pc, #56]	@ (8000818 <playMainTheme+0x64>)
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007e6:	4619      	mov	r1, r3
 80007e8:	4a0c      	ldr	r2, [pc, #48]	@ (800081c <playMainTheme+0x68>)
 80007ea:	68fb      	ldr	r3, [r7, #12]
 80007ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007f0:	461a      	mov	r2, r3
 80007f2:	6878      	ldr	r0, [r7, #4]
 80007f4:	f7ff ff86 	bl	8000704 <buzzer_tone>
        }
        HAL_Delay(delay);  // ¾à°£ÀÇ ¿©¹é
 80007f8:	78fb      	ldrb	r3, [r7, #3]
 80007fa:	4618      	mov	r0, r3
 80007fc:	f003 fdf6 	bl	80043ec <HAL_Delay>
    for (int i = 0; i < length; i++) {
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	3301      	adds	r3, #1
 8000804:	60fb      	str	r3, [r7, #12]
 8000806:	68fa      	ldr	r2, [r7, #12]
 8000808:	68bb      	ldr	r3, [r7, #8]
 800080a:	429a      	cmp	r2, r3
 800080c:	dbdd      	blt.n	80007ca <playMainTheme+0x16>
    }
}
 800080e:	bf00      	nop
 8000810:	bf00      	nop
 8000812:	3710      	adds	r7, #16
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	20000180 	.word	0x20000180
 800081c:	20000200 	.word	0x20000200

08000820 <read_adc_polling>:
#include "stm32f4xx_hal_adc.h"  // Rank ï¿½ï¿½ï¿½ï¿½ ï¿½ï¿½ï¿½ï¿½
#endif


// ï¿½ï¿½ï¿½Î¿ï¿½ï¿½ï¿½ï¿½ï¿½ ï¿½ï¿½ï¿½ï¿½Ï´ï¿½ ADC polling ï¿½Ô¼ï¿½
static uint16_t read_adc_polling(ADC_HandleTypeDef* hadc, uint32_t channel, uint16_t timeout) {
 8000820:	b580      	push	{r7, lr}
 8000822:	b08a      	sub	sp, #40	@ 0x28
 8000824:	af00      	add	r7, sp, #0
 8000826:	60f8      	str	r0, [r7, #12]
 8000828:	60b9      	str	r1, [r7, #8]
 800082a:	4613      	mov	r3, r2
 800082c:	80fb      	strh	r3, [r7, #6]
	ADC_ChannelConfTypeDef sConfig = {0};                 // Ã¤ï¿½ï¿½ ï¿½ï¿½ï¿½ï¿½ ï¿½ï¿½ï¿½ï¿½Ã¼ ï¿½Ê±ï¿½È­
 800082e:	f107 0314 	add.w	r3, r7, #20
 8000832:	2200      	movs	r2, #0
 8000834:	601a      	str	r2, [r3, #0]
 8000836:	605a      	str	r2, [r3, #4]
 8000838:	609a      	str	r2, [r3, #8]
 800083a:	60da      	str	r2, [r3, #12]
	sConfig.Channel = channel;                            // ï¿½ï¿½ï¿½ï¿½ ADC Ã¤ï¿½ï¿½ ï¿½ï¿½ï¿½ï¿½
 800083c:	68bb      	ldr	r3, [r7, #8]
 800083e:	617b      	str	r3, [r7, #20]
	sConfig.Rank = 1;                    // ï¿½ï¿½ï¿½ï¿½ ï¿½ï¿½È¯ï¿½ï¿½ï¿½ï¿½ ï¿½ï¿½ï¿½
 8000840:	2301      	movs	r3, #1
 8000842:	61bb      	str	r3, [r7, #24]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;        // ï¿½ï¿½ï¿½Ã¸ï¿½ ï¿½Ã°ï¿½ (Âªï¿½ï¿½)
 8000844:	2300      	movs	r3, #0
 8000846:	61fb      	str	r3, [r7, #28]

	HAL_ADC_ConfigChannel(hadc, &sConfig);                // ï¿½ï¿½ï¿½ï¿½ ï¿½ï¿½ï¿½ï¿½
 8000848:	f107 0314 	add.w	r3, r7, #20
 800084c:	4619      	mov	r1, r3
 800084e:	68f8      	ldr	r0, [r7, #12]
 8000850:	f003 ffb4 	bl	80047bc <HAL_ADC_ConfigChannel>
	HAL_ADC_Start(hadc);                                  // ï¿½ï¿½È¯ ï¿½ï¿½ï¿½ï¿½
 8000854:	68f8      	ldr	r0, [r7, #12]
 8000856:	f003 fe31 	bl	80044bc <HAL_ADC_Start>
	HAL_ADC_PollForConversion(hadc, timeout);             // ï¿½ï¿½È¯ ï¿½Ï·ï¿½ ï¿½ï¿½ï¿½
 800085a:	88fb      	ldrh	r3, [r7, #6]
 800085c:	4619      	mov	r1, r3
 800085e:	68f8      	ldr	r0, [r7, #12]
 8000860:	f003 ff13 	bl	800468a <HAL_ADC_PollForConversion>
	uint16_t val = HAL_ADC_GetValue(hadc);                // ï¿½ï¿½ ï¿½Ð±ï¿½
 8000864:	68f8      	ldr	r0, [r7, #12]
 8000866:	f003 ff9b 	bl	80047a0 <HAL_ADC_GetValue>
 800086a:	4603      	mov	r3, r0
 800086c:	84fb      	strh	r3, [r7, #38]	@ 0x26
	HAL_ADC_Stop(hadc);                                   // ï¿½ï¿½È¯ ï¿½ï¿½ï¿½ï¿½
 800086e:	68f8      	ldr	r0, [r7, #12]
 8000870:	f003 fed8 	bl	8004624 <HAL_ADC_Stop>
	return val;
 8000874:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 8000876:	4618      	mov	r0, r3
 8000878:	3728      	adds	r7, #40	@ 0x28
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}

0800087e <Joystick_Init>:

//ï¿½ï¿½ï¿½Ì½ï¿½Æ½ ï¿½Úµï¿½ ï¿½Ê±ï¿½È­
void Joystick_Init(Joystick_HandleTypeDef* hjs,
									 ADC_HandleTypeDef* hadc_x, uint32_t ch_x,
									 ADC_HandleTypeDef* hadc_y, uint32_t ch_y,
									 GPIO_TypeDef* btn_port, uint16_t btn_pin) {
 800087e:	b480      	push	{r7}
 8000880:	b085      	sub	sp, #20
 8000882:	af00      	add	r7, sp, #0
 8000884:	60f8      	str	r0, [r7, #12]
 8000886:	60b9      	str	r1, [r7, #8]
 8000888:	607a      	str	r2, [r7, #4]
 800088a:	603b      	str	r3, [r7, #0]
										 
	hjs->hadc_x = hadc_x;
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	68ba      	ldr	r2, [r7, #8]
 8000890:	601a      	str	r2, [r3, #0]
	hjs->adc_channel_x = ch_x;
 8000892:	68fb      	ldr	r3, [r7, #12]
 8000894:	687a      	ldr	r2, [r7, #4]
 8000896:	605a      	str	r2, [r3, #4]
	hjs->hadc_y = hadc_y;
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	683a      	ldr	r2, [r7, #0]
 800089c:	609a      	str	r2, [r3, #8]
	hjs->adc_channel_y = ch_y;
 800089e:	68fb      	ldr	r3, [r7, #12]
 80008a0:	69ba      	ldr	r2, [r7, #24]
 80008a2:	60da      	str	r2, [r3, #12]
	hjs->button_gpio_port = btn_port;
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	69fa      	ldr	r2, [r7, #28]
 80008a8:	611a      	str	r2, [r3, #16]
	hjs->button_gpio_pin = btn_pin;
 80008aa:	68fb      	ldr	r3, [r7, #12]
 80008ac:	8c3a      	ldrh	r2, [r7, #32]
 80008ae:	829a      	strh	r2, [r3, #20]

	hjs->x_value = 0;
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	2200      	movs	r2, #0
 80008b4:	82da      	strh	r2, [r3, #22]
	hjs->y_value = 0;
 80008b6:	68fb      	ldr	r3, [r7, #12]
 80008b8:	2200      	movs	r2, #0
 80008ba:	831a      	strh	r2, [r3, #24]
	hjs->button_state = GPIO_PIN_RESET;
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	2200      	movs	r2, #0
 80008c0:	769a      	strb	r2, [r3, #26]
	hjs->last_button_tick = 0;
 80008c2:	68fb      	ldr	r3, [r7, #12]
 80008c4:	2200      	movs	r2, #0
 80008c6:	61da      	str	r2, [r3, #28]
}
 80008c8:	bf00      	nop
 80008ca:	3714      	adds	r7, #20
 80008cc:	46bd      	mov	sp, r7
 80008ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d2:	4770      	bx	lr

080008d4 <Joystick_Read>:

//ï¿½ï¿½ï¿½Ì½ï¿½Æ½ï¿½ï¿½ raw ADCï¿½ï¿½ï¿½ï¿½ ï¿½ï¿½Æ° ï¿½ï¿½ï¿½Â¸ï¿½ polling ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ ï¿½Ð°ï¿½ ï¿½ï¿½ï¿½ï¿½Ã¼ï¿½ï¿½ ï¿½ï¿½È¯
Joystick_Data_t Joystick_Read(Joystick_HandleTypeDef* hjs, uint16_t timeout) {
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b086      	sub	sp, #24
 80008d8:	af00      	add	r7, sp, #0
 80008da:	60f8      	str	r0, [r7, #12]
 80008dc:	60b9      	str	r1, [r7, #8]
 80008de:	4613      	mov	r3, r2
 80008e0:	80fb      	strh	r3, [r7, #6]
	Joystick_Data_t data;
	data.x = read_adc_polling(hjs->hadc_x, hjs->adc_channel_x, timeout);
 80008e2:	68bb      	ldr	r3, [r7, #8]
 80008e4:	6818      	ldr	r0, [r3, #0]
 80008e6:	68bb      	ldr	r3, [r7, #8]
 80008e8:	685b      	ldr	r3, [r3, #4]
 80008ea:	88fa      	ldrh	r2, [r7, #6]
 80008ec:	4619      	mov	r1, r3
 80008ee:	f7ff ff97 	bl	8000820 <read_adc_polling>
 80008f2:	4603      	mov	r3, r0
 80008f4:	823b      	strh	r3, [r7, #16]
	data.y = read_adc_polling(hjs->hadc_y, hjs->adc_channel_y, timeout);
 80008f6:	68bb      	ldr	r3, [r7, #8]
 80008f8:	6898      	ldr	r0, [r3, #8]
 80008fa:	68bb      	ldr	r3, [r7, #8]
 80008fc:	68db      	ldr	r3, [r3, #12]
 80008fe:	88fa      	ldrh	r2, [r7, #6]
 8000900:	4619      	mov	r1, r3
 8000902:	f7ff ff8d 	bl	8000820 <read_adc_polling>
 8000906:	4603      	mov	r3, r0
 8000908:	827b      	strh	r3, [r7, #18]
	//data.button = HAL_GPIO_ReadPin(hjs -> button_gpio_port, hjs -> button_gpio_pin);
	data.button = Joystick_GetButton(hjs, 100);
 800090a:	2164      	movs	r1, #100	@ 0x64
 800090c:	68b8      	ldr	r0, [r7, #8]
 800090e:	f000 f817 	bl	8000940 <Joystick_GetButton>
 8000912:	4603      	mov	r3, r0
 8000914:	753b      	strb	r3, [r7, #20]

	// ï¿½ï¿½ï¿½ï¿½ ï¿½ï¿½ï¿½å°ª ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Æ®
	hjs->x_value = data.x;
 8000916:	8a3a      	ldrh	r2, [r7, #16]
 8000918:	68bb      	ldr	r3, [r7, #8]
 800091a:	82da      	strh	r2, [r3, #22]
	hjs->y_value = data.y;
 800091c:	8a7a      	ldrh	r2, [r7, #18]
 800091e:	68bb      	ldr	r3, [r7, #8]
 8000920:	831a      	strh	r2, [r3, #24]
	hjs->button_state = data.button;
 8000922:	7d3a      	ldrb	r2, [r7, #20]
 8000924:	68bb      	ldr	r3, [r7, #8]
 8000926:	769a      	strb	r2, [r3, #26]

	return data;
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	461a      	mov	r2, r3
 800092c:	f107 0310 	add.w	r3, r7, #16
 8000930:	6818      	ldr	r0, [r3, #0]
 8000932:	6010      	str	r0, [r2, #0]
 8000934:	889b      	ldrh	r3, [r3, #4]
 8000936:	8093      	strh	r3, [r2, #4]
}
 8000938:	68f8      	ldr	r0, [r7, #12]
 800093a:	3718      	adds	r7, #24
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}

08000940 <Joystick_GetButton>:

//ï¿½ï¿½Æ° ï¿½ï¿½ï¿½ï¿½ ï¿½ï¿½È¯ ï¿½Ô¼ï¿½
GPIO_PinState Joystick_GetButton(Joystick_HandleTypeDef* hjs, uint16_t debounce_ms) {
 8000940:	b580      	push	{r7, lr}
 8000942:	b084      	sub	sp, #16
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
 8000948:	460b      	mov	r3, r1
 800094a:	807b      	strh	r3, [r7, #2]
	
	static uint8_t button_press = 0;
	
	// ï¿½ï¿½ï¿½ï¿½ ï¿½ï¿½Æ° ï¿½ï¿½ï¿½ï¿½ ï¿½Ô·ï¿½ ï¿½ï¿½ï¿½Â¸ï¿½ ï¿½ï¿½ï¿½ï¿½ Ç®ï¿½ï¿½ ï¿½ï¿½ï¿½ï¿½ï¿½Ì±ï¿½ ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ LOW
	GPIO_PinState current = HAL_GPIO_ReadPin(hjs->button_gpio_port, hjs->button_gpio_pin);
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	691a      	ldr	r2, [r3, #16]
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	8a9b      	ldrh	r3, [r3, #20]
 8000954:	4619      	mov	r1, r3
 8000956:	4610      	mov	r0, r2
 8000958:	f004 fc56 	bl	8005208 <HAL_GPIO_ReadPin>
 800095c:	4603      	mov	r3, r0
 800095e:	73fb      	strb	r3, [r7, #15]
//	current = HAL_GPIO_ReadPin(hjs->button_gpio_port, hjs->button_gpio_pin);

//	return !current;

	//ï¿½ï¿½Æ° ï¿½Ô·ï¿½ï¿½ï¿½ LOWï¿½ï¿½ ï¿½ï¿½
	if(current == GPIO_PIN_RESET){
 8000960:	7bfb      	ldrb	r3, [r7, #15]
 8000962:	2b00      	cmp	r3, #0
 8000964:	d106      	bne.n	8000974 <Joystick_GetButton+0x34>
		button_press |= 1;
 8000966:	4b0c      	ldr	r3, [pc, #48]	@ (8000998 <Joystick_GetButton+0x58>)
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	f043 0301 	orr.w	r3, r3, #1
 800096e:	b2da      	uxtb	r2, r3
 8000970:	4b09      	ldr	r3, [pc, #36]	@ (8000998 <Joystick_GetButton+0x58>)
 8000972:	701a      	strb	r2, [r3, #0]
	}

	button_press <<= 1;
 8000974:	4b08      	ldr	r3, [pc, #32]	@ (8000998 <Joystick_GetButton+0x58>)
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	005b      	lsls	r3, r3, #1
 800097a:	b2da      	uxtb	r2, r3
 800097c:	4b06      	ldr	r3, [pc, #24]	@ (8000998 <Joystick_GetButton+0x58>)
 800097e:	701a      	strb	r2, [r3, #0]

	return ((button_press == 0x80) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000980:	4b05      	ldr	r3, [pc, #20]	@ (8000998 <Joystick_GetButton+0x58>)
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	2b80      	cmp	r3, #128	@ 0x80
 8000986:	bf0c      	ite	eq
 8000988:	2301      	moveq	r3, #1
 800098a:	2300      	movne	r3, #0
 800098c:	b2db      	uxtb	r3, r3
	}

	// ï¿½ï¿½Ù¿ï¿½ï¿½ï¿½ï¿½ ï¿½ï¿½ï¿½ï¿½ï¿½ ï¿½ï¿½ï¿½ï¿½ ï¿½ï¿½Æ° ï¿½ï¿½ï¿½Â¸ï¿½ ï¿½ï¿½È¯
	return hjs->button_state;
	*/
}
 800098e:	4618      	mov	r0, r3
 8000990:	3710      	adds	r7, #16
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	20000324 	.word	0x20000324

0800099c <Joystick_Track>:


void Joystick_Track(Joystick_Tracker_t* tracker, Joystick_Data_t* data,
                    uint16_t high_th, uint16_t low_th) {
 800099c:	b480      	push	{r7}
 800099e:	b085      	sub	sp, #20
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	60f8      	str	r0, [r7, #12]
 80009a4:	60b9      	str	r1, [r7, #8]
 80009a6:	4611      	mov	r1, r2
 80009a8:	461a      	mov	r2, r3
 80009aa:	460b      	mov	r3, r1
 80009ac:	80fb      	strh	r3, [r7, #6]
 80009ae:	4613      	mov	r3, r2
 80009b0:	80bb      	strh	r3, [r7, #4]
	// Xï¿½ï¿½ ï¿½ï¿½ï¿½ï¿½ï¿½ä¸® ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Æ®
	tracker->x_plus_history <<= 1;
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	005b      	lsls	r3, r3, #1
 80009b8:	b2da      	uxtb	r2, r3
 80009ba:	68fb      	ldr	r3, [r7, #12]
 80009bc:	701a      	strb	r2, [r3, #0]
	tracker->x_minus_history <<= 1;
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	785b      	ldrb	r3, [r3, #1]
 80009c2:	005b      	lsls	r3, r3, #1
 80009c4:	b2da      	uxtb	r2, r3
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	705a      	strb	r2, [r3, #1]

	if (data->x > high_th)
 80009ca:	68bb      	ldr	r3, [r7, #8]
 80009cc:	881b      	ldrh	r3, [r3, #0]
 80009ce:	88fa      	ldrh	r2, [r7, #6]
 80009d0:	429a      	cmp	r2, r3
 80009d2:	d207      	bcs.n	80009e4 <Joystick_Track+0x48>
		tracker->x_plus_history |= 0x01; //ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ ï¿½Ìµï¿½
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	f043 0301 	orr.w	r3, r3, #1
 80009dc:	b2da      	uxtb	r2, r3
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	701a      	strb	r2, [r3, #0]
 80009e2:	e00b      	b.n	80009fc <Joystick_Track+0x60>
	else if (data->x < low_th)
 80009e4:	68bb      	ldr	r3, [r7, #8]
 80009e6:	881b      	ldrh	r3, [r3, #0]
 80009e8:	88ba      	ldrh	r2, [r7, #4]
 80009ea:	429a      	cmp	r2, r3
 80009ec:	d906      	bls.n	80009fc <Joystick_Track+0x60>
		tracker->x_minus_history |= 0x01; //ï¿½ï¿½ï¿½ï¿½ ï¿½Ìµï¿½
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	785b      	ldrb	r3, [r3, #1]
 80009f2:	f043 0301 	orr.w	r3, r3, #1
 80009f6:	b2da      	uxtb	r2, r3
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	705a      	strb	r2, [r3, #1]
//		tracker -> x_plus_history <<= 1;
//		tracker -> x_minus_history <<= 1;
//	}

	// Yï¿½ï¿½ ï¿½ï¿½ï¿½ï¿½ï¿½ä¸® ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Æ®
	tracker->y_plus_history <<= 1;
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	789b      	ldrb	r3, [r3, #2]
 8000a00:	005b      	lsls	r3, r3, #1
 8000a02:	b2da      	uxtb	r2, r3
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	709a      	strb	r2, [r3, #2]
	tracker->y_minus_history <<= 1;
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	78db      	ldrb	r3, [r3, #3]
 8000a0c:	005b      	lsls	r3, r3, #1
 8000a0e:	b2da      	uxtb	r2, r3
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	70da      	strb	r2, [r3, #3]

	if (data->y > high_th)
 8000a14:	68bb      	ldr	r3, [r7, #8]
 8000a16:	885b      	ldrh	r3, [r3, #2]
 8000a18:	88fa      	ldrh	r2, [r7, #6]
 8000a1a:	429a      	cmp	r2, r3
 8000a1c:	d207      	bcs.n	8000a2e <Joystick_Track+0x92>
		tracker->y_plus_history |= 0x01; // ï¿½ï¿½ï¿½ï¿½ ï¿½Ìµï¿½
 8000a1e:	68fb      	ldr	r3, [r7, #12]
 8000a20:	789b      	ldrb	r3, [r3, #2]
 8000a22:	f043 0301 	orr.w	r3, r3, #1
 8000a26:	b2da      	uxtb	r2, r3
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	709a      	strb	r2, [r3, #2]
 8000a2c:	e00b      	b.n	8000a46 <Joystick_Track+0xaa>
	else if (data->y < low_th)
 8000a2e:	68bb      	ldr	r3, [r7, #8]
 8000a30:	885b      	ldrh	r3, [r3, #2]
 8000a32:	88ba      	ldrh	r2, [r7, #4]
 8000a34:	429a      	cmp	r2, r3
 8000a36:	d906      	bls.n	8000a46 <Joystick_Track+0xaa>
		tracker->y_minus_history |= 0x01; //ï¿½Æ·ï¿½ï¿½ï¿½ ï¿½Ìµï¿½
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	78db      	ldrb	r3, [r3, #3]
 8000a3c:	f043 0301 	orr.w	r3, r3, #1
 8000a40:	b2da      	uxtb	r2, r3
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	70da      	strb	r2, [r3, #3]
//		//ï¿½ß¾Ó¿ï¿½ ï¿½ï¿½ï¿½ï¿½ ï¿½ï¿½ï¿½ï¿½Æ®
//		tracker -> y_plus_history <<= 1;
//		tracker -> y_minus_history <<= 1;
//	}

	tracker->x_pos = 0;
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	2200      	movs	r2, #0
 8000a4a:	711a      	strb	r2, [r3, #4]
	tracker->y_pos = 0;
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	2200      	movs	r2, #0
 8000a50:	715a      	strb	r2, [r3, #5]
//
//	if ((tracker->y_minus_history & 0b00000001) == 0b00000001){
//		tracker->y_pos = -1;
//		tracker -> y_minus_history <<= 1;
//	}
}
 8000a52:	bf00      	nop
 8000a54:	3714      	adds	r7, #20
 8000a56:	46bd      	mov	sp, r7
 8000a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5c:	4770      	bx	lr
	...

08000a60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b084      	sub	sp, #16
 8000a64:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a66:	f003 fc7f 	bl	8004368 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a6a:	f000 f879 	bl	8000b60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a6e:	f000 fa0d 	bl	8000e8c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000a72:	f000 f9e1 	bl	8000e38 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000a76:	f000 f8dd 	bl	8000c34 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000a7a:	f000 f92d 	bl	8000cd8 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000a7e:	f000 f9b1 	bl	8000de4 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000a82:	f000 f957 	bl	8000d34 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(1000);
 8000a86:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a8a:	f003 fcaf 	bl	80043ec <HAL_Delay>
  lcd_init(&hi2c1);
 8000a8e:	4820      	ldr	r0, [pc, #128]	@ (8000b10 <main+0xb0>)
 8000a90:	f002 fff8 	bl	8003a84 <lcd_init>
  Joystick_Init(&hjs, &hadc1, ADC_CHANNEL_0, &hadc1, ADC_CHANNEL_1, GPIOC,GPIO_PIN_0);
 8000a94:	2301      	movs	r3, #1
 8000a96:	9302      	str	r3, [sp, #8]
 8000a98:	4b1e      	ldr	r3, [pc, #120]	@ (8000b14 <main+0xb4>)
 8000a9a:	9301      	str	r3, [sp, #4]
 8000a9c:	2301      	movs	r3, #1
 8000a9e:	9300      	str	r3, [sp, #0]
 8000aa0:	4b1d      	ldr	r3, [pc, #116]	@ (8000b18 <main+0xb8>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	491c      	ldr	r1, [pc, #112]	@ (8000b18 <main+0xb8>)
 8000aa6:	481d      	ldr	r0, [pc, #116]	@ (8000b1c <main+0xbc>)
 8000aa8:	f7ff fee9 	bl	800087e <Joystick_Init>
  buzzer_init(&myBuzzer, &htim2, TIM_CHANNEL_1, GPIOA, GPIO_PIN_15);
 8000aac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000ab0:	9300      	str	r3, [sp, #0]
 8000ab2:	4b1b      	ldr	r3, [pc, #108]	@ (8000b20 <main+0xc0>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	491b      	ldr	r1, [pc, #108]	@ (8000b24 <main+0xc4>)
 8000ab8:	481b      	ldr	r0, [pc, #108]	@ (8000b28 <main+0xc8>)
 8000aba:	f7ff fe0a 	bl	80006d2 <buzzer_init>

  HAL_UART_Receive_IT(&huart1, &uart1_rx_buf, 1);
 8000abe:	2201      	movs	r2, #1
 8000ac0:	491a      	ldr	r1, [pc, #104]	@ (8000b2c <main+0xcc>)
 8000ac2:	481b      	ldr	r0, [pc, #108]	@ (8000b30 <main+0xd0>)
 8000ac4:	f006 fcc9 	bl	800745a <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2, &uart2_rx_buf, 1);
 8000ac8:	2201      	movs	r2, #1
 8000aca:	491a      	ldr	r1, [pc, #104]	@ (8000b34 <main+0xd4>)
 8000acc:	481a      	ldr	r0, [pc, #104]	@ (8000b38 <main+0xd8>)
 8000ace:	f006 fcc4 	bl	800745a <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000ad2:	f007 fc97 	bl	8008404 <osKernelInitialize>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000ad6:	4a19      	ldr	r2, [pc, #100]	@ (8000b3c <main+0xdc>)
 8000ad8:	2100      	movs	r1, #0
 8000ada:	4819      	ldr	r0, [pc, #100]	@ (8000b40 <main+0xe0>)
 8000adc:	f007 fcdc 	bl	8008498 <osThreadNew>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	4a18      	ldr	r2, [pc, #96]	@ (8000b44 <main+0xe4>)
 8000ae4:	6013      	str	r3, [r2, #0]

  /* creation of JoyStickTask */
  JoyStickTaskHandle = osThreadNew(StartTask02, NULL, &JoyStickTask_attributes);
 8000ae6:	4a18      	ldr	r2, [pc, #96]	@ (8000b48 <main+0xe8>)
 8000ae8:	2100      	movs	r1, #0
 8000aea:	4818      	ldr	r0, [pc, #96]	@ (8000b4c <main+0xec>)
 8000aec:	f007 fcd4 	bl	8008498 <osThreadNew>
 8000af0:	4603      	mov	r3, r0
 8000af2:	4a17      	ldr	r2, [pc, #92]	@ (8000b50 <main+0xf0>)
 8000af4:	6013      	str	r3, [r2, #0]

  /* creation of BGMTask */
  BGMTaskHandle = osThreadNew(StartTask03, NULL, &BGMTask_attributes);
 8000af6:	4a17      	ldr	r2, [pc, #92]	@ (8000b54 <main+0xf4>)
 8000af8:	2100      	movs	r1, #0
 8000afa:	4817      	ldr	r0, [pc, #92]	@ (8000b58 <main+0xf8>)
 8000afc:	f007 fccc 	bl	8008498 <osThreadNew>
 8000b00:	4603      	mov	r3, r0
 8000b02:	4a16      	ldr	r2, [pc, #88]	@ (8000b5c <main+0xfc>)
 8000b04:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000b06:	f007 fca1 	bl	800844c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8000b0a:	bf00      	nop
 8000b0c:	e7fd      	b.n	8000b0a <main+0xaa>
 8000b0e:	bf00      	nop
 8000b10:	20000440 	.word	0x20000440
 8000b14:	40020800 	.word	0x40020800
 8000b18:	200003f8 	.word	0x200003f8
 8000b1c:	20000578 	.word	0x20000578
 8000b20:	40020000 	.word	0x40020000
 8000b24:	20000494 	.word	0x20000494
 8000b28:	200005a0 	.word	0x200005a0
 8000b2c:	200005b0 	.word	0x200005b0
 8000b30:	200004dc 	.word	0x200004dc
 8000b34:	200005b1 	.word	0x200005b1
 8000b38:	20000524 	.word	0x20000524
 8000b3c:	0800c5b8 	.word	0x0800c5b8
 8000b40:	08003885 	.word	0x08003885
 8000b44:	2000056c 	.word	0x2000056c
 8000b48:	0800c5dc 	.word	0x0800c5dc
 8000b4c:	080038d5 	.word	0x080038d5
 8000b50:	20000570 	.word	0x20000570
 8000b54:	0800c600 	.word	0x0800c600
 8000b58:	08003a3d 	.word	0x08003a3d
 8000b5c:	20000574 	.word	0x20000574

08000b60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b094      	sub	sp, #80	@ 0x50
 8000b64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b66:	f107 0320 	add.w	r3, r7, #32
 8000b6a:	2230      	movs	r2, #48	@ 0x30
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f00a fc15 	bl	800b39e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b74:	f107 030c 	add.w	r3, r7, #12
 8000b78:	2200      	movs	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
 8000b7c:	605a      	str	r2, [r3, #4]
 8000b7e:	609a      	str	r2, [r3, #8]
 8000b80:	60da      	str	r2, [r3, #12]
 8000b82:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b84:	2300      	movs	r3, #0
 8000b86:	60bb      	str	r3, [r7, #8]
 8000b88:	4b28      	ldr	r3, [pc, #160]	@ (8000c2c <SystemClock_Config+0xcc>)
 8000b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b8c:	4a27      	ldr	r2, [pc, #156]	@ (8000c2c <SystemClock_Config+0xcc>)
 8000b8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b92:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b94:	4b25      	ldr	r3, [pc, #148]	@ (8000c2c <SystemClock_Config+0xcc>)
 8000b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b9c:	60bb      	str	r3, [r7, #8]
 8000b9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	607b      	str	r3, [r7, #4]
 8000ba4:	4b22      	ldr	r3, [pc, #136]	@ (8000c30 <SystemClock_Config+0xd0>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4a21      	ldr	r2, [pc, #132]	@ (8000c30 <SystemClock_Config+0xd0>)
 8000baa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000bae:	6013      	str	r3, [r2, #0]
 8000bb0:	4b1f      	ldr	r3, [pc, #124]	@ (8000c30 <SystemClock_Config+0xd0>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000bb8:	607b      	str	r3, [r7, #4]
 8000bba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bbc:	2302      	movs	r3, #2
 8000bbe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bc4:	2310      	movs	r3, #16
 8000bc6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bc8:	2302      	movs	r3, #2
 8000bca:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000bd0:	2310      	movs	r3, #16
 8000bd2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000bd4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000bd8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000bda:	2304      	movs	r3, #4
 8000bdc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000bde:	2304      	movs	r3, #4
 8000be0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000be2:	f107 0320 	add.w	r3, r7, #32
 8000be6:	4618      	mov	r0, r3
 8000be8:	f004 ffde 	bl	8005ba8 <HAL_RCC_OscConfig>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d001      	beq.n	8000bf6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000bf2:	f002 ff41 	bl	8003a78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bf6:	230f      	movs	r3, #15
 8000bf8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bfa:	2302      	movs	r3, #2
 8000bfc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c06:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c0c:	f107 030c 	add.w	r3, r7, #12
 8000c10:	2102      	movs	r1, #2
 8000c12:	4618      	mov	r0, r3
 8000c14:	f005 fa40 	bl	8006098 <HAL_RCC_ClockConfig>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d001      	beq.n	8000c22 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000c1e:	f002 ff2b 	bl	8003a78 <Error_Handler>
  }
}
 8000c22:	bf00      	nop
 8000c24:	3750      	adds	r7, #80	@ 0x50
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	40023800 	.word	0x40023800
 8000c30:	40007000 	.word	0x40007000

08000c34 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b084      	sub	sp, #16
 8000c38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c3a:	463b      	mov	r3, r7
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	601a      	str	r2, [r3, #0]
 8000c40:	605a      	str	r2, [r3, #4]
 8000c42:	609a      	str	r2, [r3, #8]
 8000c44:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000c46:	4b21      	ldr	r3, [pc, #132]	@ (8000ccc <MX_ADC1_Init+0x98>)
 8000c48:	4a21      	ldr	r2, [pc, #132]	@ (8000cd0 <MX_ADC1_Init+0x9c>)
 8000c4a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000c4c:	4b1f      	ldr	r3, [pc, #124]	@ (8000ccc <MX_ADC1_Init+0x98>)
 8000c4e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000c52:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000c54:	4b1d      	ldr	r3, [pc, #116]	@ (8000ccc <MX_ADC1_Init+0x98>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000c5a:	4b1c      	ldr	r3, [pc, #112]	@ (8000ccc <MX_ADC1_Init+0x98>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000c60:	4b1a      	ldr	r3, [pc, #104]	@ (8000ccc <MX_ADC1_Init+0x98>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c66:	4b19      	ldr	r3, [pc, #100]	@ (8000ccc <MX_ADC1_Init+0x98>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c6e:	4b17      	ldr	r3, [pc, #92]	@ (8000ccc <MX_ADC1_Init+0x98>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c74:	4b15      	ldr	r3, [pc, #84]	@ (8000ccc <MX_ADC1_Init+0x98>)
 8000c76:	4a17      	ldr	r2, [pc, #92]	@ (8000cd4 <MX_ADC1_Init+0xa0>)
 8000c78:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c7a:	4b14      	ldr	r3, [pc, #80]	@ (8000ccc <MX_ADC1_Init+0x98>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000c80:	4b12      	ldr	r3, [pc, #72]	@ (8000ccc <MX_ADC1_Init+0x98>)
 8000c82:	2201      	movs	r2, #1
 8000c84:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000c86:	4b11      	ldr	r3, [pc, #68]	@ (8000ccc <MX_ADC1_Init+0x98>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c8e:	4b0f      	ldr	r3, [pc, #60]	@ (8000ccc <MX_ADC1_Init+0x98>)
 8000c90:	2201      	movs	r2, #1
 8000c92:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c94:	480d      	ldr	r0, [pc, #52]	@ (8000ccc <MX_ADC1_Init+0x98>)
 8000c96:	f003 fbcd 	bl	8004434 <HAL_ADC_Init>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d001      	beq.n	8000ca4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000ca0:	f002 feea 	bl	8003a78 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000ca8:	2301      	movs	r3, #1
 8000caa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000cac:	2300      	movs	r3, #0
 8000cae:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cb0:	463b      	mov	r3, r7
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	4805      	ldr	r0, [pc, #20]	@ (8000ccc <MX_ADC1_Init+0x98>)
 8000cb6:	f003 fd81 	bl	80047bc <HAL_ADC_ConfigChannel>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000cc0:	f002 feda 	bl	8003a78 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000cc4:	bf00      	nop
 8000cc6:	3710      	adds	r7, #16
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	200003f8 	.word	0x200003f8
 8000cd0:	40012000 	.word	0x40012000
 8000cd4:	0f000001 	.word	0x0f000001

08000cd8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000cdc:	4b12      	ldr	r3, [pc, #72]	@ (8000d28 <MX_I2C1_Init+0x50>)
 8000cde:	4a13      	ldr	r2, [pc, #76]	@ (8000d2c <MX_I2C1_Init+0x54>)
 8000ce0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000ce2:	4b11      	ldr	r3, [pc, #68]	@ (8000d28 <MX_I2C1_Init+0x50>)
 8000ce4:	4a12      	ldr	r2, [pc, #72]	@ (8000d30 <MX_I2C1_Init+0x58>)
 8000ce6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ce8:	4b0f      	ldr	r3, [pc, #60]	@ (8000d28 <MX_I2C1_Init+0x50>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000cee:	4b0e      	ldr	r3, [pc, #56]	@ (8000d28 <MX_I2C1_Init+0x50>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000cf4:	4b0c      	ldr	r3, [pc, #48]	@ (8000d28 <MX_I2C1_Init+0x50>)
 8000cf6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000cfa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000cfc:	4b0a      	ldr	r3, [pc, #40]	@ (8000d28 <MX_I2C1_Init+0x50>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000d02:	4b09      	ldr	r3, [pc, #36]	@ (8000d28 <MX_I2C1_Init+0x50>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d08:	4b07      	ldr	r3, [pc, #28]	@ (8000d28 <MX_I2C1_Init+0x50>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d0e:	4b06      	ldr	r3, [pc, #24]	@ (8000d28 <MX_I2C1_Init+0x50>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d14:	4804      	ldr	r0, [pc, #16]	@ (8000d28 <MX_I2C1_Init+0x50>)
 8000d16:	f004 faa9 	bl	800526c <HAL_I2C_Init>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000d20:	f002 feaa 	bl	8003a78 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d24:	bf00      	nop
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	20000440 	.word	0x20000440
 8000d2c:	40005400 	.word	0x40005400
 8000d30:	000186a0 	.word	0x000186a0

08000d34 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b08a      	sub	sp, #40	@ 0x28
 8000d38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d3a:	f107 0320 	add.w	r3, r7, #32
 8000d3e:	2200      	movs	r2, #0
 8000d40:	601a      	str	r2, [r3, #0]
 8000d42:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d44:	1d3b      	adds	r3, r7, #4
 8000d46:	2200      	movs	r2, #0
 8000d48:	601a      	str	r2, [r3, #0]
 8000d4a:	605a      	str	r2, [r3, #4]
 8000d4c:	609a      	str	r2, [r3, #8]
 8000d4e:	60da      	str	r2, [r3, #12]
 8000d50:	611a      	str	r2, [r3, #16]
 8000d52:	615a      	str	r2, [r3, #20]
 8000d54:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d56:	4b22      	ldr	r3, [pc, #136]	@ (8000de0 <MX_TIM2_Init+0xac>)
 8000d58:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d5c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8000d5e:	4b20      	ldr	r3, [pc, #128]	@ (8000de0 <MX_TIM2_Init+0xac>)
 8000d60:	2253      	movs	r2, #83	@ 0x53
 8000d62:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d64:	4b1e      	ldr	r3, [pc, #120]	@ (8000de0 <MX_TIM2_Init+0xac>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000d6a:	4b1d      	ldr	r3, [pc, #116]	@ (8000de0 <MX_TIM2_Init+0xac>)
 8000d6c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d70:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d72:	4b1b      	ldr	r3, [pc, #108]	@ (8000de0 <MX_TIM2_Init+0xac>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d78:	4b19      	ldr	r3, [pc, #100]	@ (8000de0 <MX_TIM2_Init+0xac>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000d7e:	4818      	ldr	r0, [pc, #96]	@ (8000de0 <MX_TIM2_Init+0xac>)
 8000d80:	f005 fc98 	bl	80066b4 <HAL_TIM_PWM_Init>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d001      	beq.n	8000d8e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000d8a:	f002 fe75 	bl	8003a78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d92:	2300      	movs	r3, #0
 8000d94:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d96:	f107 0320 	add.w	r3, r7, #32
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	4810      	ldr	r0, [pc, #64]	@ (8000de0 <MX_TIM2_Init+0xac>)
 8000d9e:	f006 f9ff 	bl	80071a0 <HAL_TIMEx_MasterConfigSynchronization>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d001      	beq.n	8000dac <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000da8:	f002 fe66 	bl	8003a78 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000dac:	2360      	movs	r3, #96	@ 0x60
 8000dae:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000db0:	2300      	movs	r3, #0
 8000db2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000db4:	2300      	movs	r3, #0
 8000db6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000db8:	2300      	movs	r3, #0
 8000dba:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000dbc:	1d3b      	adds	r3, r7, #4
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	4807      	ldr	r0, [pc, #28]	@ (8000de0 <MX_TIM2_Init+0xac>)
 8000dc4:	f005 feca 	bl	8006b5c <HAL_TIM_PWM_ConfigChannel>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d001      	beq.n	8000dd2 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8000dce:	f002 fe53 	bl	8003a78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000dd2:	4803      	ldr	r0, [pc, #12]	@ (8000de0 <MX_TIM2_Init+0xac>)
 8000dd4:	f003 f856 	bl	8003e84 <HAL_TIM_MspPostInit>

}
 8000dd8:	bf00      	nop
 8000dda:	3728      	adds	r7, #40	@ 0x28
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	20000494 	.word	0x20000494

08000de4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000de8:	4b11      	ldr	r3, [pc, #68]	@ (8000e30 <MX_USART1_UART_Init+0x4c>)
 8000dea:	4a12      	ldr	r2, [pc, #72]	@ (8000e34 <MX_USART1_UART_Init+0x50>)
 8000dec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8000dee:	4b10      	ldr	r3, [pc, #64]	@ (8000e30 <MX_USART1_UART_Init+0x4c>)
 8000df0:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000df4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000df6:	4b0e      	ldr	r3, [pc, #56]	@ (8000e30 <MX_USART1_UART_Init+0x4c>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000dfc:	4b0c      	ldr	r3, [pc, #48]	@ (8000e30 <MX_USART1_UART_Init+0x4c>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e02:	4b0b      	ldr	r3, [pc, #44]	@ (8000e30 <MX_USART1_UART_Init+0x4c>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e08:	4b09      	ldr	r3, [pc, #36]	@ (8000e30 <MX_USART1_UART_Init+0x4c>)
 8000e0a:	220c      	movs	r2, #12
 8000e0c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e0e:	4b08      	ldr	r3, [pc, #32]	@ (8000e30 <MX_USART1_UART_Init+0x4c>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e14:	4b06      	ldr	r3, [pc, #24]	@ (8000e30 <MX_USART1_UART_Init+0x4c>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e1a:	4805      	ldr	r0, [pc, #20]	@ (8000e30 <MX_USART1_UART_Init+0x4c>)
 8000e1c:	f006 fa42 	bl	80072a4 <HAL_UART_Init>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000e26:	f002 fe27 	bl	8003a78 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e2a:	bf00      	nop
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	200004dc 	.word	0x200004dc
 8000e34:	40011000 	.word	0x40011000

08000e38 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e3c:	4b11      	ldr	r3, [pc, #68]	@ (8000e84 <MX_USART2_UART_Init+0x4c>)
 8000e3e:	4a12      	ldr	r2, [pc, #72]	@ (8000e88 <MX_USART2_UART_Init+0x50>)
 8000e40:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000e42:	4b10      	ldr	r3, [pc, #64]	@ (8000e84 <MX_USART2_UART_Init+0x4c>)
 8000e44:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000e48:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e84 <MX_USART2_UART_Init+0x4c>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e50:	4b0c      	ldr	r3, [pc, #48]	@ (8000e84 <MX_USART2_UART_Init+0x4c>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e56:	4b0b      	ldr	r3, [pc, #44]	@ (8000e84 <MX_USART2_UART_Init+0x4c>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e5c:	4b09      	ldr	r3, [pc, #36]	@ (8000e84 <MX_USART2_UART_Init+0x4c>)
 8000e5e:	220c      	movs	r2, #12
 8000e60:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e62:	4b08      	ldr	r3, [pc, #32]	@ (8000e84 <MX_USART2_UART_Init+0x4c>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e68:	4b06      	ldr	r3, [pc, #24]	@ (8000e84 <MX_USART2_UART_Init+0x4c>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e6e:	4805      	ldr	r0, [pc, #20]	@ (8000e84 <MX_USART2_UART_Init+0x4c>)
 8000e70:	f006 fa18 	bl	80072a4 <HAL_UART_Init>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000e7a:	f002 fdfd 	bl	8003a78 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e7e:	bf00      	nop
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	20000524 	.word	0x20000524
 8000e88:	40004400 	.word	0x40004400

08000e8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b08a      	sub	sp, #40	@ 0x28
 8000e90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e92:	f107 0314 	add.w	r3, r7, #20
 8000e96:	2200      	movs	r2, #0
 8000e98:	601a      	str	r2, [r3, #0]
 8000e9a:	605a      	str	r2, [r3, #4]
 8000e9c:	609a      	str	r2, [r3, #8]
 8000e9e:	60da      	str	r2, [r3, #12]
 8000ea0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	613b      	str	r3, [r7, #16]
 8000ea6:	4b33      	ldr	r3, [pc, #204]	@ (8000f74 <MX_GPIO_Init+0xe8>)
 8000ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eaa:	4a32      	ldr	r2, [pc, #200]	@ (8000f74 <MX_GPIO_Init+0xe8>)
 8000eac:	f043 0304 	orr.w	r3, r3, #4
 8000eb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eb2:	4b30      	ldr	r3, [pc, #192]	@ (8000f74 <MX_GPIO_Init+0xe8>)
 8000eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eb6:	f003 0304 	and.w	r3, r3, #4
 8000eba:	613b      	str	r3, [r7, #16]
 8000ebc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	60fb      	str	r3, [r7, #12]
 8000ec2:	4b2c      	ldr	r3, [pc, #176]	@ (8000f74 <MX_GPIO_Init+0xe8>)
 8000ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ec6:	4a2b      	ldr	r2, [pc, #172]	@ (8000f74 <MX_GPIO_Init+0xe8>)
 8000ec8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ecc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ece:	4b29      	ldr	r3, [pc, #164]	@ (8000f74 <MX_GPIO_Init+0xe8>)
 8000ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ed2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ed6:	60fb      	str	r3, [r7, #12]
 8000ed8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eda:	2300      	movs	r3, #0
 8000edc:	60bb      	str	r3, [r7, #8]
 8000ede:	4b25      	ldr	r3, [pc, #148]	@ (8000f74 <MX_GPIO_Init+0xe8>)
 8000ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ee2:	4a24      	ldr	r2, [pc, #144]	@ (8000f74 <MX_GPIO_Init+0xe8>)
 8000ee4:	f043 0301 	orr.w	r3, r3, #1
 8000ee8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eea:	4b22      	ldr	r3, [pc, #136]	@ (8000f74 <MX_GPIO_Init+0xe8>)
 8000eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eee:	f003 0301 	and.w	r3, r3, #1
 8000ef2:	60bb      	str	r3, [r7, #8]
 8000ef4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	607b      	str	r3, [r7, #4]
 8000efa:	4b1e      	ldr	r3, [pc, #120]	@ (8000f74 <MX_GPIO_Init+0xe8>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efe:	4a1d      	ldr	r2, [pc, #116]	@ (8000f74 <MX_GPIO_Init+0xe8>)
 8000f00:	f043 0302 	orr.w	r3, r3, #2
 8000f04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f06:	4b1b      	ldr	r3, [pc, #108]	@ (8000f74 <MX_GPIO_Init+0xe8>)
 8000f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0a:	f003 0302 	and.w	r3, r3, #2
 8000f0e:	607b      	str	r3, [r7, #4]
 8000f10:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000f12:	2200      	movs	r2, #0
 8000f14:	2120      	movs	r1, #32
 8000f16:	4818      	ldr	r0, [pc, #96]	@ (8000f78 <MX_GPIO_Init+0xec>)
 8000f18:	f004 f98e 	bl	8005238 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f1c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f22:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000f26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f2c:	f107 0314 	add.w	r3, r7, #20
 8000f30:	4619      	mov	r1, r3
 8000f32:	4812      	ldr	r0, [pc, #72]	@ (8000f7c <MX_GPIO_Init+0xf0>)
 8000f34:	f003 ffe4 	bl	8004f00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f40:	2301      	movs	r3, #1
 8000f42:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f44:	f107 0314 	add.w	r3, r7, #20
 8000f48:	4619      	mov	r1, r3
 8000f4a:	480c      	ldr	r0, [pc, #48]	@ (8000f7c <MX_GPIO_Init+0xf0>)
 8000f4c:	f003 ffd8 	bl	8004f00 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000f50:	2320      	movs	r3, #32
 8000f52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f54:	2301      	movs	r3, #1
 8000f56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000f60:	f107 0314 	add.w	r3, r7, #20
 8000f64:	4619      	mov	r1, r3
 8000f66:	4804      	ldr	r0, [pc, #16]	@ (8000f78 <MX_GPIO_Init+0xec>)
 8000f68:	f003 ffca 	bl	8004f00 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f6c:	bf00      	nop
 8000f6e:	3728      	adds	r7, #40	@ 0x28
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	40023800 	.word	0x40023800
 8000f78:	40020000 	.word	0x40020000
 8000f7c:	40020800 	.word	0x40020800

08000f80 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a5b      	ldr	r2, [pc, #364]	@ (80010fc <HAL_UART_RxCpltCallback+0x17c>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d153      	bne.n	800103a <HAL_UART_RxCpltCallback+0xba>
	{
		if (rx1_index < RX_BUFFER_SIZE - 1)
 8000f92:	4b5b      	ldr	r3, [pc, #364]	@ (8001100 <HAL_UART_RxCpltCallback+0x180>)
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	2b7e      	cmp	r3, #126	@ 0x7e
 8000f98:	d80a      	bhi.n	8000fb0 <HAL_UART_RxCpltCallback+0x30>
		{
			rx1_buffer[rx1_index++] = (char) uart1_rx_buf;
 8000f9a:	4b59      	ldr	r3, [pc, #356]	@ (8001100 <HAL_UART_RxCpltCallback+0x180>)
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	1c5a      	adds	r2, r3, #1
 8000fa0:	b2d1      	uxtb	r1, r2
 8000fa2:	4a57      	ldr	r2, [pc, #348]	@ (8001100 <HAL_UART_RxCpltCallback+0x180>)
 8000fa4:	7011      	strb	r1, [r2, #0]
 8000fa6:	461a      	mov	r2, r3
 8000fa8:	4b56      	ldr	r3, [pc, #344]	@ (8001104 <HAL_UART_RxCpltCallback+0x184>)
 8000faa:	7819      	ldrb	r1, [r3, #0]
 8000fac:	4b56      	ldr	r3, [pc, #344]	@ (8001108 <HAL_UART_RxCpltCallback+0x188>)
 8000fae:	5499      	strb	r1, [r3, r2]
		}

		if (rx1_buffer[rx1_index - 2] == '\r' && rx1_buffer[rx1_index - 1] == '\n')
 8000fb0:	4b53      	ldr	r3, [pc, #332]	@ (8001100 <HAL_UART_RxCpltCallback+0x180>)
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	3b02      	subs	r3, #2
 8000fb6:	4a54      	ldr	r2, [pc, #336]	@ (8001108 <HAL_UART_RxCpltCallback+0x188>)
 8000fb8:	5cd3      	ldrb	r3, [r2, r3]
 8000fba:	2b0d      	cmp	r3, #13
 8000fbc:	d137      	bne.n	800102e <HAL_UART_RxCpltCallback+0xae>
 8000fbe:	4b50      	ldr	r3, [pc, #320]	@ (8001100 <HAL_UART_RxCpltCallback+0x180>)
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	3b01      	subs	r3, #1
 8000fc4:	4a50      	ldr	r2, [pc, #320]	@ (8001108 <HAL_UART_RxCpltCallback+0x188>)
 8000fc6:	5cd3      	ldrb	r3, [r2, r3]
 8000fc8:	2b0a      	cmp	r3, #10
 8000fca:	d130      	bne.n	800102e <HAL_UART_RxCpltCallback+0xae>
		{
			uint8_t temp = (uint8_t)atoi(rx1_buffer);
 8000fcc:	484e      	ldr	r0, [pc, #312]	@ (8001108 <HAL_UART_RxCpltCallback+0x188>)
 8000fce:	f009 ffcb 	bl	800af68 <atoi>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	73bb      	strb	r3, [r7, #14]

			if (temp < 0x40)
 8000fd6:	7bbb      	ldrb	r3, [r7, #14]
 8000fd8:	2b3f      	cmp	r3, #63	@ 0x3f
 8000fda:	d804      	bhi.n	8000fe6 <HAL_UART_RxCpltCallback+0x66>
				SummonBullet(temp);
 8000fdc:	7bbb      	ldrb	r3, [r7, #14]
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f000 fe54 	bl	8001c8c <SummonBullet>
 8000fe4:	e01b      	b.n	800101e <HAL_UART_RxCpltCallback+0x9e>
			else if (temp < 0x80)
 8000fe6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	db0e      	blt.n	800100c <HAL_UART_RxCpltCallback+0x8c>
			{
				if (g_cur_scene == SCENE_WAITING)
 8000fee:	4b47      	ldr	r3, [pc, #284]	@ (800110c <HAL_UART_RxCpltCallback+0x18c>)
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	2b02      	cmp	r3, #2
 8000ff4:	d113      	bne.n	800101e <HAL_UART_RxCpltCallback+0x9e>
				{
					if ((temp & 0x0F) == cur_menu_select)
 8000ff6:	7bbb      	ldrb	r3, [r7, #14]
 8000ff8:	f003 030f 	and.w	r3, r3, #15
 8000ffc:	4a44      	ldr	r2, [pc, #272]	@ (8001110 <HAL_UART_RxCpltCallback+0x190>)
 8000ffe:	7812      	ldrb	r2, [r2, #0]
 8001000:	4293      	cmp	r3, r2
 8001002:	d10c      	bne.n	800101e <HAL_UART_RxCpltCallback+0x9e>
						g_flag = temp;
 8001004:	4a43      	ldr	r2, [pc, #268]	@ (8001114 <HAL_UART_RxCpltCallback+0x194>)
 8001006:	7bbb      	ldrb	r3, [r7, #14]
 8001008:	7013      	strb	r3, [r2, #0]
 800100a:	e008      	b.n	800101e <HAL_UART_RxCpltCallback+0x9e>
				}
			}
			else if (temp == 0x80)
 800100c:	7bbb      	ldrb	r3, [r7, #14]
 800100e:	2b80      	cmp	r3, #128	@ 0x80
 8001010:	d105      	bne.n	800101e <HAL_UART_RxCpltCallback+0x9e>
			{
				g_flag = 0xC0;
 8001012:	4b40      	ldr	r3, [pc, #256]	@ (8001114 <HAL_UART_RxCpltCallback+0x194>)
 8001014:	22c0      	movs	r2, #192	@ 0xc0
 8001016:	701a      	strb	r2, [r3, #0]
				g_tick = 0;
 8001018:	4b3f      	ldr	r3, [pc, #252]	@ (8001118 <HAL_UART_RxCpltCallback+0x198>)
 800101a:	2200      	movs	r2, #0
 800101c:	801a      	strh	r2, [r3, #0]
			}

			memset(rx1_buffer, 0, RX_BUFFER_SIZE);
 800101e:	2280      	movs	r2, #128	@ 0x80
 8001020:	2100      	movs	r1, #0
 8001022:	4839      	ldr	r0, [pc, #228]	@ (8001108 <HAL_UART_RxCpltCallback+0x188>)
 8001024:	f00a f9bb 	bl	800b39e <memset>
			rx1_index = 0;
 8001028:	4b35      	ldr	r3, [pc, #212]	@ (8001100 <HAL_UART_RxCpltCallback+0x180>)
 800102a:	2200      	movs	r2, #0
 800102c:	701a      	strb	r2, [r3, #0]
		}

		HAL_UART_Receive_IT(&huart1, &uart1_rx_buf, 1);
 800102e:	2201      	movs	r2, #1
 8001030:	4934      	ldr	r1, [pc, #208]	@ (8001104 <HAL_UART_RxCpltCallback+0x184>)
 8001032:	483a      	ldr	r0, [pc, #232]	@ (800111c <HAL_UART_RxCpltCallback+0x19c>)
 8001034:	f006 fa11 	bl	800745a <HAL_UART_Receive_IT>
			memset(rx2_buffer, 0, RX_BUFFER_SIZE);
			rx2_index = 0;
		}
		HAL_UART_Receive_IT(&huart2, &uart2_rx_buf, 1);
	}
}
 8001038:	e05b      	b.n	80010f2 <HAL_UART_RxCpltCallback+0x172>
	else if (huart->Instance == USART2)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	4a38      	ldr	r2, [pc, #224]	@ (8001120 <HAL_UART_RxCpltCallback+0x1a0>)
 8001040:	4293      	cmp	r3, r2
 8001042:	d156      	bne.n	80010f2 <HAL_UART_RxCpltCallback+0x172>
		if (rx2_index < RX_BUFFER_SIZE - 1)
 8001044:	4b37      	ldr	r3, [pc, #220]	@ (8001124 <HAL_UART_RxCpltCallback+0x1a4>)
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	2b7e      	cmp	r3, #126	@ 0x7e
 800104a:	d80a      	bhi.n	8001062 <HAL_UART_RxCpltCallback+0xe2>
			rx2_buffer[rx2_index++] = (char) uart2_rx_buf;
 800104c:	4b35      	ldr	r3, [pc, #212]	@ (8001124 <HAL_UART_RxCpltCallback+0x1a4>)
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	1c5a      	adds	r2, r3, #1
 8001052:	b2d1      	uxtb	r1, r2
 8001054:	4a33      	ldr	r2, [pc, #204]	@ (8001124 <HAL_UART_RxCpltCallback+0x1a4>)
 8001056:	7011      	strb	r1, [r2, #0]
 8001058:	461a      	mov	r2, r3
 800105a:	4b33      	ldr	r3, [pc, #204]	@ (8001128 <HAL_UART_RxCpltCallback+0x1a8>)
 800105c:	7819      	ldrb	r1, [r3, #0]
 800105e:	4b33      	ldr	r3, [pc, #204]	@ (800112c <HAL_UART_RxCpltCallback+0x1ac>)
 8001060:	5499      	strb	r1, [r3, r2]
		if (rx2_buffer[rx2_index - 2] == '\r' && rx2_buffer[rx2_index - 1] == '\n')
 8001062:	4b30      	ldr	r3, [pc, #192]	@ (8001124 <HAL_UART_RxCpltCallback+0x1a4>)
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	3b02      	subs	r3, #2
 8001068:	4a30      	ldr	r2, [pc, #192]	@ (800112c <HAL_UART_RxCpltCallback+0x1ac>)
 800106a:	5cd3      	ldrb	r3, [r2, r3]
 800106c:	2b0d      	cmp	r3, #13
 800106e:	d13b      	bne.n	80010e8 <HAL_UART_RxCpltCallback+0x168>
 8001070:	4b2c      	ldr	r3, [pc, #176]	@ (8001124 <HAL_UART_RxCpltCallback+0x1a4>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	3b01      	subs	r3, #1
 8001076:	4a2d      	ldr	r2, [pc, #180]	@ (800112c <HAL_UART_RxCpltCallback+0x1ac>)
 8001078:	5cd3      	ldrb	r3, [r2, r3]
 800107a:	2b0a      	cmp	r3, #10
 800107c:	d134      	bne.n	80010e8 <HAL_UART_RxCpltCallback+0x168>
			uint8_t temp = (uint8_t)atoi(rx2_buffer);
 800107e:	482b      	ldr	r0, [pc, #172]	@ (800112c <HAL_UART_RxCpltCallback+0x1ac>)
 8001080:	f009 ff72 	bl	800af68 <atoi>
 8001084:	4603      	mov	r3, r0
 8001086:	73fb      	strb	r3, [r7, #15]
			if (temp < 0x40)
 8001088:	7bfb      	ldrb	r3, [r7, #15]
 800108a:	2b3f      	cmp	r3, #63	@ 0x3f
 800108c:	d804      	bhi.n	8001098 <HAL_UART_RxCpltCallback+0x118>
				SummonBullet(temp);
 800108e:	7bfb      	ldrb	r3, [r7, #15]
 8001090:	4618      	mov	r0, r3
 8001092:	f000 fdfb 	bl	8001c8c <SummonBullet>
 8001096:	e01f      	b.n	80010d8 <HAL_UART_RxCpltCallback+0x158>
			else if (temp < 0x80)
 8001098:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800109c:	2b00      	cmp	r3, #0
 800109e:	db12      	blt.n	80010c6 <HAL_UART_RxCpltCallback+0x146>
				if (g_cur_scene == SCENE_WAITING)
 80010a0:	4b1a      	ldr	r3, [pc, #104]	@ (800110c <HAL_UART_RxCpltCallback+0x18c>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	2b02      	cmp	r3, #2
 80010a6:	d117      	bne.n	80010d8 <HAL_UART_RxCpltCallback+0x158>
					if ((temp & 0x0F) == cur_menu_select)
 80010a8:	7bfb      	ldrb	r3, [r7, #15]
 80010aa:	f003 030f 	and.w	r3, r3, #15
 80010ae:	4a18      	ldr	r2, [pc, #96]	@ (8001110 <HAL_UART_RxCpltCallback+0x190>)
 80010b0:	7812      	ldrb	r2, [r2, #0]
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d110      	bne.n	80010d8 <HAL_UART_RxCpltCallback+0x158>
						if (cur_menu_select == 0)
 80010b6:	4b16      	ldr	r3, [pc, #88]	@ (8001110 <HAL_UART_RxCpltCallback+0x190>)
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d10c      	bne.n	80010d8 <HAL_UART_RxCpltCallback+0x158>
							g_flag = temp;
 80010be:	4a15      	ldr	r2, [pc, #84]	@ (8001114 <HAL_UART_RxCpltCallback+0x194>)
 80010c0:	7bfb      	ldrb	r3, [r7, #15]
 80010c2:	7013      	strb	r3, [r2, #0]
 80010c4:	e008      	b.n	80010d8 <HAL_UART_RxCpltCallback+0x158>
			else if (temp == 0x80)
 80010c6:	7bfb      	ldrb	r3, [r7, #15]
 80010c8:	2b80      	cmp	r3, #128	@ 0x80
 80010ca:	d105      	bne.n	80010d8 <HAL_UART_RxCpltCallback+0x158>
				g_flag = 0xC0;
 80010cc:	4b11      	ldr	r3, [pc, #68]	@ (8001114 <HAL_UART_RxCpltCallback+0x194>)
 80010ce:	22c0      	movs	r2, #192	@ 0xc0
 80010d0:	701a      	strb	r2, [r3, #0]
				g_tick = 0;
 80010d2:	4b11      	ldr	r3, [pc, #68]	@ (8001118 <HAL_UART_RxCpltCallback+0x198>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	801a      	strh	r2, [r3, #0]
			memset(rx2_buffer, 0, RX_BUFFER_SIZE);
 80010d8:	2280      	movs	r2, #128	@ 0x80
 80010da:	2100      	movs	r1, #0
 80010dc:	4813      	ldr	r0, [pc, #76]	@ (800112c <HAL_UART_RxCpltCallback+0x1ac>)
 80010de:	f00a f95e 	bl	800b39e <memset>
			rx2_index = 0;
 80010e2:	4b10      	ldr	r3, [pc, #64]	@ (8001124 <HAL_UART_RxCpltCallback+0x1a4>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, &uart2_rx_buf, 1);
 80010e8:	2201      	movs	r2, #1
 80010ea:	490f      	ldr	r1, [pc, #60]	@ (8001128 <HAL_UART_RxCpltCallback+0x1a8>)
 80010ec:	4810      	ldr	r0, [pc, #64]	@ (8001130 <HAL_UART_RxCpltCallback+0x1b0>)
 80010ee:	f006 f9b4 	bl	800745a <HAL_UART_Receive_IT>
}
 80010f2:	bf00      	nop
 80010f4:	3710      	adds	r7, #16
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	40011000 	.word	0x40011000
 8001100:	200006b4 	.word	0x200006b4
 8001104:	200005b0 	.word	0x200005b0
 8001108:	200005b4 	.word	0x200005b4
 800110c:	200003f1 	.word	0x200003f1
 8001110:	200006c2 	.word	0x200006c2
 8001114:	200003ec 	.word	0x200003ec
 8001118:	200003ee 	.word	0x200003ee
 800111c:	200004dc 	.word	0x200004dc
 8001120:	40004400 	.word	0x40004400
 8001124:	200006b5 	.word	0x200006b5
 8001128:	200005b1 	.word	0x200005b1
 800112c:	20000634 	.word	0x20000634
 8001130:	20000524 	.word	0x20000524

08001134 <SetPixelByPos>:

void SetPixelByPos(POS _pos)
{
 8001134:	b4f0      	push	{r4, r5, r6, r7}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	80b8      	strh	r0, [r7, #4]
	if (_pos.x < LCD_MIN_X || LCD_MAX_X <= _pos.x || _pos.y < LCD_MIN_Y || LCD_MAX_Y <= _pos.y)
 800113c:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001140:	2b00      	cmp	r3, #0
 8001142:	db5b      	blt.n	80011fc <SetPixelByPos+0xc8>
 8001144:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001148:	2b4f      	cmp	r3, #79	@ 0x4f
 800114a:	dc57      	bgt.n	80011fc <SetPixelByPos+0xc8>
 800114c:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001150:	2b00      	cmp	r3, #0
 8001152:	db53      	blt.n	80011fc <SetPixelByPos+0xc8>
 8001154:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001158:	2b0f      	cmp	r3, #15
 800115a:	dc4f      	bgt.n	80011fc <SetPixelByPos+0xc8>
		return;

	map[_pos.x / 5 * 10 + _pos.y / 8 * 5 + _pos.x % 5] |= (0x01 << (7 - (_pos.y % 8)));
 800115c:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001160:	4a29      	ldr	r2, [pc, #164]	@ (8001208 <SetPixelByPos+0xd4>)
 8001162:	fb82 1203 	smull	r1, r2, r2, r3
 8001166:	1052      	asrs	r2, r2, #1
 8001168:	17db      	asrs	r3, r3, #31
 800116a:	1ad3      	subs	r3, r2, r3
 800116c:	b25e      	sxtb	r6, r3
 800116e:	4632      	mov	r2, r6
 8001170:	4613      	mov	r3, r2
 8001172:	009b      	lsls	r3, r3, #2
 8001174:	4413      	add	r3, r2
 8001176:	005b      	lsls	r3, r3, #1
 8001178:	4619      	mov	r1, r3
 800117a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800117e:	2b00      	cmp	r3, #0
 8001180:	da00      	bge.n	8001184 <SetPixelByPos+0x50>
 8001182:	3307      	adds	r3, #7
 8001184:	10db      	asrs	r3, r3, #3
 8001186:	b25d      	sxtb	r5, r3
 8001188:	462a      	mov	r2, r5
 800118a:	4613      	mov	r3, r2
 800118c:	009b      	lsls	r3, r3, #2
 800118e:	4413      	add	r3, r2
 8001190:	18c8      	adds	r0, r1, r3
 8001192:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8001196:	4b1c      	ldr	r3, [pc, #112]	@ (8001208 <SetPixelByPos+0xd4>)
 8001198:	fb83 1302 	smull	r1, r3, r3, r2
 800119c:	1059      	asrs	r1, r3, #1
 800119e:	17d3      	asrs	r3, r2, #31
 80011a0:	1ac9      	subs	r1, r1, r3
 80011a2:	460b      	mov	r3, r1
 80011a4:	009b      	lsls	r3, r3, #2
 80011a6:	440b      	add	r3, r1
 80011a8:	1ad3      	subs	r3, r2, r3
 80011aa:	b25c      	sxtb	r4, r3
 80011ac:	4623      	mov	r3, r4
 80011ae:	4403      	add	r3, r0
 80011b0:	4a16      	ldr	r2, [pc, #88]	@ (800120c <SetPixelByPos+0xd8>)
 80011b2:	5cd3      	ldrb	r3, [r2, r3]
 80011b4:	b25a      	sxtb	r2, r3
 80011b6:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80011ba:	4259      	negs	r1, r3
 80011bc:	f003 0307 	and.w	r3, r3, #7
 80011c0:	f001 0107 	and.w	r1, r1, #7
 80011c4:	bf58      	it	pl
 80011c6:	424b      	negpl	r3, r1
 80011c8:	b25b      	sxtb	r3, r3
 80011ca:	f1c3 0307 	rsb	r3, r3, #7
 80011ce:	2101      	movs	r1, #1
 80011d0:	fa01 f303 	lsl.w	r3, r1, r3
 80011d4:	b25b      	sxtb	r3, r3
 80011d6:	4313      	orrs	r3, r2
 80011d8:	b259      	sxtb	r1, r3
 80011da:	4632      	mov	r2, r6
 80011dc:	4613      	mov	r3, r2
 80011de:	009b      	lsls	r3, r3, #2
 80011e0:	4413      	add	r3, r2
 80011e2:	005b      	lsls	r3, r3, #1
 80011e4:	4618      	mov	r0, r3
 80011e6:	462a      	mov	r2, r5
 80011e8:	4613      	mov	r3, r2
 80011ea:	009b      	lsls	r3, r3, #2
 80011ec:	4413      	add	r3, r2
 80011ee:	4403      	add	r3, r0
 80011f0:	4622      	mov	r2, r4
 80011f2:	4413      	add	r3, r2
 80011f4:	b2c9      	uxtb	r1, r1
 80011f6:	4a05      	ldr	r2, [pc, #20]	@ (800120c <SetPixelByPos+0xd8>)
 80011f8:	54d1      	strb	r1, [r2, r3]
 80011fa:	e000      	b.n	80011fe <SetPixelByPos+0xca>
		return;
 80011fc:	bf00      	nop
}
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bcf0      	pop	{r4, r5, r6, r7}
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	66666667 	.word	0x66666667
 800120c:	20000328 	.word	0x20000328

08001210 <ResetPixelByPos>:
void ResetPixelByPos(POS _pos)
{
 8001210:	b4f0      	push	{r4, r5, r6, r7}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	80b8      	strh	r0, [r7, #4]
	if (_pos.x < LCD_MIN_X || LCD_MAX_X <= _pos.x || _pos.y < LCD_MIN_Y || LCD_MAX_Y <= _pos.y)
 8001218:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800121c:	2b00      	cmp	r3, #0
 800121e:	db5d      	blt.n	80012dc <ResetPixelByPos+0xcc>
 8001220:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001224:	2b4f      	cmp	r3, #79	@ 0x4f
 8001226:	dc59      	bgt.n	80012dc <ResetPixelByPos+0xcc>
 8001228:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800122c:	2b00      	cmp	r3, #0
 800122e:	db55      	blt.n	80012dc <ResetPixelByPos+0xcc>
 8001230:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001234:	2b0f      	cmp	r3, #15
 8001236:	dc51      	bgt.n	80012dc <ResetPixelByPos+0xcc>
		return;

	map[_pos.x / 5 * 10 + _pos.y / 8 * 5 + _pos.x % 5] &= ~(0x01 << (7 - (_pos.y % 8)));
 8001238:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800123c:	4a2a      	ldr	r2, [pc, #168]	@ (80012e8 <ResetPixelByPos+0xd8>)
 800123e:	fb82 1203 	smull	r1, r2, r2, r3
 8001242:	1052      	asrs	r2, r2, #1
 8001244:	17db      	asrs	r3, r3, #31
 8001246:	1ad3      	subs	r3, r2, r3
 8001248:	b25e      	sxtb	r6, r3
 800124a:	4632      	mov	r2, r6
 800124c:	4613      	mov	r3, r2
 800124e:	009b      	lsls	r3, r3, #2
 8001250:	4413      	add	r3, r2
 8001252:	005b      	lsls	r3, r3, #1
 8001254:	4619      	mov	r1, r3
 8001256:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800125a:	2b00      	cmp	r3, #0
 800125c:	da00      	bge.n	8001260 <ResetPixelByPos+0x50>
 800125e:	3307      	adds	r3, #7
 8001260:	10db      	asrs	r3, r3, #3
 8001262:	b25d      	sxtb	r5, r3
 8001264:	462a      	mov	r2, r5
 8001266:	4613      	mov	r3, r2
 8001268:	009b      	lsls	r3, r3, #2
 800126a:	4413      	add	r3, r2
 800126c:	18c8      	adds	r0, r1, r3
 800126e:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8001272:	4b1d      	ldr	r3, [pc, #116]	@ (80012e8 <ResetPixelByPos+0xd8>)
 8001274:	fb83 1302 	smull	r1, r3, r3, r2
 8001278:	1059      	asrs	r1, r3, #1
 800127a:	17d3      	asrs	r3, r2, #31
 800127c:	1ac9      	subs	r1, r1, r3
 800127e:	460b      	mov	r3, r1
 8001280:	009b      	lsls	r3, r3, #2
 8001282:	440b      	add	r3, r1
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	b25c      	sxtb	r4, r3
 8001288:	4623      	mov	r3, r4
 800128a:	4403      	add	r3, r0
 800128c:	4a17      	ldr	r2, [pc, #92]	@ (80012ec <ResetPixelByPos+0xdc>)
 800128e:	5cd3      	ldrb	r3, [r2, r3]
 8001290:	b25a      	sxtb	r2, r3
 8001292:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001296:	4259      	negs	r1, r3
 8001298:	f003 0307 	and.w	r3, r3, #7
 800129c:	f001 0107 	and.w	r1, r1, #7
 80012a0:	bf58      	it	pl
 80012a2:	424b      	negpl	r3, r1
 80012a4:	b25b      	sxtb	r3, r3
 80012a6:	f1c3 0307 	rsb	r3, r3, #7
 80012aa:	2101      	movs	r1, #1
 80012ac:	fa01 f303 	lsl.w	r3, r1, r3
 80012b0:	b25b      	sxtb	r3, r3
 80012b2:	43db      	mvns	r3, r3
 80012b4:	b25b      	sxtb	r3, r3
 80012b6:	4013      	ands	r3, r2
 80012b8:	b259      	sxtb	r1, r3
 80012ba:	4632      	mov	r2, r6
 80012bc:	4613      	mov	r3, r2
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	4413      	add	r3, r2
 80012c2:	005b      	lsls	r3, r3, #1
 80012c4:	4618      	mov	r0, r3
 80012c6:	462a      	mov	r2, r5
 80012c8:	4613      	mov	r3, r2
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	4413      	add	r3, r2
 80012ce:	4403      	add	r3, r0
 80012d0:	4622      	mov	r2, r4
 80012d2:	4413      	add	r3, r2
 80012d4:	b2c9      	uxtb	r1, r1
 80012d6:	4a05      	ldr	r2, [pc, #20]	@ (80012ec <ResetPixelByPos+0xdc>)
 80012d8:	54d1      	strb	r1, [r2, r3]
 80012da:	e000      	b.n	80012de <ResetPixelByPos+0xce>
		return;
 80012dc:	bf00      	nop
}
 80012de:	3708      	adds	r7, #8
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bcf0      	pop	{r4, r5, r6, r7}
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop
 80012e8:	66666667 	.word	0x66666667
 80012ec:	20000328 	.word	0x20000328

080012f0 <SetPixelByXY>:
void SetPixelByXY(int8_t _x, int8_t _y)
{
 80012f0:	b4f0      	push	{r4, r5, r6, r7}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	4603      	mov	r3, r0
 80012f8:	460a      	mov	r2, r1
 80012fa:	71fb      	strb	r3, [r7, #7]
 80012fc:	4613      	mov	r3, r2
 80012fe:	71bb      	strb	r3, [r7, #6]
	if (_x < LCD_MIN_X || LCD_MAX_X <= _x || _y < LCD_MIN_Y || LCD_MAX_Y <= _y)
 8001300:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001304:	2b00      	cmp	r3, #0
 8001306:	db5b      	blt.n	80013c0 <SetPixelByXY+0xd0>
 8001308:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800130c:	2b4f      	cmp	r3, #79	@ 0x4f
 800130e:	dc57      	bgt.n	80013c0 <SetPixelByXY+0xd0>
 8001310:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001314:	2b00      	cmp	r3, #0
 8001316:	db53      	blt.n	80013c0 <SetPixelByXY+0xd0>
 8001318:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800131c:	2b0f      	cmp	r3, #15
 800131e:	dc4f      	bgt.n	80013c0 <SetPixelByXY+0xd0>
		return;

	map[_x / 5 * 10 + _y / 8 * 5 + _x % 5] |= (0x01 << (7 - (_y % 8)));
 8001320:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001324:	4a29      	ldr	r2, [pc, #164]	@ (80013cc <SetPixelByXY+0xdc>)
 8001326:	fb82 1203 	smull	r1, r2, r2, r3
 800132a:	1052      	asrs	r2, r2, #1
 800132c:	17db      	asrs	r3, r3, #31
 800132e:	1ad3      	subs	r3, r2, r3
 8001330:	b25e      	sxtb	r6, r3
 8001332:	4632      	mov	r2, r6
 8001334:	4613      	mov	r3, r2
 8001336:	009b      	lsls	r3, r3, #2
 8001338:	4413      	add	r3, r2
 800133a:	005b      	lsls	r3, r3, #1
 800133c:	4619      	mov	r1, r3
 800133e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001342:	2b00      	cmp	r3, #0
 8001344:	da00      	bge.n	8001348 <SetPixelByXY+0x58>
 8001346:	3307      	adds	r3, #7
 8001348:	10db      	asrs	r3, r3, #3
 800134a:	b25d      	sxtb	r5, r3
 800134c:	462a      	mov	r2, r5
 800134e:	4613      	mov	r3, r2
 8001350:	009b      	lsls	r3, r3, #2
 8001352:	4413      	add	r3, r2
 8001354:	18c8      	adds	r0, r1, r3
 8001356:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800135a:	4b1c      	ldr	r3, [pc, #112]	@ (80013cc <SetPixelByXY+0xdc>)
 800135c:	fb83 1302 	smull	r1, r3, r3, r2
 8001360:	1059      	asrs	r1, r3, #1
 8001362:	17d3      	asrs	r3, r2, #31
 8001364:	1ac9      	subs	r1, r1, r3
 8001366:	460b      	mov	r3, r1
 8001368:	009b      	lsls	r3, r3, #2
 800136a:	440b      	add	r3, r1
 800136c:	1ad3      	subs	r3, r2, r3
 800136e:	b25c      	sxtb	r4, r3
 8001370:	4623      	mov	r3, r4
 8001372:	4403      	add	r3, r0
 8001374:	4a16      	ldr	r2, [pc, #88]	@ (80013d0 <SetPixelByXY+0xe0>)
 8001376:	5cd3      	ldrb	r3, [r2, r3]
 8001378:	b25a      	sxtb	r2, r3
 800137a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800137e:	4259      	negs	r1, r3
 8001380:	f003 0307 	and.w	r3, r3, #7
 8001384:	f001 0107 	and.w	r1, r1, #7
 8001388:	bf58      	it	pl
 800138a:	424b      	negpl	r3, r1
 800138c:	b25b      	sxtb	r3, r3
 800138e:	f1c3 0307 	rsb	r3, r3, #7
 8001392:	2101      	movs	r1, #1
 8001394:	fa01 f303 	lsl.w	r3, r1, r3
 8001398:	b25b      	sxtb	r3, r3
 800139a:	4313      	orrs	r3, r2
 800139c:	b259      	sxtb	r1, r3
 800139e:	4632      	mov	r2, r6
 80013a0:	4613      	mov	r3, r2
 80013a2:	009b      	lsls	r3, r3, #2
 80013a4:	4413      	add	r3, r2
 80013a6:	005b      	lsls	r3, r3, #1
 80013a8:	4618      	mov	r0, r3
 80013aa:	462a      	mov	r2, r5
 80013ac:	4613      	mov	r3, r2
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	4413      	add	r3, r2
 80013b2:	4403      	add	r3, r0
 80013b4:	4622      	mov	r2, r4
 80013b6:	4413      	add	r3, r2
 80013b8:	b2c9      	uxtb	r1, r1
 80013ba:	4a05      	ldr	r2, [pc, #20]	@ (80013d0 <SetPixelByXY+0xe0>)
 80013bc:	54d1      	strb	r1, [r2, r3]
 80013be:	e000      	b.n	80013c2 <SetPixelByXY+0xd2>
		return;
 80013c0:	bf00      	nop
}
 80013c2:	3708      	adds	r7, #8
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bcf0      	pop	{r4, r5, r6, r7}
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	66666667 	.word	0x66666667
 80013d0:	20000328 	.word	0x20000328

080013d4 <ResetPixelByXY>:
void ResetPixelByXY(int8_t _x, int8_t _y)
{
 80013d4:	b4f0      	push	{r4, r5, r6, r7}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	4603      	mov	r3, r0
 80013dc:	460a      	mov	r2, r1
 80013de:	71fb      	strb	r3, [r7, #7]
 80013e0:	4613      	mov	r3, r2
 80013e2:	71bb      	strb	r3, [r7, #6]
	if (_x < LCD_MIN_X || LCD_MAX_X <= _x || _y < LCD_MIN_Y || LCD_MAX_Y <= _y)
 80013e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	db5d      	blt.n	80014a8 <ResetPixelByXY+0xd4>
 80013ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f0:	2b4f      	cmp	r3, #79	@ 0x4f
 80013f2:	dc59      	bgt.n	80014a8 <ResetPixelByXY+0xd4>
 80013f4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	db55      	blt.n	80014a8 <ResetPixelByXY+0xd4>
 80013fc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001400:	2b0f      	cmp	r3, #15
 8001402:	dc51      	bgt.n	80014a8 <ResetPixelByXY+0xd4>
		return;

	map[_x / 5 * 10 + _y / 8 * 5 + _x % 5] &= ~(0x01 << (7 - (_y % 8)));
 8001404:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001408:	4a2a      	ldr	r2, [pc, #168]	@ (80014b4 <ResetPixelByXY+0xe0>)
 800140a:	fb82 1203 	smull	r1, r2, r2, r3
 800140e:	1052      	asrs	r2, r2, #1
 8001410:	17db      	asrs	r3, r3, #31
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	b25e      	sxtb	r6, r3
 8001416:	4632      	mov	r2, r6
 8001418:	4613      	mov	r3, r2
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	4413      	add	r3, r2
 800141e:	005b      	lsls	r3, r3, #1
 8001420:	4619      	mov	r1, r3
 8001422:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001426:	2b00      	cmp	r3, #0
 8001428:	da00      	bge.n	800142c <ResetPixelByXY+0x58>
 800142a:	3307      	adds	r3, #7
 800142c:	10db      	asrs	r3, r3, #3
 800142e:	b25d      	sxtb	r5, r3
 8001430:	462a      	mov	r2, r5
 8001432:	4613      	mov	r3, r2
 8001434:	009b      	lsls	r3, r3, #2
 8001436:	4413      	add	r3, r2
 8001438:	18c8      	adds	r0, r1, r3
 800143a:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800143e:	4b1d      	ldr	r3, [pc, #116]	@ (80014b4 <ResetPixelByXY+0xe0>)
 8001440:	fb83 1302 	smull	r1, r3, r3, r2
 8001444:	1059      	asrs	r1, r3, #1
 8001446:	17d3      	asrs	r3, r2, #31
 8001448:	1ac9      	subs	r1, r1, r3
 800144a:	460b      	mov	r3, r1
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	440b      	add	r3, r1
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	b25c      	sxtb	r4, r3
 8001454:	4623      	mov	r3, r4
 8001456:	4403      	add	r3, r0
 8001458:	4a17      	ldr	r2, [pc, #92]	@ (80014b8 <ResetPixelByXY+0xe4>)
 800145a:	5cd3      	ldrb	r3, [r2, r3]
 800145c:	b25a      	sxtb	r2, r3
 800145e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001462:	4259      	negs	r1, r3
 8001464:	f003 0307 	and.w	r3, r3, #7
 8001468:	f001 0107 	and.w	r1, r1, #7
 800146c:	bf58      	it	pl
 800146e:	424b      	negpl	r3, r1
 8001470:	b25b      	sxtb	r3, r3
 8001472:	f1c3 0307 	rsb	r3, r3, #7
 8001476:	2101      	movs	r1, #1
 8001478:	fa01 f303 	lsl.w	r3, r1, r3
 800147c:	b25b      	sxtb	r3, r3
 800147e:	43db      	mvns	r3, r3
 8001480:	b25b      	sxtb	r3, r3
 8001482:	4013      	ands	r3, r2
 8001484:	b259      	sxtb	r1, r3
 8001486:	4632      	mov	r2, r6
 8001488:	4613      	mov	r3, r2
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	4413      	add	r3, r2
 800148e:	005b      	lsls	r3, r3, #1
 8001490:	4618      	mov	r0, r3
 8001492:	462a      	mov	r2, r5
 8001494:	4613      	mov	r3, r2
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	4413      	add	r3, r2
 800149a:	4403      	add	r3, r0
 800149c:	4622      	mov	r2, r4
 800149e:	4413      	add	r3, r2
 80014a0:	b2c9      	uxtb	r1, r1
 80014a2:	4a05      	ldr	r2, [pc, #20]	@ (80014b8 <ResetPixelByXY+0xe4>)
 80014a4:	54d1      	strb	r1, [r2, r3]
 80014a6:	e000      	b.n	80014aa <ResetPixelByXY+0xd6>
		return;
 80014a8:	bf00      	nop
}
 80014aa:	3708      	adds	r7, #8
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bcf0      	pop	{r4, r5, r6, r7}
 80014b0:	4770      	bx	lr
 80014b2:	bf00      	nop
 80014b4:	66666667 	.word	0x66666667
 80014b8:	20000328 	.word	0x20000328

080014bc <ResetPixel>:

void ResetPixel()
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b088      	sub	sp, #32
 80014c0:	af00      	add	r7, sp, #0
	switch (g_cur_scene)
 80014c2:	4baa      	ldr	r3, [pc, #680]	@ (800176c <ResetPixel+0x2b0>)
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	2b03      	cmp	r3, #3
 80014c8:	f040 814e 	bne.w	8001768 <ResetPixel+0x2ac>
	{
		case SCENE_SHOOTING:
		{
			if ((g_flag & 0x80) == 0)
 80014cc:	4ba8      	ldr	r3, [pc, #672]	@ (8001770 <ResetPixel+0x2b4>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	b25b      	sxtb	r3, r3
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	f2c0 8158 	blt.w	8001788 <ResetPixel+0x2cc>
			{
				// player
				for (int8_t i = -2; i <= 2; i++)
 80014d8:	23fe      	movs	r3, #254	@ 0xfe
 80014da:	77fb      	strb	r3, [r7, #31]
 80014dc:	e03c      	b.n	8001558 <ResetPixel+0x9c>
				{
					for (int8_t j = -2; j <= 2; j++)
 80014de:	23fe      	movs	r3, #254	@ 0xfe
 80014e0:	77bb      	strb	r3, [r7, #30]
 80014e2:	e02f      	b.n	8001544 <ResetPixel+0x88>
					{
						int8_t x = player.pos.x + i;
 80014e4:	4ba3      	ldr	r3, [pc, #652]	@ (8001774 <ResetPixel+0x2b8>)
 80014e6:	f993 3000 	ldrsb.w	r3, [r3]
 80014ea:	b2da      	uxtb	r2, r3
 80014ec:	7ffb      	ldrb	r3, [r7, #31]
 80014ee:	4413      	add	r3, r2
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	70fb      	strb	r3, [r7, #3]
						int8_t y = player.pos.y + j;
 80014f4:	4b9f      	ldr	r3, [pc, #636]	@ (8001774 <ResetPixel+0x2b8>)
 80014f6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80014fa:	b2da      	uxtb	r2, r3
 80014fc:	7fbb      	ldrb	r3, [r7, #30]
 80014fe:	4413      	add	r3, r2
 8001500:	b2db      	uxtb	r3, r3
 8001502:	70bb      	strb	r3, [r7, #2]

						if (x < LCD_MIN_X || LCD_MAX_X <= x || y < LCD_MIN_Y || LCD_MAX_Y <= y)
 8001504:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001508:	2b00      	cmp	r3, #0
 800150a:	db14      	blt.n	8001536 <ResetPixel+0x7a>
 800150c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001510:	2b4f      	cmp	r3, #79	@ 0x4f
 8001512:	dc10      	bgt.n	8001536 <ResetPixel+0x7a>
 8001514:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001518:	2b00      	cmp	r3, #0
 800151a:	db0c      	blt.n	8001536 <ResetPixel+0x7a>
 800151c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001520:	2b0f      	cmp	r3, #15
 8001522:	dc08      	bgt.n	8001536 <ResetPixel+0x7a>
							continue;

						ResetPixelByXY(x, y);
 8001524:	f997 2002 	ldrsb.w	r2, [r7, #2]
 8001528:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800152c:	4611      	mov	r1, r2
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff ff50 	bl	80013d4 <ResetPixelByXY>
 8001534:	e000      	b.n	8001538 <ResetPixel+0x7c>
							continue;
 8001536:	bf00      	nop
					for (int8_t j = -2; j <= 2; j++)
 8001538:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800153c:	b2db      	uxtb	r3, r3
 800153e:	3301      	adds	r3, #1
 8001540:	b2db      	uxtb	r3, r3
 8001542:	77bb      	strb	r3, [r7, #30]
 8001544:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001548:	2b02      	cmp	r3, #2
 800154a:	ddcb      	ble.n	80014e4 <ResetPixel+0x28>
				for (int8_t i = -2; i <= 2; i++)
 800154c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001550:	b2db      	uxtb	r3, r3
 8001552:	3301      	adds	r3, #1
 8001554:	b2db      	uxtb	r3, r3
 8001556:	77fb      	strb	r3, [r7, #31]
 8001558:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800155c:	2b02      	cmp	r3, #2
 800155e:	ddbe      	ble.n	80014de <ResetPixel+0x22>
					}
				}

				// bullets
				for (int i = 0; i < BULLET_MAX_COUNT; i++)
 8001560:	2300      	movs	r3, #0
 8001562:	61bb      	str	r3, [r7, #24]
 8001564:	e07d      	b.n	8001662 <ResetPixel+0x1a6>
				{
					if ((bullets[i].dir & DIR_RUNNING) == 0)
 8001566:	4984      	ldr	r1, [pc, #528]	@ (8001778 <ResetPixel+0x2bc>)
 8001568:	69ba      	ldr	r2, [r7, #24]
 800156a:	4613      	mov	r3, r2
 800156c:	005b      	lsls	r3, r3, #1
 800156e:	4413      	add	r3, r2
 8001570:	440b      	add	r3, r1
 8001572:	3302      	adds	r3, #2
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	f003 0304 	and.w	r3, r3, #4
 800157a:	2b00      	cmp	r3, #0
 800157c:	d06d      	beq.n	800165a <ResetPixel+0x19e>
						continue;

					if ((bullets[i].dir & DIR_RIGHT) > 0)
 800157e:	497e      	ldr	r1, [pc, #504]	@ (8001778 <ResetPixel+0x2bc>)
 8001580:	69ba      	ldr	r2, [r7, #24]
 8001582:	4613      	mov	r3, r2
 8001584:	005b      	lsls	r3, r3, #1
 8001586:	4413      	add	r3, r2
 8001588:	440b      	add	r3, r1
 800158a:	3302      	adds	r3, #2
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	f003 0301 	and.w	r3, r3, #1
 8001592:	2b00      	cmp	r3, #0
 8001594:	dd2a      	ble.n	80015ec <ResetPixel+0x130>
					{
						for (int j = 0; j <= bullet_size; j++)
 8001596:	2300      	movs	r3, #0
 8001598:	617b      	str	r3, [r7, #20]
 800159a:	e020      	b.n	80015de <ResetPixel+0x122>
						{
							ResetPixelByXY(bullets[i].pos.x - bullet_moving_distance - j, bullets[i].pos.y);
 800159c:	4976      	ldr	r1, [pc, #472]	@ (8001778 <ResetPixel+0x2bc>)
 800159e:	69ba      	ldr	r2, [r7, #24]
 80015a0:	4613      	mov	r3, r2
 80015a2:	005b      	lsls	r3, r3, #1
 80015a4:	4413      	add	r3, r2
 80015a6:	440b      	add	r3, r1
 80015a8:	f993 3000 	ldrsb.w	r3, [r3]
 80015ac:	b2da      	uxtb	r2, r3
 80015ae:	4b73      	ldr	r3, [pc, #460]	@ (800177c <ResetPixel+0x2c0>)
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	1ad3      	subs	r3, r2, r3
 80015b4:	b2da      	uxtb	r2, r3
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	1ad3      	subs	r3, r2, r3
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	b258      	sxtb	r0, r3
 80015c0:	496d      	ldr	r1, [pc, #436]	@ (8001778 <ResetPixel+0x2bc>)
 80015c2:	69ba      	ldr	r2, [r7, #24]
 80015c4:	4613      	mov	r3, r2
 80015c6:	005b      	lsls	r3, r3, #1
 80015c8:	4413      	add	r3, r2
 80015ca:	440b      	add	r3, r1
 80015cc:	3301      	adds	r3, #1
 80015ce:	f993 3000 	ldrsb.w	r3, [r3]
 80015d2:	4619      	mov	r1, r3
 80015d4:	f7ff fefe 	bl	80013d4 <ResetPixelByXY>
						for (int j = 0; j <= bullet_size; j++)
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	3301      	adds	r3, #1
 80015dc:	617b      	str	r3, [r7, #20]
 80015de:	4b68      	ldr	r3, [pc, #416]	@ (8001780 <ResetPixel+0x2c4>)
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	461a      	mov	r2, r3
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	4293      	cmp	r3, r2
 80015e8:	ddd8      	ble.n	800159c <ResetPixel+0xe0>
 80015ea:	e037      	b.n	800165c <ResetPixel+0x1a0>
						}
					}
					else if ((bullets[i].dir & DIR_LEFT) > 0)
 80015ec:	4962      	ldr	r1, [pc, #392]	@ (8001778 <ResetPixel+0x2bc>)
 80015ee:	69ba      	ldr	r2, [r7, #24]
 80015f0:	4613      	mov	r3, r2
 80015f2:	005b      	lsls	r3, r3, #1
 80015f4:	4413      	add	r3, r2
 80015f6:	440b      	add	r3, r1
 80015f8:	3302      	adds	r3, #2
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	f003 0302 	and.w	r3, r3, #2
 8001600:	2b00      	cmp	r3, #0
 8001602:	dd2b      	ble.n	800165c <ResetPixel+0x1a0>
					{
						for (int j = 0; j <= bullet_size; j++)
 8001604:	2300      	movs	r3, #0
 8001606:	613b      	str	r3, [r7, #16]
 8001608:	e020      	b.n	800164c <ResetPixel+0x190>
						{
							ResetPixelByXY(bullets[i].pos.x + bullet_moving_distance + j, bullets[i].pos.y);
 800160a:	495b      	ldr	r1, [pc, #364]	@ (8001778 <ResetPixel+0x2bc>)
 800160c:	69ba      	ldr	r2, [r7, #24]
 800160e:	4613      	mov	r3, r2
 8001610:	005b      	lsls	r3, r3, #1
 8001612:	4413      	add	r3, r2
 8001614:	440b      	add	r3, r1
 8001616:	f993 3000 	ldrsb.w	r3, [r3]
 800161a:	b2da      	uxtb	r2, r3
 800161c:	4b57      	ldr	r3, [pc, #348]	@ (800177c <ResetPixel+0x2c0>)
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	4413      	add	r3, r2
 8001622:	b2da      	uxtb	r2, r3
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	b2db      	uxtb	r3, r3
 8001628:	4413      	add	r3, r2
 800162a:	b2db      	uxtb	r3, r3
 800162c:	b258      	sxtb	r0, r3
 800162e:	4952      	ldr	r1, [pc, #328]	@ (8001778 <ResetPixel+0x2bc>)
 8001630:	69ba      	ldr	r2, [r7, #24]
 8001632:	4613      	mov	r3, r2
 8001634:	005b      	lsls	r3, r3, #1
 8001636:	4413      	add	r3, r2
 8001638:	440b      	add	r3, r1
 800163a:	3301      	adds	r3, #1
 800163c:	f993 3000 	ldrsb.w	r3, [r3]
 8001640:	4619      	mov	r1, r3
 8001642:	f7ff fec7 	bl	80013d4 <ResetPixelByXY>
						for (int j = 0; j <= bullet_size; j++)
 8001646:	693b      	ldr	r3, [r7, #16]
 8001648:	3301      	adds	r3, #1
 800164a:	613b      	str	r3, [r7, #16]
 800164c:	4b4c      	ldr	r3, [pc, #304]	@ (8001780 <ResetPixel+0x2c4>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	461a      	mov	r2, r3
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	4293      	cmp	r3, r2
 8001656:	ddd8      	ble.n	800160a <ResetPixel+0x14e>
 8001658:	e000      	b.n	800165c <ResetPixel+0x1a0>
						continue;
 800165a:	bf00      	nop
				for (int i = 0; i < BULLET_MAX_COUNT; i++)
 800165c:	69bb      	ldr	r3, [r7, #24]
 800165e:	3301      	adds	r3, #1
 8001660:	61bb      	str	r3, [r7, #24]
 8001662:	69bb      	ldr	r3, [r7, #24]
 8001664:	2b0f      	cmp	r3, #15
 8001666:	f77f af7e 	ble.w	8001566 <ResetPixel+0xaa>
						}
					}
				}

				// walls
				for (int i = 0; i < WALL_MAX_COUNT; i++)
 800166a:	2300      	movs	r3, #0
 800166c:	60fb      	str	r3, [r7, #12]
 800166e:	e077      	b.n	8001760 <ResetPixel+0x2a4>
				{
					if ((walls[i].dir & DIR_RUNNING) == 0)
 8001670:	4944      	ldr	r1, [pc, #272]	@ (8001784 <ResetPixel+0x2c8>)
 8001672:	68fa      	ldr	r2, [r7, #12]
 8001674:	4613      	mov	r3, r2
 8001676:	005b      	lsls	r3, r3, #1
 8001678:	4413      	add	r3, r2
 800167a:	440b      	add	r3, r1
 800167c:	3302      	adds	r3, #2
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	f003 0304 	and.w	r3, r3, #4
 8001684:	2b00      	cmp	r3, #0
 8001686:	d067      	beq.n	8001758 <ResetPixel+0x29c>
						continue;

					if ((walls[i].dir & DIR_RIGHT) > 0)
 8001688:	493e      	ldr	r1, [pc, #248]	@ (8001784 <ResetPixel+0x2c8>)
 800168a:	68fa      	ldr	r2, [r7, #12]
 800168c:	4613      	mov	r3, r2
 800168e:	005b      	lsls	r3, r3, #1
 8001690:	4413      	add	r3, r2
 8001692:	440b      	add	r3, r1
 8001694:	3302      	adds	r3, #2
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	f003 0301 	and.w	r3, r3, #1
 800169c:	2b00      	cmp	r3, #0
 800169e:	dd27      	ble.n	80016f0 <ResetPixel+0x234>
					{
						for (int j = 0; j < 8; j++)
 80016a0:	2300      	movs	r3, #0
 80016a2:	60bb      	str	r3, [r7, #8]
 80016a4:	e020      	b.n	80016e8 <ResetPixel+0x22c>
						{
							ResetPixelByXY(walls[i].pos.x - 1, walls[i].pos.y + j);
 80016a6:	4937      	ldr	r1, [pc, #220]	@ (8001784 <ResetPixel+0x2c8>)
 80016a8:	68fa      	ldr	r2, [r7, #12]
 80016aa:	4613      	mov	r3, r2
 80016ac:	005b      	lsls	r3, r3, #1
 80016ae:	4413      	add	r3, r2
 80016b0:	440b      	add	r3, r1
 80016b2:	f993 3000 	ldrsb.w	r3, [r3]
 80016b6:	b2db      	uxtb	r3, r3
 80016b8:	3b01      	subs	r3, #1
 80016ba:	b2db      	uxtb	r3, r3
 80016bc:	b258      	sxtb	r0, r3
 80016be:	4931      	ldr	r1, [pc, #196]	@ (8001784 <ResetPixel+0x2c8>)
 80016c0:	68fa      	ldr	r2, [r7, #12]
 80016c2:	4613      	mov	r3, r2
 80016c4:	005b      	lsls	r3, r3, #1
 80016c6:	4413      	add	r3, r2
 80016c8:	440b      	add	r3, r1
 80016ca:	3301      	adds	r3, #1
 80016cc:	f993 3000 	ldrsb.w	r3, [r3]
 80016d0:	b2da      	uxtb	r2, r3
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	b2db      	uxtb	r3, r3
 80016d6:	4413      	add	r3, r2
 80016d8:	b2db      	uxtb	r3, r3
 80016da:	b25b      	sxtb	r3, r3
 80016dc:	4619      	mov	r1, r3
 80016de:	f7ff fe79 	bl	80013d4 <ResetPixelByXY>
						for (int j = 0; j < 8; j++)
 80016e2:	68bb      	ldr	r3, [r7, #8]
 80016e4:	3301      	adds	r3, #1
 80016e6:	60bb      	str	r3, [r7, #8]
 80016e8:	68bb      	ldr	r3, [r7, #8]
 80016ea:	2b07      	cmp	r3, #7
 80016ec:	dddb      	ble.n	80016a6 <ResetPixel+0x1ea>
 80016ee:	e034      	b.n	800175a <ResetPixel+0x29e>
						}
					}
					else if ((walls[i].dir & DIR_LEFT) > 0)
 80016f0:	4924      	ldr	r1, [pc, #144]	@ (8001784 <ResetPixel+0x2c8>)
 80016f2:	68fa      	ldr	r2, [r7, #12]
 80016f4:	4613      	mov	r3, r2
 80016f6:	005b      	lsls	r3, r3, #1
 80016f8:	4413      	add	r3, r2
 80016fa:	440b      	add	r3, r1
 80016fc:	3302      	adds	r3, #2
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	f003 0302 	and.w	r3, r3, #2
 8001704:	2b00      	cmp	r3, #0
 8001706:	dd28      	ble.n	800175a <ResetPixel+0x29e>
					{
						for (int j = 0; j < 8; j++)
 8001708:	2300      	movs	r3, #0
 800170a:	607b      	str	r3, [r7, #4]
 800170c:	e020      	b.n	8001750 <ResetPixel+0x294>
						{
							ResetPixelByXY(walls[i].pos.x + 1, walls[i].pos.y + j);
 800170e:	491d      	ldr	r1, [pc, #116]	@ (8001784 <ResetPixel+0x2c8>)
 8001710:	68fa      	ldr	r2, [r7, #12]
 8001712:	4613      	mov	r3, r2
 8001714:	005b      	lsls	r3, r3, #1
 8001716:	4413      	add	r3, r2
 8001718:	440b      	add	r3, r1
 800171a:	f993 3000 	ldrsb.w	r3, [r3]
 800171e:	b2db      	uxtb	r3, r3
 8001720:	3301      	adds	r3, #1
 8001722:	b2db      	uxtb	r3, r3
 8001724:	b258      	sxtb	r0, r3
 8001726:	4917      	ldr	r1, [pc, #92]	@ (8001784 <ResetPixel+0x2c8>)
 8001728:	68fa      	ldr	r2, [r7, #12]
 800172a:	4613      	mov	r3, r2
 800172c:	005b      	lsls	r3, r3, #1
 800172e:	4413      	add	r3, r2
 8001730:	440b      	add	r3, r1
 8001732:	3301      	adds	r3, #1
 8001734:	f993 3000 	ldrsb.w	r3, [r3]
 8001738:	b2da      	uxtb	r2, r3
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	b2db      	uxtb	r3, r3
 800173e:	4413      	add	r3, r2
 8001740:	b2db      	uxtb	r3, r3
 8001742:	b25b      	sxtb	r3, r3
 8001744:	4619      	mov	r1, r3
 8001746:	f7ff fe45 	bl	80013d4 <ResetPixelByXY>
						for (int j = 0; j < 8; j++)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	3301      	adds	r3, #1
 800174e:	607b      	str	r3, [r7, #4]
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2b07      	cmp	r3, #7
 8001754:	dddb      	ble.n	800170e <ResetPixel+0x252>
 8001756:	e000      	b.n	800175a <ResetPixel+0x29e>
						continue;
 8001758:	bf00      	nop
				for (int i = 0; i < WALL_MAX_COUNT; i++)
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	3301      	adds	r3, #1
 800175e:	60fb      	str	r3, [r7, #12]
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	2b07      	cmp	r3, #7
 8001764:	dd84      	ble.n	8001670 <ResetPixel+0x1b4>
						}
					}
				}
			}

			break;
 8001766:	e00f      	b.n	8001788 <ResetPixel+0x2cc>
		}
		default:
		{
			break;
 8001768:	bf00      	nop
 800176a:	e00e      	b.n	800178a <ResetPixel+0x2ce>
 800176c:	200003f1 	.word	0x200003f1
 8001770:	200003ec 	.word	0x200003ec
 8001774:	200006c4 	.word	0x200006c4
 8001778:	200006c8 	.word	0x200006c8
 800177c:	20000299 	.word	0x20000299
 8001780:	2000029a 	.word	0x2000029a
 8001784:	200006f8 	.word	0x200006f8
			break;
 8001788:	bf00      	nop
		}
	}
}
 800178a:	bf00      	nop
 800178c:	3720      	adds	r7, #32
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop

08001794 <SetPixel>:
void SetPixel()
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b088      	sub	sp, #32
 8001798:	af00      	add	r7, sp, #0
	switch (g_cur_scene)
 800179a:	4b96      	ldr	r3, [pc, #600]	@ (80019f4 <SetPixel+0x260>)
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	2b03      	cmp	r3, #3
 80017a0:	f040 8120 	bne.w	80019e4 <SetPixel+0x250>
	{
		case SCENE_SHOOTING:
		{
			if ((g_flag & 0x80) == 0)
 80017a4:	4b94      	ldr	r3, [pc, #592]	@ (80019f8 <SetPixel+0x264>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	b25b      	sxtb	r3, r3
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	f2c0 811c 	blt.w	80019e8 <SetPixel+0x254>
			{
				// player
				for (int8_t i = -1; i <= 1; i++)
 80017b0:	23ff      	movs	r3, #255	@ 0xff
 80017b2:	77fb      	strb	r3, [r7, #31]
 80017b4:	e05b      	b.n	800186e <SetPixel+0xda>
				{
					for (int8_t j = -1; j <= 1; j++)
 80017b6:	23ff      	movs	r3, #255	@ 0xff
 80017b8:	77bb      	strb	r3, [r7, #30]
 80017ba:	e04e      	b.n	800185a <SetPixel+0xc6>
					{
						int8_t x = player.pos.x + i;
 80017bc:	4b8f      	ldr	r3, [pc, #572]	@ (80019fc <SetPixel+0x268>)
 80017be:	f993 3000 	ldrsb.w	r3, [r3]
 80017c2:	b2da      	uxtb	r2, r3
 80017c4:	7ffb      	ldrb	r3, [r7, #31]
 80017c6:	4413      	add	r3, r2
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	71fb      	strb	r3, [r7, #7]
						int8_t y = player.pos.y + j;
 80017cc:	4b8b      	ldr	r3, [pc, #556]	@ (80019fc <SetPixel+0x268>)
 80017ce:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80017d2:	b2da      	uxtb	r2, r3
 80017d4:	7fbb      	ldrb	r3, [r7, #30]
 80017d6:	4413      	add	r3, r2
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	71bb      	strb	r3, [r7, #6]

						if (x < LCD_MIN_X || LCD_MAX_X <= x || y < LCD_MIN_Y || LCD_MAX_Y <= y)
 80017dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	db31      	blt.n	8001848 <SetPixel+0xb4>
 80017e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e8:	2b4f      	cmp	r3, #79	@ 0x4f
 80017ea:	dc2d      	bgt.n	8001848 <SetPixel+0xb4>
 80017ec:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	db29      	blt.n	8001848 <SetPixel+0xb4>
 80017f4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80017f8:	2b0f      	cmp	r3, #15
 80017fa:	dc25      	bgt.n	8001848 <SetPixel+0xb4>
							continue;

						if (((player.dir & DIR_RIGHT) > 0 && i == 1 && j != 0)
 80017fc:	4b7f      	ldr	r3, [pc, #508]	@ (80019fc <SetPixel+0x268>)
 80017fe:	789b      	ldrb	r3, [r3, #2]
 8001800:	f003 0301 	and.w	r3, r3, #1
 8001804:	2b00      	cmp	r3, #0
 8001806:	dd07      	ble.n	8001818 <SetPixel+0x84>
 8001808:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800180c:	2b01      	cmp	r3, #1
 800180e:	d103      	bne.n	8001818 <SetPixel+0x84>
 8001810:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d119      	bne.n	800184c <SetPixel+0xb8>
								|| ((player.dir & DIR_LEFT) > 0 && i == -1 && j != 0))
 8001818:	4b78      	ldr	r3, [pc, #480]	@ (80019fc <SetPixel+0x268>)
 800181a:	789b      	ldrb	r3, [r3, #2]
 800181c:	f003 0302 	and.w	r3, r3, #2
 8001820:	2b00      	cmp	r3, #0
 8001822:	dd08      	ble.n	8001836 <SetPixel+0xa2>
 8001824:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800182c:	d103      	bne.n	8001836 <SetPixel+0xa2>
 800182e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d10a      	bne.n	800184c <SetPixel+0xb8>
							continue;

						SetPixelByXY(x, y);
 8001836:	f997 2006 	ldrsb.w	r2, [r7, #6]
 800183a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800183e:	4611      	mov	r1, r2
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff fd55 	bl	80012f0 <SetPixelByXY>
 8001846:	e002      	b.n	800184e <SetPixel+0xba>
							continue;
 8001848:	bf00      	nop
 800184a:	e000      	b.n	800184e <SetPixel+0xba>
							continue;
 800184c:	bf00      	nop
					for (int8_t j = -1; j <= 1; j++)
 800184e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001852:	b2db      	uxtb	r3, r3
 8001854:	3301      	adds	r3, #1
 8001856:	b2db      	uxtb	r3, r3
 8001858:	77bb      	strb	r3, [r7, #30]
 800185a:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800185e:	2b01      	cmp	r3, #1
 8001860:	ddac      	ble.n	80017bc <SetPixel+0x28>
				for (int8_t i = -1; i <= 1; i++)
 8001862:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001866:	b2db      	uxtb	r3, r3
 8001868:	3301      	adds	r3, #1
 800186a:	b2db      	uxtb	r3, r3
 800186c:	77fb      	strb	r3, [r7, #31]
 800186e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001872:	2b01      	cmp	r3, #1
 8001874:	dd9f      	ble.n	80017b6 <SetPixel+0x22>
					}
				}

				// bullets
				for (int i = 0; i < BULLET_MAX_COUNT; i++)
 8001876:	2300      	movs	r3, #0
 8001878:	61bb      	str	r3, [r7, #24]
 800187a:	e075      	b.n	8001968 <SetPixel+0x1d4>
				{
					if ((bullets[i].dir & DIR_RUNNING) == 0)
 800187c:	4960      	ldr	r1, [pc, #384]	@ (8001a00 <SetPixel+0x26c>)
 800187e:	69ba      	ldr	r2, [r7, #24]
 8001880:	4613      	mov	r3, r2
 8001882:	005b      	lsls	r3, r3, #1
 8001884:	4413      	add	r3, r2
 8001886:	440b      	add	r3, r1
 8001888:	3302      	adds	r3, #2
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	f003 0304 	and.w	r3, r3, #4
 8001890:	2b00      	cmp	r3, #0
 8001892:	d065      	beq.n	8001960 <SetPixel+0x1cc>
						continue;

					if ((bullets[i].dir & DIR_RIGHT) > 0)
 8001894:	495a      	ldr	r1, [pc, #360]	@ (8001a00 <SetPixel+0x26c>)
 8001896:	69ba      	ldr	r2, [r7, #24]
 8001898:	4613      	mov	r3, r2
 800189a:	005b      	lsls	r3, r3, #1
 800189c:	4413      	add	r3, r2
 800189e:	440b      	add	r3, r1
 80018a0:	3302      	adds	r3, #2
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	f003 0301 	and.w	r3, r3, #1
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	dd26      	ble.n	80018fa <SetPixel+0x166>
					{
						for (int j = 0; j <= bullet_size; j++)
 80018ac:	2300      	movs	r3, #0
 80018ae:	617b      	str	r3, [r7, #20]
 80018b0:	e01c      	b.n	80018ec <SetPixel+0x158>
						{
							SetPixelByXY(bullets[i].pos.x - j, bullets[i].pos.y);
 80018b2:	4953      	ldr	r1, [pc, #332]	@ (8001a00 <SetPixel+0x26c>)
 80018b4:	69ba      	ldr	r2, [r7, #24]
 80018b6:	4613      	mov	r3, r2
 80018b8:	005b      	lsls	r3, r3, #1
 80018ba:	4413      	add	r3, r2
 80018bc:	440b      	add	r3, r1
 80018be:	f993 3000 	ldrsb.w	r3, [r3]
 80018c2:	b2da      	uxtb	r2, r3
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	b2db      	uxtb	r3, r3
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	b2db      	uxtb	r3, r3
 80018cc:	b258      	sxtb	r0, r3
 80018ce:	494c      	ldr	r1, [pc, #304]	@ (8001a00 <SetPixel+0x26c>)
 80018d0:	69ba      	ldr	r2, [r7, #24]
 80018d2:	4613      	mov	r3, r2
 80018d4:	005b      	lsls	r3, r3, #1
 80018d6:	4413      	add	r3, r2
 80018d8:	440b      	add	r3, r1
 80018da:	3301      	adds	r3, #1
 80018dc:	f993 3000 	ldrsb.w	r3, [r3]
 80018e0:	4619      	mov	r1, r3
 80018e2:	f7ff fd05 	bl	80012f0 <SetPixelByXY>
						for (int j = 0; j <= bullet_size; j++)
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	3301      	adds	r3, #1
 80018ea:	617b      	str	r3, [r7, #20]
 80018ec:	4b45      	ldr	r3, [pc, #276]	@ (8001a04 <SetPixel+0x270>)
 80018ee:	781b      	ldrb	r3, [r3, #0]
 80018f0:	461a      	mov	r2, r3
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	4293      	cmp	r3, r2
 80018f6:	dddc      	ble.n	80018b2 <SetPixel+0x11e>
 80018f8:	e033      	b.n	8001962 <SetPixel+0x1ce>
						}
					}
					else if ((bullets[i].dir & DIR_LEFT) > 0)
 80018fa:	4941      	ldr	r1, [pc, #260]	@ (8001a00 <SetPixel+0x26c>)
 80018fc:	69ba      	ldr	r2, [r7, #24]
 80018fe:	4613      	mov	r3, r2
 8001900:	005b      	lsls	r3, r3, #1
 8001902:	4413      	add	r3, r2
 8001904:	440b      	add	r3, r1
 8001906:	3302      	adds	r3, #2
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	f003 0302 	and.w	r3, r3, #2
 800190e:	2b00      	cmp	r3, #0
 8001910:	dd27      	ble.n	8001962 <SetPixel+0x1ce>
					{
						for (int j = 0; j <= bullet_size; j++)
 8001912:	2300      	movs	r3, #0
 8001914:	613b      	str	r3, [r7, #16]
 8001916:	e01c      	b.n	8001952 <SetPixel+0x1be>
						{
							SetPixelByXY(bullets[i].pos.x + j, bullets[i].pos.y);
 8001918:	4939      	ldr	r1, [pc, #228]	@ (8001a00 <SetPixel+0x26c>)
 800191a:	69ba      	ldr	r2, [r7, #24]
 800191c:	4613      	mov	r3, r2
 800191e:	005b      	lsls	r3, r3, #1
 8001920:	4413      	add	r3, r2
 8001922:	440b      	add	r3, r1
 8001924:	f993 3000 	ldrsb.w	r3, [r3]
 8001928:	b2da      	uxtb	r2, r3
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	b2db      	uxtb	r3, r3
 800192e:	4413      	add	r3, r2
 8001930:	b2db      	uxtb	r3, r3
 8001932:	b258      	sxtb	r0, r3
 8001934:	4932      	ldr	r1, [pc, #200]	@ (8001a00 <SetPixel+0x26c>)
 8001936:	69ba      	ldr	r2, [r7, #24]
 8001938:	4613      	mov	r3, r2
 800193a:	005b      	lsls	r3, r3, #1
 800193c:	4413      	add	r3, r2
 800193e:	440b      	add	r3, r1
 8001940:	3301      	adds	r3, #1
 8001942:	f993 3000 	ldrsb.w	r3, [r3]
 8001946:	4619      	mov	r1, r3
 8001948:	f7ff fcd2 	bl	80012f0 <SetPixelByXY>
						for (int j = 0; j <= bullet_size; j++)
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	3301      	adds	r3, #1
 8001950:	613b      	str	r3, [r7, #16]
 8001952:	4b2c      	ldr	r3, [pc, #176]	@ (8001a04 <SetPixel+0x270>)
 8001954:	781b      	ldrb	r3, [r3, #0]
 8001956:	461a      	mov	r2, r3
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	4293      	cmp	r3, r2
 800195c:	dddc      	ble.n	8001918 <SetPixel+0x184>
 800195e:	e000      	b.n	8001962 <SetPixel+0x1ce>
						continue;
 8001960:	bf00      	nop
				for (int i = 0; i < BULLET_MAX_COUNT; i++)
 8001962:	69bb      	ldr	r3, [r7, #24]
 8001964:	3301      	adds	r3, #1
 8001966:	61bb      	str	r3, [r7, #24]
 8001968:	69bb      	ldr	r3, [r7, #24]
 800196a:	2b0f      	cmp	r3, #15
 800196c:	dd86      	ble.n	800187c <SetPixel+0xe8>
						}
					}
				}

				// walls
				for (int i = 0; i < WALL_MAX_COUNT; i++)
 800196e:	2300      	movs	r3, #0
 8001970:	60fb      	str	r3, [r7, #12]
 8001972:	e033      	b.n	80019dc <SetPixel+0x248>
				{
					if ((walls[i].dir & DIR_RUNNING) == 0)
 8001974:	4924      	ldr	r1, [pc, #144]	@ (8001a08 <SetPixel+0x274>)
 8001976:	68fa      	ldr	r2, [r7, #12]
 8001978:	4613      	mov	r3, r2
 800197a:	005b      	lsls	r3, r3, #1
 800197c:	4413      	add	r3, r2
 800197e:	440b      	add	r3, r1
 8001980:	3302      	adds	r3, #2
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	f003 0304 	and.w	r3, r3, #4
 8001988:	2b00      	cmp	r3, #0
 800198a:	d023      	beq.n	80019d4 <SetPixel+0x240>
						continue;

					for (int j = 0; j < 8; j++)
 800198c:	2300      	movs	r3, #0
 800198e:	60bb      	str	r3, [r7, #8]
 8001990:	e01c      	b.n	80019cc <SetPixel+0x238>
					{
						SetPixelByXY(walls[i].pos.x, walls[i].pos.y + j);
 8001992:	491d      	ldr	r1, [pc, #116]	@ (8001a08 <SetPixel+0x274>)
 8001994:	68fa      	ldr	r2, [r7, #12]
 8001996:	4613      	mov	r3, r2
 8001998:	005b      	lsls	r3, r3, #1
 800199a:	4413      	add	r3, r2
 800199c:	440b      	add	r3, r1
 800199e:	f993 0000 	ldrsb.w	r0, [r3]
 80019a2:	4919      	ldr	r1, [pc, #100]	@ (8001a08 <SetPixel+0x274>)
 80019a4:	68fa      	ldr	r2, [r7, #12]
 80019a6:	4613      	mov	r3, r2
 80019a8:	005b      	lsls	r3, r3, #1
 80019aa:	4413      	add	r3, r2
 80019ac:	440b      	add	r3, r1
 80019ae:	3301      	adds	r3, #1
 80019b0:	f993 3000 	ldrsb.w	r3, [r3]
 80019b4:	b2da      	uxtb	r2, r3
 80019b6:	68bb      	ldr	r3, [r7, #8]
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	4413      	add	r3, r2
 80019bc:	b2db      	uxtb	r3, r3
 80019be:	b25b      	sxtb	r3, r3
 80019c0:	4619      	mov	r1, r3
 80019c2:	f7ff fc95 	bl	80012f0 <SetPixelByXY>
					for (int j = 0; j < 8; j++)
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	3301      	adds	r3, #1
 80019ca:	60bb      	str	r3, [r7, #8]
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	2b07      	cmp	r3, #7
 80019d0:	dddf      	ble.n	8001992 <SetPixel+0x1fe>
 80019d2:	e000      	b.n	80019d6 <SetPixel+0x242>
						continue;
 80019d4:	bf00      	nop
				for (int i = 0; i < WALL_MAX_COUNT; i++)
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	3301      	adds	r3, #1
 80019da:	60fb      	str	r3, [r7, #12]
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	2b07      	cmp	r3, #7
 80019e0:	ddc8      	ble.n	8001974 <SetPixel+0x1e0>
					}
				}
			}

			break;
 80019e2:	e001      	b.n	80019e8 <SetPixel+0x254>
		}
		default:
		{
			break;
 80019e4:	bf00      	nop
 80019e6:	e000      	b.n	80019ea <SetPixel+0x256>
			break;
 80019e8:	bf00      	nop
		}
	}
}
 80019ea:	bf00      	nop
 80019ec:	3720      	adds	r7, #32
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	200003f1 	.word	0x200003f1
 80019f8:	200003ec 	.word	0x200003ec
 80019fc:	200006c4 	.word	0x200006c4
 8001a00:	200006c8 	.word	0x200006c8
 8001a04:	2000029a 	.word	0x2000029a
 8001a08:	200006f8 	.word	0x200006f8

08001a0c <MoveByDir>:

void MoveByDir(OBJECT *_obj)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
	if ((_obj->dir & 0x03) == DIR_UP)			_obj->pos.y -= object_moving_distance;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	789b      	ldrb	r3, [r3, #2]
 8001a18:	f003 0303 	and.w	r3, r3, #3
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d10b      	bne.n	8001a38 <MoveByDir+0x2c>
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001a26:	b2da      	uxtb	r2, r3
 8001a28:	4b21      	ldr	r3, [pc, #132]	@ (8001ab0 <MoveByDir+0xa4>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	b2db      	uxtb	r3, r3
 8001a30:	b25a      	sxtb	r2, r3
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	705a      	strb	r2, [r3, #1]
	else if ((_obj->dir & 0x03) == DIR_RIGHT)	_obj->pos.x += object_moving_distance;
	else if ((_obj->dir & 0x03) == DIR_DOWN)	_obj->pos.y += object_moving_distance;
	else if ((_obj->dir & 0x03) == DIR_LEFT)	_obj->pos.x -= object_moving_distance;
}
 8001a36:	e034      	b.n	8001aa2 <MoveByDir+0x96>
	else if ((_obj->dir & 0x03) == DIR_RIGHT)	_obj->pos.x += object_moving_distance;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	789b      	ldrb	r3, [r3, #2]
 8001a3c:	f003 0303 	and.w	r3, r3, #3
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d10b      	bne.n	8001a5c <MoveByDir+0x50>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	f993 3000 	ldrsb.w	r3, [r3]
 8001a4a:	b2da      	uxtb	r2, r3
 8001a4c:	4b18      	ldr	r3, [pc, #96]	@ (8001ab0 <MoveByDir+0xa4>)
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	4413      	add	r3, r2
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	b25a      	sxtb	r2, r3
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	701a      	strb	r2, [r3, #0]
}
 8001a5a:	e022      	b.n	8001aa2 <MoveByDir+0x96>
	else if ((_obj->dir & 0x03) == DIR_DOWN)	_obj->pos.y += object_moving_distance;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	789b      	ldrb	r3, [r3, #2]
 8001a60:	f003 0303 	and.w	r3, r3, #3
 8001a64:	2b03      	cmp	r3, #3
 8001a66:	d10b      	bne.n	8001a80 <MoveByDir+0x74>
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001a6e:	b2da      	uxtb	r2, r3
 8001a70:	4b0f      	ldr	r3, [pc, #60]	@ (8001ab0 <MoveByDir+0xa4>)
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	4413      	add	r3, r2
 8001a76:	b2db      	uxtb	r3, r3
 8001a78:	b25a      	sxtb	r2, r3
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	705a      	strb	r2, [r3, #1]
}
 8001a7e:	e010      	b.n	8001aa2 <MoveByDir+0x96>
	else if ((_obj->dir & 0x03) == DIR_LEFT)	_obj->pos.x -= object_moving_distance;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	789b      	ldrb	r3, [r3, #2]
 8001a84:	f003 0303 	and.w	r3, r3, #3
 8001a88:	2b02      	cmp	r3, #2
 8001a8a:	d10a      	bne.n	8001aa2 <MoveByDir+0x96>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	f993 3000 	ldrsb.w	r3, [r3]
 8001a92:	b2da      	uxtb	r2, r3
 8001a94:	4b06      	ldr	r3, [pc, #24]	@ (8001ab0 <MoveByDir+0xa4>)
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	b25a      	sxtb	r2, r3
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	701a      	strb	r2, [r3, #0]
}
 8001aa2:	bf00      	nop
 8001aa4:	370c      	adds	r7, #12
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop
 8001ab0:	20000280 	.word	0x20000280

08001ab4 <MovePlayer>:
void MovePlayer(int8_t _dx, int8_t _dy)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b083      	sub	sp, #12
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	4603      	mov	r3, r0
 8001abc:	460a      	mov	r2, r1
 8001abe:	71fb      	strb	r3, [r7, #7]
 8001ac0:	4613      	mov	r3, r2
 8001ac2:	71bb      	strb	r3, [r7, #6]
	player.pos.x = max(PLAYABLE_MIN_X, min(PLAYABLE_MAX_X, player.pos.x + _dx));
 8001ac4:	4b2d      	ldr	r3, [pc, #180]	@ (8001b7c <MovePlayer+0xc8>)
 8001ac6:	f993 3000 	ldrsb.w	r3, [r3]
 8001aca:	461a      	mov	r2, r3
 8001acc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ad0:	4413      	add	r3, r2
 8001ad2:	2b23      	cmp	r3, #35	@ 0x23
 8001ad4:	dd0b      	ble.n	8001aee <MovePlayer+0x3a>
 8001ad6:	4b29      	ldr	r3, [pc, #164]	@ (8001b7c <MovePlayer+0xc8>)
 8001ad8:	f993 3000 	ldrsb.w	r3, [r3]
 8001adc:	461a      	mov	r2, r3
 8001ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae2:	4413      	add	r3, r2
 8001ae4:	2b2b      	cmp	r3, #43	@ 0x2b
 8001ae6:	bfa8      	it	ge
 8001ae8:	232b      	movge	r3, #43	@ 0x2b
 8001aea:	b25b      	sxtb	r3, r3
 8001aec:	e000      	b.n	8001af0 <MovePlayer+0x3c>
 8001aee:	2324      	movs	r3, #36	@ 0x24
 8001af0:	4a22      	ldr	r2, [pc, #136]	@ (8001b7c <MovePlayer+0xc8>)
 8001af2:	7013      	strb	r3, [r2, #0]
	player.pos.y = max(PLAYABLE_MIN_Y, min(PLAYABLE_MAX_Y, player.pos.y + _dy));
 8001af4:	4b21      	ldr	r3, [pc, #132]	@ (8001b7c <MovePlayer+0xc8>)
 8001af6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001afa:	461a      	mov	r2, r3
 8001afc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001b00:	4413      	add	r3, r2
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	dd0b      	ble.n	8001b1e <MovePlayer+0x6a>
 8001b06:	4b1d      	ldr	r3, [pc, #116]	@ (8001b7c <MovePlayer+0xc8>)
 8001b08:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001b12:	4413      	add	r3, r2
 8001b14:	2b0e      	cmp	r3, #14
 8001b16:	bfa8      	it	ge
 8001b18:	230e      	movge	r3, #14
 8001b1a:	b25b      	sxtb	r3, r3
 8001b1c:	e000      	b.n	8001b20 <MovePlayer+0x6c>
 8001b1e:	2301      	movs	r3, #1
 8001b20:	4a16      	ldr	r2, [pc, #88]	@ (8001b7c <MovePlayer+0xc8>)
 8001b22:	7053      	strb	r3, [r2, #1]

	if (_dx > 0)
 8001b24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	dd0e      	ble.n	8001b4a <MovePlayer+0x96>
	{
		// look right
		player.dir &= ~DIR_LEFT;
 8001b2c:	4b13      	ldr	r3, [pc, #76]	@ (8001b7c <MovePlayer+0xc8>)
 8001b2e:	789b      	ldrb	r3, [r3, #2]
 8001b30:	f023 0302 	bic.w	r3, r3, #2
 8001b34:	b2da      	uxtb	r2, r3
 8001b36:	4b11      	ldr	r3, [pc, #68]	@ (8001b7c <MovePlayer+0xc8>)
 8001b38:	709a      	strb	r2, [r3, #2]
		player.dir |= DIR_RIGHT;
 8001b3a:	4b10      	ldr	r3, [pc, #64]	@ (8001b7c <MovePlayer+0xc8>)
 8001b3c:	789b      	ldrb	r3, [r3, #2]
 8001b3e:	f043 0301 	orr.w	r3, r3, #1
 8001b42:	b2da      	uxtb	r2, r3
 8001b44:	4b0d      	ldr	r3, [pc, #52]	@ (8001b7c <MovePlayer+0xc8>)
 8001b46:	709a      	strb	r2, [r3, #2]
	{
		// look left
		player.dir &= ~DIR_RIGHT;
		player.dir |= DIR_LEFT;
	}
}
 8001b48:	e011      	b.n	8001b6e <MovePlayer+0xba>
	else if (_dx < 0)
 8001b4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	da0d      	bge.n	8001b6e <MovePlayer+0xba>
		player.dir &= ~DIR_RIGHT;
 8001b52:	4b0a      	ldr	r3, [pc, #40]	@ (8001b7c <MovePlayer+0xc8>)
 8001b54:	789b      	ldrb	r3, [r3, #2]
 8001b56:	f023 0301 	bic.w	r3, r3, #1
 8001b5a:	b2da      	uxtb	r2, r3
 8001b5c:	4b07      	ldr	r3, [pc, #28]	@ (8001b7c <MovePlayer+0xc8>)
 8001b5e:	709a      	strb	r2, [r3, #2]
		player.dir |= DIR_LEFT;
 8001b60:	4b06      	ldr	r3, [pc, #24]	@ (8001b7c <MovePlayer+0xc8>)
 8001b62:	789b      	ldrb	r3, [r3, #2]
 8001b64:	f043 0302 	orr.w	r3, r3, #2
 8001b68:	b2da      	uxtb	r2, r3
 8001b6a:	4b04      	ldr	r3, [pc, #16]	@ (8001b7c <MovePlayer+0xc8>)
 8001b6c:	709a      	strb	r2, [r3, #2]
}
 8001b6e:	bf00      	nop
 8001b70:	370c      	adds	r7, #12
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	200006c4 	.word	0x200006c4

08001b80 <FireBullet>:
void FireBullet(const OBJECT *_player)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b085      	sub	sp, #20
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < BULLET_MAX_COUNT / 2; i++)
 8001b88:	2300      	movs	r3, #0
 8001b8a:	60fb      	str	r3, [r7, #12]
 8001b8c:	e071      	b.n	8001c72 <FireBullet+0xf2>
	{
		if ((bullets[i].dir & DIR_RUNNING) == 0)
 8001b8e:	493e      	ldr	r1, [pc, #248]	@ (8001c88 <FireBullet+0x108>)
 8001b90:	68fa      	ldr	r2, [r7, #12]
 8001b92:	4613      	mov	r3, r2
 8001b94:	005b      	lsls	r3, r3, #1
 8001b96:	4413      	add	r3, r2
 8001b98:	440b      	add	r3, r1
 8001b9a:	3302      	adds	r3, #2
 8001b9c:	781b      	ldrb	r3, [r3, #0]
 8001b9e:	f003 0304 	and.w	r3, r3, #4
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d162      	bne.n	8001c6c <FireBullet+0xec>
		{
			bullets[i].dir |= DIR_RUNNING | _player->dir;
 8001ba6:	4938      	ldr	r1, [pc, #224]	@ (8001c88 <FireBullet+0x108>)
 8001ba8:	68fa      	ldr	r2, [r7, #12]
 8001baa:	4613      	mov	r3, r2
 8001bac:	005b      	lsls	r3, r3, #1
 8001bae:	4413      	add	r3, r2
 8001bb0:	440b      	add	r3, r1
 8001bb2:	3302      	adds	r3, #2
 8001bb4:	781a      	ldrb	r2, [r3, #0]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	789b      	ldrb	r3, [r3, #2]
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	b2db      	uxtb	r3, r3
 8001bbe:	f043 0304 	orr.w	r3, r3, #4
 8001bc2:	b2d8      	uxtb	r0, r3
 8001bc4:	4930      	ldr	r1, [pc, #192]	@ (8001c88 <FireBullet+0x108>)
 8001bc6:	68fa      	ldr	r2, [r7, #12]
 8001bc8:	4613      	mov	r3, r2
 8001bca:	005b      	lsls	r3, r3, #1
 8001bcc:	4413      	add	r3, r2
 8001bce:	440b      	add	r3, r1
 8001bd0:	3302      	adds	r3, #2
 8001bd2:	4602      	mov	r2, r0
 8001bd4:	701a      	strb	r2, [r3, #0]

			bullets[i].pos = _player->pos;
 8001bd6:	492c      	ldr	r1, [pc, #176]	@ (8001c88 <FireBullet+0x108>)
 8001bd8:	68fa      	ldr	r2, [r7, #12]
 8001bda:	4613      	mov	r3, r2
 8001bdc:	005b      	lsls	r3, r3, #1
 8001bde:	4413      	add	r3, r2
 8001be0:	18ca      	adds	r2, r1, r3
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	881b      	ldrh	r3, [r3, #0]
 8001be6:	8013      	strh	r3, [r2, #0]
			if ((bullets[i].dir & DIR_RIGHT) > 0)
 8001be8:	4927      	ldr	r1, [pc, #156]	@ (8001c88 <FireBullet+0x108>)
 8001bea:	68fa      	ldr	r2, [r7, #12]
 8001bec:	4613      	mov	r3, r2
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	4413      	add	r3, r2
 8001bf2:	440b      	add	r3, r1
 8001bf4:	3302      	adds	r3, #2
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	f003 0301 	and.w	r3, r3, #1
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	dd14      	ble.n	8001c2a <FireBullet+0xaa>
			{
				bullets[i].pos.x += 3;
 8001c00:	4921      	ldr	r1, [pc, #132]	@ (8001c88 <FireBullet+0x108>)
 8001c02:	68fa      	ldr	r2, [r7, #12]
 8001c04:	4613      	mov	r3, r2
 8001c06:	005b      	lsls	r3, r3, #1
 8001c08:	4413      	add	r3, r2
 8001c0a:	440b      	add	r3, r1
 8001c0c:	f993 3000 	ldrsb.w	r3, [r3]
 8001c10:	b2db      	uxtb	r3, r3
 8001c12:	3303      	adds	r3, #3
 8001c14:	b2db      	uxtb	r3, r3
 8001c16:	b258      	sxtb	r0, r3
 8001c18:	491b      	ldr	r1, [pc, #108]	@ (8001c88 <FireBullet+0x108>)
 8001c1a:	68fa      	ldr	r2, [r7, #12]
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	005b      	lsls	r3, r3, #1
 8001c20:	4413      	add	r3, r2
 8001c22:	440b      	add	r3, r1
 8001c24:	4602      	mov	r2, r0
 8001c26:	701a      	strb	r2, [r3, #0]
			else if ((bullets[i].dir & DIR_LEFT) > 0)
			{
				bullets[i].pos.x -= 3;
			}

			break;
 8001c28:	e027      	b.n	8001c7a <FireBullet+0xfa>
			else if ((bullets[i].dir & DIR_LEFT) > 0)
 8001c2a:	4917      	ldr	r1, [pc, #92]	@ (8001c88 <FireBullet+0x108>)
 8001c2c:	68fa      	ldr	r2, [r7, #12]
 8001c2e:	4613      	mov	r3, r2
 8001c30:	005b      	lsls	r3, r3, #1
 8001c32:	4413      	add	r3, r2
 8001c34:	440b      	add	r3, r1
 8001c36:	3302      	adds	r3, #2
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	f003 0302 	and.w	r3, r3, #2
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	dd1b      	ble.n	8001c7a <FireBullet+0xfa>
				bullets[i].pos.x -= 3;
 8001c42:	4911      	ldr	r1, [pc, #68]	@ (8001c88 <FireBullet+0x108>)
 8001c44:	68fa      	ldr	r2, [r7, #12]
 8001c46:	4613      	mov	r3, r2
 8001c48:	005b      	lsls	r3, r3, #1
 8001c4a:	4413      	add	r3, r2
 8001c4c:	440b      	add	r3, r1
 8001c4e:	f993 3000 	ldrsb.w	r3, [r3]
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	3b03      	subs	r3, #3
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	b258      	sxtb	r0, r3
 8001c5a:	490b      	ldr	r1, [pc, #44]	@ (8001c88 <FireBullet+0x108>)
 8001c5c:	68fa      	ldr	r2, [r7, #12]
 8001c5e:	4613      	mov	r3, r2
 8001c60:	005b      	lsls	r3, r3, #1
 8001c62:	4413      	add	r3, r2
 8001c64:	440b      	add	r3, r1
 8001c66:	4602      	mov	r2, r0
 8001c68:	701a      	strb	r2, [r3, #0]
			break;
 8001c6a:	e006      	b.n	8001c7a <FireBullet+0xfa>
	for (int i = 0; i < BULLET_MAX_COUNT / 2; i++)
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	3301      	adds	r3, #1
 8001c70:	60fb      	str	r3, [r7, #12]
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	2b07      	cmp	r3, #7
 8001c76:	dd8a      	ble.n	8001b8e <FireBullet+0xe>
		}
	}
}
 8001c78:	e000      	b.n	8001c7c <FireBullet+0xfc>
			break;
 8001c7a:	bf00      	nop
}
 8001c7c:	bf00      	nop
 8001c7e:	3714      	adds	r7, #20
 8001c80:	46bd      	mov	sp, r7
 8001c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c86:	4770      	bx	lr
 8001c88:	200006c8 	.word	0x200006c8

08001c8c <SummonBullet>:
void SummonBullet(uint8_t _cmd)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b085      	sub	sp, #20
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4603      	mov	r3, r0
 8001c94:	71fb      	strb	r3, [r7, #7]
	for (int i = BULLET_MAX_COUNT / 2; i < BULLET_MAX_COUNT; i++)
 8001c96:	2308      	movs	r3, #8
 8001c98:	60fb      	str	r3, [r7, #12]
 8001c9a:	e084      	b.n	8001da6 <SummonBullet+0x11a>
	{
		if ((bullets[i].dir & DIR_RUNNING) == 0)
 8001c9c:	4948      	ldr	r1, [pc, #288]	@ (8001dc0 <SummonBullet+0x134>)
 8001c9e:	68fa      	ldr	r2, [r7, #12]
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	005b      	lsls	r3, r3, #1
 8001ca4:	4413      	add	r3, r2
 8001ca6:	440b      	add	r3, r1
 8001ca8:	3302      	adds	r3, #2
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	f003 0304 	and.w	r3, r3, #4
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d175      	bne.n	8001da0 <SummonBullet+0x114>
		{
			bullets[i].dir |= DIR_RUNNING;
 8001cb4:	4942      	ldr	r1, [pc, #264]	@ (8001dc0 <SummonBullet+0x134>)
 8001cb6:	68fa      	ldr	r2, [r7, #12]
 8001cb8:	4613      	mov	r3, r2
 8001cba:	005b      	lsls	r3, r3, #1
 8001cbc:	4413      	add	r3, r2
 8001cbe:	440b      	add	r3, r1
 8001cc0:	3302      	adds	r3, #2
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	f043 0304 	orr.w	r3, r3, #4
 8001cc8:	b2d8      	uxtb	r0, r3
 8001cca:	493d      	ldr	r1, [pc, #244]	@ (8001dc0 <SummonBullet+0x134>)
 8001ccc:	68fa      	ldr	r2, [r7, #12]
 8001cce:	4613      	mov	r3, r2
 8001cd0:	005b      	lsls	r3, r3, #1
 8001cd2:	4413      	add	r3, r2
 8001cd4:	440b      	add	r3, r1
 8001cd6:	3302      	adds	r3, #2
 8001cd8:	4602      	mov	r2, r0
 8001cda:	701a      	strb	r2, [r3, #0]

			if ((((_cmd & 0x30) >> 4) & DIR_RIGHT) > 0)
 8001cdc:	79fb      	ldrb	r3, [r7, #7]
 8001cde:	111b      	asrs	r3, r3, #4
 8001ce0:	f003 0301 	and.w	r3, r3, #1
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	dd2a      	ble.n	8001d3e <SummonBullet+0xb2>
			{
				bullets[i].pos.x = LCD_MAX_X - 1;
 8001ce8:	4935      	ldr	r1, [pc, #212]	@ (8001dc0 <SummonBullet+0x134>)
 8001cea:	68fa      	ldr	r2, [r7, #12]
 8001cec:	4613      	mov	r3, r2
 8001cee:	005b      	lsls	r3, r3, #1
 8001cf0:	4413      	add	r3, r2
 8001cf2:	440b      	add	r3, r1
 8001cf4:	224f      	movs	r2, #79	@ 0x4f
 8001cf6:	701a      	strb	r2, [r3, #0]
				bullets[i].pos.y = (_cmd & 0x0F);
 8001cf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cfc:	f003 030f 	and.w	r3, r3, #15
 8001d00:	b258      	sxtb	r0, r3
 8001d02:	492f      	ldr	r1, [pc, #188]	@ (8001dc0 <SummonBullet+0x134>)
 8001d04:	68fa      	ldr	r2, [r7, #12]
 8001d06:	4613      	mov	r3, r2
 8001d08:	005b      	lsls	r3, r3, #1
 8001d0a:	4413      	add	r3, r2
 8001d0c:	440b      	add	r3, r1
 8001d0e:	3301      	adds	r3, #1
 8001d10:	4602      	mov	r2, r0
 8001d12:	701a      	strb	r2, [r3, #0]
				bullets[i].dir |= DIR_LEFT;
 8001d14:	492a      	ldr	r1, [pc, #168]	@ (8001dc0 <SummonBullet+0x134>)
 8001d16:	68fa      	ldr	r2, [r7, #12]
 8001d18:	4613      	mov	r3, r2
 8001d1a:	005b      	lsls	r3, r3, #1
 8001d1c:	4413      	add	r3, r2
 8001d1e:	440b      	add	r3, r1
 8001d20:	3302      	adds	r3, #2
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	f043 0302 	orr.w	r3, r3, #2
 8001d28:	b2d8      	uxtb	r0, r3
 8001d2a:	4925      	ldr	r1, [pc, #148]	@ (8001dc0 <SummonBullet+0x134>)
 8001d2c:	68fa      	ldr	r2, [r7, #12]
 8001d2e:	4613      	mov	r3, r2
 8001d30:	005b      	lsls	r3, r3, #1
 8001d32:	4413      	add	r3, r2
 8001d34:	440b      	add	r3, r1
 8001d36:	3302      	adds	r3, #2
 8001d38:	4602      	mov	r2, r0
 8001d3a:	701a      	strb	r2, [r3, #0]
				bullets[i].pos.x = 0;
				bullets[i].pos.y = (_cmd & 0x0F);
				bullets[i].dir |= DIR_RIGHT;
			}

			break;
 8001d3c:	e038      	b.n	8001db0 <SummonBullet+0x124>
			else if ((((_cmd & 0x30) >> 4) & DIR_LEFT) > 0)
 8001d3e:	79fb      	ldrb	r3, [r7, #7]
 8001d40:	111b      	asrs	r3, r3, #4
 8001d42:	f003 0302 	and.w	r3, r3, #2
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	dd32      	ble.n	8001db0 <SummonBullet+0x124>
				bullets[i].pos.x = 0;
 8001d4a:	491d      	ldr	r1, [pc, #116]	@ (8001dc0 <SummonBullet+0x134>)
 8001d4c:	68fa      	ldr	r2, [r7, #12]
 8001d4e:	4613      	mov	r3, r2
 8001d50:	005b      	lsls	r3, r3, #1
 8001d52:	4413      	add	r3, r2
 8001d54:	440b      	add	r3, r1
 8001d56:	2200      	movs	r2, #0
 8001d58:	701a      	strb	r2, [r3, #0]
				bullets[i].pos.y = (_cmd & 0x0F);
 8001d5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d5e:	f003 030f 	and.w	r3, r3, #15
 8001d62:	b258      	sxtb	r0, r3
 8001d64:	4916      	ldr	r1, [pc, #88]	@ (8001dc0 <SummonBullet+0x134>)
 8001d66:	68fa      	ldr	r2, [r7, #12]
 8001d68:	4613      	mov	r3, r2
 8001d6a:	005b      	lsls	r3, r3, #1
 8001d6c:	4413      	add	r3, r2
 8001d6e:	440b      	add	r3, r1
 8001d70:	3301      	adds	r3, #1
 8001d72:	4602      	mov	r2, r0
 8001d74:	701a      	strb	r2, [r3, #0]
				bullets[i].dir |= DIR_RIGHT;
 8001d76:	4912      	ldr	r1, [pc, #72]	@ (8001dc0 <SummonBullet+0x134>)
 8001d78:	68fa      	ldr	r2, [r7, #12]
 8001d7a:	4613      	mov	r3, r2
 8001d7c:	005b      	lsls	r3, r3, #1
 8001d7e:	4413      	add	r3, r2
 8001d80:	440b      	add	r3, r1
 8001d82:	3302      	adds	r3, #2
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	f043 0301 	orr.w	r3, r3, #1
 8001d8a:	b2d8      	uxtb	r0, r3
 8001d8c:	490c      	ldr	r1, [pc, #48]	@ (8001dc0 <SummonBullet+0x134>)
 8001d8e:	68fa      	ldr	r2, [r7, #12]
 8001d90:	4613      	mov	r3, r2
 8001d92:	005b      	lsls	r3, r3, #1
 8001d94:	4413      	add	r3, r2
 8001d96:	440b      	add	r3, r1
 8001d98:	3302      	adds	r3, #2
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	701a      	strb	r2, [r3, #0]
			break;
 8001d9e:	e007      	b.n	8001db0 <SummonBullet+0x124>
	for (int i = BULLET_MAX_COUNT / 2; i < BULLET_MAX_COUNT; i++)
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	3301      	adds	r3, #1
 8001da4:	60fb      	str	r3, [r7, #12]
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	2b0f      	cmp	r3, #15
 8001daa:	f77f af77 	ble.w	8001c9c <SummonBullet+0x10>
		}
	}
}
 8001dae:	e000      	b.n	8001db2 <SummonBullet+0x126>
			break;
 8001db0:	bf00      	nop
}
 8001db2:	bf00      	nop
 8001db4:	3714      	adds	r7, #20
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop
 8001dc0:	200006c8 	.word	0x200006c8

08001dc4 <CheckHitBullet>:
void CheckHitBullet()
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af00      	add	r7, sp, #0
	for (int i = BULLET_MAX_COUNT / 2; i < BULLET_MAX_COUNT; i++)
 8001dca:	2308      	movs	r3, #8
 8001dcc:	60fb      	str	r3, [r7, #12]
 8001dce:	e07f      	b.n	8001ed0 <CheckHitBullet+0x10c>
	{
		if ((bullets[i].dir & DIR_RUNNING) == 0)
 8001dd0:	4944      	ldr	r1, [pc, #272]	@ (8001ee4 <CheckHitBullet+0x120>)
 8001dd2:	68fa      	ldr	r2, [r7, #12]
 8001dd4:	4613      	mov	r3, r2
 8001dd6:	005b      	lsls	r3, r3, #1
 8001dd8:	4413      	add	r3, r2
 8001dda:	440b      	add	r3, r1
 8001ddc:	3302      	adds	r3, #2
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	f003 0304 	and.w	r3, r3, #4
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d06f      	beq.n	8001ec8 <CheckHitBullet+0x104>
			continue;

		if (abs(bullets[i].pos.x - player.pos.x) < 3
 8001de8:	493e      	ldr	r1, [pc, #248]	@ (8001ee4 <CheckHitBullet+0x120>)
 8001dea:	68fa      	ldr	r2, [r7, #12]
 8001dec:	4613      	mov	r3, r2
 8001dee:	005b      	lsls	r3, r3, #1
 8001df0:	4413      	add	r3, r2
 8001df2:	440b      	add	r3, r1
 8001df4:	f993 3000 	ldrsb.w	r3, [r3]
 8001df8:	461a      	mov	r2, r3
 8001dfa:	4b3b      	ldr	r3, [pc, #236]	@ (8001ee8 <CheckHitBullet+0x124>)
 8001dfc:	f993 3000 	ldrsb.w	r3, [r3]
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	f113 0f02 	cmn.w	r3, #2
 8001e06:	db60      	blt.n	8001eca <CheckHitBullet+0x106>
 8001e08:	4936      	ldr	r1, [pc, #216]	@ (8001ee4 <CheckHitBullet+0x120>)
 8001e0a:	68fa      	ldr	r2, [r7, #12]
 8001e0c:	4613      	mov	r3, r2
 8001e0e:	005b      	lsls	r3, r3, #1
 8001e10:	4413      	add	r3, r2
 8001e12:	440b      	add	r3, r1
 8001e14:	f993 3000 	ldrsb.w	r3, [r3]
 8001e18:	461a      	mov	r2, r3
 8001e1a:	4b33      	ldr	r3, [pc, #204]	@ (8001ee8 <CheckHitBullet+0x124>)
 8001e1c:	f993 3000 	ldrsb.w	r3, [r3]
 8001e20:	1ad3      	subs	r3, r2, r3
 8001e22:	2b02      	cmp	r3, #2
 8001e24:	dc51      	bgt.n	8001eca <CheckHitBullet+0x106>
				&& abs(bullets[i].pos.y - player.pos.y) < 2)
 8001e26:	492f      	ldr	r1, [pc, #188]	@ (8001ee4 <CheckHitBullet+0x120>)
 8001e28:	68fa      	ldr	r2, [r7, #12]
 8001e2a:	4613      	mov	r3, r2
 8001e2c:	005b      	lsls	r3, r3, #1
 8001e2e:	4413      	add	r3, r2
 8001e30:	440b      	add	r3, r1
 8001e32:	3301      	adds	r3, #1
 8001e34:	f993 3000 	ldrsb.w	r3, [r3]
 8001e38:	461a      	mov	r2, r3
 8001e3a:	4b2b      	ldr	r3, [pc, #172]	@ (8001ee8 <CheckHitBullet+0x124>)
 8001e3c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e46:	db40      	blt.n	8001eca <CheckHitBullet+0x106>
 8001e48:	4926      	ldr	r1, [pc, #152]	@ (8001ee4 <CheckHitBullet+0x120>)
 8001e4a:	68fa      	ldr	r2, [r7, #12]
 8001e4c:	4613      	mov	r3, r2
 8001e4e:	005b      	lsls	r3, r3, #1
 8001e50:	4413      	add	r3, r2
 8001e52:	440b      	add	r3, r1
 8001e54:	3301      	adds	r3, #1
 8001e56:	f993 3000 	ldrsb.w	r3, [r3]
 8001e5a:	461a      	mov	r2, r3
 8001e5c:	4b22      	ldr	r3, [pc, #136]	@ (8001ee8 <CheckHitBullet+0x124>)
 8001e5e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001e62:	1ad3      	subs	r3, r2, r3
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	dc30      	bgt.n	8001eca <CheckHitBullet+0x106>
		{
			bullets[i].dir = 0;
 8001e68:	491e      	ldr	r1, [pc, #120]	@ (8001ee4 <CheckHitBullet+0x120>)
 8001e6a:	68fa      	ldr	r2, [r7, #12]
 8001e6c:	4613      	mov	r3, r2
 8001e6e:	005b      	lsls	r3, r3, #1
 8001e70:	4413      	add	r3, r2
 8001e72:	440b      	add	r3, r1
 8001e74:	3302      	adds	r3, #2
 8001e76:	2200      	movs	r2, #0
 8001e78:	701a      	strb	r2, [r3, #0]

			g_flag = 0x80;
 8001e7a:	4b1c      	ldr	r3, [pc, #112]	@ (8001eec <CheckHitBullet+0x128>)
 8001e7c:	2280      	movs	r2, #128	@ 0x80
 8001e7e:	701a      	strb	r2, [r3, #0]
			g_tick = 0;
 8001e80:	4b1b      	ldr	r3, [pc, #108]	@ (8001ef0 <CheckHitBullet+0x12c>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	801a      	strh	r2, [r3, #0]

			// UART Transmit
			char buf[8];
			sprintf(buf, "%d\r\n", g_flag);
 8001e86:	4b19      	ldr	r3, [pc, #100]	@ (8001eec <CheckHitBullet+0x128>)
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	461a      	mov	r2, r3
 8001e8c:	1d3b      	adds	r3, r7, #4
 8001e8e:	4919      	ldr	r1, [pc, #100]	@ (8001ef4 <CheckHitBullet+0x130>)
 8001e90:	4618      	mov	r0, r3
 8001e92:	f009 fa1f 	bl	800b2d4 <siprintf>
			HAL_UART_Transmit(&huart1, (uint8_t*) buf, strlen(buf), HAL_MAX_DELAY);
 8001e96:	1d3b      	adds	r3, r7, #4
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7fe f9a1 	bl	80001e0 <strlen>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	b29a      	uxth	r2, r3
 8001ea2:	1d39      	adds	r1, r7, #4
 8001ea4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ea8:	4813      	ldr	r0, [pc, #76]	@ (8001ef8 <CheckHitBullet+0x134>)
 8001eaa:	f005 fa4b 	bl	8007344 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (uint8_t*) buf, strlen(buf), HAL_MAX_DELAY);
 8001eae:	1d3b      	adds	r3, r7, #4
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f7fe f995 	bl	80001e0 <strlen>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	b29a      	uxth	r2, r3
 8001eba:	1d39      	adds	r1, r7, #4
 8001ebc:	f04f 33ff 	mov.w	r3, #4294967295
 8001ec0:	480e      	ldr	r0, [pc, #56]	@ (8001efc <CheckHitBullet+0x138>)
 8001ec2:	f005 fa3f 	bl	8007344 <HAL_UART_Transmit>

			break;
 8001ec6:	e008      	b.n	8001eda <CheckHitBullet+0x116>
			continue;
 8001ec8:	bf00      	nop
	for (int i = BULLET_MAX_COUNT / 2; i < BULLET_MAX_COUNT; i++)
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	3301      	adds	r3, #1
 8001ece:	60fb      	str	r3, [r7, #12]
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	2b0f      	cmp	r3, #15
 8001ed4:	f77f af7c 	ble.w	8001dd0 <CheckHitBullet+0xc>
		}
	}
}
 8001ed8:	bf00      	nop
 8001eda:	bf00      	nop
 8001edc:	3710      	adds	r7, #16
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	200006c8 	.word	0x200006c8
 8001ee8:	200006c4 	.word	0x200006c4
 8001eec:	200003ec 	.word	0x200003ec
 8001ef0:	200003ee 	.word	0x200003ee
 8001ef4:	0800c564 	.word	0x0800c564
 8001ef8:	200004dc 	.word	0x200004dc
 8001efc:	20000524 	.word	0x20000524

08001f00 <SummonWall>:
void SummonWall()
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
	if (shooting_game_level != 3)
 8001f06:	4b65      	ldr	r3, [pc, #404]	@ (800209c <SummonWall+0x19c>)
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	2b03      	cmp	r3, #3
 8001f0c:	f040 80c1 	bne.w	8002092 <SummonWall+0x192>
		return;

	if (wall_delay < g_tick)
 8001f10:	4b63      	ldr	r3, [pc, #396]	@ (80020a0 <SummonWall+0x1a0>)
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	461a      	mov	r2, r3
 8001f16:	4b63      	ldr	r3, [pc, #396]	@ (80020a4 <SummonWall+0x1a4>)
 8001f18:	881b      	ldrh	r3, [r3, #0]
 8001f1a:	429a      	cmp	r2, r3
 8001f1c:	f080 80ba 	bcs.w	8002094 <SummonWall+0x194>
	{
		wall_delay = rand() % 25 + 15;
 8001f20:	f009 f854 	bl	800afcc <rand>
 8001f24:	4602      	mov	r2, r0
 8001f26:	4b60      	ldr	r3, [pc, #384]	@ (80020a8 <SummonWall+0x1a8>)
 8001f28:	fb83 1302 	smull	r1, r3, r3, r2
 8001f2c:	10d9      	asrs	r1, r3, #3
 8001f2e:	17d3      	asrs	r3, r2, #31
 8001f30:	1ac9      	subs	r1, r1, r3
 8001f32:	460b      	mov	r3, r1
 8001f34:	009b      	lsls	r3, r3, #2
 8001f36:	440b      	add	r3, r1
 8001f38:	0099      	lsls	r1, r3, #2
 8001f3a:	440b      	add	r3, r1
 8001f3c:	1ad1      	subs	r1, r2, r3
 8001f3e:	b2cb      	uxtb	r3, r1
 8001f40:	330f      	adds	r3, #15
 8001f42:	b2da      	uxtb	r2, r3
 8001f44:	4b56      	ldr	r3, [pc, #344]	@ (80020a0 <SummonWall+0x1a0>)
 8001f46:	701a      	strb	r2, [r3, #0]
		g_tick = 0;
 8001f48:	4b56      	ldr	r3, [pc, #344]	@ (80020a4 <SummonWall+0x1a4>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	801a      	strh	r2, [r3, #0]

		int8_t temp = rand() % 4;
 8001f4e:	f009 f83d 	bl	800afcc <rand>
 8001f52:	4603      	mov	r3, r0
 8001f54:	425a      	negs	r2, r3
 8001f56:	f003 0303 	and.w	r3, r3, #3
 8001f5a:	f002 0203 	and.w	r2, r2, #3
 8001f5e:	bf58      	it	pl
 8001f60:	4253      	negpl	r3, r2
 8001f62:	70fb      	strb	r3, [r7, #3]

		for (int i = 0; i < WALL_MAX_COUNT; i++)
 8001f64:	2300      	movs	r3, #0
 8001f66:	607b      	str	r3, [r7, #4]
 8001f68:	e08e      	b.n	8002088 <SummonWall+0x188>
		{
			if ((walls[i].dir & DIR_RUNNING) == 0)
 8001f6a:	4950      	ldr	r1, [pc, #320]	@ (80020ac <SummonWall+0x1ac>)
 8001f6c:	687a      	ldr	r2, [r7, #4]
 8001f6e:	4613      	mov	r3, r2
 8001f70:	005b      	lsls	r3, r3, #1
 8001f72:	4413      	add	r3, r2
 8001f74:	440b      	add	r3, r1
 8001f76:	3302      	adds	r3, #2
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	f003 0304 	and.w	r3, r3, #4
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d17f      	bne.n	8002082 <SummonWall+0x182>
			{
				walls[i].dir |= DIR_RUNNING;
 8001f82:	494a      	ldr	r1, [pc, #296]	@ (80020ac <SummonWall+0x1ac>)
 8001f84:	687a      	ldr	r2, [r7, #4]
 8001f86:	4613      	mov	r3, r2
 8001f88:	005b      	lsls	r3, r3, #1
 8001f8a:	4413      	add	r3, r2
 8001f8c:	440b      	add	r3, r1
 8001f8e:	3302      	adds	r3, #2
 8001f90:	781b      	ldrb	r3, [r3, #0]
 8001f92:	f043 0304 	orr.w	r3, r3, #4
 8001f96:	b2d8      	uxtb	r0, r3
 8001f98:	4944      	ldr	r1, [pc, #272]	@ (80020ac <SummonWall+0x1ac>)
 8001f9a:	687a      	ldr	r2, [r7, #4]
 8001f9c:	4613      	mov	r3, r2
 8001f9e:	005b      	lsls	r3, r3, #1
 8001fa0:	4413      	add	r3, r2
 8001fa2:	440b      	add	r3, r1
 8001fa4:	3302      	adds	r3, #2
 8001fa6:	4602      	mov	r2, r0
 8001fa8:	701a      	strb	r2, [r3, #0]

				if (temp < 2)
 8001faa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	dc33      	bgt.n	800201a <SummonWall+0x11a>
				{
					walls[i].dir |= DIR_RIGHT;
 8001fb2:	493e      	ldr	r1, [pc, #248]	@ (80020ac <SummonWall+0x1ac>)
 8001fb4:	687a      	ldr	r2, [r7, #4]
 8001fb6:	4613      	mov	r3, r2
 8001fb8:	005b      	lsls	r3, r3, #1
 8001fba:	4413      	add	r3, r2
 8001fbc:	440b      	add	r3, r1
 8001fbe:	3302      	adds	r3, #2
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	f043 0301 	orr.w	r3, r3, #1
 8001fc6:	b2d8      	uxtb	r0, r3
 8001fc8:	4938      	ldr	r1, [pc, #224]	@ (80020ac <SummonWall+0x1ac>)
 8001fca:	687a      	ldr	r2, [r7, #4]
 8001fcc:	4613      	mov	r3, r2
 8001fce:	005b      	lsls	r3, r3, #1
 8001fd0:	4413      	add	r3, r2
 8001fd2:	440b      	add	r3, r1
 8001fd4:	3302      	adds	r3, #2
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	701a      	strb	r2, [r3, #0]
					walls[i].pos.x = 0;
 8001fda:	4934      	ldr	r1, [pc, #208]	@ (80020ac <SummonWall+0x1ac>)
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	4613      	mov	r3, r2
 8001fe0:	005b      	lsls	r3, r3, #1
 8001fe2:	4413      	add	r3, r2
 8001fe4:	440b      	add	r3, r1
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	701a      	strb	r2, [r3, #0]
					if (temp == 0)
 8001fea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d109      	bne.n	8002006 <SummonWall+0x106>
						walls[i].pos.y = 0;
 8001ff2:	492e      	ldr	r1, [pc, #184]	@ (80020ac <SummonWall+0x1ac>)
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	4613      	mov	r3, r2
 8001ff8:	005b      	lsls	r3, r3, #1
 8001ffa:	4413      	add	r3, r2
 8001ffc:	440b      	add	r3, r1
 8001ffe:	3301      	adds	r3, #1
 8002000:	2200      	movs	r2, #0
 8002002:	701a      	strb	r2, [r3, #0]
						walls[i].pos.y = 0;
					else
						walls[i].pos.y = 8;
				}

				break;
 8002004:	e046      	b.n	8002094 <SummonWall+0x194>
						walls[i].pos.y = 8;
 8002006:	4929      	ldr	r1, [pc, #164]	@ (80020ac <SummonWall+0x1ac>)
 8002008:	687a      	ldr	r2, [r7, #4]
 800200a:	4613      	mov	r3, r2
 800200c:	005b      	lsls	r3, r3, #1
 800200e:	4413      	add	r3, r2
 8002010:	440b      	add	r3, r1
 8002012:	3301      	adds	r3, #1
 8002014:	2208      	movs	r2, #8
 8002016:	701a      	strb	r2, [r3, #0]
				break;
 8002018:	e03c      	b.n	8002094 <SummonWall+0x194>
					walls[i].dir |= DIR_LEFT;
 800201a:	4924      	ldr	r1, [pc, #144]	@ (80020ac <SummonWall+0x1ac>)
 800201c:	687a      	ldr	r2, [r7, #4]
 800201e:	4613      	mov	r3, r2
 8002020:	005b      	lsls	r3, r3, #1
 8002022:	4413      	add	r3, r2
 8002024:	440b      	add	r3, r1
 8002026:	3302      	adds	r3, #2
 8002028:	781b      	ldrb	r3, [r3, #0]
 800202a:	f043 0302 	orr.w	r3, r3, #2
 800202e:	b2d8      	uxtb	r0, r3
 8002030:	491e      	ldr	r1, [pc, #120]	@ (80020ac <SummonWall+0x1ac>)
 8002032:	687a      	ldr	r2, [r7, #4]
 8002034:	4613      	mov	r3, r2
 8002036:	005b      	lsls	r3, r3, #1
 8002038:	4413      	add	r3, r2
 800203a:	440b      	add	r3, r1
 800203c:	3302      	adds	r3, #2
 800203e:	4602      	mov	r2, r0
 8002040:	701a      	strb	r2, [r3, #0]
					walls[i].pos.x = LCD_MAX_X - 1;
 8002042:	491a      	ldr	r1, [pc, #104]	@ (80020ac <SummonWall+0x1ac>)
 8002044:	687a      	ldr	r2, [r7, #4]
 8002046:	4613      	mov	r3, r2
 8002048:	005b      	lsls	r3, r3, #1
 800204a:	4413      	add	r3, r2
 800204c:	440b      	add	r3, r1
 800204e:	224f      	movs	r2, #79	@ 0x4f
 8002050:	701a      	strb	r2, [r3, #0]
					if (temp == 0)
 8002052:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d109      	bne.n	800206e <SummonWall+0x16e>
						walls[i].pos.y = 0;
 800205a:	4914      	ldr	r1, [pc, #80]	@ (80020ac <SummonWall+0x1ac>)
 800205c:	687a      	ldr	r2, [r7, #4]
 800205e:	4613      	mov	r3, r2
 8002060:	005b      	lsls	r3, r3, #1
 8002062:	4413      	add	r3, r2
 8002064:	440b      	add	r3, r1
 8002066:	3301      	adds	r3, #1
 8002068:	2200      	movs	r2, #0
 800206a:	701a      	strb	r2, [r3, #0]
				break;
 800206c:	e012      	b.n	8002094 <SummonWall+0x194>
						walls[i].pos.y = 8;
 800206e:	490f      	ldr	r1, [pc, #60]	@ (80020ac <SummonWall+0x1ac>)
 8002070:	687a      	ldr	r2, [r7, #4]
 8002072:	4613      	mov	r3, r2
 8002074:	005b      	lsls	r3, r3, #1
 8002076:	4413      	add	r3, r2
 8002078:	440b      	add	r3, r1
 800207a:	3301      	adds	r3, #1
 800207c:	2208      	movs	r2, #8
 800207e:	701a      	strb	r2, [r3, #0]
				break;
 8002080:	e008      	b.n	8002094 <SummonWall+0x194>
		for (int i = 0; i < WALL_MAX_COUNT; i++)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	3301      	adds	r3, #1
 8002086:	607b      	str	r3, [r7, #4]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2b07      	cmp	r3, #7
 800208c:	f77f af6d 	ble.w	8001f6a <SummonWall+0x6a>
 8002090:	e000      	b.n	8002094 <SummonWall+0x194>
		return;
 8002092:	bf00      	nop
			}
		}
	}
}
 8002094:	3708      	adds	r7, #8
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	20000298 	.word	0x20000298
 80020a0:	20000710 	.word	0x20000710
 80020a4:	200003ee 	.word	0x200003ee
 80020a8:	51eb851f 	.word	0x51eb851f
 80020ac:	200006f8 	.word	0x200006f8

080020b0 <CheckHitWall>:
void CheckHitWall()
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b084      	sub	sp, #16
 80020b4:	af00      	add	r7, sp, #0
	for (int i = 0; i < WALL_MAX_COUNT; i++)
 80020b6:	2300      	movs	r3, #0
 80020b8:	60fb      	str	r3, [r7, #12]
 80020ba:	e07f      	b.n	80021bc <CheckHitWall+0x10c>
	{
		if ((walls[i].dir & DIR_RUNNING) == 0)
 80020bc:	4944      	ldr	r1, [pc, #272]	@ (80021d0 <CheckHitWall+0x120>)
 80020be:	68fa      	ldr	r2, [r7, #12]
 80020c0:	4613      	mov	r3, r2
 80020c2:	005b      	lsls	r3, r3, #1
 80020c4:	4413      	add	r3, r2
 80020c6:	440b      	add	r3, r1
 80020c8:	3302      	adds	r3, #2
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	f003 0304 	and.w	r3, r3, #4
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d06f      	beq.n	80021b4 <CheckHitWall+0x104>
			continue;

		if (abs(walls[i].pos.x - player.pos.x) < 2
 80020d4:	493e      	ldr	r1, [pc, #248]	@ (80021d0 <CheckHitWall+0x120>)
 80020d6:	68fa      	ldr	r2, [r7, #12]
 80020d8:	4613      	mov	r3, r2
 80020da:	005b      	lsls	r3, r3, #1
 80020dc:	4413      	add	r3, r2
 80020de:	440b      	add	r3, r1
 80020e0:	f993 3000 	ldrsb.w	r3, [r3]
 80020e4:	461a      	mov	r2, r3
 80020e6:	4b3b      	ldr	r3, [pc, #236]	@ (80021d4 <CheckHitWall+0x124>)
 80020e8:	f993 3000 	ldrsb.w	r3, [r3]
 80020ec:	1ad3      	subs	r3, r2, r3
 80020ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020f2:	db60      	blt.n	80021b6 <CheckHitWall+0x106>
 80020f4:	4936      	ldr	r1, [pc, #216]	@ (80021d0 <CheckHitWall+0x120>)
 80020f6:	68fa      	ldr	r2, [r7, #12]
 80020f8:	4613      	mov	r3, r2
 80020fa:	005b      	lsls	r3, r3, #1
 80020fc:	4413      	add	r3, r2
 80020fe:	440b      	add	r3, r1
 8002100:	f993 3000 	ldrsb.w	r3, [r3]
 8002104:	461a      	mov	r2, r3
 8002106:	4b33      	ldr	r3, [pc, #204]	@ (80021d4 <CheckHitWall+0x124>)
 8002108:	f993 3000 	ldrsb.w	r3, [r3]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	2b01      	cmp	r3, #1
 8002110:	dc51      	bgt.n	80021b6 <CheckHitWall+0x106>
				&& player.pos.y - walls[i].pos.y >= -1
 8002112:	4b30      	ldr	r3, [pc, #192]	@ (80021d4 <CheckHitWall+0x124>)
 8002114:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8002118:	4618      	mov	r0, r3
 800211a:	492d      	ldr	r1, [pc, #180]	@ (80021d0 <CheckHitWall+0x120>)
 800211c:	68fa      	ldr	r2, [r7, #12]
 800211e:	4613      	mov	r3, r2
 8002120:	005b      	lsls	r3, r3, #1
 8002122:	4413      	add	r3, r2
 8002124:	440b      	add	r3, r1
 8002126:	3301      	adds	r3, #1
 8002128:	f993 3000 	ldrsb.w	r3, [r3]
 800212c:	1ac3      	subs	r3, r0, r3
 800212e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002132:	db40      	blt.n	80021b6 <CheckHitWall+0x106>
				&& player.pos.y - walls[i].pos.y < 9)
 8002134:	4b27      	ldr	r3, [pc, #156]	@ (80021d4 <CheckHitWall+0x124>)
 8002136:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800213a:	4618      	mov	r0, r3
 800213c:	4924      	ldr	r1, [pc, #144]	@ (80021d0 <CheckHitWall+0x120>)
 800213e:	68fa      	ldr	r2, [r7, #12]
 8002140:	4613      	mov	r3, r2
 8002142:	005b      	lsls	r3, r3, #1
 8002144:	4413      	add	r3, r2
 8002146:	440b      	add	r3, r1
 8002148:	3301      	adds	r3, #1
 800214a:	f993 3000 	ldrsb.w	r3, [r3]
 800214e:	1ac3      	subs	r3, r0, r3
 8002150:	2b08      	cmp	r3, #8
 8002152:	dc30      	bgt.n	80021b6 <CheckHitWall+0x106>
		{
			walls[i].dir = 0;
 8002154:	491e      	ldr	r1, [pc, #120]	@ (80021d0 <CheckHitWall+0x120>)
 8002156:	68fa      	ldr	r2, [r7, #12]
 8002158:	4613      	mov	r3, r2
 800215a:	005b      	lsls	r3, r3, #1
 800215c:	4413      	add	r3, r2
 800215e:	440b      	add	r3, r1
 8002160:	3302      	adds	r3, #2
 8002162:	2200      	movs	r2, #0
 8002164:	701a      	strb	r2, [r3, #0]

			g_flag = 0x80;
 8002166:	4b1c      	ldr	r3, [pc, #112]	@ (80021d8 <CheckHitWall+0x128>)
 8002168:	2280      	movs	r2, #128	@ 0x80
 800216a:	701a      	strb	r2, [r3, #0]
			g_tick = 0;
 800216c:	4b1b      	ldr	r3, [pc, #108]	@ (80021dc <CheckHitWall+0x12c>)
 800216e:	2200      	movs	r2, #0
 8002170:	801a      	strh	r2, [r3, #0]

			// UART Transmit
			char buf[8];
			sprintf(buf, "%d\r\n", g_flag);
 8002172:	4b19      	ldr	r3, [pc, #100]	@ (80021d8 <CheckHitWall+0x128>)
 8002174:	781b      	ldrb	r3, [r3, #0]
 8002176:	461a      	mov	r2, r3
 8002178:	1d3b      	adds	r3, r7, #4
 800217a:	4919      	ldr	r1, [pc, #100]	@ (80021e0 <CheckHitWall+0x130>)
 800217c:	4618      	mov	r0, r3
 800217e:	f009 f8a9 	bl	800b2d4 <siprintf>
			HAL_UART_Transmit(&huart1, (uint8_t*) buf, strlen(buf), HAL_MAX_DELAY);
 8002182:	1d3b      	adds	r3, r7, #4
 8002184:	4618      	mov	r0, r3
 8002186:	f7fe f82b 	bl	80001e0 <strlen>
 800218a:	4603      	mov	r3, r0
 800218c:	b29a      	uxth	r2, r3
 800218e:	1d39      	adds	r1, r7, #4
 8002190:	f04f 33ff 	mov.w	r3, #4294967295
 8002194:	4813      	ldr	r0, [pc, #76]	@ (80021e4 <CheckHitWall+0x134>)
 8002196:	f005 f8d5 	bl	8007344 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (uint8_t*) buf, strlen(buf), HAL_MAX_DELAY);
 800219a:	1d3b      	adds	r3, r7, #4
 800219c:	4618      	mov	r0, r3
 800219e:	f7fe f81f 	bl	80001e0 <strlen>
 80021a2:	4603      	mov	r3, r0
 80021a4:	b29a      	uxth	r2, r3
 80021a6:	1d39      	adds	r1, r7, #4
 80021a8:	f04f 33ff 	mov.w	r3, #4294967295
 80021ac:	480e      	ldr	r0, [pc, #56]	@ (80021e8 <CheckHitWall+0x138>)
 80021ae:	f005 f8c9 	bl	8007344 <HAL_UART_Transmit>

			break;
 80021b2:	e008      	b.n	80021c6 <CheckHitWall+0x116>
			continue;
 80021b4:	bf00      	nop
	for (int i = 0; i < WALL_MAX_COUNT; i++)
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	3301      	adds	r3, #1
 80021ba:	60fb      	str	r3, [r7, #12]
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	2b07      	cmp	r3, #7
 80021c0:	f77f af7c 	ble.w	80020bc <CheckHitWall+0xc>
		}
	}
}
 80021c4:	bf00      	nop
 80021c6:	bf00      	nop
 80021c8:	3710      	adds	r7, #16
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	200006f8 	.word	0x200006f8
 80021d4:	200006c4 	.word	0x200006c4
 80021d8:	200003ec 	.word	0x200003ec
 80021dc:	200003ee 	.word	0x200003ee
 80021e0:	0800c564 	.word	0x0800c564
 80021e4:	200004dc 	.word	0x200004dc
 80021e8:	20000524 	.word	0x20000524

080021ec <Init>:

void Init()
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
	srand(HAL_GetTick());
 80021f0:	f002 f8f0 	bl	80043d4 <HAL_GetTick>
 80021f4:	4603      	mov	r3, r0
 80021f6:	4618      	mov	r0, r3
 80021f8:	f008 feba 	bl	800af70 <srand>

	lcd_clear();
 80021fc:	f001 fd16 	bl	8003c2c <lcd_clear>

	g_flag = 0;
 8002200:	4b06      	ldr	r3, [pc, #24]	@ (800221c <Init+0x30>)
 8002202:	2200      	movs	r2, #0
 8002204:	701a      	strb	r2, [r3, #0]
	g_tick = 0;
 8002206:	4b06      	ldr	r3, [pc, #24]	@ (8002220 <Init+0x34>)
 8002208:	2200      	movs	r2, #0
 800220a:	801a      	strh	r2, [r3, #0]

	InitSceneClear();
 800220c:	f000 f80a 	bl	8002224 <InitSceneClear>
	InitSceneShooting();
 8002210:	f000 f85a 	bl	80022c8 <InitSceneShooting>
	InitSceneResult();
 8002214:	f000 f8a8 	bl	8002368 <InitSceneResult>
}
 8002218:	bf00      	nop
 800221a:	bd80      	pop	{r7, pc}
 800221c:	200003ec 	.word	0x200003ec
 8002220:	200003ee 	.word	0x200003ee

08002224 <InitSceneClear>:
void InitSceneClear()
{
 8002224:	b480      	push	{r7}
 8002226:	af00      	add	r7, sp, #0
	head.pos.x = 0;
 8002228:	4b14      	ldr	r3, [pc, #80]	@ (800227c <InitSceneClear+0x58>)
 800222a:	2200      	movs	r2, #0
 800222c:	701a      	strb	r2, [r3, #0]
	head.pos.y = 0;
 800222e:	4b13      	ldr	r3, [pc, #76]	@ (800227c <InitSceneClear+0x58>)
 8002230:	2200      	movs	r2, #0
 8002232:	705a      	strb	r2, [r3, #1]
	head.dir = DIR_RIGHT;
 8002234:	4b11      	ldr	r3, [pc, #68]	@ (800227c <InitSceneClear+0x58>)
 8002236:	2201      	movs	r2, #1
 8002238:	709a      	strb	r2, [r3, #2]

	tail.pos.x = -20;
 800223a:	4b11      	ldr	r3, [pc, #68]	@ (8002280 <InitSceneClear+0x5c>)
 800223c:	22ec      	movs	r2, #236	@ 0xec
 800223e:	701a      	strb	r2, [r3, #0]
	tail.pos.y = 0;
 8002240:	4b0f      	ldr	r3, [pc, #60]	@ (8002280 <InitSceneClear+0x5c>)
 8002242:	2200      	movs	r2, #0
 8002244:	705a      	strb	r2, [r3, #1]
	tail.dir = DIR_RIGHT;
 8002246:	4b0e      	ldr	r3, [pc, #56]	@ (8002280 <InitSceneClear+0x5c>)
 8002248:	2201      	movs	r2, #1
 800224a:	709a      	strb	r2, [r3, #2]

	minX = 0;
 800224c:	4b0d      	ldr	r3, [pc, #52]	@ (8002284 <InitSceneClear+0x60>)
 800224e:	2200      	movs	r2, #0
 8002250:	701a      	strb	r2, [r3, #0]
	maxX = 80;
 8002252:	4b0d      	ldr	r3, [pc, #52]	@ (8002288 <InitSceneClear+0x64>)
 8002254:	2250      	movs	r2, #80	@ 0x50
 8002256:	701a      	strb	r2, [r3, #0]
	minY = 0;
 8002258:	4b0c      	ldr	r3, [pc, #48]	@ (800228c <InitSceneClear+0x68>)
 800225a:	2200      	movs	r2, #0
 800225c:	701a      	strb	r2, [r3, #0]
	maxY = 16;
 800225e:	4b0c      	ldr	r3, [pc, #48]	@ (8002290 <InitSceneClear+0x6c>)
 8002260:	2210      	movs	r2, #16
 8002262:	701a      	strb	r2, [r3, #0]

	target_pos.x = 0;
 8002264:	4b0b      	ldr	r3, [pc, #44]	@ (8002294 <InitSceneClear+0x70>)
 8002266:	2200      	movs	r2, #0
 8002268:	701a      	strb	r2, [r3, #0]
	target_pos.y = 1;
 800226a:	4b0a      	ldr	r3, [pc, #40]	@ (8002294 <InitSceneClear+0x70>)
 800226c:	2201      	movs	r2, #1
 800226e:	705a      	strb	r2, [r3, #1]
}
 8002270:	bf00      	nop
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr
 800227a:	bf00      	nop
 800227c:	200006b8 	.word	0x200006b8
 8002280:	200006bc 	.word	0x200006bc
 8002284:	200006b6 	.word	0x200006b6
 8002288:	20000281 	.word	0x20000281
 800228c:	200006b7 	.word	0x200006b7
 8002290:	20000282 	.word	0x20000282
 8002294:	200006c0 	.word	0x200006c0

08002298 <InitSceneMenu>:
void InitSceneMenu()
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
	g_flag = 0;
 800229c:	4b03      	ldr	r3, [pc, #12]	@ (80022ac <InitSceneMenu+0x14>)
 800229e:	2200      	movs	r2, #0
 80022a0:	701a      	strb	r2, [r3, #0]
}
 80022a2:	bf00      	nop
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr
 80022ac:	200003ec 	.word	0x200003ec

080022b0 <InitSceneWaiting>:
void InitSceneWaiting()
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0
	g_tick = 0;
 80022b4:	4b03      	ldr	r3, [pc, #12]	@ (80022c4 <InitSceneWaiting+0x14>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	801a      	strh	r2, [r3, #0]
}
 80022ba:	bf00      	nop
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr
 80022c4:	200003ee 	.word	0x200003ee

080022c8 <InitSceneShooting>:
void InitSceneShooting()
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	af00      	add	r7, sp, #0
	g_tick = 0;
 80022cc:	4b1c      	ldr	r3, [pc, #112]	@ (8002340 <InitSceneShooting+0x78>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	801a      	strh	r2, [r3, #0]

	player.pos.x = 38;
 80022d2:	4b1c      	ldr	r3, [pc, #112]	@ (8002344 <InitSceneShooting+0x7c>)
 80022d4:	2226      	movs	r2, #38	@ 0x26
 80022d6:	701a      	strb	r2, [r3, #0]
	player.pos.y = 6;
 80022d8:	4b1a      	ldr	r3, [pc, #104]	@ (8002344 <InitSceneShooting+0x7c>)
 80022da:	2206      	movs	r2, #6
 80022dc:	705a      	strb	r2, [r3, #1]
	player.dir = DIR_LEFT;
 80022de:	4b19      	ldr	r3, [pc, #100]	@ (8002344 <InitSceneShooting+0x7c>)
 80022e0:	2202      	movs	r2, #2
 80022e2:	709a      	strb	r2, [r3, #2]

	memset(map, 0, sizeof(map));
 80022e4:	22a0      	movs	r2, #160	@ 0xa0
 80022e6:	2100      	movs	r1, #0
 80022e8:	4817      	ldr	r0, [pc, #92]	@ (8002348 <InitSceneShooting+0x80>)
 80022ea:	f009 f858 	bl	800b39e <memset>

	shooting_game_level = 1;
 80022ee:	4b17      	ldr	r3, [pc, #92]	@ (800234c <InitSceneShooting+0x84>)
 80022f0:	2201      	movs	r2, #1
 80022f2:	701a      	strb	r2, [r3, #0]
	bullet_moving_distance = 2;
 80022f4:	4b16      	ldr	r3, [pc, #88]	@ (8002350 <InitSceneShooting+0x88>)
 80022f6:	2202      	movs	r2, #2
 80022f8:	701a      	strb	r2, [r3, #0]
	bullet_size = 3;
 80022fa:	4b16      	ldr	r3, [pc, #88]	@ (8002354 <InitSceneShooting+0x8c>)
 80022fc:	2203      	movs	r2, #3
 80022fe:	701a      	strb	r2, [r3, #0]

	memset(bullets, 0, sizeof(bullets));
 8002300:	2230      	movs	r2, #48	@ 0x30
 8002302:	2100      	movs	r1, #0
 8002304:	4814      	ldr	r0, [pc, #80]	@ (8002358 <InitSceneShooting+0x90>)
 8002306:	f009 f84a 	bl	800b39e <memset>
	memset(walls, 0, sizeof(walls));
 800230a:	2218      	movs	r2, #24
 800230c:	2100      	movs	r1, #0
 800230e:	4813      	ldr	r0, [pc, #76]	@ (800235c <InitSceneShooting+0x94>)
 8002310:	f009 f845 	bl	800b39e <memset>

	wall_delay = rand() % 25 + 15;
 8002314:	f008 fe5a 	bl	800afcc <rand>
 8002318:	4602      	mov	r2, r0
 800231a:	4b11      	ldr	r3, [pc, #68]	@ (8002360 <InitSceneShooting+0x98>)
 800231c:	fb83 1302 	smull	r1, r3, r3, r2
 8002320:	10d9      	asrs	r1, r3, #3
 8002322:	17d3      	asrs	r3, r2, #31
 8002324:	1ac9      	subs	r1, r1, r3
 8002326:	460b      	mov	r3, r1
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	440b      	add	r3, r1
 800232c:	0099      	lsls	r1, r3, #2
 800232e:	440b      	add	r3, r1
 8002330:	1ad1      	subs	r1, r2, r3
 8002332:	b2cb      	uxtb	r3, r1
 8002334:	330f      	adds	r3, #15
 8002336:	b2da      	uxtb	r2, r3
 8002338:	4b0a      	ldr	r3, [pc, #40]	@ (8002364 <InitSceneShooting+0x9c>)
 800233a:	701a      	strb	r2, [r3, #0]
}
 800233c:	bf00      	nop
 800233e:	bd80      	pop	{r7, pc}
 8002340:	200003ee 	.word	0x200003ee
 8002344:	200006c4 	.word	0x200006c4
 8002348:	20000328 	.word	0x20000328
 800234c:	20000298 	.word	0x20000298
 8002350:	20000299 	.word	0x20000299
 8002354:	2000029a 	.word	0x2000029a
 8002358:	200006c8 	.word	0x200006c8
 800235c:	200006f8 	.word	0x200006f8
 8002360:	51eb851f 	.word	0x51eb851f
 8002364:	20000710 	.word	0x20000710

08002368 <InitSceneResult>:
void InitSceneResult()
{
 8002368:	b480      	push	{r7}
 800236a:	af00      	add	r7, sp, #0
	g_tick = 0;
 800236c:	4b03      	ldr	r3, [pc, #12]	@ (800237c <InitSceneResult+0x14>)
 800236e:	2200      	movs	r2, #0
 8002370:	801a      	strh	r2, [r3, #0]
}
 8002372:	bf00      	nop
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr
 800237c:	200003ee 	.word	0x200003ee

08002380 <Update>:

void Update()
{
 8002380:	b580      	push	{r7, lr}
 8002382:	af00      	add	r7, sp, #0
	switch (g_cur_scene)
 8002384:	4b11      	ldr	r3, [pc, #68]	@ (80023cc <Update+0x4c>)
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	2b04      	cmp	r3, #4
 800238a:	d81c      	bhi.n	80023c6 <Update+0x46>
 800238c:	a201      	add	r2, pc, #4	@ (adr r2, 8002394 <Update+0x14>)
 800238e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002392:	bf00      	nop
 8002394:	080023a9 	.word	0x080023a9
 8002398:	080023af 	.word	0x080023af
 800239c:	080023b5 	.word	0x080023b5
 80023a0:	080023bb 	.word	0x080023bb
 80023a4:	080023c1 	.word	0x080023c1
	{
		case SCENE_CLEAR:
		{
			UpdateSceneClear();
 80023a8:	f000 f812 	bl	80023d0 <UpdateSceneClear>
			break;
 80023ac:	e00c      	b.n	80023c8 <Update+0x48>
		}
		case SCENE_MENU:
		{
			UpdateSceneMenu();
 80023ae:	f000 f943 	bl	8002638 <UpdateSceneMenu>
			break;
 80023b2:	e009      	b.n	80023c8 <Update+0x48>
		}
		case SCENE_WAITING:
		{
			UpdateSceneWaiting();
 80023b4:	f000 f9b0 	bl	8002718 <UpdateSceneWaiting>
			break;
 80023b8:	e006      	b.n	80023c8 <Update+0x48>
		}
		case SCENE_SHOOTING:
		{
			UpdateSceneShooting();
 80023ba:	f000 fa35 	bl	8002828 <UpdateSceneShooting>
			break;
 80023be:	e003      	b.n	80023c8 <Update+0x48>
		}
		case SCENE_RESULT:
		{
			UpdateSceneResult();
 80023c0:	f000 faca 	bl	8002958 <UpdateSceneResult>
			break;
 80023c4:	e000      	b.n	80023c8 <Update+0x48>
		}
		default:
		{
			break;
 80023c6:	bf00      	nop
		}
	}
}
 80023c8:	bf00      	nop
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	200003f1 	.word	0x200003f1

080023d0 <UpdateSceneClear>:
void UpdateSceneClear()
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	af00      	add	r7, sp, #0
	if ((head.dir & 0x03) == DIR_UP)
 80023d4:	4b8e      	ldr	r3, [pc, #568]	@ (8002610 <UpdateSceneClear+0x240>)
 80023d6:	789b      	ldrb	r3, [r3, #2]
 80023d8:	f003 0303 	and.w	r3, r3, #3
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d10f      	bne.n	8002400 <UpdateSceneClear+0x30>
	{
		if (head.pos.y - object_moving_distance < minY)
 80023e0:	4b8b      	ldr	r3, [pc, #556]	@ (8002610 <UpdateSceneClear+0x240>)
 80023e2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80023e6:	461a      	mov	r2, r3
 80023e8:	4b8a      	ldr	r3, [pc, #552]	@ (8002614 <UpdateSceneClear+0x244>)
 80023ea:	781b      	ldrb	r3, [r3, #0]
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	4a8a      	ldr	r2, [pc, #552]	@ (8002618 <UpdateSceneClear+0x248>)
 80023f0:	f992 2000 	ldrsb.w	r2, [r2]
 80023f4:	4293      	cmp	r3, r2
 80023f6:	da44      	bge.n	8002482 <UpdateSceneClear+0xb2>
		{
			head.dir = DIR_RIGHT;
 80023f8:	4b85      	ldr	r3, [pc, #532]	@ (8002610 <UpdateSceneClear+0x240>)
 80023fa:	2201      	movs	r2, #1
 80023fc:	709a      	strb	r2, [r3, #2]
 80023fe:	e040      	b.n	8002482 <UpdateSceneClear+0xb2>
		}
	}
	else if ((head.dir & 0x03) == DIR_RIGHT)
 8002400:	4b83      	ldr	r3, [pc, #524]	@ (8002610 <UpdateSceneClear+0x240>)
 8002402:	789b      	ldrb	r3, [r3, #2]
 8002404:	f003 0303 	and.w	r3, r3, #3
 8002408:	2b01      	cmp	r3, #1
 800240a:	d10f      	bne.n	800242c <UpdateSceneClear+0x5c>
	{
		if (head.pos.x + object_moving_distance >= maxX)
 800240c:	4b80      	ldr	r3, [pc, #512]	@ (8002610 <UpdateSceneClear+0x240>)
 800240e:	f993 3000 	ldrsb.w	r3, [r3]
 8002412:	461a      	mov	r2, r3
 8002414:	4b7f      	ldr	r3, [pc, #508]	@ (8002614 <UpdateSceneClear+0x244>)
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	4413      	add	r3, r2
 800241a:	4a80      	ldr	r2, [pc, #512]	@ (800261c <UpdateSceneClear+0x24c>)
 800241c:	f992 2000 	ldrsb.w	r2, [r2]
 8002420:	4293      	cmp	r3, r2
 8002422:	db2e      	blt.n	8002482 <UpdateSceneClear+0xb2>
		{
			head.dir = DIR_DOWN;
 8002424:	4b7a      	ldr	r3, [pc, #488]	@ (8002610 <UpdateSceneClear+0x240>)
 8002426:	2203      	movs	r2, #3
 8002428:	709a      	strb	r2, [r3, #2]
 800242a:	e02a      	b.n	8002482 <UpdateSceneClear+0xb2>
		}
	}
	else if ((head.dir & 0x03) == DIR_DOWN)
 800242c:	4b78      	ldr	r3, [pc, #480]	@ (8002610 <UpdateSceneClear+0x240>)
 800242e:	789b      	ldrb	r3, [r3, #2]
 8002430:	f003 0303 	and.w	r3, r3, #3
 8002434:	2b03      	cmp	r3, #3
 8002436:	d10f      	bne.n	8002458 <UpdateSceneClear+0x88>
	{
		if (head.pos.y + object_moving_distance >= maxY)
 8002438:	4b75      	ldr	r3, [pc, #468]	@ (8002610 <UpdateSceneClear+0x240>)
 800243a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800243e:	461a      	mov	r2, r3
 8002440:	4b74      	ldr	r3, [pc, #464]	@ (8002614 <UpdateSceneClear+0x244>)
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	4413      	add	r3, r2
 8002446:	4a76      	ldr	r2, [pc, #472]	@ (8002620 <UpdateSceneClear+0x250>)
 8002448:	f992 2000 	ldrsb.w	r2, [r2]
 800244c:	4293      	cmp	r3, r2
 800244e:	db18      	blt.n	8002482 <UpdateSceneClear+0xb2>
		{
			head.dir = DIR_LEFT;
 8002450:	4b6f      	ldr	r3, [pc, #444]	@ (8002610 <UpdateSceneClear+0x240>)
 8002452:	2202      	movs	r2, #2
 8002454:	709a      	strb	r2, [r3, #2]
 8002456:	e014      	b.n	8002482 <UpdateSceneClear+0xb2>
		}
	}
	else if ((head.dir & 0x03) == DIR_LEFT)
 8002458:	4b6d      	ldr	r3, [pc, #436]	@ (8002610 <UpdateSceneClear+0x240>)
 800245a:	789b      	ldrb	r3, [r3, #2]
 800245c:	f003 0303 	and.w	r3, r3, #3
 8002460:	2b02      	cmp	r3, #2
 8002462:	d10e      	bne.n	8002482 <UpdateSceneClear+0xb2>
	{
		if (head.pos.x - object_moving_distance < minX)
 8002464:	4b6a      	ldr	r3, [pc, #424]	@ (8002610 <UpdateSceneClear+0x240>)
 8002466:	f993 3000 	ldrsb.w	r3, [r3]
 800246a:	461a      	mov	r2, r3
 800246c:	4b69      	ldr	r3, [pc, #420]	@ (8002614 <UpdateSceneClear+0x244>)
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	1ad3      	subs	r3, r2, r3
 8002472:	4a6c      	ldr	r2, [pc, #432]	@ (8002624 <UpdateSceneClear+0x254>)
 8002474:	f992 2000 	ldrsb.w	r2, [r2]
 8002478:	4293      	cmp	r3, r2
 800247a:	da02      	bge.n	8002482 <UpdateSceneClear+0xb2>
		{
			head.dir = DIR_UP;
 800247c:	4b64      	ldr	r3, [pc, #400]	@ (8002610 <UpdateSceneClear+0x240>)
 800247e:	2200      	movs	r2, #0
 8002480:	709a      	strb	r2, [r3, #2]
		}
	}

	if ((tail.dir & 0x03) == DIR_UP)
 8002482:	4b69      	ldr	r3, [pc, #420]	@ (8002628 <UpdateSceneClear+0x258>)
 8002484:	789b      	ldrb	r3, [r3, #2]
 8002486:	f003 0303 	and.w	r3, r3, #3
 800248a:	2b00      	cmp	r3, #0
 800248c:	d118      	bne.n	80024c0 <UpdateSceneClear+0xf0>
	{
		if (tail.pos.y - object_moving_distance < minY)
 800248e:	4b66      	ldr	r3, [pc, #408]	@ (8002628 <UpdateSceneClear+0x258>)
 8002490:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8002494:	461a      	mov	r2, r3
 8002496:	4b5f      	ldr	r3, [pc, #380]	@ (8002614 <UpdateSceneClear+0x244>)
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	1ad3      	subs	r3, r2, r3
 800249c:	4a5e      	ldr	r2, [pc, #376]	@ (8002618 <UpdateSceneClear+0x248>)
 800249e:	f992 2000 	ldrsb.w	r2, [r2]
 80024a2:	4293      	cmp	r3, r2
 80024a4:	da68      	bge.n	8002578 <UpdateSceneClear+0x1a8>
		{
			tail.dir = DIR_RIGHT;
 80024a6:	4b60      	ldr	r3, [pc, #384]	@ (8002628 <UpdateSceneClear+0x258>)
 80024a8:	2201      	movs	r2, #1
 80024aa:	709a      	strb	r2, [r3, #2]
			minX++;
 80024ac:	4b5d      	ldr	r3, [pc, #372]	@ (8002624 <UpdateSceneClear+0x254>)
 80024ae:	f993 3000 	ldrsb.w	r3, [r3]
 80024b2:	b2db      	uxtb	r3, r3
 80024b4:	3301      	adds	r3, #1
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	b25a      	sxtb	r2, r3
 80024ba:	4b5a      	ldr	r3, [pc, #360]	@ (8002624 <UpdateSceneClear+0x254>)
 80024bc:	701a      	strb	r2, [r3, #0]
 80024be:	e05b      	b.n	8002578 <UpdateSceneClear+0x1a8>
		}
	}
	else if ((tail.dir & 0x03) == DIR_RIGHT)
 80024c0:	4b59      	ldr	r3, [pc, #356]	@ (8002628 <UpdateSceneClear+0x258>)
 80024c2:	789b      	ldrb	r3, [r3, #2]
 80024c4:	f003 0303 	and.w	r3, r3, #3
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d118      	bne.n	80024fe <UpdateSceneClear+0x12e>
	{
		if (tail.pos.x + object_moving_distance >= maxX)
 80024cc:	4b56      	ldr	r3, [pc, #344]	@ (8002628 <UpdateSceneClear+0x258>)
 80024ce:	f993 3000 	ldrsb.w	r3, [r3]
 80024d2:	461a      	mov	r2, r3
 80024d4:	4b4f      	ldr	r3, [pc, #316]	@ (8002614 <UpdateSceneClear+0x244>)
 80024d6:	781b      	ldrb	r3, [r3, #0]
 80024d8:	4413      	add	r3, r2
 80024da:	4a50      	ldr	r2, [pc, #320]	@ (800261c <UpdateSceneClear+0x24c>)
 80024dc:	f992 2000 	ldrsb.w	r2, [r2]
 80024e0:	4293      	cmp	r3, r2
 80024e2:	db49      	blt.n	8002578 <UpdateSceneClear+0x1a8>
		{
			tail.dir = DIR_DOWN;
 80024e4:	4b50      	ldr	r3, [pc, #320]	@ (8002628 <UpdateSceneClear+0x258>)
 80024e6:	2203      	movs	r2, #3
 80024e8:	709a      	strb	r2, [r3, #2]
			minY++;
 80024ea:	4b4b      	ldr	r3, [pc, #300]	@ (8002618 <UpdateSceneClear+0x248>)
 80024ec:	f993 3000 	ldrsb.w	r3, [r3]
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	3301      	adds	r3, #1
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	b25a      	sxtb	r2, r3
 80024f8:	4b47      	ldr	r3, [pc, #284]	@ (8002618 <UpdateSceneClear+0x248>)
 80024fa:	701a      	strb	r2, [r3, #0]
 80024fc:	e03c      	b.n	8002578 <UpdateSceneClear+0x1a8>
		}
	}
	else if ((tail.dir & 0x03) == DIR_DOWN)
 80024fe:	4b4a      	ldr	r3, [pc, #296]	@ (8002628 <UpdateSceneClear+0x258>)
 8002500:	789b      	ldrb	r3, [r3, #2]
 8002502:	f003 0303 	and.w	r3, r3, #3
 8002506:	2b03      	cmp	r3, #3
 8002508:	d118      	bne.n	800253c <UpdateSceneClear+0x16c>
	{
		if (tail.pos.y + object_moving_distance >= maxY)
 800250a:	4b47      	ldr	r3, [pc, #284]	@ (8002628 <UpdateSceneClear+0x258>)
 800250c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8002510:	461a      	mov	r2, r3
 8002512:	4b40      	ldr	r3, [pc, #256]	@ (8002614 <UpdateSceneClear+0x244>)
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	4413      	add	r3, r2
 8002518:	4a41      	ldr	r2, [pc, #260]	@ (8002620 <UpdateSceneClear+0x250>)
 800251a:	f992 2000 	ldrsb.w	r2, [r2]
 800251e:	4293      	cmp	r3, r2
 8002520:	db2a      	blt.n	8002578 <UpdateSceneClear+0x1a8>
		{
			tail.dir = DIR_LEFT;
 8002522:	4b41      	ldr	r3, [pc, #260]	@ (8002628 <UpdateSceneClear+0x258>)
 8002524:	2202      	movs	r2, #2
 8002526:	709a      	strb	r2, [r3, #2]
			maxX--;
 8002528:	4b3c      	ldr	r3, [pc, #240]	@ (800261c <UpdateSceneClear+0x24c>)
 800252a:	f993 3000 	ldrsb.w	r3, [r3]
 800252e:	b2db      	uxtb	r3, r3
 8002530:	3b01      	subs	r3, #1
 8002532:	b2db      	uxtb	r3, r3
 8002534:	b25a      	sxtb	r2, r3
 8002536:	4b39      	ldr	r3, [pc, #228]	@ (800261c <UpdateSceneClear+0x24c>)
 8002538:	701a      	strb	r2, [r3, #0]
 800253a:	e01d      	b.n	8002578 <UpdateSceneClear+0x1a8>
		}
	}
	else if ((tail.dir & 0x03) == DIR_LEFT)
 800253c:	4b3a      	ldr	r3, [pc, #232]	@ (8002628 <UpdateSceneClear+0x258>)
 800253e:	789b      	ldrb	r3, [r3, #2]
 8002540:	f003 0303 	and.w	r3, r3, #3
 8002544:	2b02      	cmp	r3, #2
 8002546:	d117      	bne.n	8002578 <UpdateSceneClear+0x1a8>
	{
		if (tail.pos.x - object_moving_distance < minX)
 8002548:	4b37      	ldr	r3, [pc, #220]	@ (8002628 <UpdateSceneClear+0x258>)
 800254a:	f993 3000 	ldrsb.w	r3, [r3]
 800254e:	461a      	mov	r2, r3
 8002550:	4b30      	ldr	r3, [pc, #192]	@ (8002614 <UpdateSceneClear+0x244>)
 8002552:	781b      	ldrb	r3, [r3, #0]
 8002554:	1ad3      	subs	r3, r2, r3
 8002556:	4a33      	ldr	r2, [pc, #204]	@ (8002624 <UpdateSceneClear+0x254>)
 8002558:	f992 2000 	ldrsb.w	r2, [r2]
 800255c:	4293      	cmp	r3, r2
 800255e:	da0b      	bge.n	8002578 <UpdateSceneClear+0x1a8>
		{
			tail.dir = DIR_UP;
 8002560:	4b31      	ldr	r3, [pc, #196]	@ (8002628 <UpdateSceneClear+0x258>)
 8002562:	2200      	movs	r2, #0
 8002564:	709a      	strb	r2, [r3, #2]
			maxY--;
 8002566:	4b2e      	ldr	r3, [pc, #184]	@ (8002620 <UpdateSceneClear+0x250>)
 8002568:	f993 3000 	ldrsb.w	r3, [r3]
 800256c:	b2db      	uxtb	r3, r3
 800256e:	3b01      	subs	r3, #1
 8002570:	b2db      	uxtb	r3, r3
 8002572:	b25a      	sxtb	r2, r3
 8002574:	4b2a      	ldr	r3, [pc, #168]	@ (8002620 <UpdateSceneClear+0x250>)
 8002576:	701a      	strb	r2, [r3, #0]
		}
	}

	if ((head.pos.x != target_pos.x) || (head.pos.y != target_pos.y))
 8002578:	4b25      	ldr	r3, [pc, #148]	@ (8002610 <UpdateSceneClear+0x240>)
 800257a:	f993 2000 	ldrsb.w	r2, [r3]
 800257e:	4b2b      	ldr	r3, [pc, #172]	@ (800262c <UpdateSceneClear+0x25c>)
 8002580:	f993 3000 	ldrsb.w	r3, [r3]
 8002584:	429a      	cmp	r2, r3
 8002586:	d107      	bne.n	8002598 <UpdateSceneClear+0x1c8>
 8002588:	4b21      	ldr	r3, [pc, #132]	@ (8002610 <UpdateSceneClear+0x240>)
 800258a:	f993 2001 	ldrsb.w	r2, [r3, #1]
 800258e:	4b27      	ldr	r3, [pc, #156]	@ (800262c <UpdateSceneClear+0x25c>)
 8002590:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8002594:	429a      	cmp	r2, r3
 8002596:	d002      	beq.n	800259e <UpdateSceneClear+0x1ce>
	{
		MoveByDir(&head);
 8002598:	481d      	ldr	r0, [pc, #116]	@ (8002610 <UpdateSceneClear+0x240>)
 800259a:	f7ff fa37 	bl	8001a0c <MoveByDir>
	}
	MoveByDir(&tail);
 800259e:	4822      	ldr	r0, [pc, #136]	@ (8002628 <UpdateSceneClear+0x258>)
 80025a0:	f7ff fa34 	bl	8001a0c <MoveByDir>

	if ((head.pos.x != target_pos.x) || (head.pos.y != target_pos.y))
 80025a4:	4b1a      	ldr	r3, [pc, #104]	@ (8002610 <UpdateSceneClear+0x240>)
 80025a6:	f993 2000 	ldrsb.w	r2, [r3]
 80025aa:	4b20      	ldr	r3, [pc, #128]	@ (800262c <UpdateSceneClear+0x25c>)
 80025ac:	f993 3000 	ldrsb.w	r3, [r3]
 80025b0:	429a      	cmp	r2, r3
 80025b2:	d107      	bne.n	80025c4 <UpdateSceneClear+0x1f4>
 80025b4:	4b16      	ldr	r3, [pc, #88]	@ (8002610 <UpdateSceneClear+0x240>)
 80025b6:	f993 2001 	ldrsb.w	r2, [r3, #1]
 80025ba:	4b1c      	ldr	r3, [pc, #112]	@ (800262c <UpdateSceneClear+0x25c>)
 80025bc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d003      	beq.n	80025cc <UpdateSceneClear+0x1fc>
	{
		SetPixelByPos(head.pos);
 80025c4:	4b12      	ldr	r3, [pc, #72]	@ (8002610 <UpdateSceneClear+0x240>)
 80025c6:	6818      	ldr	r0, [r3, #0]
 80025c8:	f7fe fdb4 	bl	8001134 <SetPixelByPos>
	}
	ResetPixelByPos(tail.pos);
 80025cc:	4b16      	ldr	r3, [pc, #88]	@ (8002628 <UpdateSceneClear+0x258>)
 80025ce:	6818      	ldr	r0, [r3, #0]
 80025d0:	f7fe fe1e 	bl	8001210 <ResetPixelByPos>

	if ((tail.pos.x == target_pos.x) && (tail.pos.y == target_pos.y))
 80025d4:	4b14      	ldr	r3, [pc, #80]	@ (8002628 <UpdateSceneClear+0x258>)
 80025d6:	f993 2000 	ldrsb.w	r2, [r3]
 80025da:	4b14      	ldr	r3, [pc, #80]	@ (800262c <UpdateSceneClear+0x25c>)
 80025dc:	f993 3000 	ldrsb.w	r3, [r3]
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d113      	bne.n	800260c <UpdateSceneClear+0x23c>
 80025e4:	4b10      	ldr	r3, [pc, #64]	@ (8002628 <UpdateSceneClear+0x258>)
 80025e6:	f993 2001 	ldrsb.w	r2, [r3, #1]
 80025ea:	4b10      	ldr	r3, [pc, #64]	@ (800262c <UpdateSceneClear+0x25c>)
 80025ec:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d10b      	bne.n	800260c <UpdateSceneClear+0x23c>
	{
		lcd_clear();
 80025f4:	f001 fb1a 	bl	8003c2c <lcd_clear>
		memset(map, 0, sizeof(map));
 80025f8:	22a0      	movs	r2, #160	@ 0xa0
 80025fa:	2100      	movs	r1, #0
 80025fc:	480c      	ldr	r0, [pc, #48]	@ (8002630 <UpdateSceneClear+0x260>)
 80025fe:	f008 fece 	bl	800b39e <memset>

		InitSceneClear();
 8002602:	f7ff fe0f 	bl	8002224 <InitSceneClear>
		g_nxt_scene = SCENE_MENU;
 8002606:	4b0b      	ldr	r3, [pc, #44]	@ (8002634 <UpdateSceneClear+0x264>)
 8002608:	2201      	movs	r2, #1
 800260a:	701a      	strb	r2, [r3, #0]
	}
}
 800260c:	bf00      	nop
 800260e:	bd80      	pop	{r7, pc}
 8002610:	200006b8 	.word	0x200006b8
 8002614:	20000280 	.word	0x20000280
 8002618:	200006b7 	.word	0x200006b7
 800261c:	20000281 	.word	0x20000281
 8002620:	20000282 	.word	0x20000282
 8002624:	200006b6 	.word	0x200006b6
 8002628:	200006bc 	.word	0x200006bc
 800262c:	200006c0 	.word	0x200006c0
 8002630:	20000328 	.word	0x20000328
 8002634:	200003f2 	.word	0x200003f2

08002638 <UpdateSceneMenu>:
void UpdateSceneMenu()
{
 8002638:	b580      	push	{r7, lr}
 800263a:	af00      	add	r7, sp, #0
	if (g_input_sw > 0)
 800263c:	4b31      	ldr	r3, [pc, #196]	@ (8002704 <UpdateSceneMenu+0xcc>)
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d007      	beq.n	8002654 <UpdateSceneMenu+0x1c>
	{
		if (cur_menu_select == 0)
 8002644:	4b30      	ldr	r3, [pc, #192]	@ (8002708 <UpdateSceneMenu+0xd0>)
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d103      	bne.n	8002654 <UpdateSceneMenu+0x1c>
		{
			g_nxt_scene = SCENE_WAITING;
 800264c:	4b2f      	ldr	r3, [pc, #188]	@ (800270c <UpdateSceneMenu+0xd4>)
 800264e:	2202      	movs	r2, #2
 8002650:	701a      	strb	r2, [r3, #0]
			return;
 8002652:	e055      	b.n	8002700 <UpdateSceneMenu+0xc8>
		}
	}

	if (g_input_y > 0)
 8002654:	4b2e      	ldr	r3, [pc, #184]	@ (8002710 <UpdateSceneMenu+0xd8>)
 8002656:	f993 3000 	ldrsb.w	r3, [r3]
 800265a:	2b00      	cmp	r3, #0
 800265c:	dd23      	ble.n	80026a6 <UpdateSceneMenu+0x6e>
	{
		if (cur_menu_select < MENU_COUNT - 1)
 800265e:	4b2a      	ldr	r3, [pc, #168]	@ (8002708 <UpdateSceneMenu+0xd0>)
 8002660:	781b      	ldrb	r3, [r3, #0]
 8002662:	2b03      	cmp	r3, #3
 8002664:	d816      	bhi.n	8002694 <UpdateSceneMenu+0x5c>
		{
			cur_menu_select++;
 8002666:	4b28      	ldr	r3, [pc, #160]	@ (8002708 <UpdateSceneMenu+0xd0>)
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	3301      	adds	r3, #1
 800266c:	b2da      	uxtb	r2, r3
 800266e:	4b26      	ldr	r3, [pc, #152]	@ (8002708 <UpdateSceneMenu+0xd0>)
 8002670:	701a      	strb	r2, [r3, #0]
			if (menu_scroll_offset < cur_menu_select - 1)
 8002672:	4b28      	ldr	r3, [pc, #160]	@ (8002714 <UpdateSceneMenu+0xdc>)
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	461a      	mov	r2, r3
 8002678:	4b23      	ldr	r3, [pc, #140]	@ (8002708 <UpdateSceneMenu+0xd0>)
 800267a:	781b      	ldrb	r3, [r3, #0]
 800267c:	3b01      	subs	r3, #1
 800267e:	429a      	cmp	r2, r3
 8002680:	da3e      	bge.n	8002700 <UpdateSceneMenu+0xc8>
			{
				menu_scroll_offset = cur_menu_select - 1;
 8002682:	4b21      	ldr	r3, [pc, #132]	@ (8002708 <UpdateSceneMenu+0xd0>)
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	3b01      	subs	r3, #1
 8002688:	b2da      	uxtb	r2, r3
 800268a:	4b22      	ldr	r3, [pc, #136]	@ (8002714 <UpdateSceneMenu+0xdc>)
 800268c:	701a      	strb	r2, [r3, #0]
				lcd_clear();
 800268e:	f001 facd 	bl	8003c2c <lcd_clear>
 8002692:	e035      	b.n	8002700 <UpdateSceneMenu+0xc8>
			}
		}
		else
		{
			cur_menu_select = 0;
 8002694:	4b1c      	ldr	r3, [pc, #112]	@ (8002708 <UpdateSceneMenu+0xd0>)
 8002696:	2200      	movs	r2, #0
 8002698:	701a      	strb	r2, [r3, #0]
			menu_scroll_offset = 0;
 800269a:	4b1e      	ldr	r3, [pc, #120]	@ (8002714 <UpdateSceneMenu+0xdc>)
 800269c:	2200      	movs	r2, #0
 800269e:	701a      	strb	r2, [r3, #0]
			lcd_clear();
 80026a0:	f001 fac4 	bl	8003c2c <lcd_clear>
 80026a4:	e02c      	b.n	8002700 <UpdateSceneMenu+0xc8>
		}
	}
	else if (g_input_y < 0)
 80026a6:	4b1a      	ldr	r3, [pc, #104]	@ (8002710 <UpdateSceneMenu+0xd8>)
 80026a8:	f993 3000 	ldrsb.w	r3, [r3]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	da27      	bge.n	8002700 <UpdateSceneMenu+0xc8>
	{
		if (cur_menu_select > 0)
 80026b0:	4b15      	ldr	r3, [pc, #84]	@ (8002708 <UpdateSceneMenu+0xd0>)
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d012      	beq.n	80026de <UpdateSceneMenu+0xa6>
		{
			cur_menu_select--;
 80026b8:	4b13      	ldr	r3, [pc, #76]	@ (8002708 <UpdateSceneMenu+0xd0>)
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	3b01      	subs	r3, #1
 80026be:	b2da      	uxtb	r2, r3
 80026c0:	4b11      	ldr	r3, [pc, #68]	@ (8002708 <UpdateSceneMenu+0xd0>)
 80026c2:	701a      	strb	r2, [r3, #0]
			if (menu_scroll_offset > cur_menu_select)
 80026c4:	4b13      	ldr	r3, [pc, #76]	@ (8002714 <UpdateSceneMenu+0xdc>)
 80026c6:	781a      	ldrb	r2, [r3, #0]
 80026c8:	4b0f      	ldr	r3, [pc, #60]	@ (8002708 <UpdateSceneMenu+0xd0>)
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d917      	bls.n	8002700 <UpdateSceneMenu+0xc8>
			{
				menu_scroll_offset = cur_menu_select;
 80026d0:	4b0d      	ldr	r3, [pc, #52]	@ (8002708 <UpdateSceneMenu+0xd0>)
 80026d2:	781a      	ldrb	r2, [r3, #0]
 80026d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002714 <UpdateSceneMenu+0xdc>)
 80026d6:	701a      	strb	r2, [r3, #0]
				lcd_clear();
 80026d8:	f001 faa8 	bl	8003c2c <lcd_clear>
 80026dc:	e010      	b.n	8002700 <UpdateSceneMenu+0xc8>
			}
		}
		else
		{
			cur_menu_select = MENU_COUNT - 1;
 80026de:	4b0a      	ldr	r3, [pc, #40]	@ (8002708 <UpdateSceneMenu+0xd0>)
 80026e0:	2204      	movs	r2, #4
 80026e2:	701a      	strb	r2, [r3, #0]
			menu_scroll_offset = max(0, cur_menu_select - 1);
 80026e4:	4b08      	ldr	r3, [pc, #32]	@ (8002708 <UpdateSceneMenu+0xd0>)
 80026e6:	781b      	ldrb	r3, [r3, #0]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d004      	beq.n	80026f6 <UpdateSceneMenu+0xbe>
 80026ec:	4b06      	ldr	r3, [pc, #24]	@ (8002708 <UpdateSceneMenu+0xd0>)
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	3b01      	subs	r3, #1
 80026f2:	b2db      	uxtb	r3, r3
 80026f4:	e000      	b.n	80026f8 <UpdateSceneMenu+0xc0>
 80026f6:	2300      	movs	r3, #0
 80026f8:	4a06      	ldr	r2, [pc, #24]	@ (8002714 <UpdateSceneMenu+0xdc>)
 80026fa:	7013      	strb	r3, [r2, #0]
			lcd_clear();
 80026fc:	f001 fa96 	bl	8003c2c <lcd_clear>
		}
	}
}
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	200003f5 	.word	0x200003f5
 8002708:	200006c2 	.word	0x200006c2
 800270c:	200003f2 	.word	0x200003f2
 8002710:	200003f4 	.word	0x200003f4
 8002714:	200006c3 	.word	0x200006c3

08002718 <UpdateSceneWaiting>:
void UpdateSceneWaiting()
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b084      	sub	sp, #16
 800271c:	af00      	add	r7, sp, #0
	if (g_tick % 10 == 0)
 800271e:	4b3a      	ldr	r3, [pc, #232]	@ (8002808 <UpdateSceneWaiting+0xf0>)
 8002720:	881a      	ldrh	r2, [r3, #0]
 8002722:	4b3a      	ldr	r3, [pc, #232]	@ (800280c <UpdateSceneWaiting+0xf4>)
 8002724:	fba3 1302 	umull	r1, r3, r3, r2
 8002728:	08d9      	lsrs	r1, r3, #3
 800272a:	460b      	mov	r3, r1
 800272c:	009b      	lsls	r3, r3, #2
 800272e:	440b      	add	r3, r1
 8002730:	005b      	lsls	r3, r3, #1
 8002732:	1ad3      	subs	r3, r2, r3
 8002734:	b29b      	uxth	r3, r3
 8002736:	2b00      	cmp	r3, #0
 8002738:	d127      	bne.n	800278a <UpdateSceneWaiting+0x72>
	{
		// UART Transmit
		char buf[8];
		sprintf(buf, "%d\r\n", (0x40 | cur_menu_select));
 800273a:	4b35      	ldr	r3, [pc, #212]	@ (8002810 <UpdateSceneWaiting+0xf8>)
 800273c:	781b      	ldrb	r3, [r3, #0]
 800273e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002742:	b2db      	uxtb	r3, r3
 8002744:	461a      	mov	r2, r3
 8002746:	f107 0308 	add.w	r3, r7, #8
 800274a:	4932      	ldr	r1, [pc, #200]	@ (8002814 <UpdateSceneWaiting+0xfc>)
 800274c:	4618      	mov	r0, r3
 800274e:	f008 fdc1 	bl	800b2d4 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*) buf, strlen(buf), HAL_MAX_DELAY);
 8002752:	f107 0308 	add.w	r3, r7, #8
 8002756:	4618      	mov	r0, r3
 8002758:	f7fd fd42 	bl	80001e0 <strlen>
 800275c:	4603      	mov	r3, r0
 800275e:	b29a      	uxth	r2, r3
 8002760:	f107 0108 	add.w	r1, r7, #8
 8002764:	f04f 33ff 	mov.w	r3, #4294967295
 8002768:	482b      	ldr	r0, [pc, #172]	@ (8002818 <UpdateSceneWaiting+0x100>)
 800276a:	f004 fdeb 	bl	8007344 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (uint8_t*) buf, strlen(buf), HAL_MAX_DELAY);
 800276e:	f107 0308 	add.w	r3, r7, #8
 8002772:	4618      	mov	r0, r3
 8002774:	f7fd fd34 	bl	80001e0 <strlen>
 8002778:	4603      	mov	r3, r0
 800277a:	b29a      	uxth	r2, r3
 800277c:	f107 0108 	add.w	r1, r7, #8
 8002780:	f04f 33ff 	mov.w	r3, #4294967295
 8002784:	4825      	ldr	r0, [pc, #148]	@ (800281c <UpdateSceneWaiting+0x104>)
 8002786:	f004 fddd 	bl	8007344 <HAL_UART_Transmit>
	}

	if ((g_flag & 0x40) > 0)
 800278a:	4b25      	ldr	r3, [pc, #148]	@ (8002820 <UpdateSceneWaiting+0x108>)
 800278c:	781b      	ldrb	r3, [r3, #0]
 800278e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002792:	2b00      	cmp	r3, #0
 8002794:	dd2d      	ble.n	80027f2 <UpdateSceneWaiting+0xda>
	{
		if ((g_flag & 0x0F) == cur_menu_select)
 8002796:	4b22      	ldr	r3, [pc, #136]	@ (8002820 <UpdateSceneWaiting+0x108>)
 8002798:	781b      	ldrb	r3, [r3, #0]
 800279a:	f003 030f 	and.w	r3, r3, #15
 800279e:	4a1c      	ldr	r2, [pc, #112]	@ (8002810 <UpdateSceneWaiting+0xf8>)
 80027a0:	7812      	ldrb	r2, [r2, #0]
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d125      	bne.n	80027f2 <UpdateSceneWaiting+0xda>
		{
			g_nxt_scene = SCENE_SHOOTING;
 80027a6:	4b1f      	ldr	r3, [pc, #124]	@ (8002824 <UpdateSceneWaiting+0x10c>)
 80027a8:	2203      	movs	r2, #3
 80027aa:	701a      	strb	r2, [r3, #0]
			// UART Transmit
			char buf[8];
			sprintf(buf, "%d\r\n", (0x40 | cur_menu_select));
 80027ac:	4b18      	ldr	r3, [pc, #96]	@ (8002810 <UpdateSceneWaiting+0xf8>)
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	461a      	mov	r2, r3
 80027b8:	463b      	mov	r3, r7
 80027ba:	4916      	ldr	r1, [pc, #88]	@ (8002814 <UpdateSceneWaiting+0xfc>)
 80027bc:	4618      	mov	r0, r3
 80027be:	f008 fd89 	bl	800b2d4 <siprintf>
			HAL_UART_Transmit(&huart1, (uint8_t*) buf, strlen(buf), HAL_MAX_DELAY);
 80027c2:	463b      	mov	r3, r7
 80027c4:	4618      	mov	r0, r3
 80027c6:	f7fd fd0b 	bl	80001e0 <strlen>
 80027ca:	4603      	mov	r3, r0
 80027cc:	b29a      	uxth	r2, r3
 80027ce:	4639      	mov	r1, r7
 80027d0:	f04f 33ff 	mov.w	r3, #4294967295
 80027d4:	4810      	ldr	r0, [pc, #64]	@ (8002818 <UpdateSceneWaiting+0x100>)
 80027d6:	f004 fdb5 	bl	8007344 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (uint8_t*) buf, strlen(buf), HAL_MAX_DELAY);
 80027da:	463b      	mov	r3, r7
 80027dc:	4618      	mov	r0, r3
 80027de:	f7fd fcff 	bl	80001e0 <strlen>
 80027e2:	4603      	mov	r3, r0
 80027e4:	b29a      	uxth	r2, r3
 80027e6:	4639      	mov	r1, r7
 80027e8:	f04f 33ff 	mov.w	r3, #4294967295
 80027ec:	480b      	ldr	r0, [pc, #44]	@ (800281c <UpdateSceneWaiting+0x104>)
 80027ee:	f004 fda9 	bl	8007344 <HAL_UART_Transmit>
		}
	}

	g_tick++;
 80027f2:	4b05      	ldr	r3, [pc, #20]	@ (8002808 <UpdateSceneWaiting+0xf0>)
 80027f4:	881b      	ldrh	r3, [r3, #0]
 80027f6:	3301      	adds	r3, #1
 80027f8:	b29a      	uxth	r2, r3
 80027fa:	4b03      	ldr	r3, [pc, #12]	@ (8002808 <UpdateSceneWaiting+0xf0>)
 80027fc:	801a      	strh	r2, [r3, #0]
}
 80027fe:	bf00      	nop
 8002800:	3710      	adds	r7, #16
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	200003ee 	.word	0x200003ee
 800280c:	cccccccd 	.word	0xcccccccd
 8002810:	200006c2 	.word	0x200006c2
 8002814:	0800c564 	.word	0x0800c564
 8002818:	200004dc 	.word	0x200004dc
 800281c:	20000524 	.word	0x20000524
 8002820:	200003ec 	.word	0x200003ec
 8002824:	200003f2 	.word	0x200003f2

08002828 <UpdateSceneShooting>:
void UpdateSceneShooting()
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
	g_tick++;
 800282e:	4b3e      	ldr	r3, [pc, #248]	@ (8002928 <UpdateSceneShooting+0x100>)
 8002830:	881b      	ldrh	r3, [r3, #0]
 8002832:	3301      	adds	r3, #1
 8002834:	b29a      	uxth	r2, r3
 8002836:	4b3c      	ldr	r3, [pc, #240]	@ (8002928 <UpdateSceneShooting+0x100>)
 8002838:	801a      	strh	r2, [r3, #0]

	if ((g_flag & 0x80) > 0)
 800283a:	4b3c      	ldr	r3, [pc, #240]	@ (800292c <UpdateSceneShooting+0x104>)
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002842:	2b00      	cmp	r3, #0
 8002844:	dd2a      	ble.n	800289c <UpdateSceneShooting+0x74>
	{
		if (g_tick > 60)
 8002846:	4b38      	ldr	r3, [pc, #224]	@ (8002928 <UpdateSceneShooting+0x100>)
 8002848:	881b      	ldrh	r3, [r3, #0]
 800284a:	2b3c      	cmp	r3, #60	@ 0x3c
 800284c:	d903      	bls.n	8002856 <UpdateSceneShooting+0x2e>
		{
			g_nxt_scene = SCENE_RESULT;
 800284e:	4b38      	ldr	r3, [pc, #224]	@ (8002930 <UpdateSceneShooting+0x108>)
 8002850:	2204      	movs	r2, #4
 8002852:	701a      	strb	r2, [r3, #0]
		UpdateWalls();

		CheckHitBullet();
		CheckHitWall();
	}
}
 8002854:	e064      	b.n	8002920 <UpdateSceneShooting+0xf8>
		else if (g_tick % 6 == 0)
 8002856:	4b34      	ldr	r3, [pc, #208]	@ (8002928 <UpdateSceneShooting+0x100>)
 8002858:	881a      	ldrh	r2, [r3, #0]
 800285a:	4b36      	ldr	r3, [pc, #216]	@ (8002934 <UpdateSceneShooting+0x10c>)
 800285c:	fba3 1302 	umull	r1, r3, r3, r2
 8002860:	0899      	lsrs	r1, r3, #2
 8002862:	460b      	mov	r3, r1
 8002864:	005b      	lsls	r3, r3, #1
 8002866:	440b      	add	r3, r1
 8002868:	005b      	lsls	r3, r3, #1
 800286a:	1ad3      	subs	r3, r2, r3
 800286c:	b29b      	uxth	r3, r3
 800286e:	2b00      	cmp	r3, #0
 8002870:	d156      	bne.n	8002920 <UpdateSceneShooting+0xf8>
			for (int i = 70; i < 90; i++)
 8002872:	2346      	movs	r3, #70	@ 0x46
 8002874:	607b      	str	r3, [r7, #4]
 8002876:	e00d      	b.n	8002894 <UpdateSceneShooting+0x6c>
				map[i] = ~map[i];
 8002878:	4a2f      	ldr	r2, [pc, #188]	@ (8002938 <UpdateSceneShooting+0x110>)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	4413      	add	r3, r2
 800287e:	781b      	ldrb	r3, [r3, #0]
 8002880:	43db      	mvns	r3, r3
 8002882:	b2d9      	uxtb	r1, r3
 8002884:	4a2c      	ldr	r2, [pc, #176]	@ (8002938 <UpdateSceneShooting+0x110>)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	4413      	add	r3, r2
 800288a:	460a      	mov	r2, r1
 800288c:	701a      	strb	r2, [r3, #0]
			for (int i = 70; i < 90; i++)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	3301      	adds	r3, #1
 8002892:	607b      	str	r3, [r7, #4]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2b59      	cmp	r3, #89	@ 0x59
 8002898:	ddee      	ble.n	8002878 <UpdateSceneShooting+0x50>
}
 800289a:	e041      	b.n	8002920 <UpdateSceneShooting+0xf8>
		if (shooting_game_level == 1 && g_tick > 100)
 800289c:	4b27      	ldr	r3, [pc, #156]	@ (800293c <UpdateSceneShooting+0x114>)
 800289e:	781b      	ldrb	r3, [r3, #0]
 80028a0:	2b01      	cmp	r3, #1
 80028a2:	d110      	bne.n	80028c6 <UpdateSceneShooting+0x9e>
 80028a4:	4b20      	ldr	r3, [pc, #128]	@ (8002928 <UpdateSceneShooting+0x100>)
 80028a6:	881b      	ldrh	r3, [r3, #0]
 80028a8:	2b64      	cmp	r3, #100	@ 0x64
 80028aa:	d90c      	bls.n	80028c6 <UpdateSceneShooting+0x9e>
			shooting_game_level = 2;
 80028ac:	4b23      	ldr	r3, [pc, #140]	@ (800293c <UpdateSceneShooting+0x114>)
 80028ae:	2202      	movs	r2, #2
 80028b0:	701a      	strb	r2, [r3, #0]
			bullet_moving_distance = 3;
 80028b2:	4b23      	ldr	r3, [pc, #140]	@ (8002940 <UpdateSceneShooting+0x118>)
 80028b4:	2203      	movs	r2, #3
 80028b6:	701a      	strb	r2, [r3, #0]
			bullet_size = 5;
 80028b8:	4b22      	ldr	r3, [pc, #136]	@ (8002944 <UpdateSceneShooting+0x11c>)
 80028ba:	2205      	movs	r2, #5
 80028bc:	701a      	strb	r2, [r3, #0]
			g_tick = 0;
 80028be:	4b1a      	ldr	r3, [pc, #104]	@ (8002928 <UpdateSceneShooting+0x100>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	801a      	strh	r2, [r3, #0]
 80028c4:	e013      	b.n	80028ee <UpdateSceneShooting+0xc6>
		else if (shooting_game_level == 2 && g_tick > 100)
 80028c6:	4b1d      	ldr	r3, [pc, #116]	@ (800293c <UpdateSceneShooting+0x114>)
 80028c8:	781b      	ldrb	r3, [r3, #0]
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d10f      	bne.n	80028ee <UpdateSceneShooting+0xc6>
 80028ce:	4b16      	ldr	r3, [pc, #88]	@ (8002928 <UpdateSceneShooting+0x100>)
 80028d0:	881b      	ldrh	r3, [r3, #0]
 80028d2:	2b64      	cmp	r3, #100	@ 0x64
 80028d4:	d90b      	bls.n	80028ee <UpdateSceneShooting+0xc6>
			shooting_game_level = 3;
 80028d6:	4b19      	ldr	r3, [pc, #100]	@ (800293c <UpdateSceneShooting+0x114>)
 80028d8:	2203      	movs	r2, #3
 80028da:	701a      	strb	r2, [r3, #0]
			bullet_moving_distance = 5;
 80028dc:	4b18      	ldr	r3, [pc, #96]	@ (8002940 <UpdateSceneShooting+0x118>)
 80028de:	2205      	movs	r2, #5
 80028e0:	701a      	strb	r2, [r3, #0]
			bullet_size = 7;
 80028e2:	4b18      	ldr	r3, [pc, #96]	@ (8002944 <UpdateSceneShooting+0x11c>)
 80028e4:	2207      	movs	r2, #7
 80028e6:	701a      	strb	r2, [r3, #0]
			g_tick = 0;
 80028e8:	4b0f      	ldr	r3, [pc, #60]	@ (8002928 <UpdateSceneShooting+0x100>)
 80028ea:	2200      	movs	r2, #0
 80028ec:	801a      	strh	r2, [r3, #0]
		MovePlayer(g_input_x, g_input_y);
 80028ee:	4b16      	ldr	r3, [pc, #88]	@ (8002948 <UpdateSceneShooting+0x120>)
 80028f0:	f993 3000 	ldrsb.w	r3, [r3]
 80028f4:	4a15      	ldr	r2, [pc, #84]	@ (800294c <UpdateSceneShooting+0x124>)
 80028f6:	f992 2000 	ldrsb.w	r2, [r2]
 80028fa:	4611      	mov	r1, r2
 80028fc:	4618      	mov	r0, r3
 80028fe:	f7ff f8d9 	bl	8001ab4 <MovePlayer>
		if (g_input_sw > 0)
 8002902:	4b13      	ldr	r3, [pc, #76]	@ (8002950 <UpdateSceneShooting+0x128>)
 8002904:	781b      	ldrb	r3, [r3, #0]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d002      	beq.n	8002910 <UpdateSceneShooting+0xe8>
			FireBullet(&player);
 800290a:	4812      	ldr	r0, [pc, #72]	@ (8002954 <UpdateSceneShooting+0x12c>)
 800290c:	f7ff f938 	bl	8001b80 <FireBullet>
		UpdateBullets();
 8002910:	f000 f83a 	bl	8002988 <UpdateBullets>
		UpdateWalls();
 8002914:	f000 fa10 	bl	8002d38 <UpdateWalls>
		CheckHitBullet();
 8002918:	f7ff fa54 	bl	8001dc4 <CheckHitBullet>
		CheckHitWall();
 800291c:	f7ff fbc8 	bl	80020b0 <CheckHitWall>
}
 8002920:	bf00      	nop
 8002922:	3708      	adds	r7, #8
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}
 8002928:	200003ee 	.word	0x200003ee
 800292c:	200003ec 	.word	0x200003ec
 8002930:	200003f2 	.word	0x200003f2
 8002934:	aaaaaaab 	.word	0xaaaaaaab
 8002938:	20000328 	.word	0x20000328
 800293c:	20000298 	.word	0x20000298
 8002940:	20000299 	.word	0x20000299
 8002944:	2000029a 	.word	0x2000029a
 8002948:	200003f3 	.word	0x200003f3
 800294c:	200003f4 	.word	0x200003f4
 8002950:	200003f5 	.word	0x200003f5
 8002954:	200006c4 	.word	0x200006c4

08002958 <UpdateSceneResult>:
void UpdateSceneResult()
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
	g_tick++;
 800295c:	4b08      	ldr	r3, [pc, #32]	@ (8002980 <UpdateSceneResult+0x28>)
 800295e:	881b      	ldrh	r3, [r3, #0]
 8002960:	3301      	adds	r3, #1
 8002962:	b29a      	uxth	r2, r3
 8002964:	4b06      	ldr	r3, [pc, #24]	@ (8002980 <UpdateSceneResult+0x28>)
 8002966:	801a      	strh	r2, [r3, #0]

	if (g_tick > 60)
 8002968:	4b05      	ldr	r3, [pc, #20]	@ (8002980 <UpdateSceneResult+0x28>)
 800296a:	881b      	ldrh	r3, [r3, #0]
 800296c:	2b3c      	cmp	r3, #60	@ 0x3c
 800296e:	d902      	bls.n	8002976 <UpdateSceneResult+0x1e>
	{
		g_nxt_scene = SCENE_MENU;
 8002970:	4b04      	ldr	r3, [pc, #16]	@ (8002984 <UpdateSceneResult+0x2c>)
 8002972:	2201      	movs	r2, #1
 8002974:	701a      	strb	r2, [r3, #0]
	}
}
 8002976:	bf00      	nop
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr
 8002980:	200003ee 	.word	0x200003ee
 8002984:	200003f2 	.word	0x200003f2

08002988 <UpdateBullets>:
void UpdateBullets()
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b08a      	sub	sp, #40	@ 0x28
 800298c:	af00      	add	r7, sp, #0
	for (int i = 0; i < BULLET_MAX_COUNT; i++)
 800298e:	2300      	movs	r3, #0
 8002990:	627b      	str	r3, [r7, #36]	@ 0x24
 8002992:	e1c2      	b.n	8002d1a <UpdateBullets+0x392>
	{
		if ((bullets[i].dir & DIR_RUNNING) == 0)
 8002994:	49b8      	ldr	r1, [pc, #736]	@ (8002c78 <UpdateBullets+0x2f0>)
 8002996:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002998:	4613      	mov	r3, r2
 800299a:	005b      	lsls	r3, r3, #1
 800299c:	4413      	add	r3, r2
 800299e:	440b      	add	r3, r1
 80029a0:	3302      	adds	r3, #2
 80029a2:	781b      	ldrb	r3, [r3, #0]
 80029a4:	f003 0304 	and.w	r3, r3, #4
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	f000 81b2 	beq.w	8002d12 <UpdateBullets+0x38a>
			continue;

		if ((bullets[i].dir & DIR_RIGHT) > 0)
 80029ae:	49b2      	ldr	r1, [pc, #712]	@ (8002c78 <UpdateBullets+0x2f0>)
 80029b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029b2:	4613      	mov	r3, r2
 80029b4:	005b      	lsls	r3, r3, #1
 80029b6:	4413      	add	r3, r2
 80029b8:	440b      	add	r3, r1
 80029ba:	3302      	adds	r3, #2
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	f003 0301 	and.w	r3, r3, #1
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	f340 80cb 	ble.w	8002b5e <UpdateBullets+0x1d6>
		{
			bullets[i].pos.x += bullet_moving_distance;
 80029c8:	49ab      	ldr	r1, [pc, #684]	@ (8002c78 <UpdateBullets+0x2f0>)
 80029ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029cc:	4613      	mov	r3, r2
 80029ce:	005b      	lsls	r3, r3, #1
 80029d0:	4413      	add	r3, r2
 80029d2:	440b      	add	r3, r1
 80029d4:	f993 3000 	ldrsb.w	r3, [r3]
 80029d8:	b2da      	uxtb	r2, r3
 80029da:	4ba8      	ldr	r3, [pc, #672]	@ (8002c7c <UpdateBullets+0x2f4>)
 80029dc:	781b      	ldrb	r3, [r3, #0]
 80029de:	4413      	add	r3, r2
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	b258      	sxtb	r0, r3
 80029e4:	49a4      	ldr	r1, [pc, #656]	@ (8002c78 <UpdateBullets+0x2f0>)
 80029e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029e8:	4613      	mov	r3, r2
 80029ea:	005b      	lsls	r3, r3, #1
 80029ec:	4413      	add	r3, r2
 80029ee:	440b      	add	r3, r1
 80029f0:	4602      	mov	r2, r0
 80029f2:	701a      	strb	r2, [r3, #0]

			if (i < BULLET_MAX_COUNT / 2 && LCD_MAX_X <= bullets[i].pos.x)
 80029f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029f6:	2b07      	cmp	r3, #7
 80029f8:	dc6e      	bgt.n	8002ad8 <UpdateBullets+0x150>
 80029fa:	499f      	ldr	r1, [pc, #636]	@ (8002c78 <UpdateBullets+0x2f0>)
 80029fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029fe:	4613      	mov	r3, r2
 8002a00:	005b      	lsls	r3, r3, #1
 8002a02:	4413      	add	r3, r2
 8002a04:	440b      	add	r3, r1
 8002a06:	f993 3000 	ldrsb.w	r3, [r3]
 8002a0a:	2b4f      	cmp	r3, #79	@ 0x4f
 8002a0c:	dd64      	ble.n	8002ad8 <UpdateBullets+0x150>
			{
				bullets[i].dir = 0;
 8002a0e:	499a      	ldr	r1, [pc, #616]	@ (8002c78 <UpdateBullets+0x2f0>)
 8002a10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a12:	4613      	mov	r3, r2
 8002a14:	005b      	lsls	r3, r3, #1
 8002a16:	4413      	add	r3, r2
 8002a18:	440b      	add	r3, r1
 8002a1a:	3302      	adds	r3, #2
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	701a      	strb	r2, [r3, #0]

				for (int j = 0; j <= bullet_size + bullet_moving_distance - 1; j++)
 8002a20:	2300      	movs	r3, #0
 8002a22:	623b      	str	r3, [r7, #32]
 8002a24:	e014      	b.n	8002a50 <UpdateBullets+0xc8>
				{
					ResetPixelByXY(LCD_MAX_X - 1 - j, bullets[i].pos.y);
 8002a26:	6a3b      	ldr	r3, [r7, #32]
 8002a28:	b2db      	uxtb	r3, r3
 8002a2a:	f1c3 034f 	rsb	r3, r3, #79	@ 0x4f
 8002a2e:	b2db      	uxtb	r3, r3
 8002a30:	b258      	sxtb	r0, r3
 8002a32:	4991      	ldr	r1, [pc, #580]	@ (8002c78 <UpdateBullets+0x2f0>)
 8002a34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a36:	4613      	mov	r3, r2
 8002a38:	005b      	lsls	r3, r3, #1
 8002a3a:	4413      	add	r3, r2
 8002a3c:	440b      	add	r3, r1
 8002a3e:	3301      	adds	r3, #1
 8002a40:	f993 3000 	ldrsb.w	r3, [r3]
 8002a44:	4619      	mov	r1, r3
 8002a46:	f7fe fcc5 	bl	80013d4 <ResetPixelByXY>
				for (int j = 0; j <= bullet_size + bullet_moving_distance - 1; j++)
 8002a4a:	6a3b      	ldr	r3, [r7, #32]
 8002a4c:	3301      	adds	r3, #1
 8002a4e:	623b      	str	r3, [r7, #32]
 8002a50:	4b8b      	ldr	r3, [pc, #556]	@ (8002c80 <UpdateBullets+0x2f8>)
 8002a52:	781b      	ldrb	r3, [r3, #0]
 8002a54:	461a      	mov	r2, r3
 8002a56:	4b89      	ldr	r3, [pc, #548]	@ (8002c7c <UpdateBullets+0x2f4>)
 8002a58:	781b      	ldrb	r3, [r3, #0]
 8002a5a:	4413      	add	r3, r2
 8002a5c:	6a3a      	ldr	r2, [r7, #32]
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	dbe1      	blt.n	8002a26 <UpdateBullets+0x9e>
				}

				// UART Transmit
				uint8_t temp = 0;
 8002a62:	2300      	movs	r3, #0
 8002a64:	74bb      	strb	r3, [r7, #18]
				temp |= (DIR_RIGHT << 4);
 8002a66:	7cbb      	ldrb	r3, [r7, #18]
 8002a68:	f043 0310 	orr.w	r3, r3, #16
 8002a6c:	74bb      	strb	r3, [r7, #18]
				temp |= (bullets[i].pos.y & 0x0F);
 8002a6e:	4982      	ldr	r1, [pc, #520]	@ (8002c78 <UpdateBullets+0x2f0>)
 8002a70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a72:	4613      	mov	r3, r2
 8002a74:	005b      	lsls	r3, r3, #1
 8002a76:	4413      	add	r3, r2
 8002a78:	440b      	add	r3, r1
 8002a7a:	3301      	adds	r3, #1
 8002a7c:	f993 3000 	ldrsb.w	r3, [r3]
 8002a80:	f003 030f 	and.w	r3, r3, #15
 8002a84:	b25a      	sxtb	r2, r3
 8002a86:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	b25b      	sxtb	r3, r3
 8002a8e:	74bb      	strb	r3, [r7, #18]
				char buf[8];
				sprintf(buf, "%d\r\n", temp);
 8002a90:	7cba      	ldrb	r2, [r7, #18]
 8002a92:	f107 0308 	add.w	r3, r7, #8
 8002a96:	497b      	ldr	r1, [pc, #492]	@ (8002c84 <UpdateBullets+0x2fc>)
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f008 fc1b 	bl	800b2d4 <siprintf>
				HAL_UART_Transmit(&huart1, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
 8002a9e:	f107 0308 	add.w	r3, r7, #8
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f7fd fb9c 	bl	80001e0 <strlen>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	b29a      	uxth	r2, r3
 8002aac:	f107 0108 	add.w	r1, r7, #8
 8002ab0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ab4:	4874      	ldr	r0, [pc, #464]	@ (8002c88 <UpdateBullets+0x300>)
 8002ab6:	f004 fc45 	bl	8007344 <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
 8002aba:	f107 0308 	add.w	r3, r7, #8
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f7fd fb8e 	bl	80001e0 <strlen>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	b29a      	uxth	r2, r3
 8002ac8:	f107 0108 	add.w	r1, r7, #8
 8002acc:	f04f 33ff 	mov.w	r3, #4294967295
 8002ad0:	486e      	ldr	r0, [pc, #440]	@ (8002c8c <UpdateBullets+0x304>)
 8002ad2:	f004 fc37 	bl	8007344 <HAL_UART_Transmit>
			{
 8002ad6:	e11d      	b.n	8002d14 <UpdateBullets+0x38c>
			}
			else if (i >= BULLET_MAX_COUNT / 2 && PLAYABLE_MAX_X + 10 < bullets[i].pos.x)
 8002ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ada:	2b07      	cmp	r3, #7
 8002adc:	f340 811a 	ble.w	8002d14 <UpdateBullets+0x38c>
 8002ae0:	4965      	ldr	r1, [pc, #404]	@ (8002c78 <UpdateBullets+0x2f0>)
 8002ae2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ae4:	4613      	mov	r3, r2
 8002ae6:	005b      	lsls	r3, r3, #1
 8002ae8:	4413      	add	r3, r2
 8002aea:	440b      	add	r3, r1
 8002aec:	f993 3000 	ldrsb.w	r3, [r3]
 8002af0:	2b35      	cmp	r3, #53	@ 0x35
 8002af2:	f340 810f 	ble.w	8002d14 <UpdateBullets+0x38c>
			{
				bullets[i].dir = 0;
 8002af6:	4960      	ldr	r1, [pc, #384]	@ (8002c78 <UpdateBullets+0x2f0>)
 8002af8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002afa:	4613      	mov	r3, r2
 8002afc:	005b      	lsls	r3, r3, #1
 8002afe:	4413      	add	r3, r2
 8002b00:	440b      	add	r3, r1
 8002b02:	3302      	adds	r3, #2
 8002b04:	2200      	movs	r2, #0
 8002b06:	701a      	strb	r2, [r3, #0]

				for (int j = 0; j <= bullet_size; j++)
 8002b08:	2300      	movs	r3, #0
 8002b0a:	61fb      	str	r3, [r7, #28]
 8002b0c:	e020      	b.n	8002b50 <UpdateBullets+0x1c8>
				{
					ResetPixelByXY(bullets[i].pos.x - bullet_moving_distance - j, bullets[i].pos.y);
 8002b0e:	495a      	ldr	r1, [pc, #360]	@ (8002c78 <UpdateBullets+0x2f0>)
 8002b10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b12:	4613      	mov	r3, r2
 8002b14:	005b      	lsls	r3, r3, #1
 8002b16:	4413      	add	r3, r2
 8002b18:	440b      	add	r3, r1
 8002b1a:	f993 3000 	ldrsb.w	r3, [r3]
 8002b1e:	b2da      	uxtb	r2, r3
 8002b20:	4b56      	ldr	r3, [pc, #344]	@ (8002c7c <UpdateBullets+0x2f4>)
 8002b22:	781b      	ldrb	r3, [r3, #0]
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	b2da      	uxtb	r2, r3
 8002b28:	69fb      	ldr	r3, [r7, #28]
 8002b2a:	b2db      	uxtb	r3, r3
 8002b2c:	1ad3      	subs	r3, r2, r3
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	b258      	sxtb	r0, r3
 8002b32:	4951      	ldr	r1, [pc, #324]	@ (8002c78 <UpdateBullets+0x2f0>)
 8002b34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b36:	4613      	mov	r3, r2
 8002b38:	005b      	lsls	r3, r3, #1
 8002b3a:	4413      	add	r3, r2
 8002b3c:	440b      	add	r3, r1
 8002b3e:	3301      	adds	r3, #1
 8002b40:	f993 3000 	ldrsb.w	r3, [r3]
 8002b44:	4619      	mov	r1, r3
 8002b46:	f7fe fc45 	bl	80013d4 <ResetPixelByXY>
				for (int j = 0; j <= bullet_size; j++)
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	3301      	adds	r3, #1
 8002b4e:	61fb      	str	r3, [r7, #28]
 8002b50:	4b4b      	ldr	r3, [pc, #300]	@ (8002c80 <UpdateBullets+0x2f8>)
 8002b52:	781b      	ldrb	r3, [r3, #0]
 8002b54:	461a      	mov	r2, r3
 8002b56:	69fb      	ldr	r3, [r7, #28]
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	ddd8      	ble.n	8002b0e <UpdateBullets+0x186>
 8002b5c:	e0da      	b.n	8002d14 <UpdateBullets+0x38c>
				}
			}
		}
		else if ((bullets[i].dir & DIR_LEFT) > 0)
 8002b5e:	4946      	ldr	r1, [pc, #280]	@ (8002c78 <UpdateBullets+0x2f0>)
 8002b60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b62:	4613      	mov	r3, r2
 8002b64:	005b      	lsls	r3, r3, #1
 8002b66:	4413      	add	r3, r2
 8002b68:	440b      	add	r3, r1
 8002b6a:	3302      	adds	r3, #2
 8002b6c:	781b      	ldrb	r3, [r3, #0]
 8002b6e:	f003 0302 	and.w	r3, r3, #2
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	f340 80ce 	ble.w	8002d14 <UpdateBullets+0x38c>
		{
			bullets[i].pos.x -= bullet_moving_distance;
 8002b78:	493f      	ldr	r1, [pc, #252]	@ (8002c78 <UpdateBullets+0x2f0>)
 8002b7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b7c:	4613      	mov	r3, r2
 8002b7e:	005b      	lsls	r3, r3, #1
 8002b80:	4413      	add	r3, r2
 8002b82:	440b      	add	r3, r1
 8002b84:	f993 3000 	ldrsb.w	r3, [r3]
 8002b88:	b2da      	uxtb	r2, r3
 8002b8a:	4b3c      	ldr	r3, [pc, #240]	@ (8002c7c <UpdateBullets+0x2f4>)
 8002b8c:	781b      	ldrb	r3, [r3, #0]
 8002b8e:	1ad3      	subs	r3, r2, r3
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	b258      	sxtb	r0, r3
 8002b94:	4938      	ldr	r1, [pc, #224]	@ (8002c78 <UpdateBullets+0x2f0>)
 8002b96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b98:	4613      	mov	r3, r2
 8002b9a:	005b      	lsls	r3, r3, #1
 8002b9c:	4413      	add	r3, r2
 8002b9e:	440b      	add	r3, r1
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	701a      	strb	r2, [r3, #0]

			if (i < BULLET_MAX_COUNT / 2 && bullets[i].pos.x < LCD_MIN_X)
 8002ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba6:	2b07      	cmp	r3, #7
 8002ba8:	dc72      	bgt.n	8002c90 <UpdateBullets+0x308>
 8002baa:	4933      	ldr	r1, [pc, #204]	@ (8002c78 <UpdateBullets+0x2f0>)
 8002bac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bae:	4613      	mov	r3, r2
 8002bb0:	005b      	lsls	r3, r3, #1
 8002bb2:	4413      	add	r3, r2
 8002bb4:	440b      	add	r3, r1
 8002bb6:	f993 3000 	ldrsb.w	r3, [r3]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	da68      	bge.n	8002c90 <UpdateBullets+0x308>
			{
				bullets[i].dir = 0;
 8002bbe:	492e      	ldr	r1, [pc, #184]	@ (8002c78 <UpdateBullets+0x2f0>)
 8002bc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bc2:	4613      	mov	r3, r2
 8002bc4:	005b      	lsls	r3, r3, #1
 8002bc6:	4413      	add	r3, r2
 8002bc8:	440b      	add	r3, r1
 8002bca:	3302      	adds	r3, #2
 8002bcc:	2200      	movs	r2, #0
 8002bce:	701a      	strb	r2, [r3, #0]

				for (int j = 0; j <= bullet_size + bullet_moving_distance - 1; j++)
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	61bb      	str	r3, [r7, #24]
 8002bd4:	e010      	b.n	8002bf8 <UpdateBullets+0x270>
				{
					ResetPixelByXY(LCD_MIN_X + j, bullets[i].pos.y);
 8002bd6:	69bb      	ldr	r3, [r7, #24]
 8002bd8:	b258      	sxtb	r0, r3
 8002bda:	4927      	ldr	r1, [pc, #156]	@ (8002c78 <UpdateBullets+0x2f0>)
 8002bdc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bde:	4613      	mov	r3, r2
 8002be0:	005b      	lsls	r3, r3, #1
 8002be2:	4413      	add	r3, r2
 8002be4:	440b      	add	r3, r1
 8002be6:	3301      	adds	r3, #1
 8002be8:	f993 3000 	ldrsb.w	r3, [r3]
 8002bec:	4619      	mov	r1, r3
 8002bee:	f7fe fbf1 	bl	80013d4 <ResetPixelByXY>
				for (int j = 0; j <= bullet_size + bullet_moving_distance - 1; j++)
 8002bf2:	69bb      	ldr	r3, [r7, #24]
 8002bf4:	3301      	adds	r3, #1
 8002bf6:	61bb      	str	r3, [r7, #24]
 8002bf8:	4b21      	ldr	r3, [pc, #132]	@ (8002c80 <UpdateBullets+0x2f8>)
 8002bfa:	781b      	ldrb	r3, [r3, #0]
 8002bfc:	461a      	mov	r2, r3
 8002bfe:	4b1f      	ldr	r3, [pc, #124]	@ (8002c7c <UpdateBullets+0x2f4>)
 8002c00:	781b      	ldrb	r3, [r3, #0]
 8002c02:	4413      	add	r3, r2
 8002c04:	69ba      	ldr	r2, [r7, #24]
 8002c06:	429a      	cmp	r2, r3
 8002c08:	dbe5      	blt.n	8002bd6 <UpdateBullets+0x24e>
				}

				// USART Transmit
				uint8_t temp = 0;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	74fb      	strb	r3, [r7, #19]
				temp |= (DIR_LEFT << 4);
 8002c0e:	7cfb      	ldrb	r3, [r7, #19]
 8002c10:	f043 0320 	orr.w	r3, r3, #32
 8002c14:	74fb      	strb	r3, [r7, #19]
				temp |= (bullets[i].pos.y & 0x0F);
 8002c16:	4918      	ldr	r1, [pc, #96]	@ (8002c78 <UpdateBullets+0x2f0>)
 8002c18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	005b      	lsls	r3, r3, #1
 8002c1e:	4413      	add	r3, r2
 8002c20:	440b      	add	r3, r1
 8002c22:	3301      	adds	r3, #1
 8002c24:	f993 3000 	ldrsb.w	r3, [r3]
 8002c28:	f003 030f 	and.w	r3, r3, #15
 8002c2c:	b25a      	sxtb	r2, r3
 8002c2e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8002c32:	4313      	orrs	r3, r2
 8002c34:	b25b      	sxtb	r3, r3
 8002c36:	74fb      	strb	r3, [r7, #19]
				char buf[8];
				sprintf(buf, "%d\r\n", temp);
 8002c38:	7cfa      	ldrb	r2, [r7, #19]
 8002c3a:	463b      	mov	r3, r7
 8002c3c:	4911      	ldr	r1, [pc, #68]	@ (8002c84 <UpdateBullets+0x2fc>)
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f008 fb48 	bl	800b2d4 <siprintf>
				HAL_UART_Transmit(&huart1, (uint8_t*) buf, strlen(buf), HAL_MAX_DELAY);
 8002c44:	463b      	mov	r3, r7
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7fd faca 	bl	80001e0 <strlen>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	b29a      	uxth	r2, r3
 8002c50:	4639      	mov	r1, r7
 8002c52:	f04f 33ff 	mov.w	r3, #4294967295
 8002c56:	480c      	ldr	r0, [pc, #48]	@ (8002c88 <UpdateBullets+0x300>)
 8002c58:	f004 fb74 	bl	8007344 <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, (uint8_t*) buf, strlen(buf), HAL_MAX_DELAY);
 8002c5c:	463b      	mov	r3, r7
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f7fd fabe 	bl	80001e0 <strlen>
 8002c64:	4603      	mov	r3, r0
 8002c66:	b29a      	uxth	r2, r3
 8002c68:	4639      	mov	r1, r7
 8002c6a:	f04f 33ff 	mov.w	r3, #4294967295
 8002c6e:	4807      	ldr	r0, [pc, #28]	@ (8002c8c <UpdateBullets+0x304>)
 8002c70:	f004 fb68 	bl	8007344 <HAL_UART_Transmit>
			{
 8002c74:	e04e      	b.n	8002d14 <UpdateBullets+0x38c>
 8002c76:	bf00      	nop
 8002c78:	200006c8 	.word	0x200006c8
 8002c7c:	20000299 	.word	0x20000299
 8002c80:	2000029a 	.word	0x2000029a
 8002c84:	0800c564 	.word	0x0800c564
 8002c88:	200004dc 	.word	0x200004dc
 8002c8c:	20000524 	.word	0x20000524
			}
			else if (i >= BULLET_MAX_COUNT / 2 && bullets[i].pos.x < PLAYABLE_MIN_X - 10)
 8002c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c92:	2b07      	cmp	r3, #7
 8002c94:	dd3e      	ble.n	8002d14 <UpdateBullets+0x38c>
 8002c96:	4925      	ldr	r1, [pc, #148]	@ (8002d2c <UpdateBullets+0x3a4>)
 8002c98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c9a:	4613      	mov	r3, r2
 8002c9c:	005b      	lsls	r3, r3, #1
 8002c9e:	4413      	add	r3, r2
 8002ca0:	440b      	add	r3, r1
 8002ca2:	f993 3000 	ldrsb.w	r3, [r3]
 8002ca6:	2b19      	cmp	r3, #25
 8002ca8:	dc34      	bgt.n	8002d14 <UpdateBullets+0x38c>
			{
				bullets[i].dir = 0;
 8002caa:	4920      	ldr	r1, [pc, #128]	@ (8002d2c <UpdateBullets+0x3a4>)
 8002cac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cae:	4613      	mov	r3, r2
 8002cb0:	005b      	lsls	r3, r3, #1
 8002cb2:	4413      	add	r3, r2
 8002cb4:	440b      	add	r3, r1
 8002cb6:	3302      	adds	r3, #2
 8002cb8:	2200      	movs	r2, #0
 8002cba:	701a      	strb	r2, [r3, #0]

				for (int j = 0; j <= bullet_size; j++)
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	617b      	str	r3, [r7, #20]
 8002cc0:	e020      	b.n	8002d04 <UpdateBullets+0x37c>
				{
					ResetPixelByXY(bullets[i].pos.x + bullet_moving_distance + j, bullets[i].pos.y);
 8002cc2:	491a      	ldr	r1, [pc, #104]	@ (8002d2c <UpdateBullets+0x3a4>)
 8002cc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cc6:	4613      	mov	r3, r2
 8002cc8:	005b      	lsls	r3, r3, #1
 8002cca:	4413      	add	r3, r2
 8002ccc:	440b      	add	r3, r1
 8002cce:	f993 3000 	ldrsb.w	r3, [r3]
 8002cd2:	b2da      	uxtb	r2, r3
 8002cd4:	4b16      	ldr	r3, [pc, #88]	@ (8002d30 <UpdateBullets+0x3a8>)
 8002cd6:	781b      	ldrb	r3, [r3, #0]
 8002cd8:	4413      	add	r3, r2
 8002cda:	b2da      	uxtb	r2, r3
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	4413      	add	r3, r2
 8002ce2:	b2db      	uxtb	r3, r3
 8002ce4:	b258      	sxtb	r0, r3
 8002ce6:	4911      	ldr	r1, [pc, #68]	@ (8002d2c <UpdateBullets+0x3a4>)
 8002ce8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cea:	4613      	mov	r3, r2
 8002cec:	005b      	lsls	r3, r3, #1
 8002cee:	4413      	add	r3, r2
 8002cf0:	440b      	add	r3, r1
 8002cf2:	3301      	adds	r3, #1
 8002cf4:	f993 3000 	ldrsb.w	r3, [r3]
 8002cf8:	4619      	mov	r1, r3
 8002cfa:	f7fe fb6b 	bl	80013d4 <ResetPixelByXY>
				for (int j = 0; j <= bullet_size; j++)
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	3301      	adds	r3, #1
 8002d02:	617b      	str	r3, [r7, #20]
 8002d04:	4b0b      	ldr	r3, [pc, #44]	@ (8002d34 <UpdateBullets+0x3ac>)
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	461a      	mov	r2, r3
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	ddd8      	ble.n	8002cc2 <UpdateBullets+0x33a>
 8002d10:	e000      	b.n	8002d14 <UpdateBullets+0x38c>
			continue;
 8002d12:	bf00      	nop
	for (int i = 0; i < BULLET_MAX_COUNT; i++)
 8002d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d16:	3301      	adds	r3, #1
 8002d18:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d1c:	2b0f      	cmp	r3, #15
 8002d1e:	f77f ae39 	ble.w	8002994 <UpdateBullets+0xc>
				}
			}
		}
	}
}
 8002d22:	bf00      	nop
 8002d24:	bf00      	nop
 8002d26:	3728      	adds	r7, #40	@ 0x28
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}
 8002d2c:	200006c8 	.word	0x200006c8
 8002d30:	20000299 	.word	0x20000299
 8002d34:	2000029a 	.word	0x2000029a

08002d38 <UpdateWalls>:
void UpdateWalls()
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b084      	sub	sp, #16
 8002d3c:	af00      	add	r7, sp, #0
	SummonWall();
 8002d3e:	f7ff f8df 	bl	8001f00 <SummonWall>

	for (int i = 0; i < WALL_MAX_COUNT; i++)
 8002d42:	2300      	movs	r3, #0
 8002d44:	60fb      	str	r3, [r7, #12]
 8002d46:	e0c7      	b.n	8002ed8 <UpdateWalls+0x1a0>
	{
		if ((walls[i].dir & DIR_RUNNING) == 0)
 8002d48:	4968      	ldr	r1, [pc, #416]	@ (8002eec <UpdateWalls+0x1b4>)
 8002d4a:	68fa      	ldr	r2, [r7, #12]
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	005b      	lsls	r3, r3, #1
 8002d50:	4413      	add	r3, r2
 8002d52:	440b      	add	r3, r1
 8002d54:	3302      	adds	r3, #2
 8002d56:	781b      	ldrb	r3, [r3, #0]
 8002d58:	f003 0304 	and.w	r3, r3, #4
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	f000 80b7 	beq.w	8002ed0 <UpdateWalls+0x198>
			continue;

		if ((walls[i].dir & DIR_RIGHT) > 0)
 8002d62:	4962      	ldr	r1, [pc, #392]	@ (8002eec <UpdateWalls+0x1b4>)
 8002d64:	68fa      	ldr	r2, [r7, #12]
 8002d66:	4613      	mov	r3, r2
 8002d68:	005b      	lsls	r3, r3, #1
 8002d6a:	4413      	add	r3, r2
 8002d6c:	440b      	add	r3, r1
 8002d6e:	3302      	adds	r3, #2
 8002d70:	781b      	ldrb	r3, [r3, #0]
 8002d72:	f003 0301 	and.w	r3, r3, #1
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	dd4f      	ble.n	8002e1a <UpdateWalls+0xe2>
		{
			walls[i].pos.x += 1;
 8002d7a:	495c      	ldr	r1, [pc, #368]	@ (8002eec <UpdateWalls+0x1b4>)
 8002d7c:	68fa      	ldr	r2, [r7, #12]
 8002d7e:	4613      	mov	r3, r2
 8002d80:	005b      	lsls	r3, r3, #1
 8002d82:	4413      	add	r3, r2
 8002d84:	440b      	add	r3, r1
 8002d86:	f993 3000 	ldrsb.w	r3, [r3]
 8002d8a:	b2db      	uxtb	r3, r3
 8002d8c:	3301      	adds	r3, #1
 8002d8e:	b2db      	uxtb	r3, r3
 8002d90:	b258      	sxtb	r0, r3
 8002d92:	4956      	ldr	r1, [pc, #344]	@ (8002eec <UpdateWalls+0x1b4>)
 8002d94:	68fa      	ldr	r2, [r7, #12]
 8002d96:	4613      	mov	r3, r2
 8002d98:	005b      	lsls	r3, r3, #1
 8002d9a:	4413      	add	r3, r2
 8002d9c:	440b      	add	r3, r1
 8002d9e:	4602      	mov	r2, r0
 8002da0:	701a      	strb	r2, [r3, #0]

			if (PLAYABLE_MAX_X + 10 <= walls[i].pos.x)
 8002da2:	4952      	ldr	r1, [pc, #328]	@ (8002eec <UpdateWalls+0x1b4>)
 8002da4:	68fa      	ldr	r2, [r7, #12]
 8002da6:	4613      	mov	r3, r2
 8002da8:	005b      	lsls	r3, r3, #1
 8002daa:	4413      	add	r3, r2
 8002dac:	440b      	add	r3, r1
 8002dae:	f993 3000 	ldrsb.w	r3, [r3]
 8002db2:	2b34      	cmp	r3, #52	@ 0x34
 8002db4:	f340 808d 	ble.w	8002ed2 <UpdateWalls+0x19a>
			{
				walls[i].dir = 0;
 8002db8:	494c      	ldr	r1, [pc, #304]	@ (8002eec <UpdateWalls+0x1b4>)
 8002dba:	68fa      	ldr	r2, [r7, #12]
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	005b      	lsls	r3, r3, #1
 8002dc0:	4413      	add	r3, r2
 8002dc2:	440b      	add	r3, r1
 8002dc4:	3302      	adds	r3, #2
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	701a      	strb	r2, [r3, #0]

				for (int j = 0; j < 8; j++)
 8002dca:	2300      	movs	r3, #0
 8002dcc:	60bb      	str	r3, [r7, #8]
 8002dce:	e020      	b.n	8002e12 <UpdateWalls+0xda>
				{
					ResetPixelByXY(walls[i].pos.x - 1, walls[i].pos.y + j);
 8002dd0:	4946      	ldr	r1, [pc, #280]	@ (8002eec <UpdateWalls+0x1b4>)
 8002dd2:	68fa      	ldr	r2, [r7, #12]
 8002dd4:	4613      	mov	r3, r2
 8002dd6:	005b      	lsls	r3, r3, #1
 8002dd8:	4413      	add	r3, r2
 8002dda:	440b      	add	r3, r1
 8002ddc:	f993 3000 	ldrsb.w	r3, [r3]
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	3b01      	subs	r3, #1
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	b258      	sxtb	r0, r3
 8002de8:	4940      	ldr	r1, [pc, #256]	@ (8002eec <UpdateWalls+0x1b4>)
 8002dea:	68fa      	ldr	r2, [r7, #12]
 8002dec:	4613      	mov	r3, r2
 8002dee:	005b      	lsls	r3, r3, #1
 8002df0:	4413      	add	r3, r2
 8002df2:	440b      	add	r3, r1
 8002df4:	3301      	adds	r3, #1
 8002df6:	f993 3000 	ldrsb.w	r3, [r3]
 8002dfa:	b2da      	uxtb	r2, r3
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	b2db      	uxtb	r3, r3
 8002e00:	4413      	add	r3, r2
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	b25b      	sxtb	r3, r3
 8002e06:	4619      	mov	r1, r3
 8002e08:	f7fe fae4 	bl	80013d4 <ResetPixelByXY>
				for (int j = 0; j < 8; j++)
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	3301      	adds	r3, #1
 8002e10:	60bb      	str	r3, [r7, #8]
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	2b07      	cmp	r3, #7
 8002e16:	dddb      	ble.n	8002dd0 <UpdateWalls+0x98>
 8002e18:	e05b      	b.n	8002ed2 <UpdateWalls+0x19a>
				}
			}
		}
		else if ((walls[i].dir & DIR_LEFT) > 0)
 8002e1a:	4934      	ldr	r1, [pc, #208]	@ (8002eec <UpdateWalls+0x1b4>)
 8002e1c:	68fa      	ldr	r2, [r7, #12]
 8002e1e:	4613      	mov	r3, r2
 8002e20:	005b      	lsls	r3, r3, #1
 8002e22:	4413      	add	r3, r2
 8002e24:	440b      	add	r3, r1
 8002e26:	3302      	adds	r3, #2
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	f003 0302 	and.w	r3, r3, #2
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	dd4f      	ble.n	8002ed2 <UpdateWalls+0x19a>
		{
			walls[i].pos.x -= 1;
 8002e32:	492e      	ldr	r1, [pc, #184]	@ (8002eec <UpdateWalls+0x1b4>)
 8002e34:	68fa      	ldr	r2, [r7, #12]
 8002e36:	4613      	mov	r3, r2
 8002e38:	005b      	lsls	r3, r3, #1
 8002e3a:	4413      	add	r3, r2
 8002e3c:	440b      	add	r3, r1
 8002e3e:	f993 3000 	ldrsb.w	r3, [r3]
 8002e42:	b2db      	uxtb	r3, r3
 8002e44:	3b01      	subs	r3, #1
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	b258      	sxtb	r0, r3
 8002e4a:	4928      	ldr	r1, [pc, #160]	@ (8002eec <UpdateWalls+0x1b4>)
 8002e4c:	68fa      	ldr	r2, [r7, #12]
 8002e4e:	4613      	mov	r3, r2
 8002e50:	005b      	lsls	r3, r3, #1
 8002e52:	4413      	add	r3, r2
 8002e54:	440b      	add	r3, r1
 8002e56:	4602      	mov	r2, r0
 8002e58:	701a      	strb	r2, [r3, #0]

			if (walls[i].pos.x < PLAYABLE_MIN_X - 10)
 8002e5a:	4924      	ldr	r1, [pc, #144]	@ (8002eec <UpdateWalls+0x1b4>)
 8002e5c:	68fa      	ldr	r2, [r7, #12]
 8002e5e:	4613      	mov	r3, r2
 8002e60:	005b      	lsls	r3, r3, #1
 8002e62:	4413      	add	r3, r2
 8002e64:	440b      	add	r3, r1
 8002e66:	f993 3000 	ldrsb.w	r3, [r3]
 8002e6a:	2b19      	cmp	r3, #25
 8002e6c:	dc31      	bgt.n	8002ed2 <UpdateWalls+0x19a>
			{
				walls[i].dir = 0;
 8002e6e:	491f      	ldr	r1, [pc, #124]	@ (8002eec <UpdateWalls+0x1b4>)
 8002e70:	68fa      	ldr	r2, [r7, #12]
 8002e72:	4613      	mov	r3, r2
 8002e74:	005b      	lsls	r3, r3, #1
 8002e76:	4413      	add	r3, r2
 8002e78:	440b      	add	r3, r1
 8002e7a:	3302      	adds	r3, #2
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	701a      	strb	r2, [r3, #0]

				for (int j = 0; j < 8; j++)
 8002e80:	2300      	movs	r3, #0
 8002e82:	607b      	str	r3, [r7, #4]
 8002e84:	e020      	b.n	8002ec8 <UpdateWalls+0x190>
				{
					ResetPixelByXY(walls[i].pos.x + 1, walls[i].pos.y + j);
 8002e86:	4919      	ldr	r1, [pc, #100]	@ (8002eec <UpdateWalls+0x1b4>)
 8002e88:	68fa      	ldr	r2, [r7, #12]
 8002e8a:	4613      	mov	r3, r2
 8002e8c:	005b      	lsls	r3, r3, #1
 8002e8e:	4413      	add	r3, r2
 8002e90:	440b      	add	r3, r1
 8002e92:	f993 3000 	ldrsb.w	r3, [r3]
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	3301      	adds	r3, #1
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	b258      	sxtb	r0, r3
 8002e9e:	4913      	ldr	r1, [pc, #76]	@ (8002eec <UpdateWalls+0x1b4>)
 8002ea0:	68fa      	ldr	r2, [r7, #12]
 8002ea2:	4613      	mov	r3, r2
 8002ea4:	005b      	lsls	r3, r3, #1
 8002ea6:	4413      	add	r3, r2
 8002ea8:	440b      	add	r3, r1
 8002eaa:	3301      	adds	r3, #1
 8002eac:	f993 3000 	ldrsb.w	r3, [r3]
 8002eb0:	b2da      	uxtb	r2, r3
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	4413      	add	r3, r2
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	b25b      	sxtb	r3, r3
 8002ebc:	4619      	mov	r1, r3
 8002ebe:	f7fe fa89 	bl	80013d4 <ResetPixelByXY>
				for (int j = 0; j < 8; j++)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	3301      	adds	r3, #1
 8002ec6:	607b      	str	r3, [r7, #4]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2b07      	cmp	r3, #7
 8002ecc:	dddb      	ble.n	8002e86 <UpdateWalls+0x14e>
 8002ece:	e000      	b.n	8002ed2 <UpdateWalls+0x19a>
			continue;
 8002ed0:	bf00      	nop
	for (int i = 0; i < WALL_MAX_COUNT; i++)
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	3301      	adds	r3, #1
 8002ed6:	60fb      	str	r3, [r7, #12]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	2b07      	cmp	r3, #7
 8002edc:	f77f af34 	ble.w	8002d48 <UpdateWalls+0x10>
				}
			}
		}
	}
}
 8002ee0:	bf00      	nop
 8002ee2:	bf00      	nop
 8002ee4:	3710      	adds	r7, #16
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	200006f8 	.word	0x200006f8

08002ef0 <RenderPixel>:

void RenderPixel()
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b088      	sub	sp, #32
 8002ef4:	af00      	add	r7, sp, #0
	uint8_t display_count = 0;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	77fb      	strb	r3, [r7, #31]

	for (int i = 70; i >= 0; i -= 10)
 8002efa:	2346      	movs	r3, #70	@ 0x46
 8002efc:	61bb      	str	r3, [r7, #24]
 8002efe:	e0ea      	b.n	80030d6 <RenderPixel+0x1e6>
	{
		uint8_t flag = 0;
 8002f00:	2300      	movs	r3, #0
 8002f02:	75fb      	strb	r3, [r7, #23]

		for (int j = 0; j < 5; j++)
 8002f04:	2300      	movs	r3, #0
 8002f06:	613b      	str	r3, [r7, #16]
 8002f08:	e0dc      	b.n	80030c4 <RenderPixel+0x1d4>
		{
			if ((flag & 0x0F) == 0x0F)
 8002f0a:	7dfb      	ldrb	r3, [r7, #23]
 8002f0c:	f003 030f 	and.w	r3, r3, #15
 8002f10:	2b0f      	cmp	r3, #15
 8002f12:	f000 80dc 	beq.w	80030ce <RenderPixel+0x1de>
			{
				break;
			}

			if (((flag & 0x01) == 0) && ((map[i + j] & 0xFF) > 0))
 8002f16:	7dfb      	ldrb	r3, [r7, #23]
 8002f18:	f003 0301 	and.w	r3, r3, #1
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d12a      	bne.n	8002f76 <RenderPixel+0x86>
 8002f20:	69ba      	ldr	r2, [r7, #24]
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	4413      	add	r3, r2
 8002f26:	4a86      	ldr	r2, [pc, #536]	@ (8003140 <RenderPixel+0x250>)
 8002f28:	5cd3      	ldrb	r3, [r2, r3]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d023      	beq.n	8002f76 <RenderPixel+0x86>
			{
				if (display_count < 8)
 8002f2e:	7ffb      	ldrb	r3, [r7, #31]
 8002f30:	2b07      	cmp	r3, #7
 8002f32:	d81c      	bhi.n	8002f6e <RenderPixel+0x7e>
				{
					display_index[i / 5] = (display_count << 1);
 8002f34:	69bb      	ldr	r3, [r7, #24]
 8002f36:	4a83      	ldr	r2, [pc, #524]	@ (8003144 <RenderPixel+0x254>)
 8002f38:	fb82 1203 	smull	r1, r2, r2, r3
 8002f3c:	1052      	asrs	r2, r2, #1
 8002f3e:	17db      	asrs	r3, r3, #31
 8002f40:	1ad3      	subs	r3, r2, r3
 8002f42:	7ffa      	ldrb	r2, [r7, #31]
 8002f44:	0052      	lsls	r2, r2, #1
 8002f46:	b2d1      	uxtb	r1, r2
 8002f48:	4a7f      	ldr	r2, [pc, #508]	@ (8003148 <RenderPixel+0x258>)
 8002f4a:	54d1      	strb	r1, [r2, r3]
					display_index[i / 5] |= 0x01;
 8002f4c:	69bb      	ldr	r3, [r7, #24]
 8002f4e:	4a7d      	ldr	r2, [pc, #500]	@ (8003144 <RenderPixel+0x254>)
 8002f50:	fb82 1203 	smull	r1, r2, r2, r3
 8002f54:	1052      	asrs	r2, r2, #1
 8002f56:	17db      	asrs	r3, r3, #31
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	4a7b      	ldr	r2, [pc, #492]	@ (8003148 <RenderPixel+0x258>)
 8002f5c:	5cd2      	ldrb	r2, [r2, r3]
 8002f5e:	f042 0201 	orr.w	r2, r2, #1
 8002f62:	b2d1      	uxtb	r1, r2
 8002f64:	4a78      	ldr	r2, [pc, #480]	@ (8003148 <RenderPixel+0x258>)
 8002f66:	54d1      	strb	r1, [r2, r3]
					display_count++;
 8002f68:	7ffb      	ldrb	r3, [r7, #31]
 8002f6a:	3301      	adds	r3, #1
 8002f6c:	77fb      	strb	r3, [r7, #31]
				}

				flag |= 0x01;
 8002f6e:	7dfb      	ldrb	r3, [r7, #23]
 8002f70:	f043 0301 	orr.w	r3, r3, #1
 8002f74:	75fb      	strb	r3, [r7, #23]
			}

			if (((flag & 0x02) == 0) && ((map[i + j + 5] & 0xFF) > 0))
 8002f76:	7dfb      	ldrb	r3, [r7, #23]
 8002f78:	f003 0302 	and.w	r3, r3, #2
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d12e      	bne.n	8002fde <RenderPixel+0xee>
 8002f80:	69ba      	ldr	r2, [r7, #24]
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	4413      	add	r3, r2
 8002f86:	3305      	adds	r3, #5
 8002f88:	4a6d      	ldr	r2, [pc, #436]	@ (8003140 <RenderPixel+0x250>)
 8002f8a:	5cd3      	ldrb	r3, [r2, r3]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d026      	beq.n	8002fde <RenderPixel+0xee>
			{
				if (display_count < 8)
 8002f90:	7ffb      	ldrb	r3, [r7, #31]
 8002f92:	2b07      	cmp	r3, #7
 8002f94:	d81f      	bhi.n	8002fd6 <RenderPixel+0xe6>
				{
					display_index[i / 5 + 1] = (display_count << 1);
 8002f96:	69bb      	ldr	r3, [r7, #24]
 8002f98:	4a6a      	ldr	r2, [pc, #424]	@ (8003144 <RenderPixel+0x254>)
 8002f9a:	fb82 1203 	smull	r1, r2, r2, r3
 8002f9e:	1052      	asrs	r2, r2, #1
 8002fa0:	17db      	asrs	r3, r3, #31
 8002fa2:	1ad3      	subs	r3, r2, r3
 8002fa4:	3301      	adds	r3, #1
 8002fa6:	7ffa      	ldrb	r2, [r7, #31]
 8002fa8:	0052      	lsls	r2, r2, #1
 8002faa:	b2d1      	uxtb	r1, r2
 8002fac:	4a66      	ldr	r2, [pc, #408]	@ (8003148 <RenderPixel+0x258>)
 8002fae:	54d1      	strb	r1, [r2, r3]
					display_index[i / 5 + 1] |= 0x01;
 8002fb0:	69bb      	ldr	r3, [r7, #24]
 8002fb2:	4a64      	ldr	r2, [pc, #400]	@ (8003144 <RenderPixel+0x254>)
 8002fb4:	fb82 1203 	smull	r1, r2, r2, r3
 8002fb8:	1052      	asrs	r2, r2, #1
 8002fba:	17db      	asrs	r3, r3, #31
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	1c5a      	adds	r2, r3, #1
 8002fc0:	4961      	ldr	r1, [pc, #388]	@ (8003148 <RenderPixel+0x258>)
 8002fc2:	5c8a      	ldrb	r2, [r1, r2]
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	f042 0201 	orr.w	r2, r2, #1
 8002fca:	b2d1      	uxtb	r1, r2
 8002fcc:	4a5e      	ldr	r2, [pc, #376]	@ (8003148 <RenderPixel+0x258>)
 8002fce:	54d1      	strb	r1, [r2, r3]
					display_count++;
 8002fd0:	7ffb      	ldrb	r3, [r7, #31]
 8002fd2:	3301      	adds	r3, #1
 8002fd4:	77fb      	strb	r3, [r7, #31]
				}

				flag |= 0x02;
 8002fd6:	7dfb      	ldrb	r3, [r7, #23]
 8002fd8:	f043 0302 	orr.w	r3, r3, #2
 8002fdc:	75fb      	strb	r3, [r7, #23]
			}

			if (((flag & 0x04) == 0) && ((map[MAP_SIZE - 10 - i + j] & 0xFF) > 0))
 8002fde:	7dfb      	ldrb	r3, [r7, #23]
 8002fe0:	f003 0304 	and.w	r3, r3, #4
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d130      	bne.n	800304a <RenderPixel+0x15a>
 8002fe8:	69bb      	ldr	r3, [r7, #24]
 8002fea:	f1c3 0296 	rsb	r2, r3, #150	@ 0x96
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	4413      	add	r3, r2
 8002ff2:	4a53      	ldr	r2, [pc, #332]	@ (8003140 <RenderPixel+0x250>)
 8002ff4:	5cd3      	ldrb	r3, [r2, r3]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d027      	beq.n	800304a <RenderPixel+0x15a>
			{
				if (display_count < 8)
 8002ffa:	7ffb      	ldrb	r3, [r7, #31]
 8002ffc:	2b07      	cmp	r3, #7
 8002ffe:	d820      	bhi.n	8003042 <RenderPixel+0x152>
				{
					display_index[(MAP_SIZE - 10 - i) / 5] =
 8003000:	69bb      	ldr	r3, [r7, #24]
 8003002:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8003006:	4a4f      	ldr	r2, [pc, #316]	@ (8003144 <RenderPixel+0x254>)
 8003008:	fb82 1203 	smull	r1, r2, r2, r3
 800300c:	1052      	asrs	r2, r2, #1
 800300e:	17db      	asrs	r3, r3, #31
 8003010:	1ad3      	subs	r3, r2, r3
							(display_count << 1);
 8003012:	7ffa      	ldrb	r2, [r7, #31]
 8003014:	0052      	lsls	r2, r2, #1
 8003016:	b2d1      	uxtb	r1, r2
					display_index[(MAP_SIZE - 10 - i) / 5] =
 8003018:	4a4b      	ldr	r2, [pc, #300]	@ (8003148 <RenderPixel+0x258>)
 800301a:	54d1      	strb	r1, [r2, r3]
					display_index[(MAP_SIZE - 10 - i) / 5] |= 0x01;
 800301c:	69bb      	ldr	r3, [r7, #24]
 800301e:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8003022:	4a48      	ldr	r2, [pc, #288]	@ (8003144 <RenderPixel+0x254>)
 8003024:	fb82 1203 	smull	r1, r2, r2, r3
 8003028:	1052      	asrs	r2, r2, #1
 800302a:	17db      	asrs	r3, r3, #31
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	4a46      	ldr	r2, [pc, #280]	@ (8003148 <RenderPixel+0x258>)
 8003030:	5cd2      	ldrb	r2, [r2, r3]
 8003032:	f042 0201 	orr.w	r2, r2, #1
 8003036:	b2d1      	uxtb	r1, r2
 8003038:	4a43      	ldr	r2, [pc, #268]	@ (8003148 <RenderPixel+0x258>)
 800303a:	54d1      	strb	r1, [r2, r3]
					display_count++;
 800303c:	7ffb      	ldrb	r3, [r7, #31]
 800303e:	3301      	adds	r3, #1
 8003040:	77fb      	strb	r3, [r7, #31]
				}

				flag |= 0x04;
 8003042:	7dfb      	ldrb	r3, [r7, #23]
 8003044:	f043 0304 	orr.w	r3, r3, #4
 8003048:	75fb      	strb	r3, [r7, #23]
			}

			if (((flag & 0x08) == 0) && ((map[MAP_SIZE - 10 - i + j + 5] & 0xFF) > 0))
 800304a:	7dfb      	ldrb	r3, [r7, #23]
 800304c:	f003 0308 	and.w	r3, r3, #8
 8003050:	2b00      	cmp	r3, #0
 8003052:	d134      	bne.n	80030be <RenderPixel+0x1ce>
 8003054:	69bb      	ldr	r3, [r7, #24]
 8003056:	f1c3 0296 	rsb	r2, r3, #150	@ 0x96
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	4413      	add	r3, r2
 800305e:	3305      	adds	r3, #5
 8003060:	4a37      	ldr	r2, [pc, #220]	@ (8003140 <RenderPixel+0x250>)
 8003062:	5cd3      	ldrb	r3, [r2, r3]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d02a      	beq.n	80030be <RenderPixel+0x1ce>
			{
				if (display_count < 8)
 8003068:	7ffb      	ldrb	r3, [r7, #31]
 800306a:	2b07      	cmp	r3, #7
 800306c:	d823      	bhi.n	80030b6 <RenderPixel+0x1c6>
				{
					display_index[(MAP_SIZE - 10 - i) / 5 + 1] = (display_count
 800306e:	69bb      	ldr	r3, [r7, #24]
 8003070:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8003074:	4a33      	ldr	r2, [pc, #204]	@ (8003144 <RenderPixel+0x254>)
 8003076:	fb82 1203 	smull	r1, r2, r2, r3
 800307a:	1052      	asrs	r2, r2, #1
 800307c:	17db      	asrs	r3, r3, #31
 800307e:	1ad3      	subs	r3, r2, r3
 8003080:	3301      	adds	r3, #1
							<< 1);
 8003082:	7ffa      	ldrb	r2, [r7, #31]
 8003084:	0052      	lsls	r2, r2, #1
 8003086:	b2d1      	uxtb	r1, r2
					display_index[(MAP_SIZE - 10 - i) / 5 + 1] = (display_count
 8003088:	4a2f      	ldr	r2, [pc, #188]	@ (8003148 <RenderPixel+0x258>)
 800308a:	54d1      	strb	r1, [r2, r3]
					display_index[(MAP_SIZE - 10 - i) / 5 + 1] |= 0x01;
 800308c:	69bb      	ldr	r3, [r7, #24]
 800308e:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8003092:	4a2c      	ldr	r2, [pc, #176]	@ (8003144 <RenderPixel+0x254>)
 8003094:	fb82 1203 	smull	r1, r2, r2, r3
 8003098:	1052      	asrs	r2, r2, #1
 800309a:	17db      	asrs	r3, r3, #31
 800309c:	1ad3      	subs	r3, r2, r3
 800309e:	1c5a      	adds	r2, r3, #1
 80030a0:	4929      	ldr	r1, [pc, #164]	@ (8003148 <RenderPixel+0x258>)
 80030a2:	5c8a      	ldrb	r2, [r1, r2]
 80030a4:	3301      	adds	r3, #1
 80030a6:	f042 0201 	orr.w	r2, r2, #1
 80030aa:	b2d1      	uxtb	r1, r2
 80030ac:	4a26      	ldr	r2, [pc, #152]	@ (8003148 <RenderPixel+0x258>)
 80030ae:	54d1      	strb	r1, [r2, r3]
					display_count++;
 80030b0:	7ffb      	ldrb	r3, [r7, #31]
 80030b2:	3301      	adds	r3, #1
 80030b4:	77fb      	strb	r3, [r7, #31]
				}

				flag |= 0x08;
 80030b6:	7dfb      	ldrb	r3, [r7, #23]
 80030b8:	f043 0308 	orr.w	r3, r3, #8
 80030bc:	75fb      	strb	r3, [r7, #23]
		for (int j = 0; j < 5; j++)
 80030be:	693b      	ldr	r3, [r7, #16]
 80030c0:	3301      	adds	r3, #1
 80030c2:	613b      	str	r3, [r7, #16]
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	2b04      	cmp	r3, #4
 80030c8:	f77f af1f 	ble.w	8002f0a <RenderPixel+0x1a>
 80030cc:	e000      	b.n	80030d0 <RenderPixel+0x1e0>
				break;
 80030ce:	bf00      	nop
	for (int i = 70; i >= 0; i -= 10)
 80030d0:	69bb      	ldr	r3, [r7, #24]
 80030d2:	3b0a      	subs	r3, #10
 80030d4:	61bb      	str	r3, [r7, #24]
 80030d6:	69bb      	ldr	r3, [r7, #24]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	f6bf af11 	bge.w	8002f00 <RenderPixel+0x10>
			}
		}
	}

	for (int i = 0; i < 32; i++)
 80030de:	2300      	movs	r3, #0
 80030e0:	60fb      	str	r3, [r7, #12]
 80030e2:	e2d6      	b.n	8003692 <RenderPixel+0x7a2>
	{
		if (display_index[i] == 0x00)
 80030e4:	4a18      	ldr	r2, [pc, #96]	@ (8003148 <RenderPixel+0x258>)
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	4413      	add	r3, r2
 80030ea:	781b      	ldrb	r3, [r3, #0]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d12f      	bne.n	8003150 <RenderPixel+0x260>
		{
			if (((last_display_index >> i) & 0x00000001) > 0)
 80030f0:	4b16      	ldr	r3, [pc, #88]	@ (800314c <RenderPixel+0x25c>)
 80030f2:	681a      	ldr	r2, [r3, #0]
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	fa22 f303 	lsr.w	r3, r2, r3
 80030fa:	f003 0301 	and.w	r3, r3, #1
 80030fe:	2b00      	cmp	r3, #0
 8003100:	f000 82c3 	beq.w	800368a <RenderPixel+0x79a>
			{
				lcd_set_cursor(i % 2, i / 2);
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2b00      	cmp	r3, #0
 8003108:	f003 0301 	and.w	r3, r3, #1
 800310c:	bfb8      	it	lt
 800310e:	425b      	neglt	r3, r3
 8003110:	b2d8      	uxtb	r0, r3
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	0fda      	lsrs	r2, r3, #31
 8003116:	4413      	add	r3, r2
 8003118:	105b      	asrs	r3, r3, #1
 800311a:	b2db      	uxtb	r3, r3
 800311c:	4619      	mov	r1, r3
 800311e:	f000 fd8f 	bl	8003c40 <lcd_set_cursor>
				lcd_send_data(0x20);
 8003122:	2020      	movs	r0, #32
 8003124:	f000 fcfa 	bl	8003b1c <lcd_send_data>

				last_display_index &= ~(0x00000001 << i);
 8003128:	2201      	movs	r2, #1
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	fa02 f303 	lsl.w	r3, r2, r3
 8003130:	43db      	mvns	r3, r3
 8003132:	461a      	mov	r2, r3
 8003134:	4b05      	ldr	r3, [pc, #20]	@ (800314c <RenderPixel+0x25c>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4013      	ands	r3, r2
 800313a:	4a04      	ldr	r2, [pc, #16]	@ (800314c <RenderPixel+0x25c>)
 800313c:	6013      	str	r3, [r2, #0]
 800313e:	e2a5      	b.n	800368c <RenderPixel+0x79c>
 8003140:	20000328 	.word	0x20000328
 8003144:	66666667 	.word	0x66666667
 8003148:	200003c8 	.word	0x200003c8
 800314c:	200003e8 	.word	0x200003e8
			}

			continue;
		}

		uint8_t temp[8] = { 0, };
 8003150:	1d3b      	adds	r3, r7, #4
 8003152:	2200      	movs	r2, #0
 8003154:	601a      	str	r2, [r3, #0]
 8003156:	605a      	str	r2, [r3, #4]
		//temp[3] |= ( ((map[i * 5 + 1] << 4) & 0x10) | ( (map[i * 5 + 2] >> 4) & 0x0F) );
		//temp[4] |= ( ((map[i * 5 + 2] << 1) & 0x1E) | ( (map[i * 5 + 3] >> 7) & 0x01) );
		//temp[5] |= ( ((map[i * 5 + 3] >> 2) & 0x1F) );
		//temp[6] |= ( ((map[i * 5 + 3] << 3) & 0x18) | ( (map[i * 5 + 4] >> 5) & 0x07) );
		//temp[7] |= ( ((map[i * 5 + 4] >> 0) & 0x1F) );
		temp[0] |= ((map[i * 5 + 0] >> 3) & 0x10) | ((map[i * 5 + 1] >> 4) & 0x08) | ((map[i * 5 + 2] >> 5) & 0x04) | ((map[i * 5 + 3] >> 6) & 0x02) | ((map[i * 5 + 4] >> 7) & 0x01);
 8003158:	793b      	ldrb	r3, [r7, #4]
 800315a:	b259      	sxtb	r1, r3
 800315c:	68fa      	ldr	r2, [r7, #12]
 800315e:	4613      	mov	r3, r2
 8003160:	009b      	lsls	r3, r3, #2
 8003162:	4413      	add	r3, r2
 8003164:	4aaa      	ldr	r2, [pc, #680]	@ (8003410 <RenderPixel+0x520>)
 8003166:	5cd3      	ldrb	r3, [r2, r3]
 8003168:	08db      	lsrs	r3, r3, #3
 800316a:	b2db      	uxtb	r3, r3
 800316c:	b25b      	sxtb	r3, r3
 800316e:	f003 0310 	and.w	r3, r3, #16
 8003172:	b258      	sxtb	r0, r3
 8003174:	68fa      	ldr	r2, [r7, #12]
 8003176:	4613      	mov	r3, r2
 8003178:	009b      	lsls	r3, r3, #2
 800317a:	4413      	add	r3, r2
 800317c:	3301      	adds	r3, #1
 800317e:	4aa4      	ldr	r2, [pc, #656]	@ (8003410 <RenderPixel+0x520>)
 8003180:	5cd3      	ldrb	r3, [r2, r3]
 8003182:	091b      	lsrs	r3, r3, #4
 8003184:	b2db      	uxtb	r3, r3
 8003186:	b25b      	sxtb	r3, r3
 8003188:	f003 0308 	and.w	r3, r3, #8
 800318c:	b25b      	sxtb	r3, r3
 800318e:	4303      	orrs	r3, r0
 8003190:	b258      	sxtb	r0, r3
 8003192:	68fa      	ldr	r2, [r7, #12]
 8003194:	4613      	mov	r3, r2
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	4413      	add	r3, r2
 800319a:	3302      	adds	r3, #2
 800319c:	4a9c      	ldr	r2, [pc, #624]	@ (8003410 <RenderPixel+0x520>)
 800319e:	5cd3      	ldrb	r3, [r2, r3]
 80031a0:	095b      	lsrs	r3, r3, #5
 80031a2:	b2db      	uxtb	r3, r3
 80031a4:	b25b      	sxtb	r3, r3
 80031a6:	f003 0304 	and.w	r3, r3, #4
 80031aa:	b25b      	sxtb	r3, r3
 80031ac:	4303      	orrs	r3, r0
 80031ae:	b258      	sxtb	r0, r3
 80031b0:	68fa      	ldr	r2, [r7, #12]
 80031b2:	4613      	mov	r3, r2
 80031b4:	009b      	lsls	r3, r3, #2
 80031b6:	4413      	add	r3, r2
 80031b8:	3303      	adds	r3, #3
 80031ba:	4a95      	ldr	r2, [pc, #596]	@ (8003410 <RenderPixel+0x520>)
 80031bc:	5cd3      	ldrb	r3, [r2, r3]
 80031be:	099b      	lsrs	r3, r3, #6
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	b25b      	sxtb	r3, r3
 80031c4:	f003 0302 	and.w	r3, r3, #2
 80031c8:	b25b      	sxtb	r3, r3
 80031ca:	4303      	orrs	r3, r0
 80031cc:	b258      	sxtb	r0, r3
 80031ce:	68fa      	ldr	r2, [r7, #12]
 80031d0:	4613      	mov	r3, r2
 80031d2:	009b      	lsls	r3, r3, #2
 80031d4:	4413      	add	r3, r2
 80031d6:	3304      	adds	r3, #4
 80031d8:	4a8d      	ldr	r2, [pc, #564]	@ (8003410 <RenderPixel+0x520>)
 80031da:	5cd3      	ldrb	r3, [r2, r3]
 80031dc:	09db      	lsrs	r3, r3, #7
 80031de:	b2db      	uxtb	r3, r3
 80031e0:	b25b      	sxtb	r3, r3
 80031e2:	4303      	orrs	r3, r0
 80031e4:	b25b      	sxtb	r3, r3
 80031e6:	430b      	orrs	r3, r1
 80031e8:	b25b      	sxtb	r3, r3
 80031ea:	b2db      	uxtb	r3, r3
 80031ec:	713b      	strb	r3, [r7, #4]
		temp[1] |= ((map[i * 5 + 0] >> 2) & 0x10) | ((map[i * 5 + 1] >> 3) & 0x08) | ((map[i * 5 + 2] >> 4) & 0x04) | ((map[i * 5 + 3] >> 5) & 0x02) | ((map[i * 5 + 4] >> 6) & 0x01);
 80031ee:	797b      	ldrb	r3, [r7, #5]
 80031f0:	b259      	sxtb	r1, r3
 80031f2:	68fa      	ldr	r2, [r7, #12]
 80031f4:	4613      	mov	r3, r2
 80031f6:	009b      	lsls	r3, r3, #2
 80031f8:	4413      	add	r3, r2
 80031fa:	4a85      	ldr	r2, [pc, #532]	@ (8003410 <RenderPixel+0x520>)
 80031fc:	5cd3      	ldrb	r3, [r2, r3]
 80031fe:	089b      	lsrs	r3, r3, #2
 8003200:	b2db      	uxtb	r3, r3
 8003202:	b25b      	sxtb	r3, r3
 8003204:	f003 0310 	and.w	r3, r3, #16
 8003208:	b258      	sxtb	r0, r3
 800320a:	68fa      	ldr	r2, [r7, #12]
 800320c:	4613      	mov	r3, r2
 800320e:	009b      	lsls	r3, r3, #2
 8003210:	4413      	add	r3, r2
 8003212:	3301      	adds	r3, #1
 8003214:	4a7e      	ldr	r2, [pc, #504]	@ (8003410 <RenderPixel+0x520>)
 8003216:	5cd3      	ldrb	r3, [r2, r3]
 8003218:	08db      	lsrs	r3, r3, #3
 800321a:	b2db      	uxtb	r3, r3
 800321c:	b25b      	sxtb	r3, r3
 800321e:	f003 0308 	and.w	r3, r3, #8
 8003222:	b25b      	sxtb	r3, r3
 8003224:	4303      	orrs	r3, r0
 8003226:	b258      	sxtb	r0, r3
 8003228:	68fa      	ldr	r2, [r7, #12]
 800322a:	4613      	mov	r3, r2
 800322c:	009b      	lsls	r3, r3, #2
 800322e:	4413      	add	r3, r2
 8003230:	3302      	adds	r3, #2
 8003232:	4a77      	ldr	r2, [pc, #476]	@ (8003410 <RenderPixel+0x520>)
 8003234:	5cd3      	ldrb	r3, [r2, r3]
 8003236:	091b      	lsrs	r3, r3, #4
 8003238:	b2db      	uxtb	r3, r3
 800323a:	b25b      	sxtb	r3, r3
 800323c:	f003 0304 	and.w	r3, r3, #4
 8003240:	b25b      	sxtb	r3, r3
 8003242:	4303      	orrs	r3, r0
 8003244:	b258      	sxtb	r0, r3
 8003246:	68fa      	ldr	r2, [r7, #12]
 8003248:	4613      	mov	r3, r2
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	4413      	add	r3, r2
 800324e:	3303      	adds	r3, #3
 8003250:	4a6f      	ldr	r2, [pc, #444]	@ (8003410 <RenderPixel+0x520>)
 8003252:	5cd3      	ldrb	r3, [r2, r3]
 8003254:	095b      	lsrs	r3, r3, #5
 8003256:	b2db      	uxtb	r3, r3
 8003258:	b25b      	sxtb	r3, r3
 800325a:	f003 0302 	and.w	r3, r3, #2
 800325e:	b25b      	sxtb	r3, r3
 8003260:	4303      	orrs	r3, r0
 8003262:	b258      	sxtb	r0, r3
 8003264:	68fa      	ldr	r2, [r7, #12]
 8003266:	4613      	mov	r3, r2
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	4413      	add	r3, r2
 800326c:	3304      	adds	r3, #4
 800326e:	4a68      	ldr	r2, [pc, #416]	@ (8003410 <RenderPixel+0x520>)
 8003270:	5cd3      	ldrb	r3, [r2, r3]
 8003272:	099b      	lsrs	r3, r3, #6
 8003274:	b2db      	uxtb	r3, r3
 8003276:	b25b      	sxtb	r3, r3
 8003278:	f003 0301 	and.w	r3, r3, #1
 800327c:	b25b      	sxtb	r3, r3
 800327e:	4303      	orrs	r3, r0
 8003280:	b25b      	sxtb	r3, r3
 8003282:	430b      	orrs	r3, r1
 8003284:	b25b      	sxtb	r3, r3
 8003286:	b2db      	uxtb	r3, r3
 8003288:	717b      	strb	r3, [r7, #5]
		temp[2] |= ((map[i * 5 + 0] >> 1) & 0x10) | ((map[i * 5 + 1] >> 2) & 0x08) | ((map[i * 5 + 2] >> 3) & 0x04) | ((map[i * 5 + 3] >> 4) & 0x02) | ((map[i * 5 + 4] >> 5) & 0x01);
 800328a:	79bb      	ldrb	r3, [r7, #6]
 800328c:	b259      	sxtb	r1, r3
 800328e:	68fa      	ldr	r2, [r7, #12]
 8003290:	4613      	mov	r3, r2
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	4413      	add	r3, r2
 8003296:	4a5e      	ldr	r2, [pc, #376]	@ (8003410 <RenderPixel+0x520>)
 8003298:	5cd3      	ldrb	r3, [r2, r3]
 800329a:	085b      	lsrs	r3, r3, #1
 800329c:	b2db      	uxtb	r3, r3
 800329e:	b25b      	sxtb	r3, r3
 80032a0:	f003 0310 	and.w	r3, r3, #16
 80032a4:	b258      	sxtb	r0, r3
 80032a6:	68fa      	ldr	r2, [r7, #12]
 80032a8:	4613      	mov	r3, r2
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	4413      	add	r3, r2
 80032ae:	3301      	adds	r3, #1
 80032b0:	4a57      	ldr	r2, [pc, #348]	@ (8003410 <RenderPixel+0x520>)
 80032b2:	5cd3      	ldrb	r3, [r2, r3]
 80032b4:	089b      	lsrs	r3, r3, #2
 80032b6:	b2db      	uxtb	r3, r3
 80032b8:	b25b      	sxtb	r3, r3
 80032ba:	f003 0308 	and.w	r3, r3, #8
 80032be:	b25b      	sxtb	r3, r3
 80032c0:	4303      	orrs	r3, r0
 80032c2:	b258      	sxtb	r0, r3
 80032c4:	68fa      	ldr	r2, [r7, #12]
 80032c6:	4613      	mov	r3, r2
 80032c8:	009b      	lsls	r3, r3, #2
 80032ca:	4413      	add	r3, r2
 80032cc:	3302      	adds	r3, #2
 80032ce:	4a50      	ldr	r2, [pc, #320]	@ (8003410 <RenderPixel+0x520>)
 80032d0:	5cd3      	ldrb	r3, [r2, r3]
 80032d2:	08db      	lsrs	r3, r3, #3
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	b25b      	sxtb	r3, r3
 80032d8:	f003 0304 	and.w	r3, r3, #4
 80032dc:	b25b      	sxtb	r3, r3
 80032de:	4303      	orrs	r3, r0
 80032e0:	b258      	sxtb	r0, r3
 80032e2:	68fa      	ldr	r2, [r7, #12]
 80032e4:	4613      	mov	r3, r2
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	4413      	add	r3, r2
 80032ea:	3303      	adds	r3, #3
 80032ec:	4a48      	ldr	r2, [pc, #288]	@ (8003410 <RenderPixel+0x520>)
 80032ee:	5cd3      	ldrb	r3, [r2, r3]
 80032f0:	091b      	lsrs	r3, r3, #4
 80032f2:	b2db      	uxtb	r3, r3
 80032f4:	b25b      	sxtb	r3, r3
 80032f6:	f003 0302 	and.w	r3, r3, #2
 80032fa:	b25b      	sxtb	r3, r3
 80032fc:	4303      	orrs	r3, r0
 80032fe:	b258      	sxtb	r0, r3
 8003300:	68fa      	ldr	r2, [r7, #12]
 8003302:	4613      	mov	r3, r2
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	4413      	add	r3, r2
 8003308:	3304      	adds	r3, #4
 800330a:	4a41      	ldr	r2, [pc, #260]	@ (8003410 <RenderPixel+0x520>)
 800330c:	5cd3      	ldrb	r3, [r2, r3]
 800330e:	095b      	lsrs	r3, r3, #5
 8003310:	b2db      	uxtb	r3, r3
 8003312:	b25b      	sxtb	r3, r3
 8003314:	f003 0301 	and.w	r3, r3, #1
 8003318:	b25b      	sxtb	r3, r3
 800331a:	4303      	orrs	r3, r0
 800331c:	b25b      	sxtb	r3, r3
 800331e:	430b      	orrs	r3, r1
 8003320:	b25b      	sxtb	r3, r3
 8003322:	b2db      	uxtb	r3, r3
 8003324:	71bb      	strb	r3, [r7, #6]
		temp[3] |= ((map[i * 5 + 0] >> 0) & 0x10) | ((map[i * 5 + 1] >> 1) & 0x08) | ((map[i * 5 + 2] >> 2) & 0x04) | ((map[i * 5 + 3] >> 3) & 0x02) | ((map[i * 5 + 4] >> 4) & 0x01);
 8003326:	79fb      	ldrb	r3, [r7, #7]
 8003328:	b259      	sxtb	r1, r3
 800332a:	68fa      	ldr	r2, [r7, #12]
 800332c:	4613      	mov	r3, r2
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	4413      	add	r3, r2
 8003332:	4a37      	ldr	r2, [pc, #220]	@ (8003410 <RenderPixel+0x520>)
 8003334:	5cd3      	ldrb	r3, [r2, r3]
 8003336:	b25b      	sxtb	r3, r3
 8003338:	f003 0310 	and.w	r3, r3, #16
 800333c:	b258      	sxtb	r0, r3
 800333e:	68fa      	ldr	r2, [r7, #12]
 8003340:	4613      	mov	r3, r2
 8003342:	009b      	lsls	r3, r3, #2
 8003344:	4413      	add	r3, r2
 8003346:	3301      	adds	r3, #1
 8003348:	4a31      	ldr	r2, [pc, #196]	@ (8003410 <RenderPixel+0x520>)
 800334a:	5cd3      	ldrb	r3, [r2, r3]
 800334c:	085b      	lsrs	r3, r3, #1
 800334e:	b2db      	uxtb	r3, r3
 8003350:	b25b      	sxtb	r3, r3
 8003352:	f003 0308 	and.w	r3, r3, #8
 8003356:	b25b      	sxtb	r3, r3
 8003358:	4303      	orrs	r3, r0
 800335a:	b258      	sxtb	r0, r3
 800335c:	68fa      	ldr	r2, [r7, #12]
 800335e:	4613      	mov	r3, r2
 8003360:	009b      	lsls	r3, r3, #2
 8003362:	4413      	add	r3, r2
 8003364:	3302      	adds	r3, #2
 8003366:	4a2a      	ldr	r2, [pc, #168]	@ (8003410 <RenderPixel+0x520>)
 8003368:	5cd3      	ldrb	r3, [r2, r3]
 800336a:	089b      	lsrs	r3, r3, #2
 800336c:	b2db      	uxtb	r3, r3
 800336e:	b25b      	sxtb	r3, r3
 8003370:	f003 0304 	and.w	r3, r3, #4
 8003374:	b25b      	sxtb	r3, r3
 8003376:	4303      	orrs	r3, r0
 8003378:	b258      	sxtb	r0, r3
 800337a:	68fa      	ldr	r2, [r7, #12]
 800337c:	4613      	mov	r3, r2
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	4413      	add	r3, r2
 8003382:	3303      	adds	r3, #3
 8003384:	4a22      	ldr	r2, [pc, #136]	@ (8003410 <RenderPixel+0x520>)
 8003386:	5cd3      	ldrb	r3, [r2, r3]
 8003388:	08db      	lsrs	r3, r3, #3
 800338a:	b2db      	uxtb	r3, r3
 800338c:	b25b      	sxtb	r3, r3
 800338e:	f003 0302 	and.w	r3, r3, #2
 8003392:	b25b      	sxtb	r3, r3
 8003394:	4303      	orrs	r3, r0
 8003396:	b258      	sxtb	r0, r3
 8003398:	68fa      	ldr	r2, [r7, #12]
 800339a:	4613      	mov	r3, r2
 800339c:	009b      	lsls	r3, r3, #2
 800339e:	4413      	add	r3, r2
 80033a0:	3304      	adds	r3, #4
 80033a2:	4a1b      	ldr	r2, [pc, #108]	@ (8003410 <RenderPixel+0x520>)
 80033a4:	5cd3      	ldrb	r3, [r2, r3]
 80033a6:	091b      	lsrs	r3, r3, #4
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	b25b      	sxtb	r3, r3
 80033ac:	f003 0301 	and.w	r3, r3, #1
 80033b0:	b25b      	sxtb	r3, r3
 80033b2:	4303      	orrs	r3, r0
 80033b4:	b25b      	sxtb	r3, r3
 80033b6:	430b      	orrs	r3, r1
 80033b8:	b25b      	sxtb	r3, r3
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	71fb      	strb	r3, [r7, #7]
		temp[4] |= ((map[i * 5 + 0] << 1) & 0x10) | ((map[i * 5 + 1] >> 0) & 0x08) | ((map[i * 5 + 2] >> 1) & 0x04) | ((map[i * 5 + 3] >> 2) & 0x02) | ((map[i * 5 + 4] >> 3) & 0x01);
 80033be:	7a3b      	ldrb	r3, [r7, #8]
 80033c0:	b259      	sxtb	r1, r3
 80033c2:	68fa      	ldr	r2, [r7, #12]
 80033c4:	4613      	mov	r3, r2
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	4413      	add	r3, r2
 80033ca:	4a11      	ldr	r2, [pc, #68]	@ (8003410 <RenderPixel+0x520>)
 80033cc:	5cd3      	ldrb	r3, [r2, r3]
 80033ce:	b25b      	sxtb	r3, r3
 80033d0:	005b      	lsls	r3, r3, #1
 80033d2:	b25b      	sxtb	r3, r3
 80033d4:	f003 0310 	and.w	r3, r3, #16
 80033d8:	b258      	sxtb	r0, r3
 80033da:	68fa      	ldr	r2, [r7, #12]
 80033dc:	4613      	mov	r3, r2
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	4413      	add	r3, r2
 80033e2:	3301      	adds	r3, #1
 80033e4:	4a0a      	ldr	r2, [pc, #40]	@ (8003410 <RenderPixel+0x520>)
 80033e6:	5cd3      	ldrb	r3, [r2, r3]
 80033e8:	b25b      	sxtb	r3, r3
 80033ea:	f003 0308 	and.w	r3, r3, #8
 80033ee:	b25b      	sxtb	r3, r3
 80033f0:	4303      	orrs	r3, r0
 80033f2:	b258      	sxtb	r0, r3
 80033f4:	68fa      	ldr	r2, [r7, #12]
 80033f6:	4613      	mov	r3, r2
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	4413      	add	r3, r2
 80033fc:	3302      	adds	r3, #2
 80033fe:	4a04      	ldr	r2, [pc, #16]	@ (8003410 <RenderPixel+0x520>)
 8003400:	5cd3      	ldrb	r3, [r2, r3]
 8003402:	085b      	lsrs	r3, r3, #1
 8003404:	b2db      	uxtb	r3, r3
 8003406:	b25b      	sxtb	r3, r3
 8003408:	f003 0304 	and.w	r3, r3, #4
 800340c:	b25b      	sxtb	r3, r3
 800340e:	e001      	b.n	8003414 <RenderPixel+0x524>
 8003410:	20000328 	.word	0x20000328
 8003414:	4303      	orrs	r3, r0
 8003416:	b258      	sxtb	r0, r3
 8003418:	68fa      	ldr	r2, [r7, #12]
 800341a:	4613      	mov	r3, r2
 800341c:	009b      	lsls	r3, r3, #2
 800341e:	4413      	add	r3, r2
 8003420:	3303      	adds	r3, #3
 8003422:	4aa0      	ldr	r2, [pc, #640]	@ (80036a4 <RenderPixel+0x7b4>)
 8003424:	5cd3      	ldrb	r3, [r2, r3]
 8003426:	089b      	lsrs	r3, r3, #2
 8003428:	b2db      	uxtb	r3, r3
 800342a:	b25b      	sxtb	r3, r3
 800342c:	f003 0302 	and.w	r3, r3, #2
 8003430:	b25b      	sxtb	r3, r3
 8003432:	4303      	orrs	r3, r0
 8003434:	b258      	sxtb	r0, r3
 8003436:	68fa      	ldr	r2, [r7, #12]
 8003438:	4613      	mov	r3, r2
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	4413      	add	r3, r2
 800343e:	3304      	adds	r3, #4
 8003440:	4a98      	ldr	r2, [pc, #608]	@ (80036a4 <RenderPixel+0x7b4>)
 8003442:	5cd3      	ldrb	r3, [r2, r3]
 8003444:	08db      	lsrs	r3, r3, #3
 8003446:	b2db      	uxtb	r3, r3
 8003448:	b25b      	sxtb	r3, r3
 800344a:	f003 0301 	and.w	r3, r3, #1
 800344e:	b25b      	sxtb	r3, r3
 8003450:	4303      	orrs	r3, r0
 8003452:	b25b      	sxtb	r3, r3
 8003454:	430b      	orrs	r3, r1
 8003456:	b25b      	sxtb	r3, r3
 8003458:	b2db      	uxtb	r3, r3
 800345a:	723b      	strb	r3, [r7, #8]
		temp[5] |= ((map[i * 5 + 0] << 2) & 0x10) | ((map[i * 5 + 1] << 1) & 0x08) | ((map[i * 5 + 2] >> 0) & 0x04) | ((map[i * 5 + 3] >> 1) & 0x02) | ((map[i * 5 + 4] >> 2) & 0x01);
 800345c:	7a7b      	ldrb	r3, [r7, #9]
 800345e:	b259      	sxtb	r1, r3
 8003460:	68fa      	ldr	r2, [r7, #12]
 8003462:	4613      	mov	r3, r2
 8003464:	009b      	lsls	r3, r3, #2
 8003466:	4413      	add	r3, r2
 8003468:	4a8e      	ldr	r2, [pc, #568]	@ (80036a4 <RenderPixel+0x7b4>)
 800346a:	5cd3      	ldrb	r3, [r2, r3]
 800346c:	b25b      	sxtb	r3, r3
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	b25b      	sxtb	r3, r3
 8003472:	f003 0310 	and.w	r3, r3, #16
 8003476:	b258      	sxtb	r0, r3
 8003478:	68fa      	ldr	r2, [r7, #12]
 800347a:	4613      	mov	r3, r2
 800347c:	009b      	lsls	r3, r3, #2
 800347e:	4413      	add	r3, r2
 8003480:	3301      	adds	r3, #1
 8003482:	4a88      	ldr	r2, [pc, #544]	@ (80036a4 <RenderPixel+0x7b4>)
 8003484:	5cd3      	ldrb	r3, [r2, r3]
 8003486:	b25b      	sxtb	r3, r3
 8003488:	005b      	lsls	r3, r3, #1
 800348a:	b25b      	sxtb	r3, r3
 800348c:	f003 0308 	and.w	r3, r3, #8
 8003490:	b25b      	sxtb	r3, r3
 8003492:	4303      	orrs	r3, r0
 8003494:	b258      	sxtb	r0, r3
 8003496:	68fa      	ldr	r2, [r7, #12]
 8003498:	4613      	mov	r3, r2
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	4413      	add	r3, r2
 800349e:	3302      	adds	r3, #2
 80034a0:	4a80      	ldr	r2, [pc, #512]	@ (80036a4 <RenderPixel+0x7b4>)
 80034a2:	5cd3      	ldrb	r3, [r2, r3]
 80034a4:	b25b      	sxtb	r3, r3
 80034a6:	f003 0304 	and.w	r3, r3, #4
 80034aa:	b25b      	sxtb	r3, r3
 80034ac:	4303      	orrs	r3, r0
 80034ae:	b258      	sxtb	r0, r3
 80034b0:	68fa      	ldr	r2, [r7, #12]
 80034b2:	4613      	mov	r3, r2
 80034b4:	009b      	lsls	r3, r3, #2
 80034b6:	4413      	add	r3, r2
 80034b8:	3303      	adds	r3, #3
 80034ba:	4a7a      	ldr	r2, [pc, #488]	@ (80036a4 <RenderPixel+0x7b4>)
 80034bc:	5cd3      	ldrb	r3, [r2, r3]
 80034be:	085b      	lsrs	r3, r3, #1
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	b25b      	sxtb	r3, r3
 80034c4:	f003 0302 	and.w	r3, r3, #2
 80034c8:	b25b      	sxtb	r3, r3
 80034ca:	4303      	orrs	r3, r0
 80034cc:	b258      	sxtb	r0, r3
 80034ce:	68fa      	ldr	r2, [r7, #12]
 80034d0:	4613      	mov	r3, r2
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	4413      	add	r3, r2
 80034d6:	3304      	adds	r3, #4
 80034d8:	4a72      	ldr	r2, [pc, #456]	@ (80036a4 <RenderPixel+0x7b4>)
 80034da:	5cd3      	ldrb	r3, [r2, r3]
 80034dc:	089b      	lsrs	r3, r3, #2
 80034de:	b2db      	uxtb	r3, r3
 80034e0:	b25b      	sxtb	r3, r3
 80034e2:	f003 0301 	and.w	r3, r3, #1
 80034e6:	b25b      	sxtb	r3, r3
 80034e8:	4303      	orrs	r3, r0
 80034ea:	b25b      	sxtb	r3, r3
 80034ec:	430b      	orrs	r3, r1
 80034ee:	b25b      	sxtb	r3, r3
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	727b      	strb	r3, [r7, #9]
		temp[6] |= ((map[i * 5 + 0] << 3) & 0x10) | ((map[i * 5 + 1] << 2) & 0x08) | ((map[i * 5 + 2] << 1) & 0x04) | ((map[i * 5 + 3] >> 0) & 0x02) | ((map[i * 5 + 4] >> 1) & 0x01);
 80034f4:	7abb      	ldrb	r3, [r7, #10]
 80034f6:	b259      	sxtb	r1, r3
 80034f8:	68fa      	ldr	r2, [r7, #12]
 80034fa:	4613      	mov	r3, r2
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	4413      	add	r3, r2
 8003500:	4a68      	ldr	r2, [pc, #416]	@ (80036a4 <RenderPixel+0x7b4>)
 8003502:	5cd3      	ldrb	r3, [r2, r3]
 8003504:	b25b      	sxtb	r3, r3
 8003506:	00db      	lsls	r3, r3, #3
 8003508:	b25b      	sxtb	r3, r3
 800350a:	f003 0310 	and.w	r3, r3, #16
 800350e:	b258      	sxtb	r0, r3
 8003510:	68fa      	ldr	r2, [r7, #12]
 8003512:	4613      	mov	r3, r2
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	4413      	add	r3, r2
 8003518:	3301      	adds	r3, #1
 800351a:	4a62      	ldr	r2, [pc, #392]	@ (80036a4 <RenderPixel+0x7b4>)
 800351c:	5cd3      	ldrb	r3, [r2, r3]
 800351e:	b25b      	sxtb	r3, r3
 8003520:	009b      	lsls	r3, r3, #2
 8003522:	b25b      	sxtb	r3, r3
 8003524:	f003 0308 	and.w	r3, r3, #8
 8003528:	b25b      	sxtb	r3, r3
 800352a:	4303      	orrs	r3, r0
 800352c:	b258      	sxtb	r0, r3
 800352e:	68fa      	ldr	r2, [r7, #12]
 8003530:	4613      	mov	r3, r2
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	4413      	add	r3, r2
 8003536:	3302      	adds	r3, #2
 8003538:	4a5a      	ldr	r2, [pc, #360]	@ (80036a4 <RenderPixel+0x7b4>)
 800353a:	5cd3      	ldrb	r3, [r2, r3]
 800353c:	b25b      	sxtb	r3, r3
 800353e:	005b      	lsls	r3, r3, #1
 8003540:	b25b      	sxtb	r3, r3
 8003542:	f003 0304 	and.w	r3, r3, #4
 8003546:	b25b      	sxtb	r3, r3
 8003548:	4303      	orrs	r3, r0
 800354a:	b258      	sxtb	r0, r3
 800354c:	68fa      	ldr	r2, [r7, #12]
 800354e:	4613      	mov	r3, r2
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	4413      	add	r3, r2
 8003554:	3303      	adds	r3, #3
 8003556:	4a53      	ldr	r2, [pc, #332]	@ (80036a4 <RenderPixel+0x7b4>)
 8003558:	5cd3      	ldrb	r3, [r2, r3]
 800355a:	b25b      	sxtb	r3, r3
 800355c:	f003 0302 	and.w	r3, r3, #2
 8003560:	b25b      	sxtb	r3, r3
 8003562:	4303      	orrs	r3, r0
 8003564:	b258      	sxtb	r0, r3
 8003566:	68fa      	ldr	r2, [r7, #12]
 8003568:	4613      	mov	r3, r2
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	4413      	add	r3, r2
 800356e:	3304      	adds	r3, #4
 8003570:	4a4c      	ldr	r2, [pc, #304]	@ (80036a4 <RenderPixel+0x7b4>)
 8003572:	5cd3      	ldrb	r3, [r2, r3]
 8003574:	085b      	lsrs	r3, r3, #1
 8003576:	b2db      	uxtb	r3, r3
 8003578:	b25b      	sxtb	r3, r3
 800357a:	f003 0301 	and.w	r3, r3, #1
 800357e:	b25b      	sxtb	r3, r3
 8003580:	4303      	orrs	r3, r0
 8003582:	b25b      	sxtb	r3, r3
 8003584:	430b      	orrs	r3, r1
 8003586:	b25b      	sxtb	r3, r3
 8003588:	b2db      	uxtb	r3, r3
 800358a:	72bb      	strb	r3, [r7, #10]
		temp[7] |= ((map[i * 5 + 0] << 4) & 0x10) | ((map[i * 5 + 1] << 3) & 0x08) | ((map[i * 5 + 2] << 2) & 0x04) | ((map[i * 5 + 3] << 1) & 0x02) | ((map[i * 5 + 4] >> 0) & 0x01);
 800358c:	7afb      	ldrb	r3, [r7, #11]
 800358e:	b259      	sxtb	r1, r3
 8003590:	68fa      	ldr	r2, [r7, #12]
 8003592:	4613      	mov	r3, r2
 8003594:	009b      	lsls	r3, r3, #2
 8003596:	4413      	add	r3, r2
 8003598:	4a42      	ldr	r2, [pc, #264]	@ (80036a4 <RenderPixel+0x7b4>)
 800359a:	5cd3      	ldrb	r3, [r2, r3]
 800359c:	b25b      	sxtb	r3, r3
 800359e:	011b      	lsls	r3, r3, #4
 80035a0:	b25b      	sxtb	r3, r3
 80035a2:	f003 0310 	and.w	r3, r3, #16
 80035a6:	b258      	sxtb	r0, r3
 80035a8:	68fa      	ldr	r2, [r7, #12]
 80035aa:	4613      	mov	r3, r2
 80035ac:	009b      	lsls	r3, r3, #2
 80035ae:	4413      	add	r3, r2
 80035b0:	3301      	adds	r3, #1
 80035b2:	4a3c      	ldr	r2, [pc, #240]	@ (80036a4 <RenderPixel+0x7b4>)
 80035b4:	5cd3      	ldrb	r3, [r2, r3]
 80035b6:	b25b      	sxtb	r3, r3
 80035b8:	00db      	lsls	r3, r3, #3
 80035ba:	b25b      	sxtb	r3, r3
 80035bc:	f003 0308 	and.w	r3, r3, #8
 80035c0:	b25b      	sxtb	r3, r3
 80035c2:	4303      	orrs	r3, r0
 80035c4:	b258      	sxtb	r0, r3
 80035c6:	68fa      	ldr	r2, [r7, #12]
 80035c8:	4613      	mov	r3, r2
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	4413      	add	r3, r2
 80035ce:	3302      	adds	r3, #2
 80035d0:	4a34      	ldr	r2, [pc, #208]	@ (80036a4 <RenderPixel+0x7b4>)
 80035d2:	5cd3      	ldrb	r3, [r2, r3]
 80035d4:	b25b      	sxtb	r3, r3
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	b25b      	sxtb	r3, r3
 80035da:	f003 0304 	and.w	r3, r3, #4
 80035de:	b25b      	sxtb	r3, r3
 80035e0:	4303      	orrs	r3, r0
 80035e2:	b258      	sxtb	r0, r3
 80035e4:	68fa      	ldr	r2, [r7, #12]
 80035e6:	4613      	mov	r3, r2
 80035e8:	009b      	lsls	r3, r3, #2
 80035ea:	4413      	add	r3, r2
 80035ec:	3303      	adds	r3, #3
 80035ee:	4a2d      	ldr	r2, [pc, #180]	@ (80036a4 <RenderPixel+0x7b4>)
 80035f0:	5cd3      	ldrb	r3, [r2, r3]
 80035f2:	b25b      	sxtb	r3, r3
 80035f4:	005b      	lsls	r3, r3, #1
 80035f6:	b25b      	sxtb	r3, r3
 80035f8:	f003 0302 	and.w	r3, r3, #2
 80035fc:	b25b      	sxtb	r3, r3
 80035fe:	4303      	orrs	r3, r0
 8003600:	b258      	sxtb	r0, r3
 8003602:	68fa      	ldr	r2, [r7, #12]
 8003604:	4613      	mov	r3, r2
 8003606:	009b      	lsls	r3, r3, #2
 8003608:	4413      	add	r3, r2
 800360a:	3304      	adds	r3, #4
 800360c:	4a25      	ldr	r2, [pc, #148]	@ (80036a4 <RenderPixel+0x7b4>)
 800360e:	5cd3      	ldrb	r3, [r2, r3]
 8003610:	b25b      	sxtb	r3, r3
 8003612:	f003 0301 	and.w	r3, r3, #1
 8003616:	b25b      	sxtb	r3, r3
 8003618:	4303      	orrs	r3, r0
 800361a:	b25b      	sxtb	r3, r3
 800361c:	430b      	orrs	r3, r1
 800361e:	b25b      	sxtb	r3, r3
 8003620:	b2db      	uxtb	r3, r3
 8003622:	72fb      	strb	r3, [r7, #11]

		lcd_create_char(display_index[i] >> 1, temp);
 8003624:	4a20      	ldr	r2, [pc, #128]	@ (80036a8 <RenderPixel+0x7b8>)
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	4413      	add	r3, r2
 800362a:	781b      	ldrb	r3, [r3, #0]
 800362c:	085b      	lsrs	r3, r3, #1
 800362e:	b2db      	uxtb	r3, r3
 8003630:	1d3a      	adds	r2, r7, #4
 8003632:	4611      	mov	r1, r2
 8003634:	4618      	mov	r0, r3
 8003636:	f000 fb23 	bl	8003c80 <lcd_create_char>
		lcd_set_cursor(i % 2, i / 2);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2b00      	cmp	r3, #0
 800363e:	f003 0301 	and.w	r3, r3, #1
 8003642:	bfb8      	it	lt
 8003644:	425b      	neglt	r3, r3
 8003646:	b2d8      	uxtb	r0, r3
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	0fda      	lsrs	r2, r3, #31
 800364c:	4413      	add	r3, r2
 800364e:	105b      	asrs	r3, r3, #1
 8003650:	b2db      	uxtb	r3, r3
 8003652:	4619      	mov	r1, r3
 8003654:	f000 faf4 	bl	8003c40 <lcd_set_cursor>
		lcd_send_data(display_index[i] >> 1);
 8003658:	4a13      	ldr	r2, [pc, #76]	@ (80036a8 <RenderPixel+0x7b8>)
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	4413      	add	r3, r2
 800365e:	781b      	ldrb	r3, [r3, #0]
 8003660:	085b      	lsrs	r3, r3, #1
 8003662:	b2db      	uxtb	r3, r3
 8003664:	4618      	mov	r0, r3
 8003666:	f000 fa59 	bl	8003b1c <lcd_send_data>

		display_index[i] &= 0x00;
 800366a:	4a0f      	ldr	r2, [pc, #60]	@ (80036a8 <RenderPixel+0x7b8>)
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	4413      	add	r3, r2
 8003670:	2200      	movs	r2, #0
 8003672:	701a      	strb	r2, [r3, #0]
		last_display_index |= (0x00000001 << i);
 8003674:	2201      	movs	r2, #1
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	fa02 f303 	lsl.w	r3, r2, r3
 800367c:	461a      	mov	r2, r3
 800367e:	4b0b      	ldr	r3, [pc, #44]	@ (80036ac <RenderPixel+0x7bc>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4313      	orrs	r3, r2
 8003684:	4a09      	ldr	r2, [pc, #36]	@ (80036ac <RenderPixel+0x7bc>)
 8003686:	6013      	str	r3, [r2, #0]
 8003688:	e000      	b.n	800368c <RenderPixel+0x79c>
			continue;
 800368a:	bf00      	nop
	for (int i = 0; i < 32; i++)
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	3301      	adds	r3, #1
 8003690:	60fb      	str	r3, [r7, #12]
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2b1f      	cmp	r3, #31
 8003696:	f77f ad25 	ble.w	80030e4 <RenderPixel+0x1f4>
	}
}
 800369a:	bf00      	nop
 800369c:	bf00      	nop
 800369e:	3720      	adds	r7, #32
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}
 80036a4:	20000328 	.word	0x20000328
 80036a8:	200003c8 	.word	0x200003c8
 80036ac:	200003e8 	.word	0x200003e8

080036b0 <Render>:
void Render()
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	af00      	add	r7, sp, #0
	switch (g_cur_scene)
 80036b4:	4b12      	ldr	r3, [pc, #72]	@ (8003700 <Render+0x50>)
 80036b6:	781b      	ldrb	r3, [r3, #0]
 80036b8:	2b04      	cmp	r3, #4
 80036ba:	d81d      	bhi.n	80036f8 <Render+0x48>
 80036bc:	a201      	add	r2, pc, #4	@ (adr r2, 80036c4 <Render+0x14>)
 80036be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036c2:	bf00      	nop
 80036c4:	080036d9 	.word	0x080036d9
 80036c8:	080036ed 	.word	0x080036ed
 80036cc:	080036e7 	.word	0x080036e7
 80036d0:	080036d9 	.word	0x080036d9
 80036d4:	080036f3 	.word	0x080036f3
	{
		case SCENE_CLEAR:
		case SCENE_SHOOTING:
		{
			ResetPixel();
 80036d8:	f7fd fef0 	bl	80014bc <ResetPixel>
			SetPixel();
 80036dc:	f7fe f85a 	bl	8001794 <SetPixel>

			RenderPixel();
 80036e0:	f7ff fc06 	bl	8002ef0 <RenderPixel>
			break;
 80036e4:	e009      	b.n	80036fa <Render+0x4a>
		}
		case SCENE_WAITING:
		{
			RenderSceneWaiting();
 80036e6:	f000 f847 	bl	8003778 <RenderSceneWaiting>
			break;
 80036ea:	e006      	b.n	80036fa <Render+0x4a>
		}
		case SCENE_MENU:
		{
			RenderSceneMenu();
 80036ec:	f000 f80a 	bl	8003704 <RenderSceneMenu>
			break;
 80036f0:	e003      	b.n	80036fa <Render+0x4a>
		}
		case SCENE_RESULT:
		{
			RenderSceneResult();
 80036f2:	f000 f857 	bl	80037a4 <RenderSceneResult>
			break;
 80036f6:	e000      	b.n	80036fa <Render+0x4a>
		}
		default:
		{
			break;
 80036f8:	bf00      	nop
		}
	}
}
 80036fa:	bf00      	nop
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	bf00      	nop
 8003700:	200003f1 	.word	0x200003f1

08003704 <RenderSceneMenu>:
void RenderSceneMenu()
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b082      	sub	sp, #8
 8003708:	af00      	add	r7, sp, #0
	for (int i = 0; i < 2; i++)
 800370a:	2300      	movs	r3, #0
 800370c:	607b      	str	r3, [r7, #4]
 800370e:	e021      	b.n	8003754 <RenderSceneMenu+0x50>
	{
		uint8_t menu_index = menu_scroll_offset + i;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	b2da      	uxtb	r2, r3
 8003714:	4b13      	ldr	r3, [pc, #76]	@ (8003764 <RenderSceneMenu+0x60>)
 8003716:	781b      	ldrb	r3, [r3, #0]
 8003718:	4413      	add	r3, r2
 800371a:	70fb      	strb	r3, [r7, #3]
		lcd_set_cursor(i, 0);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	b2db      	uxtb	r3, r3
 8003720:	2100      	movs	r1, #0
 8003722:	4618      	mov	r0, r3
 8003724:	f000 fa8c 	bl	8003c40 <lcd_set_cursor>

		if (menu_index == cur_menu_select)
 8003728:	4b0f      	ldr	r3, [pc, #60]	@ (8003768 <RenderSceneMenu+0x64>)
 800372a:	781b      	ldrb	r3, [r3, #0]
 800372c:	78fa      	ldrb	r2, [r7, #3]
 800372e:	429a      	cmp	r2, r3
 8003730:	d103      	bne.n	800373a <RenderSceneMenu+0x36>
		{
			lcd_send_string(">");
 8003732:	480e      	ldr	r0, [pc, #56]	@ (800376c <RenderSceneMenu+0x68>)
 8003734:	f000 fa64 	bl	8003c00 <lcd_send_string>
 8003738:	e002      	b.n	8003740 <RenderSceneMenu+0x3c>
		}
		else
		{
			lcd_send_string(" ");
 800373a:	480d      	ldr	r0, [pc, #52]	@ (8003770 <RenderSceneMenu+0x6c>)
 800373c:	f000 fa60 	bl	8003c00 <lcd_send_string>
		}

		lcd_send_string(menus[menu_index]);
 8003740:	78fb      	ldrb	r3, [r7, #3]
 8003742:	4a0c      	ldr	r2, [pc, #48]	@ (8003774 <RenderSceneMenu+0x70>)
 8003744:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003748:	4618      	mov	r0, r3
 800374a:	f000 fa59 	bl	8003c00 <lcd_send_string>
	for (int i = 0; i < 2; i++)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	3301      	adds	r3, #1
 8003752:	607b      	str	r3, [r7, #4]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2b01      	cmp	r3, #1
 8003758:	ddda      	ble.n	8003710 <RenderSceneMenu+0xc>
	}
}
 800375a:	bf00      	nop
 800375c:	bf00      	nop
 800375e:	3708      	adds	r7, #8
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}
 8003764:	200006c3 	.word	0x200006c3
 8003768:	200006c2 	.word	0x200006c2
 800376c:	0800c56c 	.word	0x0800c56c
 8003770:	0800c570 	.word	0x0800c570
 8003774:	20000284 	.word	0x20000284

08003778 <RenderSceneWaiting>:
void RenderSceneWaiting()
{
 8003778:	b580      	push	{r7, lr}
 800377a:	af00      	add	r7, sp, #0
	lcd_set_cursor(0, 4);
 800377c:	2104      	movs	r1, #4
 800377e:	2000      	movs	r0, #0
 8003780:	f000 fa5e 	bl	8003c40 <lcd_set_cursor>
	lcd_send_string("WAITING");
 8003784:	4805      	ldr	r0, [pc, #20]	@ (800379c <RenderSceneWaiting+0x24>)
 8003786:	f000 fa3b 	bl	8003c00 <lcd_send_string>
	lcd_set_cursor(1, 2);
 800378a:	2102      	movs	r1, #2
 800378c:	2001      	movs	r0, #1
 800378e:	f000 fa57 	bl	8003c40 <lcd_set_cursor>
	lcd_send_string("FOR OPPONENT");
 8003792:	4803      	ldr	r0, [pc, #12]	@ (80037a0 <RenderSceneWaiting+0x28>)
 8003794:	f000 fa34 	bl	8003c00 <lcd_send_string>
}
 8003798:	bf00      	nop
 800379a:	bd80      	pop	{r7, pc}
 800379c:	0800c574 	.word	0x0800c574
 80037a0:	0800c57c 	.word	0x0800c57c

080037a4 <RenderSceneResult>:
void RenderSceneResult()
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	af00      	add	r7, sp, #0
	lcd_set_cursor(0, 4);
 80037a8:	2104      	movs	r1, #4
 80037aa:	2000      	movs	r0, #0
 80037ac:	f000 fa48 	bl	8003c40 <lcd_set_cursor>
	lcd_send_string((g_flag & 0xC0) == 0xC0 ? "YOU WIN" : "YOU LOSE");
 80037b0:	4b06      	ldr	r3, [pc, #24]	@ (80037cc <RenderSceneResult+0x28>)
 80037b2:	781b      	ldrb	r3, [r3, #0]
 80037b4:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80037b8:	2bc0      	cmp	r3, #192	@ 0xc0
 80037ba:	d101      	bne.n	80037c0 <RenderSceneResult+0x1c>
 80037bc:	4b04      	ldr	r3, [pc, #16]	@ (80037d0 <RenderSceneResult+0x2c>)
 80037be:	e000      	b.n	80037c2 <RenderSceneResult+0x1e>
 80037c0:	4b04      	ldr	r3, [pc, #16]	@ (80037d4 <RenderSceneResult+0x30>)
 80037c2:	4618      	mov	r0, r3
 80037c4:	f000 fa1c 	bl	8003c00 <lcd_send_string>
}
 80037c8:	bf00      	nop
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	200003ec 	.word	0x200003ec
 80037d0:	0800c58c 	.word	0x0800c58c
 80037d4:	0800c594 	.word	0x0800c594

080037d8 <PlayBGM>:

void PlayBGM()
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	af00      	add	r7, sp, #0
	switch (g_cur_scene)
 80037dc:	4b09      	ldr	r3, [pc, #36]	@ (8003804 <PlayBGM+0x2c>)
 80037de:	781b      	ldrb	r3, [r3, #0]
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d002      	beq.n	80037ea <PlayBGM+0x12>
 80037e4:	2b03      	cmp	r3, #3
 80037e6:	d005      	beq.n	80037f4 <PlayBGM+0x1c>
			playTankBGM(&myBuzzer, 20);
			break;
		}
		default:
		{
			break;
 80037e8:	e009      	b.n	80037fe <PlayBGM+0x26>
			playMainTheme(&myBuzzer, 20);
 80037ea:	2114      	movs	r1, #20
 80037ec:	4806      	ldr	r0, [pc, #24]	@ (8003808 <PlayBGM+0x30>)
 80037ee:	f7fc ffe1 	bl	80007b4 <playMainTheme>
			break;
 80037f2:	e004      	b.n	80037fe <PlayBGM+0x26>
			playTankBGM(&myBuzzer, 20);
 80037f4:	2114      	movs	r1, #20
 80037f6:	4804      	ldr	r0, [pc, #16]	@ (8003808 <PlayBGM+0x30>)
 80037f8:	f7fc ffa6 	bl	8000748 <playTankBGM>
			break;
 80037fc:	bf00      	nop
		}
	}
}
 80037fe:	bf00      	nop
 8003800:	bd80      	pop	{r7, pc}
 8003802:	bf00      	nop
 8003804:	200003f1 	.word	0x200003f1
 8003808:	200005a0 	.word	0x200005a0

0800380c <ChangeScene>:

void ChangeScene()
{
 800380c:	b580      	push	{r7, lr}
 800380e:	af00      	add	r7, sp, #0
	if (g_cur_scene != g_nxt_scene)
 8003810:	4b19      	ldr	r3, [pc, #100]	@ (8003878 <ChangeScene+0x6c>)
 8003812:	781a      	ldrb	r2, [r3, #0]
 8003814:	4b19      	ldr	r3, [pc, #100]	@ (800387c <ChangeScene+0x70>)
 8003816:	781b      	ldrb	r3, [r3, #0]
 8003818:	429a      	cmp	r2, r3
 800381a:	d02b      	beq.n	8003874 <ChangeScene+0x68>
	{
		g_prv_scene = g_cur_scene;
 800381c:	4b16      	ldr	r3, [pc, #88]	@ (8003878 <ChangeScene+0x6c>)
 800381e:	781a      	ldrb	r2, [r3, #0]
 8003820:	4b17      	ldr	r3, [pc, #92]	@ (8003880 <ChangeScene+0x74>)
 8003822:	701a      	strb	r2, [r3, #0]
		g_cur_scene = g_nxt_scene;
 8003824:	4b15      	ldr	r3, [pc, #84]	@ (800387c <ChangeScene+0x70>)
 8003826:	781a      	ldrb	r2, [r3, #0]
 8003828:	4b13      	ldr	r3, [pc, #76]	@ (8003878 <ChangeScene+0x6c>)
 800382a:	701a      	strb	r2, [r3, #0]

		switch(g_cur_scene)
 800382c:	4b12      	ldr	r3, [pc, #72]	@ (8003878 <ChangeScene+0x6c>)
 800382e:	781b      	ldrb	r3, [r3, #0]
 8003830:	2b04      	cmp	r3, #4
 8003832:	d81c      	bhi.n	800386e <ChangeScene+0x62>
 8003834:	a201      	add	r2, pc, #4	@ (adr r2, 800383c <ChangeScene+0x30>)
 8003836:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800383a:	bf00      	nop
 800383c:	08003851 	.word	0x08003851
 8003840:	08003857 	.word	0x08003857
 8003844:	0800385d 	.word	0x0800385d
 8003848:	08003863 	.word	0x08003863
 800384c:	08003869 	.word	0x08003869
		{
			case SCENE_CLEAR:
			{
				InitSceneClear();
 8003850:	f7fe fce8 	bl	8002224 <InitSceneClear>
				break;
 8003854:	e00c      	b.n	8003870 <ChangeScene+0x64>
			}
			case SCENE_MENU:
			{
				InitSceneMenu();
 8003856:	f7fe fd1f 	bl	8002298 <InitSceneMenu>
				break;
 800385a:	e009      	b.n	8003870 <ChangeScene+0x64>
			}
			case SCENE_WAITING:
			{
				InitSceneWaiting();
 800385c:	f7fe fd28 	bl	80022b0 <InitSceneWaiting>
				break;
 8003860:	e006      	b.n	8003870 <ChangeScene+0x64>
			}
			case SCENE_SHOOTING:
			{
				InitSceneShooting();
 8003862:	f7fe fd31 	bl	80022c8 <InitSceneShooting>
				break;
 8003866:	e003      	b.n	8003870 <ChangeScene+0x64>
			}
			case SCENE_RESULT:
			{
				InitSceneResult();
 8003868:	f7fe fd7e 	bl	8002368 <InitSceneResult>
				break;
 800386c:	e000      	b.n	8003870 <ChangeScene+0x64>
			}
			default:
			{
				break;
 800386e:	bf00      	nop
			}
		}

		lcd_clear();
 8003870:	f000 f9dc 	bl	8003c2c <lcd_clear>
	}
}
 8003874:	bf00      	nop
 8003876:	bd80      	pop	{r7, pc}
 8003878:	200003f1 	.word	0x200003f1
 800387c:	200003f2 	.word	0x200003f2
 8003880:	200003f0 	.word	0x200003f0

08003884 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b082      	sub	sp, #8
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	Init();
 800388c:	f7fe fcae 	bl	80021ec <Init>
	/* Infinite loop */
	for (;;)
	{
		Update();
 8003890:	f7fe fd76 	bl	8002380 <Update>

		Render();
 8003894:	f7ff ff0c 	bl	80036b0 <Render>

		ChangeScene();
 8003898:	f7ff ffb8 	bl	800380c <ChangeScene>

		g_input_x = 0;
 800389c:	4b09      	ldr	r3, [pc, #36]	@ (80038c4 <StartDefaultTask+0x40>)
 800389e:	2200      	movs	r2, #0
 80038a0:	701a      	strb	r2, [r3, #0]
		g_input_y = 0;
 80038a2:	4b09      	ldr	r3, [pc, #36]	@ (80038c8 <StartDefaultTask+0x44>)
 80038a4:	2200      	movs	r2, #0
 80038a6:	701a      	strb	r2, [r3, #0]
		g_input_sw = 0;
 80038a8:	4b08      	ldr	r3, [pc, #32]	@ (80038cc <StartDefaultTask+0x48>)
 80038aa:	2200      	movs	r2, #0
 80038ac:	701a      	strb	r2, [r3, #0]

		osDelay(g_cur_scene == SCENE_CLEAR ? 1 : 100);
 80038ae:	4b08      	ldr	r3, [pc, #32]	@ (80038d0 <StartDefaultTask+0x4c>)
 80038b0:	781b      	ldrb	r3, [r3, #0]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d101      	bne.n	80038ba <StartDefaultTask+0x36>
 80038b6:	2301      	movs	r3, #1
 80038b8:	e000      	b.n	80038bc <StartDefaultTask+0x38>
 80038ba:	2364      	movs	r3, #100	@ 0x64
 80038bc:	4618      	mov	r0, r3
 80038be:	f004 fe7d 	bl	80085bc <osDelay>
		Update();
 80038c2:	e7e5      	b.n	8003890 <StartDefaultTask+0xc>
 80038c4:	200003f3 	.word	0x200003f3
 80038c8:	200003f4 	.word	0x200003f4
 80038cc:	200003f5 	.word	0x200003f5
 80038d0:	200003f1 	.word	0x200003f1

080038d4 <StartTask02>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b086      	sub	sp, #24
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
	/* Infinite loop */
	for (;;)
	{
		Joystick_Data_t data = Joystick_Read(&hjs, 10);
 80038dc:	f107 0310 	add.w	r3, r7, #16
 80038e0:	220a      	movs	r2, #10
 80038e2:	494e      	ldr	r1, [pc, #312]	@ (8003a1c <StartTask02+0x148>)
 80038e4:	4618      	mov	r0, r3
 80038e6:	f7fc fff5 	bl	80008d4 <Joystick_Read>
		Joystick_Track(&tracker, &data, 3000, 1000);
 80038ea:	f107 0110 	add.w	r1, r7, #16
 80038ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80038f2:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80038f6:	484a      	ldr	r0, [pc, #296]	@ (8003a20 <StartTask02+0x14c>)
 80038f8:	f7fd f850 	bl	800099c <Joystick_Track>

		if (g_cur_scene == SCENE_SHOOTING)
 80038fc:	4b49      	ldr	r3, [pc, #292]	@ (8003a24 <StartTask02+0x150>)
 80038fe:	781b      	ldrb	r3, [r3, #0]
 8003900:	2b03      	cmp	r3, #3
 8003902:	d130      	bne.n	8003966 <StartTask02+0x92>
		{
			if (g_input_x == 0)
 8003904:	4b48      	ldr	r3, [pc, #288]	@ (8003a28 <StartTask02+0x154>)
 8003906:	f993 3000 	ldrsb.w	r3, [r3]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d112      	bne.n	8003934 <StartTask02+0x60>
			{
				if ((tracker.x_plus_history & 0x01) == 0x01)
 800390e:	4b44      	ldr	r3, [pc, #272]	@ (8003a20 <StartTask02+0x14c>)
 8003910:	781b      	ldrb	r3, [r3, #0]
 8003912:	f003 0301 	and.w	r3, r3, #1
 8003916:	2b00      	cmp	r3, #0
 8003918:	d003      	beq.n	8003922 <StartTask02+0x4e>
					g_input_x = 1;
 800391a:	4b43      	ldr	r3, [pc, #268]	@ (8003a28 <StartTask02+0x154>)
 800391c:	2201      	movs	r2, #1
 800391e:	701a      	strb	r2, [r3, #0]
 8003920:	e008      	b.n	8003934 <StartTask02+0x60>
				else if ((tracker.x_minus_history & 0x01) == 0x01)
 8003922:	4b3f      	ldr	r3, [pc, #252]	@ (8003a20 <StartTask02+0x14c>)
 8003924:	785b      	ldrb	r3, [r3, #1]
 8003926:	f003 0301 	and.w	r3, r3, #1
 800392a:	2b00      	cmp	r3, #0
 800392c:	d002      	beq.n	8003934 <StartTask02+0x60>
					g_input_x = -1;
 800392e:	4b3e      	ldr	r3, [pc, #248]	@ (8003a28 <StartTask02+0x154>)
 8003930:	22ff      	movs	r2, #255	@ 0xff
 8003932:	701a      	strb	r2, [r3, #0]

				//g_input_x = tracker.x_pos;
			}
			if (g_input_y == 0)
 8003934:	4b3d      	ldr	r3, [pc, #244]	@ (8003a2c <StartTask02+0x158>)
 8003936:	f993 3000 	ldrsb.w	r3, [r3]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d143      	bne.n	80039c6 <StartTask02+0xf2>
			{
				if ((tracker.y_plus_history & 0x01) == 0x01)
 800393e:	4b38      	ldr	r3, [pc, #224]	@ (8003a20 <StartTask02+0x14c>)
 8003940:	789b      	ldrb	r3, [r3, #2]
 8003942:	f003 0301 	and.w	r3, r3, #1
 8003946:	2b00      	cmp	r3, #0
 8003948:	d003      	beq.n	8003952 <StartTask02+0x7e>
					g_input_y = 1;
 800394a:	4b38      	ldr	r3, [pc, #224]	@ (8003a2c <StartTask02+0x158>)
 800394c:	2201      	movs	r2, #1
 800394e:	701a      	strb	r2, [r3, #0]
 8003950:	e039      	b.n	80039c6 <StartTask02+0xf2>
				else if ((tracker.y_minus_history & 0x01) == 0x01)
 8003952:	4b33      	ldr	r3, [pc, #204]	@ (8003a20 <StartTask02+0x14c>)
 8003954:	78db      	ldrb	r3, [r3, #3]
 8003956:	f003 0301 	and.w	r3, r3, #1
 800395a:	2b00      	cmp	r3, #0
 800395c:	d033      	beq.n	80039c6 <StartTask02+0xf2>
					g_input_y = -1;
 800395e:	4b33      	ldr	r3, [pc, #204]	@ (8003a2c <StartTask02+0x158>)
 8003960:	22ff      	movs	r2, #255	@ 0xff
 8003962:	701a      	strb	r2, [r3, #0]
 8003964:	e02f      	b.n	80039c6 <StartTask02+0xf2>
				//g_input_y = tracker.y_pos;
			}
		}
		else
		{
			if (g_input_x == 0)
 8003966:	4b30      	ldr	r3, [pc, #192]	@ (8003a28 <StartTask02+0x154>)
 8003968:	f993 3000 	ldrsb.w	r3, [r3]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d112      	bne.n	8003996 <StartTask02+0xc2>
			{
				if ((tracker.x_plus_history & 0x03) == 0x01)
 8003970:	4b2b      	ldr	r3, [pc, #172]	@ (8003a20 <StartTask02+0x14c>)
 8003972:	781b      	ldrb	r3, [r3, #0]
 8003974:	f003 0303 	and.w	r3, r3, #3
 8003978:	2b01      	cmp	r3, #1
 800397a:	d103      	bne.n	8003984 <StartTask02+0xb0>
					g_input_x = 1;
 800397c:	4b2a      	ldr	r3, [pc, #168]	@ (8003a28 <StartTask02+0x154>)
 800397e:	2201      	movs	r2, #1
 8003980:	701a      	strb	r2, [r3, #0]
 8003982:	e008      	b.n	8003996 <StartTask02+0xc2>
				else if ((tracker.x_minus_history & 0x03) == 0x01)
 8003984:	4b26      	ldr	r3, [pc, #152]	@ (8003a20 <StartTask02+0x14c>)
 8003986:	785b      	ldrb	r3, [r3, #1]
 8003988:	f003 0303 	and.w	r3, r3, #3
 800398c:	2b01      	cmp	r3, #1
 800398e:	d102      	bne.n	8003996 <StartTask02+0xc2>
					g_input_x = -1;
 8003990:	4b25      	ldr	r3, [pc, #148]	@ (8003a28 <StartTask02+0x154>)
 8003992:	22ff      	movs	r2, #255	@ 0xff
 8003994:	701a      	strb	r2, [r3, #0]

				//g_input_x = tracker.x_pos;
			}
			if (g_input_y == 0)
 8003996:	4b25      	ldr	r3, [pc, #148]	@ (8003a2c <StartTask02+0x158>)
 8003998:	f993 3000 	ldrsb.w	r3, [r3]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d112      	bne.n	80039c6 <StartTask02+0xf2>
			{
				if ((tracker.y_plus_history & 0x03) == 0x01)
 80039a0:	4b1f      	ldr	r3, [pc, #124]	@ (8003a20 <StartTask02+0x14c>)
 80039a2:	789b      	ldrb	r3, [r3, #2]
 80039a4:	f003 0303 	and.w	r3, r3, #3
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d103      	bne.n	80039b4 <StartTask02+0xe0>
					g_input_y = 1;
 80039ac:	4b1f      	ldr	r3, [pc, #124]	@ (8003a2c <StartTask02+0x158>)
 80039ae:	2201      	movs	r2, #1
 80039b0:	701a      	strb	r2, [r3, #0]
 80039b2:	e008      	b.n	80039c6 <StartTask02+0xf2>
				else if ((tracker.y_minus_history & 0x03) == 0x01)
 80039b4:	4b1a      	ldr	r3, [pc, #104]	@ (8003a20 <StartTask02+0x14c>)
 80039b6:	78db      	ldrb	r3, [r3, #3]
 80039b8:	f003 0303 	and.w	r3, r3, #3
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d102      	bne.n	80039c6 <StartTask02+0xf2>
					g_input_y = -1;
 80039c0:	4b1a      	ldr	r3, [pc, #104]	@ (8003a2c <StartTask02+0x158>)
 80039c2:	22ff      	movs	r2, #255	@ 0xff
 80039c4:	701a      	strb	r2, [r3, #0]

				//g_input_y = tracker.y_pos;
			}
		}
		if (g_input_sw == 0) g_input_sw = (data.button == GPIO_PIN_SET);
 80039c6:	4b1a      	ldr	r3, [pc, #104]	@ (8003a30 <StartTask02+0x15c>)
 80039c8:	781b      	ldrb	r3, [r3, #0]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d108      	bne.n	80039e0 <StartTask02+0x10c>
 80039ce:	7d3b      	ldrb	r3, [r7, #20]
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	bf0c      	ite	eq
 80039d4:	2301      	moveq	r3, #1
 80039d6:	2300      	movne	r3, #0
 80039d8:	b2db      	uxtb	r3, r3
 80039da:	461a      	mov	r2, r3
 80039dc:	4b14      	ldr	r3, [pc, #80]	@ (8003a30 <StartTask02+0x15c>)
 80039de:	701a      	strb	r2, [r3, #0]

#if SERIAL_DEBUG_MODE
		char buf[8];
		sprintf(buf, "%d\r\n", data.button);
 80039e0:	7d3b      	ldrb	r3, [r7, #20]
 80039e2:	461a      	mov	r2, r3
 80039e4:	f107 0308 	add.w	r3, r7, #8
 80039e8:	4912      	ldr	r1, [pc, #72]	@ (8003a34 <StartTask02+0x160>)
 80039ea:	4618      	mov	r0, r3
 80039ec:	f007 fc72 	bl	800b2d4 <siprintf>
		if (data.button == GPIO_PIN_SET)
 80039f0:	7d3b      	ldrb	r3, [r7, #20]
 80039f2:	2b01      	cmp	r3, #1
 80039f4:	d10d      	bne.n	8003a12 <StartTask02+0x13e>
			HAL_UART_Transmit(&huart2, (uint8_t*) buf, strlen(buf), HAL_MAX_DELAY);
 80039f6:	f107 0308 	add.w	r3, r7, #8
 80039fa:	4618      	mov	r0, r3
 80039fc:	f7fc fbf0 	bl	80001e0 <strlen>
 8003a00:	4603      	mov	r3, r0
 8003a02:	b29a      	uxth	r2, r3
 8003a04:	f107 0108 	add.w	r1, r7, #8
 8003a08:	f04f 33ff 	mov.w	r3, #4294967295
 8003a0c:	480a      	ldr	r0, [pc, #40]	@ (8003a38 <StartTask02+0x164>)
 8003a0e:	f003 fc99 	bl	8007344 <HAL_UART_Transmit>
#endif

		osDelay(40);
 8003a12:	2028      	movs	r0, #40	@ 0x28
 8003a14:	f004 fdd2 	bl	80085bc <osDelay>
	{
 8003a18:	e760      	b.n	80038dc <StartTask02+0x8>
 8003a1a:	bf00      	nop
 8003a1c:	20000578 	.word	0x20000578
 8003a20:	20000598 	.word	0x20000598
 8003a24:	200003f1 	.word	0x200003f1
 8003a28:	200003f3 	.word	0x200003f3
 8003a2c:	200003f4 	.word	0x200003f4
 8003a30:	200003f5 	.word	0x200003f5
 8003a34:	0800c564 	.word	0x0800c564
 8003a38:	20000524 	.word	0x20000524

08003a3c <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b082      	sub	sp, #8
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {
	  PlayBGM();
 8003a44:	f7ff fec8 	bl	80037d8 <PlayBGM>

	  osDelay(20);
 8003a48:	2014      	movs	r0, #20
 8003a4a:	f004 fdb7 	bl	80085bc <osDelay>
	  PlayBGM();
 8003a4e:	bf00      	nop
 8003a50:	e7f8      	b.n	8003a44 <StartTask03+0x8>
	...

08003a54 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b082      	sub	sp, #8
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a04      	ldr	r2, [pc, #16]	@ (8003a74 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d101      	bne.n	8003a6a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8003a66:	f000 fca1 	bl	80043ac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003a6a:	bf00      	nop
 8003a6c:	3708      	adds	r7, #8
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	40010000 	.word	0x40010000

08003a78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003a7c:	b672      	cpsid	i
}
 8003a7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8003a80:	bf00      	nop
 8003a82:	e7fd      	b.n	8003a80 <Error_Handler+0x8>

08003a84 <lcd_init>:
void lcd_send_raw_cmd(uint8_t cmd);
void lcd_send_internal(uint8_t data, uint8_t flags);
void lcd_send_cmd(uint8_t cmd);
void lcd_send_byte(uint8_t data);

void lcd_init(I2C_HandleTypeDef *hi2c) {
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b084      	sub	sp, #16
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
	lcd_i2c = hi2c;
 8003a8c:	4a1b      	ldr	r2, [pc, #108]	@ (8003afc <lcd_init+0x78>)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6013      	str	r3, [r2, #0]

	//HAL_Delay(50);
	HAL_Delay(100);
 8003a92:	2064      	movs	r0, #100	@ 0x64
 8003a94:	f000 fcaa 	bl	80043ec <HAL_Delay>
	//lcd_send_cmd(0x30);
	////HAL_Delay(1);
	//HAL_Delay(2);
	//lcd_send_cmd(0x30);
	//HAL_Delay(10);
	for (int i = 0; i < 3; i++)
 8003a98:	2300      	movs	r3, #0
 8003a9a:	60fb      	str	r3, [r7, #12]
 8003a9c:	e00e      	b.n	8003abc <lcd_init+0x38>
	{
		lcd_send_raw_cmd(0x30);
 8003a9e:	2030      	movs	r0, #48	@ 0x30
 8003aa0:	f000 f84a 	bl	8003b38 <lcd_send_raw_cmd>
		HAL_Delay(i == 0 ? 5 : 1);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d101      	bne.n	8003aae <lcd_init+0x2a>
 8003aaa:	2305      	movs	r3, #5
 8003aac:	e000      	b.n	8003ab0 <lcd_init+0x2c>
 8003aae:	2301      	movs	r3, #1
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f000 fc9b 	bl	80043ec <HAL_Delay>
	for (int i = 0; i < 3; i++)
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	3301      	adds	r3, #1
 8003aba:	60fb      	str	r3, [r7, #12]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	dded      	ble.n	8003a9e <lcd_init+0x1a>
	}
	lcd_send_raw_cmd(0x20); // 4-bit mode
 8003ac2:	2020      	movs	r0, #32
 8003ac4:	f000 f838 	bl	8003b38 <lcd_send_raw_cmd>
	HAL_Delay(1);
 8003ac8:	2001      	movs	r0, #1
 8003aca:	f000 fc8f 	bl	80043ec <HAL_Delay>

	lcd_send_cmd(0x28); // Function set: 4-bit, 2-line, 5x8 dots
 8003ace:	2028      	movs	r0, #40	@ 0x28
 8003ad0:	f000 f816 	bl	8003b00 <lcd_send_cmd>
	lcd_send_cmd(0x08); // Display off
 8003ad4:	2008      	movs	r0, #8
 8003ad6:	f000 f813 	bl	8003b00 <lcd_send_cmd>
	lcd_send_cmd(0x01); // Clear display
 8003ada:	2001      	movs	r0, #1
 8003adc:	f000 f810 	bl	8003b00 <lcd_send_cmd>
	HAL_Delay(2);
 8003ae0:	2002      	movs	r0, #2
 8003ae2:	f000 fc83 	bl	80043ec <HAL_Delay>
	lcd_send_cmd(0x06); // Entry mode set: increment, no shift
 8003ae6:	2006      	movs	r0, #6
 8003ae8:	f000 f80a 	bl	8003b00 <lcd_send_cmd>
	lcd_send_cmd(0x0C); // Display on, cursor off, blink off
 8003aec:	200c      	movs	r0, #12
 8003aee:	f000 f807 	bl	8003b00 <lcd_send_cmd>
}
 8003af2:	bf00      	nop
 8003af4:	3710      	adds	r7, #16
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}
 8003afa:	bf00      	nop
 8003afc:	20000714 	.word	0x20000714

08003b00 <lcd_send_cmd>:

void lcd_send_cmd(uint8_t cmd) {
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b082      	sub	sp, #8
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	4603      	mov	r3, r0
 8003b08:	71fb      	strb	r3, [r7, #7]
	lcd_send_internal(cmd, 0);
 8003b0a:	79fb      	ldrb	r3, [r7, #7]
 8003b0c:	2100      	movs	r1, #0
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f000 f836 	bl	8003b80 <lcd_send_internal>
}
 8003b14:	bf00      	nop
 8003b16:	3708      	adds	r7, #8
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}

08003b1c <lcd_send_data>:

void lcd_send_data(uint8_t data) {
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b082      	sub	sp, #8
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	4603      	mov	r3, r0
 8003b24:	71fb      	strb	r3, [r7, #7]
	lcd_send_internal(data, LCD_RS);
 8003b26:	79fb      	ldrb	r3, [r7, #7]
 8003b28:	2101      	movs	r1, #1
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f000 f828 	bl	8003b80 <lcd_send_internal>
}
 8003b30:	bf00      	nop
 8003b32:	3708      	adds	r7, #8
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}

08003b38 <lcd_send_raw_cmd>:

void lcd_send_raw_cmd(uint8_t cmd) {
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b086      	sub	sp, #24
 8003b3c:	af02      	add	r7, sp, #8
 8003b3e:	4603      	mov	r3, r0
 8003b40:	71fb      	strb	r3, [r7, #7]
	uint8_t high_nibble = cmd & 0xF0;
 8003b42:	79fb      	ldrb	r3, [r7, #7]
 8003b44:	f023 030f 	bic.w	r3, r3, #15
 8003b48:	73fb      	strb	r3, [r7, #15]
	uint8_t buf[2];

	buf[0] = high_nibble | LCD_BACKLIGHT | LCD_ENABLE;
 8003b4a:	7bfb      	ldrb	r3, [r7, #15]
 8003b4c:	f043 030c 	orr.w	r3, r3, #12
 8003b50:	b2db      	uxtb	r3, r3
 8003b52:	733b      	strb	r3, [r7, #12]
	buf[1] = high_nibble | LCD_BACKLIGHT;
 8003b54:	7bfb      	ldrb	r3, [r7, #15]
 8003b56:	f043 0308 	orr.w	r3, r3, #8
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Master_Transmit(lcd_i2c, LCD_I2C_ADDR, buf, 2, HAL_MAX_DELAY);
 8003b5e:	4b07      	ldr	r3, [pc, #28]	@ (8003b7c <lcd_send_raw_cmd+0x44>)
 8003b60:	6818      	ldr	r0, [r3, #0]
 8003b62:	f107 020c 	add.w	r2, r7, #12
 8003b66:	f04f 33ff 	mov.w	r3, #4294967295
 8003b6a:	9300      	str	r3, [sp, #0]
 8003b6c:	2302      	movs	r3, #2
 8003b6e:	214e      	movs	r1, #78	@ 0x4e
 8003b70:	f001 fcc0 	bl	80054f4 <HAL_I2C_Master_Transmit>
}
 8003b74:	bf00      	nop
 8003b76:	3710      	adds	r7, #16
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}
 8003b7c:	20000714 	.word	0x20000714

08003b80 <lcd_send_internal>:

void lcd_send_internal(uint8_t data, uint8_t flags) {
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b086      	sub	sp, #24
 8003b84:	af02      	add	r7, sp, #8
 8003b86:	4603      	mov	r3, r0
 8003b88:	460a      	mov	r2, r1
 8003b8a:	71fb      	strb	r3, [r7, #7]
 8003b8c:	4613      	mov	r3, r2
 8003b8e:	71bb      	strb	r3, [r7, #6]
	uint8_t high_nibble = data & 0xF0;
 8003b90:	79fb      	ldrb	r3, [r7, #7]
 8003b92:	f023 030f 	bic.w	r3, r3, #15
 8003b96:	73fb      	strb	r3, [r7, #15]
	uint8_t low_nibble = (data << 4) & 0xF0;
 8003b98:	79fb      	ldrb	r3, [r7, #7]
 8003b9a:	011b      	lsls	r3, r3, #4
 8003b9c:	73bb      	strb	r3, [r7, #14]
	uint8_t buf[4];

	buf[0] = high_nibble | flags | LCD_BACKLIGHT | LCD_ENABLE;
 8003b9e:	7bfa      	ldrb	r2, [r7, #15]
 8003ba0:	79bb      	ldrb	r3, [r7, #6]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	f043 030c 	orr.w	r3, r3, #12
 8003baa:	b2db      	uxtb	r3, r3
 8003bac:	723b      	strb	r3, [r7, #8]
	buf[1] = high_nibble | flags | LCD_BACKLIGHT;
 8003bae:	7bfa      	ldrb	r2, [r7, #15]
 8003bb0:	79bb      	ldrb	r3, [r7, #6]
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	f043 0308 	orr.w	r3, r3, #8
 8003bba:	b2db      	uxtb	r3, r3
 8003bbc:	727b      	strb	r3, [r7, #9]
	buf[2] = low_nibble | flags | LCD_BACKLIGHT | LCD_ENABLE;
 8003bbe:	7bba      	ldrb	r2, [r7, #14]
 8003bc0:	79bb      	ldrb	r3, [r7, #6]
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	b2db      	uxtb	r3, r3
 8003bc6:	f043 030c 	orr.w	r3, r3, #12
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	72bb      	strb	r3, [r7, #10]
	buf[3] = low_nibble | flags | LCD_BACKLIGHT;
 8003bce:	7bba      	ldrb	r2, [r7, #14]
 8003bd0:	79bb      	ldrb	r3, [r7, #6]
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	f043 0308 	orr.w	r3, r3, #8
 8003bda:	b2db      	uxtb	r3, r3
 8003bdc:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit(lcd_i2c, LCD_I2C_ADDR, buf, 4, HAL_MAX_DELAY);
 8003bde:	4b07      	ldr	r3, [pc, #28]	@ (8003bfc <lcd_send_internal+0x7c>)
 8003be0:	6818      	ldr	r0, [r3, #0]
 8003be2:	f107 0208 	add.w	r2, r7, #8
 8003be6:	f04f 33ff 	mov.w	r3, #4294967295
 8003bea:	9300      	str	r3, [sp, #0]
 8003bec:	2304      	movs	r3, #4
 8003bee:	214e      	movs	r1, #78	@ 0x4e
 8003bf0:	f001 fc80 	bl	80054f4 <HAL_I2C_Master_Transmit>
}
 8003bf4:	bf00      	nop
 8003bf6:	3710      	adds	r7, #16
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bd80      	pop	{r7, pc}
 8003bfc:	20000714 	.word	0x20000714

08003c00 <lcd_send_string>:

void lcd_send_string(char *str) {
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b082      	sub	sp, #8
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
	while (*str) {
 8003c08:	e007      	b.n	8003c1a <lcd_send_string+0x1a>
		lcd_send_data((uint8_t)(*str));
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f7ff ff84 	bl	8003b1c <lcd_send_data>
		str++;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	3301      	adds	r3, #1
 8003c18:	607b      	str	r3, [r7, #4]
	while (*str) {
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	781b      	ldrb	r3, [r3, #0]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d1f3      	bne.n	8003c0a <lcd_send_string+0xa>
	}
}
 8003c22:	bf00      	nop
 8003c24:	bf00      	nop
 8003c26:	3708      	adds	r7, #8
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <lcd_clear>:

void lcd_clear(void) {
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x01);
 8003c30:	2001      	movs	r0, #1
 8003c32:	f7ff ff65 	bl	8003b00 <lcd_send_cmd>
	HAL_Delay(2);
 8003c36:	2002      	movs	r0, #2
 8003c38:	f000 fbd8 	bl	80043ec <HAL_Delay>
}
 8003c3c:	bf00      	nop
 8003c3e:	bd80      	pop	{r7, pc}

08003c40 <lcd_set_cursor>:

void lcd_set_cursor(uint8_t row, uint8_t col) {
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b084      	sub	sp, #16
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	4603      	mov	r3, r0
 8003c48:	460a      	mov	r2, r1
 8003c4a:	71fb      	strb	r3, [r7, #7]
 8003c4c:	4613      	mov	r3, r2
 8003c4e:	71bb      	strb	r3, [r7, #6]
	uint8_t row_offsets[] = {0x00, 0x40, 0x14, 0x54};	// 2??
 8003c50:	4b0a      	ldr	r3, [pc, #40]	@ (8003c7c <lcd_set_cursor+0x3c>)
 8003c52:	60fb      	str	r3, [r7, #12]
	lcd_send_cmd(0x80 | (col + row_offsets[row]));
 8003c54:	79fb      	ldrb	r3, [r7, #7]
 8003c56:	3310      	adds	r3, #16
 8003c58:	443b      	add	r3, r7
 8003c5a:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 8003c5e:	79bb      	ldrb	r3, [r7, #6]
 8003c60:	4413      	add	r3, r2
 8003c62:	b2db      	uxtb	r3, r3
 8003c64:	b25b      	sxtb	r3, r3
 8003c66:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003c6a:	b25b      	sxtb	r3, r3
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f7ff ff46 	bl	8003b00 <lcd_send_cmd>
}
 8003c74:	bf00      	nop
 8003c76:	3710      	adds	r7, #16
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}
 8003c7c:	54144000 	.word	0x54144000

08003c80 <lcd_create_char>:

void lcd_create_char(uint8_t location, uint8_t charmap[])
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b084      	sub	sp, #16
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	4603      	mov	r3, r0
 8003c88:	6039      	str	r1, [r7, #0]
 8003c8a:	71fb      	strb	r3, [r7, #7]
	location &= 0x07; // 0~7 ??? ??
 8003c8c:	79fb      	ldrb	r3, [r7, #7]
 8003c8e:	f003 0307 	and.w	r3, r3, #7
 8003c92:	71fb      	strb	r3, [r7, #7]
	lcd_send_cmd(0x40 | (location << 3)); // CGRAM ?? ??
 8003c94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c98:	00db      	lsls	r3, r3, #3
 8003c9a:	b25b      	sxtb	r3, r3
 8003c9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ca0:	b25b      	sxtb	r3, r3
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	f7ff ff2b 	bl	8003b00 <lcd_send_cmd>

	for (int i = 0; i < 8; i++) {
 8003caa:	2300      	movs	r3, #0
 8003cac:	60fb      	str	r3, [r7, #12]
 8003cae:	e009      	b.n	8003cc4 <lcd_create_char+0x44>
			lcd_send_data(charmap[i]);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	683a      	ldr	r2, [r7, #0]
 8003cb4:	4413      	add	r3, r2
 8003cb6:	781b      	ldrb	r3, [r3, #0]
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f7ff ff2f 	bl	8003b1c <lcd_send_data>
	for (int i = 0; i < 8; i++) {
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	3301      	adds	r3, #1
 8003cc2:	60fb      	str	r3, [r7, #12]
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2b07      	cmp	r3, #7
 8003cc8:	ddf2      	ble.n	8003cb0 <lcd_create_char+0x30>
	}
}
 8003cca:	bf00      	nop
 8003ccc:	bf00      	nop
 8003cce:	3710      	adds	r7, #16
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}

08003cd4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b082      	sub	sp, #8
 8003cd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cda:	2300      	movs	r3, #0
 8003cdc:	607b      	str	r3, [r7, #4]
 8003cde:	4b12      	ldr	r3, [pc, #72]	@ (8003d28 <HAL_MspInit+0x54>)
 8003ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ce2:	4a11      	ldr	r2, [pc, #68]	@ (8003d28 <HAL_MspInit+0x54>)
 8003ce4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ce8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003cea:	4b0f      	ldr	r3, [pc, #60]	@ (8003d28 <HAL_MspInit+0x54>)
 8003cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003cf2:	607b      	str	r3, [r7, #4]
 8003cf4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	603b      	str	r3, [r7, #0]
 8003cfa:	4b0b      	ldr	r3, [pc, #44]	@ (8003d28 <HAL_MspInit+0x54>)
 8003cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cfe:	4a0a      	ldr	r2, [pc, #40]	@ (8003d28 <HAL_MspInit+0x54>)
 8003d00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d04:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d06:	4b08      	ldr	r3, [pc, #32]	@ (8003d28 <HAL_MspInit+0x54>)
 8003d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d0e:	603b      	str	r3, [r7, #0]
 8003d10:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003d12:	2200      	movs	r2, #0
 8003d14:	210f      	movs	r1, #15
 8003d16:	f06f 0001 	mvn.w	r0, #1
 8003d1a:	f001 f835 	bl	8004d88 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003d1e:	bf00      	nop
 8003d20:	3708      	adds	r7, #8
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}
 8003d26:	bf00      	nop
 8003d28:	40023800 	.word	0x40023800

08003d2c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b08a      	sub	sp, #40	@ 0x28
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d34:	f107 0314 	add.w	r3, r7, #20
 8003d38:	2200      	movs	r2, #0
 8003d3a:	601a      	str	r2, [r3, #0]
 8003d3c:	605a      	str	r2, [r3, #4]
 8003d3e:	609a      	str	r2, [r3, #8]
 8003d40:	60da      	str	r2, [r3, #12]
 8003d42:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a17      	ldr	r2, [pc, #92]	@ (8003da8 <HAL_ADC_MspInit+0x7c>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d127      	bne.n	8003d9e <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003d4e:	2300      	movs	r3, #0
 8003d50:	613b      	str	r3, [r7, #16]
 8003d52:	4b16      	ldr	r3, [pc, #88]	@ (8003dac <HAL_ADC_MspInit+0x80>)
 8003d54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d56:	4a15      	ldr	r2, [pc, #84]	@ (8003dac <HAL_ADC_MspInit+0x80>)
 8003d58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d5e:	4b13      	ldr	r3, [pc, #76]	@ (8003dac <HAL_ADC_MspInit+0x80>)
 8003d60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d66:	613b      	str	r3, [r7, #16]
 8003d68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	60fb      	str	r3, [r7, #12]
 8003d6e:	4b0f      	ldr	r3, [pc, #60]	@ (8003dac <HAL_ADC_MspInit+0x80>)
 8003d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d72:	4a0e      	ldr	r2, [pc, #56]	@ (8003dac <HAL_ADC_MspInit+0x80>)
 8003d74:	f043 0301 	orr.w	r3, r3, #1
 8003d78:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d7a:	4b0c      	ldr	r3, [pc, #48]	@ (8003dac <HAL_ADC_MspInit+0x80>)
 8003d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d7e:	f003 0301 	and.w	r3, r3, #1
 8003d82:	60fb      	str	r3, [r7, #12]
 8003d84:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003d86:	2303      	movs	r3, #3
 8003d88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d92:	f107 0314 	add.w	r3, r7, #20
 8003d96:	4619      	mov	r1, r3
 8003d98:	4805      	ldr	r0, [pc, #20]	@ (8003db0 <HAL_ADC_MspInit+0x84>)
 8003d9a:	f001 f8b1 	bl	8004f00 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003d9e:	bf00      	nop
 8003da0:	3728      	adds	r7, #40	@ 0x28
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	bf00      	nop
 8003da8:	40012000 	.word	0x40012000
 8003dac:	40023800 	.word	0x40023800
 8003db0:	40020000 	.word	0x40020000

08003db4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b08a      	sub	sp, #40	@ 0x28
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003dbc:	f107 0314 	add.w	r3, r7, #20
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	601a      	str	r2, [r3, #0]
 8003dc4:	605a      	str	r2, [r3, #4]
 8003dc6:	609a      	str	r2, [r3, #8]
 8003dc8:	60da      	str	r2, [r3, #12]
 8003dca:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a19      	ldr	r2, [pc, #100]	@ (8003e38 <HAL_I2C_MspInit+0x84>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d12c      	bne.n	8003e30 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	613b      	str	r3, [r7, #16]
 8003dda:	4b18      	ldr	r3, [pc, #96]	@ (8003e3c <HAL_I2C_MspInit+0x88>)
 8003ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dde:	4a17      	ldr	r2, [pc, #92]	@ (8003e3c <HAL_I2C_MspInit+0x88>)
 8003de0:	f043 0302 	orr.w	r3, r3, #2
 8003de4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003de6:	4b15      	ldr	r3, [pc, #84]	@ (8003e3c <HAL_I2C_MspInit+0x88>)
 8003de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dea:	f003 0302 	and.w	r3, r3, #2
 8003dee:	613b      	str	r3, [r7, #16]
 8003df0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003df2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003df6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003df8:	2312      	movs	r3, #18
 8003dfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e00:	2303      	movs	r3, #3
 8003e02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003e04:	2304      	movs	r3, #4
 8003e06:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e08:	f107 0314 	add.w	r3, r7, #20
 8003e0c:	4619      	mov	r1, r3
 8003e0e:	480c      	ldr	r0, [pc, #48]	@ (8003e40 <HAL_I2C_MspInit+0x8c>)
 8003e10:	f001 f876 	bl	8004f00 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003e14:	2300      	movs	r3, #0
 8003e16:	60fb      	str	r3, [r7, #12]
 8003e18:	4b08      	ldr	r3, [pc, #32]	@ (8003e3c <HAL_I2C_MspInit+0x88>)
 8003e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e1c:	4a07      	ldr	r2, [pc, #28]	@ (8003e3c <HAL_I2C_MspInit+0x88>)
 8003e1e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003e22:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e24:	4b05      	ldr	r3, [pc, #20]	@ (8003e3c <HAL_I2C_MspInit+0x88>)
 8003e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e28:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e2c:	60fb      	str	r3, [r7, #12]
 8003e2e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003e30:	bf00      	nop
 8003e32:	3728      	adds	r7, #40	@ 0x28
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}
 8003e38:	40005400 	.word	0x40005400
 8003e3c:	40023800 	.word	0x40023800
 8003e40:	40020400 	.word	0x40020400

08003e44 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b085      	sub	sp, #20
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e54:	d10d      	bne.n	8003e72 <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003e56:	2300      	movs	r3, #0
 8003e58:	60fb      	str	r3, [r7, #12]
 8003e5a:	4b09      	ldr	r3, [pc, #36]	@ (8003e80 <HAL_TIM_PWM_MspInit+0x3c>)
 8003e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e5e:	4a08      	ldr	r2, [pc, #32]	@ (8003e80 <HAL_TIM_PWM_MspInit+0x3c>)
 8003e60:	f043 0301 	orr.w	r3, r3, #1
 8003e64:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e66:	4b06      	ldr	r3, [pc, #24]	@ (8003e80 <HAL_TIM_PWM_MspInit+0x3c>)
 8003e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e6a:	f003 0301 	and.w	r3, r3, #1
 8003e6e:	60fb      	str	r3, [r7, #12]
 8003e70:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8003e72:	bf00      	nop
 8003e74:	3714      	adds	r7, #20
 8003e76:	46bd      	mov	sp, r7
 8003e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7c:	4770      	bx	lr
 8003e7e:	bf00      	nop
 8003e80:	40023800 	.word	0x40023800

08003e84 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b088      	sub	sp, #32
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e8c:	f107 030c 	add.w	r3, r7, #12
 8003e90:	2200      	movs	r2, #0
 8003e92:	601a      	str	r2, [r3, #0]
 8003e94:	605a      	str	r2, [r3, #4]
 8003e96:	609a      	str	r2, [r3, #8]
 8003e98:	60da      	str	r2, [r3, #12]
 8003e9a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ea4:	d11e      	bne.n	8003ee4 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	60bb      	str	r3, [r7, #8]
 8003eaa:	4b10      	ldr	r3, [pc, #64]	@ (8003eec <HAL_TIM_MspPostInit+0x68>)
 8003eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eae:	4a0f      	ldr	r2, [pc, #60]	@ (8003eec <HAL_TIM_MspPostInit+0x68>)
 8003eb0:	f043 0301 	orr.w	r3, r3, #1
 8003eb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8003eec <HAL_TIM_MspPostInit+0x68>)
 8003eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eba:	f003 0301 	and.w	r3, r3, #1
 8003ebe:	60bb      	str	r3, [r7, #8]
 8003ec0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003ec2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ec6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ec8:	2302      	movs	r3, #2
 8003eca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ed8:	f107 030c 	add.w	r3, r7, #12
 8003edc:	4619      	mov	r1, r3
 8003ede:	4804      	ldr	r0, [pc, #16]	@ (8003ef0 <HAL_TIM_MspPostInit+0x6c>)
 8003ee0:	f001 f80e 	bl	8004f00 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003ee4:	bf00      	nop
 8003ee6:	3720      	adds	r7, #32
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}
 8003eec:	40023800 	.word	0x40023800
 8003ef0:	40020000 	.word	0x40020000

08003ef4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b08c      	sub	sp, #48	@ 0x30
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003efc:	f107 031c 	add.w	r3, r7, #28
 8003f00:	2200      	movs	r2, #0
 8003f02:	601a      	str	r2, [r3, #0]
 8003f04:	605a      	str	r2, [r3, #4]
 8003f06:	609a      	str	r2, [r3, #8]
 8003f08:	60da      	str	r2, [r3, #12]
 8003f0a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a3a      	ldr	r2, [pc, #232]	@ (8003ffc <HAL_UART_MspInit+0x108>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d135      	bne.n	8003f82 <HAL_UART_MspInit+0x8e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003f16:	2300      	movs	r3, #0
 8003f18:	61bb      	str	r3, [r7, #24]
 8003f1a:	4b39      	ldr	r3, [pc, #228]	@ (8004000 <HAL_UART_MspInit+0x10c>)
 8003f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f1e:	4a38      	ldr	r2, [pc, #224]	@ (8004000 <HAL_UART_MspInit+0x10c>)
 8003f20:	f043 0310 	orr.w	r3, r3, #16
 8003f24:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f26:	4b36      	ldr	r3, [pc, #216]	@ (8004000 <HAL_UART_MspInit+0x10c>)
 8003f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f2a:	f003 0310 	and.w	r3, r3, #16
 8003f2e:	61bb      	str	r3, [r7, #24]
 8003f30:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f32:	2300      	movs	r3, #0
 8003f34:	617b      	str	r3, [r7, #20]
 8003f36:	4b32      	ldr	r3, [pc, #200]	@ (8004000 <HAL_UART_MspInit+0x10c>)
 8003f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f3a:	4a31      	ldr	r2, [pc, #196]	@ (8004000 <HAL_UART_MspInit+0x10c>)
 8003f3c:	f043 0301 	orr.w	r3, r3, #1
 8003f40:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f42:	4b2f      	ldr	r3, [pc, #188]	@ (8004000 <HAL_UART_MspInit+0x10c>)
 8003f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f46:	f003 0301 	and.w	r3, r3, #1
 8003f4a:	617b      	str	r3, [r7, #20]
 8003f4c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003f4e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003f52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f54:	2302      	movs	r3, #2
 8003f56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f5c:	2303      	movs	r3, #3
 8003f5e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003f60:	2307      	movs	r3, #7
 8003f62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f64:	f107 031c 	add.w	r3, r7, #28
 8003f68:	4619      	mov	r1, r3
 8003f6a:	4826      	ldr	r0, [pc, #152]	@ (8004004 <HAL_UART_MspInit+0x110>)
 8003f6c:	f000 ffc8 	bl	8004f00 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8003f70:	2200      	movs	r2, #0
 8003f72:	2105      	movs	r1, #5
 8003f74:	2025      	movs	r0, #37	@ 0x25
 8003f76:	f000 ff07 	bl	8004d88 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003f7a:	2025      	movs	r0, #37	@ 0x25
 8003f7c:	f000 ff20 	bl	8004dc0 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8003f80:	e038      	b.n	8003ff4 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a20      	ldr	r2, [pc, #128]	@ (8004008 <HAL_UART_MspInit+0x114>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d133      	bne.n	8003ff4 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	613b      	str	r3, [r7, #16]
 8003f90:	4b1b      	ldr	r3, [pc, #108]	@ (8004000 <HAL_UART_MspInit+0x10c>)
 8003f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f94:	4a1a      	ldr	r2, [pc, #104]	@ (8004000 <HAL_UART_MspInit+0x10c>)
 8003f96:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f9a:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f9c:	4b18      	ldr	r3, [pc, #96]	@ (8004000 <HAL_UART_MspInit+0x10c>)
 8003f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fa4:	613b      	str	r3, [r7, #16]
 8003fa6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fa8:	2300      	movs	r3, #0
 8003faa:	60fb      	str	r3, [r7, #12]
 8003fac:	4b14      	ldr	r3, [pc, #80]	@ (8004000 <HAL_UART_MspInit+0x10c>)
 8003fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fb0:	4a13      	ldr	r2, [pc, #76]	@ (8004000 <HAL_UART_MspInit+0x10c>)
 8003fb2:	f043 0301 	orr.w	r3, r3, #1
 8003fb6:	6313      	str	r3, [r2, #48]	@ 0x30
 8003fb8:	4b11      	ldr	r3, [pc, #68]	@ (8004000 <HAL_UART_MspInit+0x10c>)
 8003fba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fbc:	f003 0301 	and.w	r3, r3, #1
 8003fc0:	60fb      	str	r3, [r7, #12]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003fc4:	230c      	movs	r3, #12
 8003fc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fc8:	2302      	movs	r3, #2
 8003fca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fd0:	2303      	movs	r3, #3
 8003fd2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003fd4:	2307      	movs	r3, #7
 8003fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fd8:	f107 031c 	add.w	r3, r7, #28
 8003fdc:	4619      	mov	r1, r3
 8003fde:	4809      	ldr	r0, [pc, #36]	@ (8004004 <HAL_UART_MspInit+0x110>)
 8003fe0:	f000 ff8e 	bl	8004f00 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	2105      	movs	r1, #5
 8003fe8:	2026      	movs	r0, #38	@ 0x26
 8003fea:	f000 fecd 	bl	8004d88 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003fee:	2026      	movs	r0, #38	@ 0x26
 8003ff0:	f000 fee6 	bl	8004dc0 <HAL_NVIC_EnableIRQ>
}
 8003ff4:	bf00      	nop
 8003ff6:	3730      	adds	r7, #48	@ 0x30
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	40011000 	.word	0x40011000
 8004000:	40023800 	.word	0x40023800
 8004004:	40020000 	.word	0x40020000
 8004008:	40004400 	.word	0x40004400

0800400c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b08c      	sub	sp, #48	@ 0x30
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8004014:	2300      	movs	r3, #0
 8004016:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8004018:	2300      	movs	r3, #0
 800401a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800401c:	2300      	movs	r3, #0
 800401e:	60bb      	str	r3, [r7, #8]
 8004020:	4b2e      	ldr	r3, [pc, #184]	@ (80040dc <HAL_InitTick+0xd0>)
 8004022:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004024:	4a2d      	ldr	r2, [pc, #180]	@ (80040dc <HAL_InitTick+0xd0>)
 8004026:	f043 0301 	orr.w	r3, r3, #1
 800402a:	6453      	str	r3, [r2, #68]	@ 0x44
 800402c:	4b2b      	ldr	r3, [pc, #172]	@ (80040dc <HAL_InitTick+0xd0>)
 800402e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004030:	f003 0301 	and.w	r3, r3, #1
 8004034:	60bb      	str	r3, [r7, #8]
 8004036:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004038:	f107 020c 	add.w	r2, r7, #12
 800403c:	f107 0310 	add.w	r3, r7, #16
 8004040:	4611      	mov	r1, r2
 8004042:	4618      	mov	r0, r3
 8004044:	f002 fa48 	bl	80064d8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8004048:	f002 fa32 	bl	80064b0 <HAL_RCC_GetPCLK2Freq>
 800404c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800404e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004050:	4a23      	ldr	r2, [pc, #140]	@ (80040e0 <HAL_InitTick+0xd4>)
 8004052:	fba2 2303 	umull	r2, r3, r2, r3
 8004056:	0c9b      	lsrs	r3, r3, #18
 8004058:	3b01      	subs	r3, #1
 800405a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800405c:	4b21      	ldr	r3, [pc, #132]	@ (80040e4 <HAL_InitTick+0xd8>)
 800405e:	4a22      	ldr	r2, [pc, #136]	@ (80040e8 <HAL_InitTick+0xdc>)
 8004060:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8004062:	4b20      	ldr	r3, [pc, #128]	@ (80040e4 <HAL_InitTick+0xd8>)
 8004064:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004068:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800406a:	4a1e      	ldr	r2, [pc, #120]	@ (80040e4 <HAL_InitTick+0xd8>)
 800406c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800406e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8004070:	4b1c      	ldr	r3, [pc, #112]	@ (80040e4 <HAL_InitTick+0xd8>)
 8004072:	2200      	movs	r2, #0
 8004074:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004076:	4b1b      	ldr	r3, [pc, #108]	@ (80040e4 <HAL_InitTick+0xd8>)
 8004078:	2200      	movs	r2, #0
 800407a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800407c:	4b19      	ldr	r3, [pc, #100]	@ (80040e4 <HAL_InitTick+0xd8>)
 800407e:	2200      	movs	r2, #0
 8004080:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8004082:	4818      	ldr	r0, [pc, #96]	@ (80040e4 <HAL_InitTick+0xd8>)
 8004084:	f002 fa5a 	bl	800653c <HAL_TIM_Base_Init>
 8004088:	4603      	mov	r3, r0
 800408a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800408e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004092:	2b00      	cmp	r3, #0
 8004094:	d11b      	bne.n	80040ce <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8004096:	4813      	ldr	r0, [pc, #76]	@ (80040e4 <HAL_InitTick+0xd8>)
 8004098:	f002 faaa 	bl	80065f0 <HAL_TIM_Base_Start_IT>
 800409c:	4603      	mov	r3, r0
 800409e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80040a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d111      	bne.n	80040ce <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80040aa:	2019      	movs	r0, #25
 80040ac:	f000 fe88 	bl	8004dc0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2b0f      	cmp	r3, #15
 80040b4:	d808      	bhi.n	80040c8 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80040b6:	2200      	movs	r2, #0
 80040b8:	6879      	ldr	r1, [r7, #4]
 80040ba:	2019      	movs	r0, #25
 80040bc:	f000 fe64 	bl	8004d88 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80040c0:	4a0a      	ldr	r2, [pc, #40]	@ (80040ec <HAL_InitTick+0xe0>)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6013      	str	r3, [r2, #0]
 80040c6:	e002      	b.n	80040ce <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80040ce:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	3730      	adds	r7, #48	@ 0x30
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd80      	pop	{r7, pc}
 80040da:	bf00      	nop
 80040dc:	40023800 	.word	0x40023800
 80040e0:	431bde83 	.word	0x431bde83
 80040e4:	20000718 	.word	0x20000718
 80040e8:	40010000 	.word	0x40010000
 80040ec:	200002a0 	.word	0x200002a0

080040f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80040f0:	b480      	push	{r7}
 80040f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80040f4:	bf00      	nop
 80040f6:	e7fd      	b.n	80040f4 <NMI_Handler+0x4>

080040f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80040f8:	b480      	push	{r7}
 80040fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80040fc:	bf00      	nop
 80040fe:	e7fd      	b.n	80040fc <HardFault_Handler+0x4>

08004100 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004100:	b480      	push	{r7}
 8004102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004104:	bf00      	nop
 8004106:	e7fd      	b.n	8004104 <MemManage_Handler+0x4>

08004108 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004108:	b480      	push	{r7}
 800410a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800410c:	bf00      	nop
 800410e:	e7fd      	b.n	800410c <BusFault_Handler+0x4>

08004110 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004110:	b480      	push	{r7}
 8004112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004114:	bf00      	nop
 8004116:	e7fd      	b.n	8004114 <UsageFault_Handler+0x4>

08004118 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004118:	b480      	push	{r7}
 800411a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800411c:	bf00      	nop
 800411e:	46bd      	mov	sp, r7
 8004120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004124:	4770      	bx	lr
	...

08004128 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800412c:	4802      	ldr	r0, [pc, #8]	@ (8004138 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800412e:	f002 fc25 	bl	800697c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8004132:	bf00      	nop
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop
 8004138:	20000718 	.word	0x20000718

0800413c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004140:	4802      	ldr	r0, [pc, #8]	@ (800414c <USART1_IRQHandler+0x10>)
 8004142:	f003 f9af 	bl	80074a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004146:	bf00      	nop
 8004148:	bd80      	pop	{r7, pc}
 800414a:	bf00      	nop
 800414c:	200004dc 	.word	0x200004dc

08004150 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004154:	4802      	ldr	r0, [pc, #8]	@ (8004160 <USART2_IRQHandler+0x10>)
 8004156:	f003 f9a5 	bl	80074a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800415a:	bf00      	nop
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	20000524 	.word	0x20000524

08004164 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004164:	b480      	push	{r7}
 8004166:	af00      	add	r7, sp, #0
  return 1;
 8004168:	2301      	movs	r3, #1
}
 800416a:	4618      	mov	r0, r3
 800416c:	46bd      	mov	sp, r7
 800416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004172:	4770      	bx	lr

08004174 <_kill>:

int _kill(int pid, int sig)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b082      	sub	sp, #8
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
 800417c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800417e:	f007 f9bb 	bl	800b4f8 <__errno>
 8004182:	4603      	mov	r3, r0
 8004184:	2216      	movs	r2, #22
 8004186:	601a      	str	r2, [r3, #0]
  return -1;
 8004188:	f04f 33ff 	mov.w	r3, #4294967295
}
 800418c:	4618      	mov	r0, r3
 800418e:	3708      	adds	r7, #8
 8004190:	46bd      	mov	sp, r7
 8004192:	bd80      	pop	{r7, pc}

08004194 <_exit>:

void _exit (int status)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b082      	sub	sp, #8
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800419c:	f04f 31ff 	mov.w	r1, #4294967295
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	f7ff ffe7 	bl	8004174 <_kill>
  while (1) {}    /* Make sure we hang here */
 80041a6:	bf00      	nop
 80041a8:	e7fd      	b.n	80041a6 <_exit+0x12>

080041aa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80041aa:	b580      	push	{r7, lr}
 80041ac:	b086      	sub	sp, #24
 80041ae:	af00      	add	r7, sp, #0
 80041b0:	60f8      	str	r0, [r7, #12]
 80041b2:	60b9      	str	r1, [r7, #8]
 80041b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041b6:	2300      	movs	r3, #0
 80041b8:	617b      	str	r3, [r7, #20]
 80041ba:	e00a      	b.n	80041d2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80041bc:	f3af 8000 	nop.w
 80041c0:	4601      	mov	r1, r0
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	1c5a      	adds	r2, r3, #1
 80041c6:	60ba      	str	r2, [r7, #8]
 80041c8:	b2ca      	uxtb	r2, r1
 80041ca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	3301      	adds	r3, #1
 80041d0:	617b      	str	r3, [r7, #20]
 80041d2:	697a      	ldr	r2, [r7, #20]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	429a      	cmp	r2, r3
 80041d8:	dbf0      	blt.n	80041bc <_read+0x12>
  }

  return len;
 80041da:	687b      	ldr	r3, [r7, #4]
}
 80041dc:	4618      	mov	r0, r3
 80041de:	3718      	adds	r7, #24
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}

080041e4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b086      	sub	sp, #24
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	60f8      	str	r0, [r7, #12]
 80041ec:	60b9      	str	r1, [r7, #8]
 80041ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041f0:	2300      	movs	r3, #0
 80041f2:	617b      	str	r3, [r7, #20]
 80041f4:	e009      	b.n	800420a <_write+0x26>
  {
    __io_putchar(*ptr++);
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	1c5a      	adds	r2, r3, #1
 80041fa:	60ba      	str	r2, [r7, #8]
 80041fc:	781b      	ldrb	r3, [r3, #0]
 80041fe:	4618      	mov	r0, r3
 8004200:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	3301      	adds	r3, #1
 8004208:	617b      	str	r3, [r7, #20]
 800420a:	697a      	ldr	r2, [r7, #20]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	429a      	cmp	r2, r3
 8004210:	dbf1      	blt.n	80041f6 <_write+0x12>
  }
  return len;
 8004212:	687b      	ldr	r3, [r7, #4]
}
 8004214:	4618      	mov	r0, r3
 8004216:	3718      	adds	r7, #24
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}

0800421c <_close>:

int _close(int file)
{
 800421c:	b480      	push	{r7}
 800421e:	b083      	sub	sp, #12
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004224:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004228:	4618      	mov	r0, r3
 800422a:	370c      	adds	r7, #12
 800422c:	46bd      	mov	sp, r7
 800422e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004232:	4770      	bx	lr

08004234 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004244:	605a      	str	r2, [r3, #4]
  return 0;
 8004246:	2300      	movs	r3, #0
}
 8004248:	4618      	mov	r0, r3
 800424a:	370c      	adds	r7, #12
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr

08004254 <_isatty>:

int _isatty(int file)
{
 8004254:	b480      	push	{r7}
 8004256:	b083      	sub	sp, #12
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800425c:	2301      	movs	r3, #1
}
 800425e:	4618      	mov	r0, r3
 8004260:	370c      	adds	r7, #12
 8004262:	46bd      	mov	sp, r7
 8004264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004268:	4770      	bx	lr

0800426a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800426a:	b480      	push	{r7}
 800426c:	b085      	sub	sp, #20
 800426e:	af00      	add	r7, sp, #0
 8004270:	60f8      	str	r0, [r7, #12]
 8004272:	60b9      	str	r1, [r7, #8]
 8004274:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004276:	2300      	movs	r3, #0
}
 8004278:	4618      	mov	r0, r3
 800427a:	3714      	adds	r7, #20
 800427c:	46bd      	mov	sp, r7
 800427e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004282:	4770      	bx	lr

08004284 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b086      	sub	sp, #24
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800428c:	4a14      	ldr	r2, [pc, #80]	@ (80042e0 <_sbrk+0x5c>)
 800428e:	4b15      	ldr	r3, [pc, #84]	@ (80042e4 <_sbrk+0x60>)
 8004290:	1ad3      	subs	r3, r2, r3
 8004292:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004298:	4b13      	ldr	r3, [pc, #76]	@ (80042e8 <_sbrk+0x64>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d102      	bne.n	80042a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80042a0:	4b11      	ldr	r3, [pc, #68]	@ (80042e8 <_sbrk+0x64>)
 80042a2:	4a12      	ldr	r2, [pc, #72]	@ (80042ec <_sbrk+0x68>)
 80042a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80042a6:	4b10      	ldr	r3, [pc, #64]	@ (80042e8 <_sbrk+0x64>)
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	4413      	add	r3, r2
 80042ae:	693a      	ldr	r2, [r7, #16]
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d207      	bcs.n	80042c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80042b4:	f007 f920 	bl	800b4f8 <__errno>
 80042b8:	4603      	mov	r3, r0
 80042ba:	220c      	movs	r2, #12
 80042bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80042be:	f04f 33ff 	mov.w	r3, #4294967295
 80042c2:	e009      	b.n	80042d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80042c4:	4b08      	ldr	r3, [pc, #32]	@ (80042e8 <_sbrk+0x64>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80042ca:	4b07      	ldr	r3, [pc, #28]	@ (80042e8 <_sbrk+0x64>)
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	4413      	add	r3, r2
 80042d2:	4a05      	ldr	r2, [pc, #20]	@ (80042e8 <_sbrk+0x64>)
 80042d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80042d6:	68fb      	ldr	r3, [r7, #12]
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3718      	adds	r7, #24
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}
 80042e0:	20020000 	.word	0x20020000
 80042e4:	00000400 	.word	0x00000400
 80042e8:	20000760 	.word	0x20000760
 80042ec:	200052a0 	.word	0x200052a0

080042f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80042f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004328 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80042f4:	f000 f826 	bl	8004344 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80042f8:	480c      	ldr	r0, [pc, #48]	@ (800432c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80042fa:	490d      	ldr	r1, [pc, #52]	@ (8004330 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80042fc:	4a0d      	ldr	r2, [pc, #52]	@ (8004334 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80042fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004300:	e002      	b.n	8004308 <LoopCopyDataInit>

08004302 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004302:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004304:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004306:	3304      	adds	r3, #4

08004308 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004308:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800430a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800430c:	d3f9      	bcc.n	8004302 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800430e:	4a0a      	ldr	r2, [pc, #40]	@ (8004338 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004310:	4c0a      	ldr	r4, [pc, #40]	@ (800433c <LoopFillZerobss+0x22>)
  movs r3, #0
 8004312:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004314:	e001      	b.n	800431a <LoopFillZerobss>

08004316 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004316:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004318:	3204      	adds	r2, #4

0800431a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800431a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800431c:	d3fb      	bcc.n	8004316 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800431e:	f007 f8f1 	bl	800b504 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004322:	f7fc fb9d 	bl	8000a60 <main>
  bx  lr    
 8004326:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004328:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800432c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004330:	20000308 	.word	0x20000308
  ldr r2, =_sidata
 8004334:	0800c82c 	.word	0x0800c82c
  ldr r2, =_sbss
 8004338:	20000308 	.word	0x20000308
  ldr r4, =_ebss
 800433c:	2000529c 	.word	0x2000529c

08004340 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004340:	e7fe      	b.n	8004340 <ADC_IRQHandler>
	...

08004344 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004344:	b480      	push	{r7}
 8004346:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004348:	4b06      	ldr	r3, [pc, #24]	@ (8004364 <SystemInit+0x20>)
 800434a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800434e:	4a05      	ldr	r2, [pc, #20]	@ (8004364 <SystemInit+0x20>)
 8004350:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004354:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004358:	bf00      	nop
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr
 8004362:	bf00      	nop
 8004364:	e000ed00 	.word	0xe000ed00

08004368 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800436c:	4b0e      	ldr	r3, [pc, #56]	@ (80043a8 <HAL_Init+0x40>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4a0d      	ldr	r2, [pc, #52]	@ (80043a8 <HAL_Init+0x40>)
 8004372:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004376:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004378:	4b0b      	ldr	r3, [pc, #44]	@ (80043a8 <HAL_Init+0x40>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a0a      	ldr	r2, [pc, #40]	@ (80043a8 <HAL_Init+0x40>)
 800437e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004382:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004384:	4b08      	ldr	r3, [pc, #32]	@ (80043a8 <HAL_Init+0x40>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a07      	ldr	r2, [pc, #28]	@ (80043a8 <HAL_Init+0x40>)
 800438a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800438e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004390:	2003      	movs	r0, #3
 8004392:	f000 fcee 	bl	8004d72 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004396:	200f      	movs	r0, #15
 8004398:	f7ff fe38 	bl	800400c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800439c:	f7ff fc9a 	bl	8003cd4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80043a0:	2300      	movs	r3, #0
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	bd80      	pop	{r7, pc}
 80043a6:	bf00      	nop
 80043a8:	40023c00 	.word	0x40023c00

080043ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80043ac:	b480      	push	{r7}
 80043ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80043b0:	4b06      	ldr	r3, [pc, #24]	@ (80043cc <HAL_IncTick+0x20>)
 80043b2:	781b      	ldrb	r3, [r3, #0]
 80043b4:	461a      	mov	r2, r3
 80043b6:	4b06      	ldr	r3, [pc, #24]	@ (80043d0 <HAL_IncTick+0x24>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4413      	add	r3, r2
 80043bc:	4a04      	ldr	r2, [pc, #16]	@ (80043d0 <HAL_IncTick+0x24>)
 80043be:	6013      	str	r3, [r2, #0]
}
 80043c0:	bf00      	nop
 80043c2:	46bd      	mov	sp, r7
 80043c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c8:	4770      	bx	lr
 80043ca:	bf00      	nop
 80043cc:	200002a4 	.word	0x200002a4
 80043d0:	20000764 	.word	0x20000764

080043d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80043d4:	b480      	push	{r7}
 80043d6:	af00      	add	r7, sp, #0
  return uwTick;
 80043d8:	4b03      	ldr	r3, [pc, #12]	@ (80043e8 <HAL_GetTick+0x14>)
 80043da:	681b      	ldr	r3, [r3, #0]
}
 80043dc:	4618      	mov	r0, r3
 80043de:	46bd      	mov	sp, r7
 80043e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e4:	4770      	bx	lr
 80043e6:	bf00      	nop
 80043e8:	20000764 	.word	0x20000764

080043ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b084      	sub	sp, #16
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80043f4:	f7ff ffee 	bl	80043d4 <HAL_GetTick>
 80043f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004404:	d005      	beq.n	8004412 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004406:	4b0a      	ldr	r3, [pc, #40]	@ (8004430 <HAL_Delay+0x44>)
 8004408:	781b      	ldrb	r3, [r3, #0]
 800440a:	461a      	mov	r2, r3
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	4413      	add	r3, r2
 8004410:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004412:	bf00      	nop
 8004414:	f7ff ffde 	bl	80043d4 <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	68fa      	ldr	r2, [r7, #12]
 8004420:	429a      	cmp	r2, r3
 8004422:	d8f7      	bhi.n	8004414 <HAL_Delay+0x28>
  {
  }
}
 8004424:	bf00      	nop
 8004426:	bf00      	nop
 8004428:	3710      	adds	r7, #16
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
 800442e:	bf00      	nop
 8004430:	200002a4 	.word	0x200002a4

08004434 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b084      	sub	sp, #16
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800443c:	2300      	movs	r3, #0
 800443e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d101      	bne.n	800444a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	e033      	b.n	80044b2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800444e:	2b00      	cmp	r3, #0
 8004450:	d109      	bne.n	8004466 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f7ff fc6a 	bl	8003d2c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800446a:	f003 0310 	and.w	r3, r3, #16
 800446e:	2b00      	cmp	r3, #0
 8004470:	d118      	bne.n	80044a4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004476:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800447a:	f023 0302 	bic.w	r3, r3, #2
 800447e:	f043 0202 	orr.w	r2, r3, #2
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8004486:	6878      	ldr	r0, [r7, #4]
 8004488:	f000 faca 	bl	8004a20 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2200      	movs	r2, #0
 8004490:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004496:	f023 0303 	bic.w	r3, r3, #3
 800449a:	f043 0201 	orr.w	r2, r3, #1
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	641a      	str	r2, [r3, #64]	@ 0x40
 80044a2:	e001      	b.n	80044a8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2200      	movs	r2, #0
 80044ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80044b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	3710      	adds	r7, #16
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}
	...

080044bc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80044bc:	b480      	push	{r7}
 80044be:	b085      	sub	sp, #20
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80044c4:	2300      	movs	r3, #0
 80044c6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044ce:	2b01      	cmp	r3, #1
 80044d0:	d101      	bne.n	80044d6 <HAL_ADC_Start+0x1a>
 80044d2:	2302      	movs	r3, #2
 80044d4:	e097      	b.n	8004606 <HAL_ADC_Start+0x14a>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2201      	movs	r2, #1
 80044da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	f003 0301 	and.w	r3, r3, #1
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d018      	beq.n	800451e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	689a      	ldr	r2, [r3, #8]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f042 0201 	orr.w	r2, r2, #1
 80044fa:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80044fc:	4b45      	ldr	r3, [pc, #276]	@ (8004614 <HAL_ADC_Start+0x158>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a45      	ldr	r2, [pc, #276]	@ (8004618 <HAL_ADC_Start+0x15c>)
 8004502:	fba2 2303 	umull	r2, r3, r2, r3
 8004506:	0c9a      	lsrs	r2, r3, #18
 8004508:	4613      	mov	r3, r2
 800450a:	005b      	lsls	r3, r3, #1
 800450c:	4413      	add	r3, r2
 800450e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8004510:	e002      	b.n	8004518 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	3b01      	subs	r3, #1
 8004516:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d1f9      	bne.n	8004512 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	f003 0301 	and.w	r3, r3, #1
 8004528:	2b01      	cmp	r3, #1
 800452a:	d15f      	bne.n	80045ec <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004530:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004534:	f023 0301 	bic.w	r3, r3, #1
 8004538:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800454a:	2b00      	cmp	r3, #0
 800454c:	d007      	beq.n	800455e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004552:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004556:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004562:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004566:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800456a:	d106      	bne.n	800457a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004570:	f023 0206 	bic.w	r2, r3, #6
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	645a      	str	r2, [r3, #68]	@ 0x44
 8004578:	e002      	b.n	8004580 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2200      	movs	r2, #0
 800457e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2200      	movs	r2, #0
 8004584:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004588:	4b24      	ldr	r3, [pc, #144]	@ (800461c <HAL_ADC_Start+0x160>)
 800458a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8004594:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	f003 031f 	and.w	r3, r3, #31
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d10f      	bne.n	80045c2 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d129      	bne.n	8004604 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	689a      	ldr	r2, [r3, #8]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80045be:	609a      	str	r2, [r3, #8]
 80045c0:	e020      	b.n	8004604 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4a16      	ldr	r2, [pc, #88]	@ (8004620 <HAL_ADC_Start+0x164>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d11b      	bne.n	8004604 <HAL_ADC_Start+0x148>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d114      	bne.n	8004604 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	689a      	ldr	r2, [r3, #8]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80045e8:	609a      	str	r2, [r3, #8]
 80045ea:	e00b      	b.n	8004604 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f0:	f043 0210 	orr.w	r2, r3, #16
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045fc:	f043 0201 	orr.w	r2, r3, #1
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8004604:	2300      	movs	r3, #0
}
 8004606:	4618      	mov	r0, r3
 8004608:	3714      	adds	r7, #20
 800460a:	46bd      	mov	sp, r7
 800460c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004610:	4770      	bx	lr
 8004612:	bf00      	nop
 8004614:	2000029c 	.word	0x2000029c
 8004618:	431bde83 	.word	0x431bde83
 800461c:	40012300 	.word	0x40012300
 8004620:	40012000 	.word	0x40012000

08004624 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8004624:	b480      	push	{r7}
 8004626:	b083      	sub	sp, #12
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004632:	2b01      	cmp	r3, #1
 8004634:	d101      	bne.n	800463a <HAL_ADC_Stop+0x16>
 8004636:	2302      	movs	r3, #2
 8004638:	e021      	b.n	800467e <HAL_ADC_Stop+0x5a>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2201      	movs	r2, #1
 800463e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	689a      	ldr	r2, [r3, #8]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f022 0201 	bic.w	r2, r2, #1
 8004650:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	f003 0301 	and.w	r3, r3, #1
 800465c:	2b00      	cmp	r3, #0
 800465e:	d109      	bne.n	8004674 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004664:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004668:	f023 0301 	bic.w	r3, r3, #1
 800466c:	f043 0201 	orr.w	r2, r3, #1
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2200      	movs	r2, #0
 8004678:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800467c:	2300      	movs	r3, #0
}
 800467e:	4618      	mov	r0, r3
 8004680:	370c      	adds	r7, #12
 8004682:	46bd      	mov	sp, r7
 8004684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004688:	4770      	bx	lr

0800468a <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800468a:	b580      	push	{r7, lr}
 800468c:	b084      	sub	sp, #16
 800468e:	af00      	add	r7, sp, #0
 8004690:	6078      	str	r0, [r7, #4]
 8004692:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004694:	2300      	movs	r3, #0
 8004696:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	689b      	ldr	r3, [r3, #8]
 800469e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046a6:	d113      	bne.n	80046d0 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80046b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046b6:	d10b      	bne.n	80046d0 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046bc:	f043 0220 	orr.w	r2, r3, #32
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2200      	movs	r2, #0
 80046c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	e063      	b.n	8004798 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80046d0:	f7ff fe80 	bl	80043d4 <HAL_GetTick>
 80046d4:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80046d6:	e021      	b.n	800471c <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046de:	d01d      	beq.n	800471c <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d007      	beq.n	80046f6 <HAL_ADC_PollForConversion+0x6c>
 80046e6:	f7ff fe75 	bl	80043d4 <HAL_GetTick>
 80046ea:	4602      	mov	r2, r0
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	1ad3      	subs	r3, r2, r3
 80046f0:	683a      	ldr	r2, [r7, #0]
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d212      	bcs.n	800471c <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f003 0302 	and.w	r3, r3, #2
 8004700:	2b02      	cmp	r3, #2
 8004702:	d00b      	beq.n	800471c <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004708:	f043 0204 	orr.w	r2, r3, #4
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8004718:	2303      	movs	r3, #3
 800471a:	e03d      	b.n	8004798 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f003 0302 	and.w	r3, r3, #2
 8004726:	2b02      	cmp	r3, #2
 8004728:	d1d6      	bne.n	80046d8 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f06f 0212 	mvn.w	r2, #18
 8004732:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004738:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800474a:	2b00      	cmp	r3, #0
 800474c:	d123      	bne.n	8004796 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004752:	2b00      	cmp	r3, #0
 8004754:	d11f      	bne.n	8004796 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800475c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004760:	2b00      	cmp	r3, #0
 8004762:	d006      	beq.n	8004772 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800476e:	2b00      	cmp	r3, #0
 8004770:	d111      	bne.n	8004796 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004776:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004782:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004786:	2b00      	cmp	r3, #0
 8004788:	d105      	bne.n	8004796 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800478e:	f043 0201 	orr.w	r2, r3, #1
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8004796:	2300      	movs	r3, #0
}
 8004798:	4618      	mov	r0, r3
 800479a:	3710      	adds	r7, #16
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}

080047a0 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b083      	sub	sp, #12
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80047ae:	4618      	mov	r0, r3
 80047b0:	370c      	adds	r7, #12
 80047b2:	46bd      	mov	sp, r7
 80047b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b8:	4770      	bx	lr
	...

080047bc <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80047bc:	b480      	push	{r7}
 80047be:	b085      	sub	sp, #20
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
 80047c4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80047c6:	2300      	movs	r3, #0
 80047c8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047d0:	2b01      	cmp	r3, #1
 80047d2:	d101      	bne.n	80047d8 <HAL_ADC_ConfigChannel+0x1c>
 80047d4:	2302      	movs	r3, #2
 80047d6:	e113      	b.n	8004a00 <HAL_ADC_ConfigChannel+0x244>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2201      	movs	r2, #1
 80047dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	2b09      	cmp	r3, #9
 80047e6:	d925      	bls.n	8004834 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	68d9      	ldr	r1, [r3, #12]
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	b29b      	uxth	r3, r3
 80047f4:	461a      	mov	r2, r3
 80047f6:	4613      	mov	r3, r2
 80047f8:	005b      	lsls	r3, r3, #1
 80047fa:	4413      	add	r3, r2
 80047fc:	3b1e      	subs	r3, #30
 80047fe:	2207      	movs	r2, #7
 8004800:	fa02 f303 	lsl.w	r3, r2, r3
 8004804:	43da      	mvns	r2, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	400a      	ands	r2, r1
 800480c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	68d9      	ldr	r1, [r3, #12]
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	689a      	ldr	r2, [r3, #8]
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	b29b      	uxth	r3, r3
 800481e:	4618      	mov	r0, r3
 8004820:	4603      	mov	r3, r0
 8004822:	005b      	lsls	r3, r3, #1
 8004824:	4403      	add	r3, r0
 8004826:	3b1e      	subs	r3, #30
 8004828:	409a      	lsls	r2, r3
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	430a      	orrs	r2, r1
 8004830:	60da      	str	r2, [r3, #12]
 8004832:	e022      	b.n	800487a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	6919      	ldr	r1, [r3, #16]
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	b29b      	uxth	r3, r3
 8004840:	461a      	mov	r2, r3
 8004842:	4613      	mov	r3, r2
 8004844:	005b      	lsls	r3, r3, #1
 8004846:	4413      	add	r3, r2
 8004848:	2207      	movs	r2, #7
 800484a:	fa02 f303 	lsl.w	r3, r2, r3
 800484e:	43da      	mvns	r2, r3
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	400a      	ands	r2, r1
 8004856:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	6919      	ldr	r1, [r3, #16]
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	689a      	ldr	r2, [r3, #8]
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	b29b      	uxth	r3, r3
 8004868:	4618      	mov	r0, r3
 800486a:	4603      	mov	r3, r0
 800486c:	005b      	lsls	r3, r3, #1
 800486e:	4403      	add	r3, r0
 8004870:	409a      	lsls	r2, r3
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	430a      	orrs	r2, r1
 8004878:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	2b06      	cmp	r3, #6
 8004880:	d824      	bhi.n	80048cc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	685a      	ldr	r2, [r3, #4]
 800488c:	4613      	mov	r3, r2
 800488e:	009b      	lsls	r3, r3, #2
 8004890:	4413      	add	r3, r2
 8004892:	3b05      	subs	r3, #5
 8004894:	221f      	movs	r2, #31
 8004896:	fa02 f303 	lsl.w	r3, r2, r3
 800489a:	43da      	mvns	r2, r3
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	400a      	ands	r2, r1
 80048a2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	b29b      	uxth	r3, r3
 80048b0:	4618      	mov	r0, r3
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	685a      	ldr	r2, [r3, #4]
 80048b6:	4613      	mov	r3, r2
 80048b8:	009b      	lsls	r3, r3, #2
 80048ba:	4413      	add	r3, r2
 80048bc:	3b05      	subs	r3, #5
 80048be:	fa00 f203 	lsl.w	r2, r0, r3
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	430a      	orrs	r2, r1
 80048c8:	635a      	str	r2, [r3, #52]	@ 0x34
 80048ca:	e04c      	b.n	8004966 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	2b0c      	cmp	r3, #12
 80048d2:	d824      	bhi.n	800491e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	685a      	ldr	r2, [r3, #4]
 80048de:	4613      	mov	r3, r2
 80048e0:	009b      	lsls	r3, r3, #2
 80048e2:	4413      	add	r3, r2
 80048e4:	3b23      	subs	r3, #35	@ 0x23
 80048e6:	221f      	movs	r2, #31
 80048e8:	fa02 f303 	lsl.w	r3, r2, r3
 80048ec:	43da      	mvns	r2, r3
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	400a      	ands	r2, r1
 80048f4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	b29b      	uxth	r3, r3
 8004902:	4618      	mov	r0, r3
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	685a      	ldr	r2, [r3, #4]
 8004908:	4613      	mov	r3, r2
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	4413      	add	r3, r2
 800490e:	3b23      	subs	r3, #35	@ 0x23
 8004910:	fa00 f203 	lsl.w	r2, r0, r3
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	430a      	orrs	r2, r1
 800491a:	631a      	str	r2, [r3, #48]	@ 0x30
 800491c:	e023      	b.n	8004966 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	685a      	ldr	r2, [r3, #4]
 8004928:	4613      	mov	r3, r2
 800492a:	009b      	lsls	r3, r3, #2
 800492c:	4413      	add	r3, r2
 800492e:	3b41      	subs	r3, #65	@ 0x41
 8004930:	221f      	movs	r2, #31
 8004932:	fa02 f303 	lsl.w	r3, r2, r3
 8004936:	43da      	mvns	r2, r3
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	400a      	ands	r2, r1
 800493e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	b29b      	uxth	r3, r3
 800494c:	4618      	mov	r0, r3
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	685a      	ldr	r2, [r3, #4]
 8004952:	4613      	mov	r3, r2
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	4413      	add	r3, r2
 8004958:	3b41      	subs	r3, #65	@ 0x41
 800495a:	fa00 f203 	lsl.w	r2, r0, r3
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	430a      	orrs	r2, r1
 8004964:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004966:	4b29      	ldr	r3, [pc, #164]	@ (8004a0c <HAL_ADC_ConfigChannel+0x250>)
 8004968:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4a28      	ldr	r2, [pc, #160]	@ (8004a10 <HAL_ADC_ConfigChannel+0x254>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d10f      	bne.n	8004994 <HAL_ADC_ConfigChannel+0x1d8>
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	2b12      	cmp	r3, #18
 800497a:	d10b      	bne.n	8004994 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a1d      	ldr	r2, [pc, #116]	@ (8004a10 <HAL_ADC_ConfigChannel+0x254>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d12b      	bne.n	80049f6 <HAL_ADC_ConfigChannel+0x23a>
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4a1c      	ldr	r2, [pc, #112]	@ (8004a14 <HAL_ADC_ConfigChannel+0x258>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d003      	beq.n	80049b0 <HAL_ADC_ConfigChannel+0x1f4>
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	2b11      	cmp	r3, #17
 80049ae:	d122      	bne.n	80049f6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a11      	ldr	r2, [pc, #68]	@ (8004a14 <HAL_ADC_ConfigChannel+0x258>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d111      	bne.n	80049f6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80049d2:	4b11      	ldr	r3, [pc, #68]	@ (8004a18 <HAL_ADC_ConfigChannel+0x25c>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a11      	ldr	r2, [pc, #68]	@ (8004a1c <HAL_ADC_ConfigChannel+0x260>)
 80049d8:	fba2 2303 	umull	r2, r3, r2, r3
 80049dc:	0c9a      	lsrs	r2, r3, #18
 80049de:	4613      	mov	r3, r2
 80049e0:	009b      	lsls	r3, r3, #2
 80049e2:	4413      	add	r3, r2
 80049e4:	005b      	lsls	r3, r3, #1
 80049e6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80049e8:	e002      	b.n	80049f0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	3b01      	subs	r3, #1
 80049ee:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d1f9      	bne.n	80049ea <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2200      	movs	r2, #0
 80049fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80049fe:	2300      	movs	r3, #0
}
 8004a00:	4618      	mov	r0, r3
 8004a02:	3714      	adds	r7, #20
 8004a04:	46bd      	mov	sp, r7
 8004a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0a:	4770      	bx	lr
 8004a0c:	40012300 	.word	0x40012300
 8004a10:	40012000 	.word	0x40012000
 8004a14:	10000012 	.word	0x10000012
 8004a18:	2000029c 	.word	0x2000029c
 8004a1c:	431bde83 	.word	0x431bde83

08004a20 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b085      	sub	sp, #20
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004a28:	4b79      	ldr	r3, [pc, #484]	@ (8004c10 <ADC_Init+0x1f0>)
 8004a2a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	685a      	ldr	r2, [r3, #4]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	431a      	orrs	r2, r3
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	685a      	ldr	r2, [r3, #4]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004a54:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	6859      	ldr	r1, [r3, #4]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	691b      	ldr	r3, [r3, #16]
 8004a60:	021a      	lsls	r2, r3, #8
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	430a      	orrs	r2, r1
 8004a68:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	685a      	ldr	r2, [r3, #4]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004a78:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	6859      	ldr	r1, [r3, #4]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	689a      	ldr	r2, [r3, #8]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	430a      	orrs	r2, r1
 8004a8a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	689a      	ldr	r2, [r3, #8]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a9a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	6899      	ldr	r1, [r3, #8]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	68da      	ldr	r2, [r3, #12]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	430a      	orrs	r2, r1
 8004aac:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ab2:	4a58      	ldr	r2, [pc, #352]	@ (8004c14 <ADC_Init+0x1f4>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d022      	beq.n	8004afe <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	689a      	ldr	r2, [r3, #8]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004ac6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	6899      	ldr	r1, [r3, #8]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	430a      	orrs	r2, r1
 8004ad8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	689a      	ldr	r2, [r3, #8]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004ae8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	6899      	ldr	r1, [r3, #8]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	430a      	orrs	r2, r1
 8004afa:	609a      	str	r2, [r3, #8]
 8004afc:	e00f      	b.n	8004b1e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	689a      	ldr	r2, [r3, #8]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004b0c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	689a      	ldr	r2, [r3, #8]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004b1c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	689a      	ldr	r2, [r3, #8]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f022 0202 	bic.w	r2, r2, #2
 8004b2c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	6899      	ldr	r1, [r3, #8]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	7e1b      	ldrb	r3, [r3, #24]
 8004b38:	005a      	lsls	r2, r3, #1
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	430a      	orrs	r2, r1
 8004b40:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d01b      	beq.n	8004b84 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	685a      	ldr	r2, [r3, #4]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b5a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	685a      	ldr	r2, [r3, #4]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004b6a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	6859      	ldr	r1, [r3, #4]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b76:	3b01      	subs	r3, #1
 8004b78:	035a      	lsls	r2, r3, #13
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	430a      	orrs	r2, r1
 8004b80:	605a      	str	r2, [r3, #4]
 8004b82:	e007      	b.n	8004b94 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	685a      	ldr	r2, [r3, #4]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b92:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8004ba2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	69db      	ldr	r3, [r3, #28]
 8004bae:	3b01      	subs	r3, #1
 8004bb0:	051a      	lsls	r2, r3, #20
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	430a      	orrs	r2, r1
 8004bb8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	689a      	ldr	r2, [r3, #8]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004bc8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	6899      	ldr	r1, [r3, #8]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004bd6:	025a      	lsls	r2, r3, #9
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	430a      	orrs	r2, r1
 8004bde:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	689a      	ldr	r2, [r3, #8]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	6899      	ldr	r1, [r3, #8]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	695b      	ldr	r3, [r3, #20]
 8004bfa:	029a      	lsls	r2, r3, #10
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	430a      	orrs	r2, r1
 8004c02:	609a      	str	r2, [r3, #8]
}
 8004c04:	bf00      	nop
 8004c06:	3714      	adds	r7, #20
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0e:	4770      	bx	lr
 8004c10:	40012300 	.word	0x40012300
 8004c14:	0f000001 	.word	0x0f000001

08004c18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b085      	sub	sp, #20
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	f003 0307 	and.w	r3, r3, #7
 8004c26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004c28:	4b0c      	ldr	r3, [pc, #48]	@ (8004c5c <__NVIC_SetPriorityGrouping+0x44>)
 8004c2a:	68db      	ldr	r3, [r3, #12]
 8004c2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004c2e:	68ba      	ldr	r2, [r7, #8]
 8004c30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004c34:	4013      	ands	r3, r2
 8004c36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004c40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004c44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004c4a:	4a04      	ldr	r2, [pc, #16]	@ (8004c5c <__NVIC_SetPriorityGrouping+0x44>)
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	60d3      	str	r3, [r2, #12]
}
 8004c50:	bf00      	nop
 8004c52:	3714      	adds	r7, #20
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr
 8004c5c:	e000ed00 	.word	0xe000ed00

08004c60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004c60:	b480      	push	{r7}
 8004c62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004c64:	4b04      	ldr	r3, [pc, #16]	@ (8004c78 <__NVIC_GetPriorityGrouping+0x18>)
 8004c66:	68db      	ldr	r3, [r3, #12]
 8004c68:	0a1b      	lsrs	r3, r3, #8
 8004c6a:	f003 0307 	and.w	r3, r3, #7
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	46bd      	mov	sp, r7
 8004c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c76:	4770      	bx	lr
 8004c78:	e000ed00 	.word	0xe000ed00

08004c7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b083      	sub	sp, #12
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	4603      	mov	r3, r0
 8004c84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	db0b      	blt.n	8004ca6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004c8e:	79fb      	ldrb	r3, [r7, #7]
 8004c90:	f003 021f 	and.w	r2, r3, #31
 8004c94:	4907      	ldr	r1, [pc, #28]	@ (8004cb4 <__NVIC_EnableIRQ+0x38>)
 8004c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c9a:	095b      	lsrs	r3, r3, #5
 8004c9c:	2001      	movs	r0, #1
 8004c9e:	fa00 f202 	lsl.w	r2, r0, r2
 8004ca2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004ca6:	bf00      	nop
 8004ca8:	370c      	adds	r7, #12
 8004caa:	46bd      	mov	sp, r7
 8004cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb0:	4770      	bx	lr
 8004cb2:	bf00      	nop
 8004cb4:	e000e100 	.word	0xe000e100

08004cb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b083      	sub	sp, #12
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	6039      	str	r1, [r7, #0]
 8004cc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004cc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	db0a      	blt.n	8004ce2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	b2da      	uxtb	r2, r3
 8004cd0:	490c      	ldr	r1, [pc, #48]	@ (8004d04 <__NVIC_SetPriority+0x4c>)
 8004cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cd6:	0112      	lsls	r2, r2, #4
 8004cd8:	b2d2      	uxtb	r2, r2
 8004cda:	440b      	add	r3, r1
 8004cdc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004ce0:	e00a      	b.n	8004cf8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	b2da      	uxtb	r2, r3
 8004ce6:	4908      	ldr	r1, [pc, #32]	@ (8004d08 <__NVIC_SetPriority+0x50>)
 8004ce8:	79fb      	ldrb	r3, [r7, #7]
 8004cea:	f003 030f 	and.w	r3, r3, #15
 8004cee:	3b04      	subs	r3, #4
 8004cf0:	0112      	lsls	r2, r2, #4
 8004cf2:	b2d2      	uxtb	r2, r2
 8004cf4:	440b      	add	r3, r1
 8004cf6:	761a      	strb	r2, [r3, #24]
}
 8004cf8:	bf00      	nop
 8004cfa:	370c      	adds	r7, #12
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d02:	4770      	bx	lr
 8004d04:	e000e100 	.word	0xe000e100
 8004d08:	e000ed00 	.word	0xe000ed00

08004d0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b089      	sub	sp, #36	@ 0x24
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	60f8      	str	r0, [r7, #12]
 8004d14:	60b9      	str	r1, [r7, #8]
 8004d16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	f003 0307 	and.w	r3, r3, #7
 8004d1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d20:	69fb      	ldr	r3, [r7, #28]
 8004d22:	f1c3 0307 	rsb	r3, r3, #7
 8004d26:	2b04      	cmp	r3, #4
 8004d28:	bf28      	it	cs
 8004d2a:	2304      	movcs	r3, #4
 8004d2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d2e:	69fb      	ldr	r3, [r7, #28]
 8004d30:	3304      	adds	r3, #4
 8004d32:	2b06      	cmp	r3, #6
 8004d34:	d902      	bls.n	8004d3c <NVIC_EncodePriority+0x30>
 8004d36:	69fb      	ldr	r3, [r7, #28]
 8004d38:	3b03      	subs	r3, #3
 8004d3a:	e000      	b.n	8004d3e <NVIC_EncodePriority+0x32>
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d40:	f04f 32ff 	mov.w	r2, #4294967295
 8004d44:	69bb      	ldr	r3, [r7, #24]
 8004d46:	fa02 f303 	lsl.w	r3, r2, r3
 8004d4a:	43da      	mvns	r2, r3
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	401a      	ands	r2, r3
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004d54:	f04f 31ff 	mov.w	r1, #4294967295
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8004d5e:	43d9      	mvns	r1, r3
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d64:	4313      	orrs	r3, r2
         );
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3724      	adds	r7, #36	@ 0x24
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d70:	4770      	bx	lr

08004d72 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d72:	b580      	push	{r7, lr}
 8004d74:	b082      	sub	sp, #8
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004d7a:	6878      	ldr	r0, [r7, #4]
 8004d7c:	f7ff ff4c 	bl	8004c18 <__NVIC_SetPriorityGrouping>
}
 8004d80:	bf00      	nop
 8004d82:	3708      	adds	r7, #8
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}

08004d88 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b086      	sub	sp, #24
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	4603      	mov	r3, r0
 8004d90:	60b9      	str	r1, [r7, #8]
 8004d92:	607a      	str	r2, [r7, #4]
 8004d94:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004d96:	2300      	movs	r3, #0
 8004d98:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004d9a:	f7ff ff61 	bl	8004c60 <__NVIC_GetPriorityGrouping>
 8004d9e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004da0:	687a      	ldr	r2, [r7, #4]
 8004da2:	68b9      	ldr	r1, [r7, #8]
 8004da4:	6978      	ldr	r0, [r7, #20]
 8004da6:	f7ff ffb1 	bl	8004d0c <NVIC_EncodePriority>
 8004daa:	4602      	mov	r2, r0
 8004dac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004db0:	4611      	mov	r1, r2
 8004db2:	4618      	mov	r0, r3
 8004db4:	f7ff ff80 	bl	8004cb8 <__NVIC_SetPriority>
}
 8004db8:	bf00      	nop
 8004dba:	3718      	adds	r7, #24
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}

08004dc0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b082      	sub	sp, #8
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dce:	4618      	mov	r0, r3
 8004dd0:	f7ff ff54 	bl	8004c7c <__NVIC_EnableIRQ>
}
 8004dd4:	bf00      	nop
 8004dd6:	3708      	adds	r7, #8
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}

08004ddc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b084      	sub	sp, #16
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004de8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004dea:	f7ff faf3 	bl	80043d4 <HAL_GetTick>
 8004dee:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004df6:	b2db      	uxtb	r3, r3
 8004df8:	2b02      	cmp	r3, #2
 8004dfa:	d008      	beq.n	8004e0e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2280      	movs	r2, #128	@ 0x80
 8004e00:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2200      	movs	r2, #0
 8004e06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	e052      	b.n	8004eb4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	681a      	ldr	r2, [r3, #0]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f022 0216 	bic.w	r2, r2, #22
 8004e1c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	695a      	ldr	r2, [r3, #20]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004e2c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d103      	bne.n	8004e3e <HAL_DMA_Abort+0x62>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d007      	beq.n	8004e4e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f022 0208 	bic.w	r2, r2, #8
 8004e4c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f022 0201 	bic.w	r2, r2, #1
 8004e5c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004e5e:	e013      	b.n	8004e88 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004e60:	f7ff fab8 	bl	80043d4 <HAL_GetTick>
 8004e64:	4602      	mov	r2, r0
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	1ad3      	subs	r3, r2, r3
 8004e6a:	2b05      	cmp	r3, #5
 8004e6c:	d90c      	bls.n	8004e88 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2220      	movs	r2, #32
 8004e72:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2203      	movs	r2, #3
 8004e78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004e84:	2303      	movs	r3, #3
 8004e86:	e015      	b.n	8004eb4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f003 0301 	and.w	r3, r3, #1
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d1e4      	bne.n	8004e60 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e9a:	223f      	movs	r2, #63	@ 0x3f
 8004e9c:	409a      	lsls	r2, r3
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2200      	movs	r2, #0
 8004eae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004eb2:	2300      	movs	r3, #0
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	3710      	adds	r7, #16
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd80      	pop	{r7, pc}

08004ebc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004eca:	b2db      	uxtb	r3, r3
 8004ecc:	2b02      	cmp	r3, #2
 8004ece:	d004      	beq.n	8004eda <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2280      	movs	r2, #128	@ 0x80
 8004ed4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e00c      	b.n	8004ef4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2205      	movs	r2, #5
 8004ede:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	681a      	ldr	r2, [r3, #0]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f022 0201 	bic.w	r2, r2, #1
 8004ef0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004ef2:	2300      	movs	r3, #0
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	370c      	adds	r7, #12
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efe:	4770      	bx	lr

08004f00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b089      	sub	sp, #36	@ 0x24
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
 8004f08:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004f12:	2300      	movs	r3, #0
 8004f14:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004f16:	2300      	movs	r3, #0
 8004f18:	61fb      	str	r3, [r7, #28]
 8004f1a:	e159      	b.n	80051d0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	69fb      	ldr	r3, [r7, #28]
 8004f20:	fa02 f303 	lsl.w	r3, r2, r3
 8004f24:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	697a      	ldr	r2, [r7, #20]
 8004f2c:	4013      	ands	r3, r2
 8004f2e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004f30:	693a      	ldr	r2, [r7, #16]
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	429a      	cmp	r2, r3
 8004f36:	f040 8148 	bne.w	80051ca <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	f003 0303 	and.w	r3, r3, #3
 8004f42:	2b01      	cmp	r3, #1
 8004f44:	d005      	beq.n	8004f52 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004f4e:	2b02      	cmp	r3, #2
 8004f50:	d130      	bne.n	8004fb4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	689b      	ldr	r3, [r3, #8]
 8004f56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004f58:	69fb      	ldr	r3, [r7, #28]
 8004f5a:	005b      	lsls	r3, r3, #1
 8004f5c:	2203      	movs	r2, #3
 8004f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f62:	43db      	mvns	r3, r3
 8004f64:	69ba      	ldr	r2, [r7, #24]
 8004f66:	4013      	ands	r3, r2
 8004f68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	68da      	ldr	r2, [r3, #12]
 8004f6e:	69fb      	ldr	r3, [r7, #28]
 8004f70:	005b      	lsls	r3, r3, #1
 8004f72:	fa02 f303 	lsl.w	r3, r2, r3
 8004f76:	69ba      	ldr	r2, [r7, #24]
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	69ba      	ldr	r2, [r7, #24]
 8004f80:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004f88:	2201      	movs	r2, #1
 8004f8a:	69fb      	ldr	r3, [r7, #28]
 8004f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f90:	43db      	mvns	r3, r3
 8004f92:	69ba      	ldr	r2, [r7, #24]
 8004f94:	4013      	ands	r3, r2
 8004f96:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	091b      	lsrs	r3, r3, #4
 8004f9e:	f003 0201 	and.w	r2, r3, #1
 8004fa2:	69fb      	ldr	r3, [r7, #28]
 8004fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8004fa8:	69ba      	ldr	r2, [r7, #24]
 8004faa:	4313      	orrs	r3, r2
 8004fac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	69ba      	ldr	r2, [r7, #24]
 8004fb2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	f003 0303 	and.w	r3, r3, #3
 8004fbc:	2b03      	cmp	r3, #3
 8004fbe:	d017      	beq.n	8004ff0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	68db      	ldr	r3, [r3, #12]
 8004fc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004fc6:	69fb      	ldr	r3, [r7, #28]
 8004fc8:	005b      	lsls	r3, r3, #1
 8004fca:	2203      	movs	r2, #3
 8004fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd0:	43db      	mvns	r3, r3
 8004fd2:	69ba      	ldr	r2, [r7, #24]
 8004fd4:	4013      	ands	r3, r2
 8004fd6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	689a      	ldr	r2, [r3, #8]
 8004fdc:	69fb      	ldr	r3, [r7, #28]
 8004fde:	005b      	lsls	r3, r3, #1
 8004fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe4:	69ba      	ldr	r2, [r7, #24]
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	69ba      	ldr	r2, [r7, #24]
 8004fee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	f003 0303 	and.w	r3, r3, #3
 8004ff8:	2b02      	cmp	r3, #2
 8004ffa:	d123      	bne.n	8005044 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004ffc:	69fb      	ldr	r3, [r7, #28]
 8004ffe:	08da      	lsrs	r2, r3, #3
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	3208      	adds	r2, #8
 8005004:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005008:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800500a:	69fb      	ldr	r3, [r7, #28]
 800500c:	f003 0307 	and.w	r3, r3, #7
 8005010:	009b      	lsls	r3, r3, #2
 8005012:	220f      	movs	r2, #15
 8005014:	fa02 f303 	lsl.w	r3, r2, r3
 8005018:	43db      	mvns	r3, r3
 800501a:	69ba      	ldr	r2, [r7, #24]
 800501c:	4013      	ands	r3, r2
 800501e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	691a      	ldr	r2, [r3, #16]
 8005024:	69fb      	ldr	r3, [r7, #28]
 8005026:	f003 0307 	and.w	r3, r3, #7
 800502a:	009b      	lsls	r3, r3, #2
 800502c:	fa02 f303 	lsl.w	r3, r2, r3
 8005030:	69ba      	ldr	r2, [r7, #24]
 8005032:	4313      	orrs	r3, r2
 8005034:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005036:	69fb      	ldr	r3, [r7, #28]
 8005038:	08da      	lsrs	r2, r3, #3
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	3208      	adds	r2, #8
 800503e:	69b9      	ldr	r1, [r7, #24]
 8005040:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800504a:	69fb      	ldr	r3, [r7, #28]
 800504c:	005b      	lsls	r3, r3, #1
 800504e:	2203      	movs	r2, #3
 8005050:	fa02 f303 	lsl.w	r3, r2, r3
 8005054:	43db      	mvns	r3, r3
 8005056:	69ba      	ldr	r2, [r7, #24]
 8005058:	4013      	ands	r3, r2
 800505a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	f003 0203 	and.w	r2, r3, #3
 8005064:	69fb      	ldr	r3, [r7, #28]
 8005066:	005b      	lsls	r3, r3, #1
 8005068:	fa02 f303 	lsl.w	r3, r2, r3
 800506c:	69ba      	ldr	r2, [r7, #24]
 800506e:	4313      	orrs	r3, r2
 8005070:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	69ba      	ldr	r2, [r7, #24]
 8005076:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005080:	2b00      	cmp	r3, #0
 8005082:	f000 80a2 	beq.w	80051ca <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005086:	2300      	movs	r3, #0
 8005088:	60fb      	str	r3, [r7, #12]
 800508a:	4b57      	ldr	r3, [pc, #348]	@ (80051e8 <HAL_GPIO_Init+0x2e8>)
 800508c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800508e:	4a56      	ldr	r2, [pc, #344]	@ (80051e8 <HAL_GPIO_Init+0x2e8>)
 8005090:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005094:	6453      	str	r3, [r2, #68]	@ 0x44
 8005096:	4b54      	ldr	r3, [pc, #336]	@ (80051e8 <HAL_GPIO_Init+0x2e8>)
 8005098:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800509a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800509e:	60fb      	str	r3, [r7, #12]
 80050a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80050a2:	4a52      	ldr	r2, [pc, #328]	@ (80051ec <HAL_GPIO_Init+0x2ec>)
 80050a4:	69fb      	ldr	r3, [r7, #28]
 80050a6:	089b      	lsrs	r3, r3, #2
 80050a8:	3302      	adds	r3, #2
 80050aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80050b0:	69fb      	ldr	r3, [r7, #28]
 80050b2:	f003 0303 	and.w	r3, r3, #3
 80050b6:	009b      	lsls	r3, r3, #2
 80050b8:	220f      	movs	r2, #15
 80050ba:	fa02 f303 	lsl.w	r3, r2, r3
 80050be:	43db      	mvns	r3, r3
 80050c0:	69ba      	ldr	r2, [r7, #24]
 80050c2:	4013      	ands	r3, r2
 80050c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	4a49      	ldr	r2, [pc, #292]	@ (80051f0 <HAL_GPIO_Init+0x2f0>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d019      	beq.n	8005102 <HAL_GPIO_Init+0x202>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	4a48      	ldr	r2, [pc, #288]	@ (80051f4 <HAL_GPIO_Init+0x2f4>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d013      	beq.n	80050fe <HAL_GPIO_Init+0x1fe>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	4a47      	ldr	r2, [pc, #284]	@ (80051f8 <HAL_GPIO_Init+0x2f8>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d00d      	beq.n	80050fa <HAL_GPIO_Init+0x1fa>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	4a46      	ldr	r2, [pc, #280]	@ (80051fc <HAL_GPIO_Init+0x2fc>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d007      	beq.n	80050f6 <HAL_GPIO_Init+0x1f6>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	4a45      	ldr	r2, [pc, #276]	@ (8005200 <HAL_GPIO_Init+0x300>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d101      	bne.n	80050f2 <HAL_GPIO_Init+0x1f2>
 80050ee:	2304      	movs	r3, #4
 80050f0:	e008      	b.n	8005104 <HAL_GPIO_Init+0x204>
 80050f2:	2307      	movs	r3, #7
 80050f4:	e006      	b.n	8005104 <HAL_GPIO_Init+0x204>
 80050f6:	2303      	movs	r3, #3
 80050f8:	e004      	b.n	8005104 <HAL_GPIO_Init+0x204>
 80050fa:	2302      	movs	r3, #2
 80050fc:	e002      	b.n	8005104 <HAL_GPIO_Init+0x204>
 80050fe:	2301      	movs	r3, #1
 8005100:	e000      	b.n	8005104 <HAL_GPIO_Init+0x204>
 8005102:	2300      	movs	r3, #0
 8005104:	69fa      	ldr	r2, [r7, #28]
 8005106:	f002 0203 	and.w	r2, r2, #3
 800510a:	0092      	lsls	r2, r2, #2
 800510c:	4093      	lsls	r3, r2
 800510e:	69ba      	ldr	r2, [r7, #24]
 8005110:	4313      	orrs	r3, r2
 8005112:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005114:	4935      	ldr	r1, [pc, #212]	@ (80051ec <HAL_GPIO_Init+0x2ec>)
 8005116:	69fb      	ldr	r3, [r7, #28]
 8005118:	089b      	lsrs	r3, r3, #2
 800511a:	3302      	adds	r3, #2
 800511c:	69ba      	ldr	r2, [r7, #24]
 800511e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005122:	4b38      	ldr	r3, [pc, #224]	@ (8005204 <HAL_GPIO_Init+0x304>)
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005128:	693b      	ldr	r3, [r7, #16]
 800512a:	43db      	mvns	r3, r3
 800512c:	69ba      	ldr	r2, [r7, #24]
 800512e:	4013      	ands	r3, r2
 8005130:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800513a:	2b00      	cmp	r3, #0
 800513c:	d003      	beq.n	8005146 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800513e:	69ba      	ldr	r2, [r7, #24]
 8005140:	693b      	ldr	r3, [r7, #16]
 8005142:	4313      	orrs	r3, r2
 8005144:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005146:	4a2f      	ldr	r2, [pc, #188]	@ (8005204 <HAL_GPIO_Init+0x304>)
 8005148:	69bb      	ldr	r3, [r7, #24]
 800514a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800514c:	4b2d      	ldr	r3, [pc, #180]	@ (8005204 <HAL_GPIO_Init+0x304>)
 800514e:	68db      	ldr	r3, [r3, #12]
 8005150:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	43db      	mvns	r3, r3
 8005156:	69ba      	ldr	r2, [r7, #24]
 8005158:	4013      	ands	r3, r2
 800515a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005164:	2b00      	cmp	r3, #0
 8005166:	d003      	beq.n	8005170 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005168:	69ba      	ldr	r2, [r7, #24]
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	4313      	orrs	r3, r2
 800516e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005170:	4a24      	ldr	r2, [pc, #144]	@ (8005204 <HAL_GPIO_Init+0x304>)
 8005172:	69bb      	ldr	r3, [r7, #24]
 8005174:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005176:	4b23      	ldr	r3, [pc, #140]	@ (8005204 <HAL_GPIO_Init+0x304>)
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	43db      	mvns	r3, r3
 8005180:	69ba      	ldr	r2, [r7, #24]
 8005182:	4013      	ands	r3, r2
 8005184:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800518e:	2b00      	cmp	r3, #0
 8005190:	d003      	beq.n	800519a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005192:	69ba      	ldr	r2, [r7, #24]
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	4313      	orrs	r3, r2
 8005198:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800519a:	4a1a      	ldr	r2, [pc, #104]	@ (8005204 <HAL_GPIO_Init+0x304>)
 800519c:	69bb      	ldr	r3, [r7, #24]
 800519e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80051a0:	4b18      	ldr	r3, [pc, #96]	@ (8005204 <HAL_GPIO_Init+0x304>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	43db      	mvns	r3, r3
 80051aa:	69ba      	ldr	r2, [r7, #24]
 80051ac:	4013      	ands	r3, r2
 80051ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d003      	beq.n	80051c4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80051bc:	69ba      	ldr	r2, [r7, #24]
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	4313      	orrs	r3, r2
 80051c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80051c4:	4a0f      	ldr	r2, [pc, #60]	@ (8005204 <HAL_GPIO_Init+0x304>)
 80051c6:	69bb      	ldr	r3, [r7, #24]
 80051c8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80051ca:	69fb      	ldr	r3, [r7, #28]
 80051cc:	3301      	adds	r3, #1
 80051ce:	61fb      	str	r3, [r7, #28]
 80051d0:	69fb      	ldr	r3, [r7, #28]
 80051d2:	2b0f      	cmp	r3, #15
 80051d4:	f67f aea2 	bls.w	8004f1c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80051d8:	bf00      	nop
 80051da:	bf00      	nop
 80051dc:	3724      	adds	r7, #36	@ 0x24
 80051de:	46bd      	mov	sp, r7
 80051e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e4:	4770      	bx	lr
 80051e6:	bf00      	nop
 80051e8:	40023800 	.word	0x40023800
 80051ec:	40013800 	.word	0x40013800
 80051f0:	40020000 	.word	0x40020000
 80051f4:	40020400 	.word	0x40020400
 80051f8:	40020800 	.word	0x40020800
 80051fc:	40020c00 	.word	0x40020c00
 8005200:	40021000 	.word	0x40021000
 8005204:	40013c00 	.word	0x40013c00

08005208 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005208:	b480      	push	{r7}
 800520a:	b085      	sub	sp, #20
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	460b      	mov	r3, r1
 8005212:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	691a      	ldr	r2, [r3, #16]
 8005218:	887b      	ldrh	r3, [r7, #2]
 800521a:	4013      	ands	r3, r2
 800521c:	2b00      	cmp	r3, #0
 800521e:	d002      	beq.n	8005226 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005220:	2301      	movs	r3, #1
 8005222:	73fb      	strb	r3, [r7, #15]
 8005224:	e001      	b.n	800522a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005226:	2300      	movs	r3, #0
 8005228:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800522a:	7bfb      	ldrb	r3, [r7, #15]
}
 800522c:	4618      	mov	r0, r3
 800522e:	3714      	adds	r7, #20
 8005230:	46bd      	mov	sp, r7
 8005232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005236:	4770      	bx	lr

08005238 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005238:	b480      	push	{r7}
 800523a:	b083      	sub	sp, #12
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
 8005240:	460b      	mov	r3, r1
 8005242:	807b      	strh	r3, [r7, #2]
 8005244:	4613      	mov	r3, r2
 8005246:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005248:	787b      	ldrb	r3, [r7, #1]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d003      	beq.n	8005256 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800524e:	887a      	ldrh	r2, [r7, #2]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005254:	e003      	b.n	800525e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005256:	887b      	ldrh	r3, [r7, #2]
 8005258:	041a      	lsls	r2, r3, #16
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	619a      	str	r2, [r3, #24]
}
 800525e:	bf00      	nop
 8005260:	370c      	adds	r7, #12
 8005262:	46bd      	mov	sp, r7
 8005264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005268:	4770      	bx	lr
	...

0800526c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b084      	sub	sp, #16
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d101      	bne.n	800527e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	e12b      	b.n	80054d6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005284:	b2db      	uxtb	r3, r3
 8005286:	2b00      	cmp	r3, #0
 8005288:	d106      	bne.n	8005298 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2200      	movs	r2, #0
 800528e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f7fe fd8e 	bl	8003db4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2224      	movs	r2, #36	@ 0x24
 800529c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	681a      	ldr	r2, [r3, #0]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f022 0201 	bic.w	r2, r2, #1
 80052ae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80052be:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80052ce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80052d0:	f001 f8da 	bl	8006488 <HAL_RCC_GetPCLK1Freq>
 80052d4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	4a81      	ldr	r2, [pc, #516]	@ (80054e0 <HAL_I2C_Init+0x274>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d807      	bhi.n	80052f0 <HAL_I2C_Init+0x84>
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	4a80      	ldr	r2, [pc, #512]	@ (80054e4 <HAL_I2C_Init+0x278>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	bf94      	ite	ls
 80052e8:	2301      	movls	r3, #1
 80052ea:	2300      	movhi	r3, #0
 80052ec:	b2db      	uxtb	r3, r3
 80052ee:	e006      	b.n	80052fe <HAL_I2C_Init+0x92>
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	4a7d      	ldr	r2, [pc, #500]	@ (80054e8 <HAL_I2C_Init+0x27c>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	bf94      	ite	ls
 80052f8:	2301      	movls	r3, #1
 80052fa:	2300      	movhi	r3, #0
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d001      	beq.n	8005306 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005302:	2301      	movs	r3, #1
 8005304:	e0e7      	b.n	80054d6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	4a78      	ldr	r2, [pc, #480]	@ (80054ec <HAL_I2C_Init+0x280>)
 800530a:	fba2 2303 	umull	r2, r3, r2, r3
 800530e:	0c9b      	lsrs	r3, r3, #18
 8005310:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	68ba      	ldr	r2, [r7, #8]
 8005322:	430a      	orrs	r2, r1
 8005324:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	6a1b      	ldr	r3, [r3, #32]
 800532c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	4a6a      	ldr	r2, [pc, #424]	@ (80054e0 <HAL_I2C_Init+0x274>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d802      	bhi.n	8005340 <HAL_I2C_Init+0xd4>
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	3301      	adds	r3, #1
 800533e:	e009      	b.n	8005354 <HAL_I2C_Init+0xe8>
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005346:	fb02 f303 	mul.w	r3, r2, r3
 800534a:	4a69      	ldr	r2, [pc, #420]	@ (80054f0 <HAL_I2C_Init+0x284>)
 800534c:	fba2 2303 	umull	r2, r3, r2, r3
 8005350:	099b      	lsrs	r3, r3, #6
 8005352:	3301      	adds	r3, #1
 8005354:	687a      	ldr	r2, [r7, #4]
 8005356:	6812      	ldr	r2, [r2, #0]
 8005358:	430b      	orrs	r3, r1
 800535a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	69db      	ldr	r3, [r3, #28]
 8005362:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005366:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	495c      	ldr	r1, [pc, #368]	@ (80054e0 <HAL_I2C_Init+0x274>)
 8005370:	428b      	cmp	r3, r1
 8005372:	d819      	bhi.n	80053a8 <HAL_I2C_Init+0x13c>
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	1e59      	subs	r1, r3, #1
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	005b      	lsls	r3, r3, #1
 800537e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005382:	1c59      	adds	r1, r3, #1
 8005384:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005388:	400b      	ands	r3, r1
 800538a:	2b00      	cmp	r3, #0
 800538c:	d00a      	beq.n	80053a4 <HAL_I2C_Init+0x138>
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	1e59      	subs	r1, r3, #1
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	005b      	lsls	r3, r3, #1
 8005398:	fbb1 f3f3 	udiv	r3, r1, r3
 800539c:	3301      	adds	r3, #1
 800539e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053a2:	e051      	b.n	8005448 <HAL_I2C_Init+0x1dc>
 80053a4:	2304      	movs	r3, #4
 80053a6:	e04f      	b.n	8005448 <HAL_I2C_Init+0x1dc>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	689b      	ldr	r3, [r3, #8]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d111      	bne.n	80053d4 <HAL_I2C_Init+0x168>
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	1e58      	subs	r0, r3, #1
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6859      	ldr	r1, [r3, #4]
 80053b8:	460b      	mov	r3, r1
 80053ba:	005b      	lsls	r3, r3, #1
 80053bc:	440b      	add	r3, r1
 80053be:	fbb0 f3f3 	udiv	r3, r0, r3
 80053c2:	3301      	adds	r3, #1
 80053c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	bf0c      	ite	eq
 80053cc:	2301      	moveq	r3, #1
 80053ce:	2300      	movne	r3, #0
 80053d0:	b2db      	uxtb	r3, r3
 80053d2:	e012      	b.n	80053fa <HAL_I2C_Init+0x18e>
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	1e58      	subs	r0, r3, #1
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6859      	ldr	r1, [r3, #4]
 80053dc:	460b      	mov	r3, r1
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	440b      	add	r3, r1
 80053e2:	0099      	lsls	r1, r3, #2
 80053e4:	440b      	add	r3, r1
 80053e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80053ea:	3301      	adds	r3, #1
 80053ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	bf0c      	ite	eq
 80053f4:	2301      	moveq	r3, #1
 80053f6:	2300      	movne	r3, #0
 80053f8:	b2db      	uxtb	r3, r3
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d001      	beq.n	8005402 <HAL_I2C_Init+0x196>
 80053fe:	2301      	movs	r3, #1
 8005400:	e022      	b.n	8005448 <HAL_I2C_Init+0x1dc>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d10e      	bne.n	8005428 <HAL_I2C_Init+0x1bc>
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	1e58      	subs	r0, r3, #1
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6859      	ldr	r1, [r3, #4]
 8005412:	460b      	mov	r3, r1
 8005414:	005b      	lsls	r3, r3, #1
 8005416:	440b      	add	r3, r1
 8005418:	fbb0 f3f3 	udiv	r3, r0, r3
 800541c:	3301      	adds	r3, #1
 800541e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005422:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005426:	e00f      	b.n	8005448 <HAL_I2C_Init+0x1dc>
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	1e58      	subs	r0, r3, #1
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6859      	ldr	r1, [r3, #4]
 8005430:	460b      	mov	r3, r1
 8005432:	009b      	lsls	r3, r3, #2
 8005434:	440b      	add	r3, r1
 8005436:	0099      	lsls	r1, r3, #2
 8005438:	440b      	add	r3, r1
 800543a:	fbb0 f3f3 	udiv	r3, r0, r3
 800543e:	3301      	adds	r3, #1
 8005440:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005444:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005448:	6879      	ldr	r1, [r7, #4]
 800544a:	6809      	ldr	r1, [r1, #0]
 800544c:	4313      	orrs	r3, r2
 800544e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	69da      	ldr	r2, [r3, #28]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6a1b      	ldr	r3, [r3, #32]
 8005462:	431a      	orrs	r2, r3
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	430a      	orrs	r2, r1
 800546a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	689b      	ldr	r3, [r3, #8]
 8005472:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005476:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800547a:	687a      	ldr	r2, [r7, #4]
 800547c:	6911      	ldr	r1, [r2, #16]
 800547e:	687a      	ldr	r2, [r7, #4]
 8005480:	68d2      	ldr	r2, [r2, #12]
 8005482:	4311      	orrs	r1, r2
 8005484:	687a      	ldr	r2, [r7, #4]
 8005486:	6812      	ldr	r2, [r2, #0]
 8005488:	430b      	orrs	r3, r1
 800548a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	68db      	ldr	r3, [r3, #12]
 8005492:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	695a      	ldr	r2, [r3, #20]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	699b      	ldr	r3, [r3, #24]
 800549e:	431a      	orrs	r2, r3
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	430a      	orrs	r2, r1
 80054a6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	681a      	ldr	r2, [r3, #0]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f042 0201 	orr.w	r2, r2, #1
 80054b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2200      	movs	r2, #0
 80054bc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2220      	movs	r2, #32
 80054c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2200      	movs	r2, #0
 80054ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2200      	movs	r2, #0
 80054d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80054d4:	2300      	movs	r3, #0
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	3710      	adds	r7, #16
 80054da:	46bd      	mov	sp, r7
 80054dc:	bd80      	pop	{r7, pc}
 80054de:	bf00      	nop
 80054e0:	000186a0 	.word	0x000186a0
 80054e4:	001e847f 	.word	0x001e847f
 80054e8:	003d08ff 	.word	0x003d08ff
 80054ec:	431bde83 	.word	0x431bde83
 80054f0:	10624dd3 	.word	0x10624dd3

080054f4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b088      	sub	sp, #32
 80054f8:	af02      	add	r7, sp, #8
 80054fa:	60f8      	str	r0, [r7, #12]
 80054fc:	607a      	str	r2, [r7, #4]
 80054fe:	461a      	mov	r2, r3
 8005500:	460b      	mov	r3, r1
 8005502:	817b      	strh	r3, [r7, #10]
 8005504:	4613      	mov	r3, r2
 8005506:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005508:	f7fe ff64 	bl	80043d4 <HAL_GetTick>
 800550c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005514:	b2db      	uxtb	r3, r3
 8005516:	2b20      	cmp	r3, #32
 8005518:	f040 80e0 	bne.w	80056dc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	9300      	str	r3, [sp, #0]
 8005520:	2319      	movs	r3, #25
 8005522:	2201      	movs	r2, #1
 8005524:	4970      	ldr	r1, [pc, #448]	@ (80056e8 <HAL_I2C_Master_Transmit+0x1f4>)
 8005526:	68f8      	ldr	r0, [r7, #12]
 8005528:	f000 f964 	bl	80057f4 <I2C_WaitOnFlagUntilTimeout>
 800552c:	4603      	mov	r3, r0
 800552e:	2b00      	cmp	r3, #0
 8005530:	d001      	beq.n	8005536 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005532:	2302      	movs	r3, #2
 8005534:	e0d3      	b.n	80056de <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800553c:	2b01      	cmp	r3, #1
 800553e:	d101      	bne.n	8005544 <HAL_I2C_Master_Transmit+0x50>
 8005540:	2302      	movs	r3, #2
 8005542:	e0cc      	b.n	80056de <HAL_I2C_Master_Transmit+0x1ea>
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2201      	movs	r2, #1
 8005548:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f003 0301 	and.w	r3, r3, #1
 8005556:	2b01      	cmp	r3, #1
 8005558:	d007      	beq.n	800556a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	681a      	ldr	r2, [r3, #0]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f042 0201 	orr.w	r2, r2, #1
 8005568:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005578:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	2221      	movs	r2, #33	@ 0x21
 800557e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	2210      	movs	r2, #16
 8005586:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2200      	movs	r2, #0
 800558e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	687a      	ldr	r2, [r7, #4]
 8005594:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	893a      	ldrh	r2, [r7, #8]
 800559a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055a0:	b29a      	uxth	r2, r3
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	4a50      	ldr	r2, [pc, #320]	@ (80056ec <HAL_I2C_Master_Transmit+0x1f8>)
 80055aa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80055ac:	8979      	ldrh	r1, [r7, #10]
 80055ae:	697b      	ldr	r3, [r7, #20]
 80055b0:	6a3a      	ldr	r2, [r7, #32]
 80055b2:	68f8      	ldr	r0, [r7, #12]
 80055b4:	f000 f89c 	bl	80056f0 <I2C_MasterRequestWrite>
 80055b8:	4603      	mov	r3, r0
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d001      	beq.n	80055c2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80055be:	2301      	movs	r3, #1
 80055c0:	e08d      	b.n	80056de <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055c2:	2300      	movs	r3, #0
 80055c4:	613b      	str	r3, [r7, #16]
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	695b      	ldr	r3, [r3, #20]
 80055cc:	613b      	str	r3, [r7, #16]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	699b      	ldr	r3, [r3, #24]
 80055d4:	613b      	str	r3, [r7, #16]
 80055d6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80055d8:	e066      	b.n	80056a8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055da:	697a      	ldr	r2, [r7, #20]
 80055dc:	6a39      	ldr	r1, [r7, #32]
 80055de:	68f8      	ldr	r0, [r7, #12]
 80055e0:	f000 fa22 	bl	8005a28 <I2C_WaitOnTXEFlagUntilTimeout>
 80055e4:	4603      	mov	r3, r0
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d00d      	beq.n	8005606 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ee:	2b04      	cmp	r3, #4
 80055f0:	d107      	bne.n	8005602 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005600:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	e06b      	b.n	80056de <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800560a:	781a      	ldrb	r2, [r3, #0]
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005616:	1c5a      	adds	r2, r3, #1
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005620:	b29b      	uxth	r3, r3
 8005622:	3b01      	subs	r3, #1
 8005624:	b29a      	uxth	r2, r3
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800562e:	3b01      	subs	r3, #1
 8005630:	b29a      	uxth	r2, r3
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	695b      	ldr	r3, [r3, #20]
 800563c:	f003 0304 	and.w	r3, r3, #4
 8005640:	2b04      	cmp	r3, #4
 8005642:	d11b      	bne.n	800567c <HAL_I2C_Master_Transmit+0x188>
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005648:	2b00      	cmp	r3, #0
 800564a:	d017      	beq.n	800567c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005650:	781a      	ldrb	r2, [r3, #0]
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800565c:	1c5a      	adds	r2, r3, #1
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005666:	b29b      	uxth	r3, r3
 8005668:	3b01      	subs	r3, #1
 800566a:	b29a      	uxth	r2, r3
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005674:	3b01      	subs	r3, #1
 8005676:	b29a      	uxth	r2, r3
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800567c:	697a      	ldr	r2, [r7, #20]
 800567e:	6a39      	ldr	r1, [r7, #32]
 8005680:	68f8      	ldr	r0, [r7, #12]
 8005682:	f000 fa19 	bl	8005ab8 <I2C_WaitOnBTFFlagUntilTimeout>
 8005686:	4603      	mov	r3, r0
 8005688:	2b00      	cmp	r3, #0
 800568a:	d00d      	beq.n	80056a8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005690:	2b04      	cmp	r3, #4
 8005692:	d107      	bne.n	80056a4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	681a      	ldr	r2, [r3, #0]
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056a2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	e01a      	b.n	80056de <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d194      	bne.n	80055da <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	681a      	ldr	r2, [r3, #0]
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2220      	movs	r2, #32
 80056c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	2200      	movs	r2, #0
 80056cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	2200      	movs	r2, #0
 80056d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80056d8:	2300      	movs	r3, #0
 80056da:	e000      	b.n	80056de <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80056dc:	2302      	movs	r3, #2
  }
}
 80056de:	4618      	mov	r0, r3
 80056e0:	3718      	adds	r7, #24
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}
 80056e6:	bf00      	nop
 80056e8:	00100002 	.word	0x00100002
 80056ec:	ffff0000 	.word	0xffff0000

080056f0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b088      	sub	sp, #32
 80056f4:	af02      	add	r7, sp, #8
 80056f6:	60f8      	str	r0, [r7, #12]
 80056f8:	607a      	str	r2, [r7, #4]
 80056fa:	603b      	str	r3, [r7, #0]
 80056fc:	460b      	mov	r3, r1
 80056fe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005704:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	2b08      	cmp	r3, #8
 800570a:	d006      	beq.n	800571a <I2C_MasterRequestWrite+0x2a>
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	2b01      	cmp	r3, #1
 8005710:	d003      	beq.n	800571a <I2C_MasterRequestWrite+0x2a>
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005718:	d108      	bne.n	800572c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	681a      	ldr	r2, [r3, #0]
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005728:	601a      	str	r2, [r3, #0]
 800572a:	e00b      	b.n	8005744 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005730:	2b12      	cmp	r3, #18
 8005732:	d107      	bne.n	8005744 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005742:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	9300      	str	r3, [sp, #0]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2200      	movs	r2, #0
 800574c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005750:	68f8      	ldr	r0, [r7, #12]
 8005752:	f000 f84f 	bl	80057f4 <I2C_WaitOnFlagUntilTimeout>
 8005756:	4603      	mov	r3, r0
 8005758:	2b00      	cmp	r3, #0
 800575a:	d00d      	beq.n	8005778 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005766:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800576a:	d103      	bne.n	8005774 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005772:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005774:	2303      	movs	r3, #3
 8005776:	e035      	b.n	80057e4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	691b      	ldr	r3, [r3, #16]
 800577c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005780:	d108      	bne.n	8005794 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005782:	897b      	ldrh	r3, [r7, #10]
 8005784:	b2db      	uxtb	r3, r3
 8005786:	461a      	mov	r2, r3
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005790:	611a      	str	r2, [r3, #16]
 8005792:	e01b      	b.n	80057cc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005794:	897b      	ldrh	r3, [r7, #10]
 8005796:	11db      	asrs	r3, r3, #7
 8005798:	b2db      	uxtb	r3, r3
 800579a:	f003 0306 	and.w	r3, r3, #6
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	f063 030f 	orn	r3, r3, #15
 80057a4:	b2da      	uxtb	r2, r3
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	687a      	ldr	r2, [r7, #4]
 80057b0:	490e      	ldr	r1, [pc, #56]	@ (80057ec <I2C_MasterRequestWrite+0xfc>)
 80057b2:	68f8      	ldr	r0, [r7, #12]
 80057b4:	f000 f898 	bl	80058e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80057b8:	4603      	mov	r3, r0
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d001      	beq.n	80057c2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80057be:	2301      	movs	r3, #1
 80057c0:	e010      	b.n	80057e4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80057c2:	897b      	ldrh	r3, [r7, #10]
 80057c4:	b2da      	uxtb	r2, r3
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	687a      	ldr	r2, [r7, #4]
 80057d0:	4907      	ldr	r1, [pc, #28]	@ (80057f0 <I2C_MasterRequestWrite+0x100>)
 80057d2:	68f8      	ldr	r0, [r7, #12]
 80057d4:	f000 f888 	bl	80058e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80057d8:	4603      	mov	r3, r0
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d001      	beq.n	80057e2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80057de:	2301      	movs	r3, #1
 80057e0:	e000      	b.n	80057e4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80057e2:	2300      	movs	r3, #0
}
 80057e4:	4618      	mov	r0, r3
 80057e6:	3718      	adds	r7, #24
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bd80      	pop	{r7, pc}
 80057ec:	00010008 	.word	0x00010008
 80057f0:	00010002 	.word	0x00010002

080057f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b084      	sub	sp, #16
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	60f8      	str	r0, [r7, #12]
 80057fc:	60b9      	str	r1, [r7, #8]
 80057fe:	603b      	str	r3, [r7, #0]
 8005800:	4613      	mov	r3, r2
 8005802:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005804:	e048      	b.n	8005898 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	f1b3 3fff 	cmp.w	r3, #4294967295
 800580c:	d044      	beq.n	8005898 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800580e:	f7fe fde1 	bl	80043d4 <HAL_GetTick>
 8005812:	4602      	mov	r2, r0
 8005814:	69bb      	ldr	r3, [r7, #24]
 8005816:	1ad3      	subs	r3, r2, r3
 8005818:	683a      	ldr	r2, [r7, #0]
 800581a:	429a      	cmp	r2, r3
 800581c:	d302      	bcc.n	8005824 <I2C_WaitOnFlagUntilTimeout+0x30>
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d139      	bne.n	8005898 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005824:	68bb      	ldr	r3, [r7, #8]
 8005826:	0c1b      	lsrs	r3, r3, #16
 8005828:	b2db      	uxtb	r3, r3
 800582a:	2b01      	cmp	r3, #1
 800582c:	d10d      	bne.n	800584a <I2C_WaitOnFlagUntilTimeout+0x56>
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	695b      	ldr	r3, [r3, #20]
 8005834:	43da      	mvns	r2, r3
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	4013      	ands	r3, r2
 800583a:	b29b      	uxth	r3, r3
 800583c:	2b00      	cmp	r3, #0
 800583e:	bf0c      	ite	eq
 8005840:	2301      	moveq	r3, #1
 8005842:	2300      	movne	r3, #0
 8005844:	b2db      	uxtb	r3, r3
 8005846:	461a      	mov	r2, r3
 8005848:	e00c      	b.n	8005864 <I2C_WaitOnFlagUntilTimeout+0x70>
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	699b      	ldr	r3, [r3, #24]
 8005850:	43da      	mvns	r2, r3
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	4013      	ands	r3, r2
 8005856:	b29b      	uxth	r3, r3
 8005858:	2b00      	cmp	r3, #0
 800585a:	bf0c      	ite	eq
 800585c:	2301      	moveq	r3, #1
 800585e:	2300      	movne	r3, #0
 8005860:	b2db      	uxtb	r3, r3
 8005862:	461a      	mov	r2, r3
 8005864:	79fb      	ldrb	r3, [r7, #7]
 8005866:	429a      	cmp	r2, r3
 8005868:	d116      	bne.n	8005898 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2200      	movs	r2, #0
 800586e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	2220      	movs	r2, #32
 8005874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	2200      	movs	r2, #0
 800587c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005884:	f043 0220 	orr.w	r2, r3, #32
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2200      	movs	r2, #0
 8005890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005894:	2301      	movs	r3, #1
 8005896:	e023      	b.n	80058e0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	0c1b      	lsrs	r3, r3, #16
 800589c:	b2db      	uxtb	r3, r3
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d10d      	bne.n	80058be <I2C_WaitOnFlagUntilTimeout+0xca>
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	695b      	ldr	r3, [r3, #20]
 80058a8:	43da      	mvns	r2, r3
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	4013      	ands	r3, r2
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	bf0c      	ite	eq
 80058b4:	2301      	moveq	r3, #1
 80058b6:	2300      	movne	r3, #0
 80058b8:	b2db      	uxtb	r3, r3
 80058ba:	461a      	mov	r2, r3
 80058bc:	e00c      	b.n	80058d8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	699b      	ldr	r3, [r3, #24]
 80058c4:	43da      	mvns	r2, r3
 80058c6:	68bb      	ldr	r3, [r7, #8]
 80058c8:	4013      	ands	r3, r2
 80058ca:	b29b      	uxth	r3, r3
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	bf0c      	ite	eq
 80058d0:	2301      	moveq	r3, #1
 80058d2:	2300      	movne	r3, #0
 80058d4:	b2db      	uxtb	r3, r3
 80058d6:	461a      	mov	r2, r3
 80058d8:	79fb      	ldrb	r3, [r7, #7]
 80058da:	429a      	cmp	r2, r3
 80058dc:	d093      	beq.n	8005806 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058de:	2300      	movs	r3, #0
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	3710      	adds	r7, #16
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bd80      	pop	{r7, pc}

080058e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b084      	sub	sp, #16
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	60f8      	str	r0, [r7, #12]
 80058f0:	60b9      	str	r1, [r7, #8]
 80058f2:	607a      	str	r2, [r7, #4]
 80058f4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80058f6:	e071      	b.n	80059dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	695b      	ldr	r3, [r3, #20]
 80058fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005902:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005906:	d123      	bne.n	8005950 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	681a      	ldr	r2, [r3, #0]
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005916:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005920:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2200      	movs	r2, #0
 8005926:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	2220      	movs	r2, #32
 800592c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2200      	movs	r2, #0
 8005934:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800593c:	f043 0204 	orr.w	r2, r3, #4
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2200      	movs	r2, #0
 8005948:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800594c:	2301      	movs	r3, #1
 800594e:	e067      	b.n	8005a20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005956:	d041      	beq.n	80059dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005958:	f7fe fd3c 	bl	80043d4 <HAL_GetTick>
 800595c:	4602      	mov	r2, r0
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	1ad3      	subs	r3, r2, r3
 8005962:	687a      	ldr	r2, [r7, #4]
 8005964:	429a      	cmp	r2, r3
 8005966:	d302      	bcc.n	800596e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d136      	bne.n	80059dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	0c1b      	lsrs	r3, r3, #16
 8005972:	b2db      	uxtb	r3, r3
 8005974:	2b01      	cmp	r3, #1
 8005976:	d10c      	bne.n	8005992 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	695b      	ldr	r3, [r3, #20]
 800597e:	43da      	mvns	r2, r3
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	4013      	ands	r3, r2
 8005984:	b29b      	uxth	r3, r3
 8005986:	2b00      	cmp	r3, #0
 8005988:	bf14      	ite	ne
 800598a:	2301      	movne	r3, #1
 800598c:	2300      	moveq	r3, #0
 800598e:	b2db      	uxtb	r3, r3
 8005990:	e00b      	b.n	80059aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	699b      	ldr	r3, [r3, #24]
 8005998:	43da      	mvns	r2, r3
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	4013      	ands	r3, r2
 800599e:	b29b      	uxth	r3, r3
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	bf14      	ite	ne
 80059a4:	2301      	movne	r3, #1
 80059a6:	2300      	moveq	r3, #0
 80059a8:	b2db      	uxtb	r3, r3
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d016      	beq.n	80059dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2200      	movs	r2, #0
 80059b2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	2220      	movs	r2, #32
 80059b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2200      	movs	r2, #0
 80059c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059c8:	f043 0220 	orr.w	r2, r3, #32
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2200      	movs	r2, #0
 80059d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80059d8:	2301      	movs	r3, #1
 80059da:	e021      	b.n	8005a20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	0c1b      	lsrs	r3, r3, #16
 80059e0:	b2db      	uxtb	r3, r3
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	d10c      	bne.n	8005a00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	695b      	ldr	r3, [r3, #20]
 80059ec:	43da      	mvns	r2, r3
 80059ee:	68bb      	ldr	r3, [r7, #8]
 80059f0:	4013      	ands	r3, r2
 80059f2:	b29b      	uxth	r3, r3
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	bf14      	ite	ne
 80059f8:	2301      	movne	r3, #1
 80059fa:	2300      	moveq	r3, #0
 80059fc:	b2db      	uxtb	r3, r3
 80059fe:	e00b      	b.n	8005a18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	699b      	ldr	r3, [r3, #24]
 8005a06:	43da      	mvns	r2, r3
 8005a08:	68bb      	ldr	r3, [r7, #8]
 8005a0a:	4013      	ands	r3, r2
 8005a0c:	b29b      	uxth	r3, r3
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	bf14      	ite	ne
 8005a12:	2301      	movne	r3, #1
 8005a14:	2300      	moveq	r3, #0
 8005a16:	b2db      	uxtb	r3, r3
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	f47f af6d 	bne.w	80058f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005a1e:	2300      	movs	r3, #0
}
 8005a20:	4618      	mov	r0, r3
 8005a22:	3710      	adds	r7, #16
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}

08005a28 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b084      	sub	sp, #16
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	60f8      	str	r0, [r7, #12]
 8005a30:	60b9      	str	r1, [r7, #8]
 8005a32:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a34:	e034      	b.n	8005aa0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005a36:	68f8      	ldr	r0, [r7, #12]
 8005a38:	f000 f886 	bl	8005b48 <I2C_IsAcknowledgeFailed>
 8005a3c:	4603      	mov	r3, r0
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d001      	beq.n	8005a46 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005a42:	2301      	movs	r3, #1
 8005a44:	e034      	b.n	8005ab0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a4c:	d028      	beq.n	8005aa0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a4e:	f7fe fcc1 	bl	80043d4 <HAL_GetTick>
 8005a52:	4602      	mov	r2, r0
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	1ad3      	subs	r3, r2, r3
 8005a58:	68ba      	ldr	r2, [r7, #8]
 8005a5a:	429a      	cmp	r2, r3
 8005a5c:	d302      	bcc.n	8005a64 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d11d      	bne.n	8005aa0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	695b      	ldr	r3, [r3, #20]
 8005a6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a6e:	2b80      	cmp	r3, #128	@ 0x80
 8005a70:	d016      	beq.n	8005aa0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2200      	movs	r2, #0
 8005a76:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	2220      	movs	r2, #32
 8005a7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2200      	movs	r2, #0
 8005a84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a8c:	f043 0220 	orr.w	r2, r3, #32
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2200      	movs	r2, #0
 8005a98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	e007      	b.n	8005ab0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	695b      	ldr	r3, [r3, #20]
 8005aa6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005aaa:	2b80      	cmp	r3, #128	@ 0x80
 8005aac:	d1c3      	bne.n	8005a36 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005aae:	2300      	movs	r3, #0
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	3710      	adds	r7, #16
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}

08005ab8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b084      	sub	sp, #16
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	60f8      	str	r0, [r7, #12]
 8005ac0:	60b9      	str	r1, [r7, #8]
 8005ac2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005ac4:	e034      	b.n	8005b30 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005ac6:	68f8      	ldr	r0, [r7, #12]
 8005ac8:	f000 f83e 	bl	8005b48 <I2C_IsAcknowledgeFailed>
 8005acc:	4603      	mov	r3, r0
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d001      	beq.n	8005ad6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	e034      	b.n	8005b40 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005adc:	d028      	beq.n	8005b30 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ade:	f7fe fc79 	bl	80043d4 <HAL_GetTick>
 8005ae2:	4602      	mov	r2, r0
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	1ad3      	subs	r3, r2, r3
 8005ae8:	68ba      	ldr	r2, [r7, #8]
 8005aea:	429a      	cmp	r2, r3
 8005aec:	d302      	bcc.n	8005af4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d11d      	bne.n	8005b30 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	695b      	ldr	r3, [r3, #20]
 8005afa:	f003 0304 	and.w	r3, r3, #4
 8005afe:	2b04      	cmp	r3, #4
 8005b00:	d016      	beq.n	8005b30 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2200      	movs	r2, #0
 8005b06:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	2220      	movs	r2, #32
 8005b0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	2200      	movs	r2, #0
 8005b14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b1c:	f043 0220 	orr.w	r2, r3, #32
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	2200      	movs	r2, #0
 8005b28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	e007      	b.n	8005b40 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	695b      	ldr	r3, [r3, #20]
 8005b36:	f003 0304 	and.w	r3, r3, #4
 8005b3a:	2b04      	cmp	r3, #4
 8005b3c:	d1c3      	bne.n	8005ac6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005b3e:	2300      	movs	r3, #0
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	3710      	adds	r7, #16
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}

08005b48 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b083      	sub	sp, #12
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	695b      	ldr	r3, [r3, #20]
 8005b56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b5e:	d11b      	bne.n	8005b98 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005b68:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2220      	movs	r2, #32
 8005b74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b84:	f043 0204 	orr.w	r2, r3, #4
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	e000      	b.n	8005b9a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005b98:	2300      	movs	r3, #0
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	370c      	adds	r7, #12
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba4:	4770      	bx	lr
	...

08005ba8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b086      	sub	sp, #24
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d101      	bne.n	8005bba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e267      	b.n	800608a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f003 0301 	and.w	r3, r3, #1
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d075      	beq.n	8005cb2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005bc6:	4b88      	ldr	r3, [pc, #544]	@ (8005de8 <HAL_RCC_OscConfig+0x240>)
 8005bc8:	689b      	ldr	r3, [r3, #8]
 8005bca:	f003 030c 	and.w	r3, r3, #12
 8005bce:	2b04      	cmp	r3, #4
 8005bd0:	d00c      	beq.n	8005bec <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005bd2:	4b85      	ldr	r3, [pc, #532]	@ (8005de8 <HAL_RCC_OscConfig+0x240>)
 8005bd4:	689b      	ldr	r3, [r3, #8]
 8005bd6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005bda:	2b08      	cmp	r3, #8
 8005bdc:	d112      	bne.n	8005c04 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005bde:	4b82      	ldr	r3, [pc, #520]	@ (8005de8 <HAL_RCC_OscConfig+0x240>)
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005be6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005bea:	d10b      	bne.n	8005c04 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bec:	4b7e      	ldr	r3, [pc, #504]	@ (8005de8 <HAL_RCC_OscConfig+0x240>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d05b      	beq.n	8005cb0 <HAL_RCC_OscConfig+0x108>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	685b      	ldr	r3, [r3, #4]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d157      	bne.n	8005cb0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	e242      	b.n	800608a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c0c:	d106      	bne.n	8005c1c <HAL_RCC_OscConfig+0x74>
 8005c0e:	4b76      	ldr	r3, [pc, #472]	@ (8005de8 <HAL_RCC_OscConfig+0x240>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4a75      	ldr	r2, [pc, #468]	@ (8005de8 <HAL_RCC_OscConfig+0x240>)
 8005c14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c18:	6013      	str	r3, [r2, #0]
 8005c1a:	e01d      	b.n	8005c58 <HAL_RCC_OscConfig+0xb0>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005c24:	d10c      	bne.n	8005c40 <HAL_RCC_OscConfig+0x98>
 8005c26:	4b70      	ldr	r3, [pc, #448]	@ (8005de8 <HAL_RCC_OscConfig+0x240>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4a6f      	ldr	r2, [pc, #444]	@ (8005de8 <HAL_RCC_OscConfig+0x240>)
 8005c2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005c30:	6013      	str	r3, [r2, #0]
 8005c32:	4b6d      	ldr	r3, [pc, #436]	@ (8005de8 <HAL_RCC_OscConfig+0x240>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	4a6c      	ldr	r2, [pc, #432]	@ (8005de8 <HAL_RCC_OscConfig+0x240>)
 8005c38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c3c:	6013      	str	r3, [r2, #0]
 8005c3e:	e00b      	b.n	8005c58 <HAL_RCC_OscConfig+0xb0>
 8005c40:	4b69      	ldr	r3, [pc, #420]	@ (8005de8 <HAL_RCC_OscConfig+0x240>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4a68      	ldr	r2, [pc, #416]	@ (8005de8 <HAL_RCC_OscConfig+0x240>)
 8005c46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c4a:	6013      	str	r3, [r2, #0]
 8005c4c:	4b66      	ldr	r3, [pc, #408]	@ (8005de8 <HAL_RCC_OscConfig+0x240>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4a65      	ldr	r2, [pc, #404]	@ (8005de8 <HAL_RCC_OscConfig+0x240>)
 8005c52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005c56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d013      	beq.n	8005c88 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c60:	f7fe fbb8 	bl	80043d4 <HAL_GetTick>
 8005c64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c66:	e008      	b.n	8005c7a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c68:	f7fe fbb4 	bl	80043d4 <HAL_GetTick>
 8005c6c:	4602      	mov	r2, r0
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	1ad3      	subs	r3, r2, r3
 8005c72:	2b64      	cmp	r3, #100	@ 0x64
 8005c74:	d901      	bls.n	8005c7a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005c76:	2303      	movs	r3, #3
 8005c78:	e207      	b.n	800608a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c7a:	4b5b      	ldr	r3, [pc, #364]	@ (8005de8 <HAL_RCC_OscConfig+0x240>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d0f0      	beq.n	8005c68 <HAL_RCC_OscConfig+0xc0>
 8005c86:	e014      	b.n	8005cb2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c88:	f7fe fba4 	bl	80043d4 <HAL_GetTick>
 8005c8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c8e:	e008      	b.n	8005ca2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c90:	f7fe fba0 	bl	80043d4 <HAL_GetTick>
 8005c94:	4602      	mov	r2, r0
 8005c96:	693b      	ldr	r3, [r7, #16]
 8005c98:	1ad3      	subs	r3, r2, r3
 8005c9a:	2b64      	cmp	r3, #100	@ 0x64
 8005c9c:	d901      	bls.n	8005ca2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005c9e:	2303      	movs	r3, #3
 8005ca0:	e1f3      	b.n	800608a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ca2:	4b51      	ldr	r3, [pc, #324]	@ (8005de8 <HAL_RCC_OscConfig+0x240>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d1f0      	bne.n	8005c90 <HAL_RCC_OscConfig+0xe8>
 8005cae:	e000      	b.n	8005cb2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005cb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f003 0302 	and.w	r3, r3, #2
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d063      	beq.n	8005d86 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005cbe:	4b4a      	ldr	r3, [pc, #296]	@ (8005de8 <HAL_RCC_OscConfig+0x240>)
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	f003 030c 	and.w	r3, r3, #12
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d00b      	beq.n	8005ce2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005cca:	4b47      	ldr	r3, [pc, #284]	@ (8005de8 <HAL_RCC_OscConfig+0x240>)
 8005ccc:	689b      	ldr	r3, [r3, #8]
 8005cce:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005cd2:	2b08      	cmp	r3, #8
 8005cd4:	d11c      	bne.n	8005d10 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005cd6:	4b44      	ldr	r3, [pc, #272]	@ (8005de8 <HAL_RCC_OscConfig+0x240>)
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d116      	bne.n	8005d10 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ce2:	4b41      	ldr	r3, [pc, #260]	@ (8005de8 <HAL_RCC_OscConfig+0x240>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f003 0302 	and.w	r3, r3, #2
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d005      	beq.n	8005cfa <HAL_RCC_OscConfig+0x152>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	68db      	ldr	r3, [r3, #12]
 8005cf2:	2b01      	cmp	r3, #1
 8005cf4:	d001      	beq.n	8005cfa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	e1c7      	b.n	800608a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cfa:	4b3b      	ldr	r3, [pc, #236]	@ (8005de8 <HAL_RCC_OscConfig+0x240>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	691b      	ldr	r3, [r3, #16]
 8005d06:	00db      	lsls	r3, r3, #3
 8005d08:	4937      	ldr	r1, [pc, #220]	@ (8005de8 <HAL_RCC_OscConfig+0x240>)
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d0e:	e03a      	b.n	8005d86 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	68db      	ldr	r3, [r3, #12]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d020      	beq.n	8005d5a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005d18:	4b34      	ldr	r3, [pc, #208]	@ (8005dec <HAL_RCC_OscConfig+0x244>)
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d1e:	f7fe fb59 	bl	80043d4 <HAL_GetTick>
 8005d22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d24:	e008      	b.n	8005d38 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d26:	f7fe fb55 	bl	80043d4 <HAL_GetTick>
 8005d2a:	4602      	mov	r2, r0
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	1ad3      	subs	r3, r2, r3
 8005d30:	2b02      	cmp	r3, #2
 8005d32:	d901      	bls.n	8005d38 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005d34:	2303      	movs	r3, #3
 8005d36:	e1a8      	b.n	800608a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d38:	4b2b      	ldr	r3, [pc, #172]	@ (8005de8 <HAL_RCC_OscConfig+0x240>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f003 0302 	and.w	r3, r3, #2
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d0f0      	beq.n	8005d26 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d44:	4b28      	ldr	r3, [pc, #160]	@ (8005de8 <HAL_RCC_OscConfig+0x240>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	691b      	ldr	r3, [r3, #16]
 8005d50:	00db      	lsls	r3, r3, #3
 8005d52:	4925      	ldr	r1, [pc, #148]	@ (8005de8 <HAL_RCC_OscConfig+0x240>)
 8005d54:	4313      	orrs	r3, r2
 8005d56:	600b      	str	r3, [r1, #0]
 8005d58:	e015      	b.n	8005d86 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d5a:	4b24      	ldr	r3, [pc, #144]	@ (8005dec <HAL_RCC_OscConfig+0x244>)
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d60:	f7fe fb38 	bl	80043d4 <HAL_GetTick>
 8005d64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d66:	e008      	b.n	8005d7a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d68:	f7fe fb34 	bl	80043d4 <HAL_GetTick>
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	1ad3      	subs	r3, r2, r3
 8005d72:	2b02      	cmp	r3, #2
 8005d74:	d901      	bls.n	8005d7a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005d76:	2303      	movs	r3, #3
 8005d78:	e187      	b.n	800608a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d7a:	4b1b      	ldr	r3, [pc, #108]	@ (8005de8 <HAL_RCC_OscConfig+0x240>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f003 0302 	and.w	r3, r3, #2
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d1f0      	bne.n	8005d68 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f003 0308 	and.w	r3, r3, #8
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d036      	beq.n	8005e00 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	695b      	ldr	r3, [r3, #20]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d016      	beq.n	8005dc8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005d9a:	4b15      	ldr	r3, [pc, #84]	@ (8005df0 <HAL_RCC_OscConfig+0x248>)
 8005d9c:	2201      	movs	r2, #1
 8005d9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005da0:	f7fe fb18 	bl	80043d4 <HAL_GetTick>
 8005da4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005da6:	e008      	b.n	8005dba <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005da8:	f7fe fb14 	bl	80043d4 <HAL_GetTick>
 8005dac:	4602      	mov	r2, r0
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	1ad3      	subs	r3, r2, r3
 8005db2:	2b02      	cmp	r3, #2
 8005db4:	d901      	bls.n	8005dba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005db6:	2303      	movs	r3, #3
 8005db8:	e167      	b.n	800608a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005dba:	4b0b      	ldr	r3, [pc, #44]	@ (8005de8 <HAL_RCC_OscConfig+0x240>)
 8005dbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005dbe:	f003 0302 	and.w	r3, r3, #2
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d0f0      	beq.n	8005da8 <HAL_RCC_OscConfig+0x200>
 8005dc6:	e01b      	b.n	8005e00 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005dc8:	4b09      	ldr	r3, [pc, #36]	@ (8005df0 <HAL_RCC_OscConfig+0x248>)
 8005dca:	2200      	movs	r2, #0
 8005dcc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005dce:	f7fe fb01 	bl	80043d4 <HAL_GetTick>
 8005dd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005dd4:	e00e      	b.n	8005df4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005dd6:	f7fe fafd 	bl	80043d4 <HAL_GetTick>
 8005dda:	4602      	mov	r2, r0
 8005ddc:	693b      	ldr	r3, [r7, #16]
 8005dde:	1ad3      	subs	r3, r2, r3
 8005de0:	2b02      	cmp	r3, #2
 8005de2:	d907      	bls.n	8005df4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005de4:	2303      	movs	r3, #3
 8005de6:	e150      	b.n	800608a <HAL_RCC_OscConfig+0x4e2>
 8005de8:	40023800 	.word	0x40023800
 8005dec:	42470000 	.word	0x42470000
 8005df0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005df4:	4b88      	ldr	r3, [pc, #544]	@ (8006018 <HAL_RCC_OscConfig+0x470>)
 8005df6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005df8:	f003 0302 	and.w	r3, r3, #2
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d1ea      	bne.n	8005dd6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f003 0304 	and.w	r3, r3, #4
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	f000 8097 	beq.w	8005f3c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e12:	4b81      	ldr	r3, [pc, #516]	@ (8006018 <HAL_RCC_OscConfig+0x470>)
 8005e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d10f      	bne.n	8005e3e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e1e:	2300      	movs	r3, #0
 8005e20:	60bb      	str	r3, [r7, #8]
 8005e22:	4b7d      	ldr	r3, [pc, #500]	@ (8006018 <HAL_RCC_OscConfig+0x470>)
 8005e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e26:	4a7c      	ldr	r2, [pc, #496]	@ (8006018 <HAL_RCC_OscConfig+0x470>)
 8005e28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8005e2e:	4b7a      	ldr	r3, [pc, #488]	@ (8006018 <HAL_RCC_OscConfig+0x470>)
 8005e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e36:	60bb      	str	r3, [r7, #8]
 8005e38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e3e:	4b77      	ldr	r3, [pc, #476]	@ (800601c <HAL_RCC_OscConfig+0x474>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d118      	bne.n	8005e7c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005e4a:	4b74      	ldr	r3, [pc, #464]	@ (800601c <HAL_RCC_OscConfig+0x474>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a73      	ldr	r2, [pc, #460]	@ (800601c <HAL_RCC_OscConfig+0x474>)
 8005e50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005e56:	f7fe fabd 	bl	80043d4 <HAL_GetTick>
 8005e5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e5c:	e008      	b.n	8005e70 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e5e:	f7fe fab9 	bl	80043d4 <HAL_GetTick>
 8005e62:	4602      	mov	r2, r0
 8005e64:	693b      	ldr	r3, [r7, #16]
 8005e66:	1ad3      	subs	r3, r2, r3
 8005e68:	2b02      	cmp	r3, #2
 8005e6a:	d901      	bls.n	8005e70 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005e6c:	2303      	movs	r3, #3
 8005e6e:	e10c      	b.n	800608a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e70:	4b6a      	ldr	r3, [pc, #424]	@ (800601c <HAL_RCC_OscConfig+0x474>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d0f0      	beq.n	8005e5e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	689b      	ldr	r3, [r3, #8]
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	d106      	bne.n	8005e92 <HAL_RCC_OscConfig+0x2ea>
 8005e84:	4b64      	ldr	r3, [pc, #400]	@ (8006018 <HAL_RCC_OscConfig+0x470>)
 8005e86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e88:	4a63      	ldr	r2, [pc, #396]	@ (8006018 <HAL_RCC_OscConfig+0x470>)
 8005e8a:	f043 0301 	orr.w	r3, r3, #1
 8005e8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e90:	e01c      	b.n	8005ecc <HAL_RCC_OscConfig+0x324>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	689b      	ldr	r3, [r3, #8]
 8005e96:	2b05      	cmp	r3, #5
 8005e98:	d10c      	bne.n	8005eb4 <HAL_RCC_OscConfig+0x30c>
 8005e9a:	4b5f      	ldr	r3, [pc, #380]	@ (8006018 <HAL_RCC_OscConfig+0x470>)
 8005e9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e9e:	4a5e      	ldr	r2, [pc, #376]	@ (8006018 <HAL_RCC_OscConfig+0x470>)
 8005ea0:	f043 0304 	orr.w	r3, r3, #4
 8005ea4:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ea6:	4b5c      	ldr	r3, [pc, #368]	@ (8006018 <HAL_RCC_OscConfig+0x470>)
 8005ea8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005eaa:	4a5b      	ldr	r2, [pc, #364]	@ (8006018 <HAL_RCC_OscConfig+0x470>)
 8005eac:	f043 0301 	orr.w	r3, r3, #1
 8005eb0:	6713      	str	r3, [r2, #112]	@ 0x70
 8005eb2:	e00b      	b.n	8005ecc <HAL_RCC_OscConfig+0x324>
 8005eb4:	4b58      	ldr	r3, [pc, #352]	@ (8006018 <HAL_RCC_OscConfig+0x470>)
 8005eb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005eb8:	4a57      	ldr	r2, [pc, #348]	@ (8006018 <HAL_RCC_OscConfig+0x470>)
 8005eba:	f023 0301 	bic.w	r3, r3, #1
 8005ebe:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ec0:	4b55      	ldr	r3, [pc, #340]	@ (8006018 <HAL_RCC_OscConfig+0x470>)
 8005ec2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ec4:	4a54      	ldr	r2, [pc, #336]	@ (8006018 <HAL_RCC_OscConfig+0x470>)
 8005ec6:	f023 0304 	bic.w	r3, r3, #4
 8005eca:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d015      	beq.n	8005f00 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ed4:	f7fe fa7e 	bl	80043d4 <HAL_GetTick>
 8005ed8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005eda:	e00a      	b.n	8005ef2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005edc:	f7fe fa7a 	bl	80043d4 <HAL_GetTick>
 8005ee0:	4602      	mov	r2, r0
 8005ee2:	693b      	ldr	r3, [r7, #16]
 8005ee4:	1ad3      	subs	r3, r2, r3
 8005ee6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d901      	bls.n	8005ef2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005eee:	2303      	movs	r3, #3
 8005ef0:	e0cb      	b.n	800608a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ef2:	4b49      	ldr	r3, [pc, #292]	@ (8006018 <HAL_RCC_OscConfig+0x470>)
 8005ef4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ef6:	f003 0302 	and.w	r3, r3, #2
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d0ee      	beq.n	8005edc <HAL_RCC_OscConfig+0x334>
 8005efe:	e014      	b.n	8005f2a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f00:	f7fe fa68 	bl	80043d4 <HAL_GetTick>
 8005f04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f06:	e00a      	b.n	8005f1e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f08:	f7fe fa64 	bl	80043d4 <HAL_GetTick>
 8005f0c:	4602      	mov	r2, r0
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	1ad3      	subs	r3, r2, r3
 8005f12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d901      	bls.n	8005f1e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005f1a:	2303      	movs	r3, #3
 8005f1c:	e0b5      	b.n	800608a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f1e:	4b3e      	ldr	r3, [pc, #248]	@ (8006018 <HAL_RCC_OscConfig+0x470>)
 8005f20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f22:	f003 0302 	and.w	r3, r3, #2
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d1ee      	bne.n	8005f08 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005f2a:	7dfb      	ldrb	r3, [r7, #23]
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	d105      	bne.n	8005f3c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f30:	4b39      	ldr	r3, [pc, #228]	@ (8006018 <HAL_RCC_OscConfig+0x470>)
 8005f32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f34:	4a38      	ldr	r2, [pc, #224]	@ (8006018 <HAL_RCC_OscConfig+0x470>)
 8005f36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f3a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	699b      	ldr	r3, [r3, #24]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	f000 80a1 	beq.w	8006088 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005f46:	4b34      	ldr	r3, [pc, #208]	@ (8006018 <HAL_RCC_OscConfig+0x470>)
 8005f48:	689b      	ldr	r3, [r3, #8]
 8005f4a:	f003 030c 	and.w	r3, r3, #12
 8005f4e:	2b08      	cmp	r3, #8
 8005f50:	d05c      	beq.n	800600c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	699b      	ldr	r3, [r3, #24]
 8005f56:	2b02      	cmp	r3, #2
 8005f58:	d141      	bne.n	8005fde <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f5a:	4b31      	ldr	r3, [pc, #196]	@ (8006020 <HAL_RCC_OscConfig+0x478>)
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f60:	f7fe fa38 	bl	80043d4 <HAL_GetTick>
 8005f64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f66:	e008      	b.n	8005f7a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f68:	f7fe fa34 	bl	80043d4 <HAL_GetTick>
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	1ad3      	subs	r3, r2, r3
 8005f72:	2b02      	cmp	r3, #2
 8005f74:	d901      	bls.n	8005f7a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005f76:	2303      	movs	r3, #3
 8005f78:	e087      	b.n	800608a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f7a:	4b27      	ldr	r3, [pc, #156]	@ (8006018 <HAL_RCC_OscConfig+0x470>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d1f0      	bne.n	8005f68 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	69da      	ldr	r2, [r3, #28]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6a1b      	ldr	r3, [r3, #32]
 8005f8e:	431a      	orrs	r2, r3
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f94:	019b      	lsls	r3, r3, #6
 8005f96:	431a      	orrs	r2, r3
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f9c:	085b      	lsrs	r3, r3, #1
 8005f9e:	3b01      	subs	r3, #1
 8005fa0:	041b      	lsls	r3, r3, #16
 8005fa2:	431a      	orrs	r2, r3
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fa8:	061b      	lsls	r3, r3, #24
 8005faa:	491b      	ldr	r1, [pc, #108]	@ (8006018 <HAL_RCC_OscConfig+0x470>)
 8005fac:	4313      	orrs	r3, r2
 8005fae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005fb0:	4b1b      	ldr	r3, [pc, #108]	@ (8006020 <HAL_RCC_OscConfig+0x478>)
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fb6:	f7fe fa0d 	bl	80043d4 <HAL_GetTick>
 8005fba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005fbc:	e008      	b.n	8005fd0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fbe:	f7fe fa09 	bl	80043d4 <HAL_GetTick>
 8005fc2:	4602      	mov	r2, r0
 8005fc4:	693b      	ldr	r3, [r7, #16]
 8005fc6:	1ad3      	subs	r3, r2, r3
 8005fc8:	2b02      	cmp	r3, #2
 8005fca:	d901      	bls.n	8005fd0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005fcc:	2303      	movs	r3, #3
 8005fce:	e05c      	b.n	800608a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005fd0:	4b11      	ldr	r3, [pc, #68]	@ (8006018 <HAL_RCC_OscConfig+0x470>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d0f0      	beq.n	8005fbe <HAL_RCC_OscConfig+0x416>
 8005fdc:	e054      	b.n	8006088 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005fde:	4b10      	ldr	r3, [pc, #64]	@ (8006020 <HAL_RCC_OscConfig+0x478>)
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fe4:	f7fe f9f6 	bl	80043d4 <HAL_GetTick>
 8005fe8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fea:	e008      	b.n	8005ffe <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fec:	f7fe f9f2 	bl	80043d4 <HAL_GetTick>
 8005ff0:	4602      	mov	r2, r0
 8005ff2:	693b      	ldr	r3, [r7, #16]
 8005ff4:	1ad3      	subs	r3, r2, r3
 8005ff6:	2b02      	cmp	r3, #2
 8005ff8:	d901      	bls.n	8005ffe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005ffa:	2303      	movs	r3, #3
 8005ffc:	e045      	b.n	800608a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ffe:	4b06      	ldr	r3, [pc, #24]	@ (8006018 <HAL_RCC_OscConfig+0x470>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006006:	2b00      	cmp	r3, #0
 8006008:	d1f0      	bne.n	8005fec <HAL_RCC_OscConfig+0x444>
 800600a:	e03d      	b.n	8006088 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	699b      	ldr	r3, [r3, #24]
 8006010:	2b01      	cmp	r3, #1
 8006012:	d107      	bne.n	8006024 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006014:	2301      	movs	r3, #1
 8006016:	e038      	b.n	800608a <HAL_RCC_OscConfig+0x4e2>
 8006018:	40023800 	.word	0x40023800
 800601c:	40007000 	.word	0x40007000
 8006020:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006024:	4b1b      	ldr	r3, [pc, #108]	@ (8006094 <HAL_RCC_OscConfig+0x4ec>)
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	699b      	ldr	r3, [r3, #24]
 800602e:	2b01      	cmp	r3, #1
 8006030:	d028      	beq.n	8006084 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800603c:	429a      	cmp	r2, r3
 800603e:	d121      	bne.n	8006084 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800604a:	429a      	cmp	r2, r3
 800604c:	d11a      	bne.n	8006084 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800604e:	68fa      	ldr	r2, [r7, #12]
 8006050:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006054:	4013      	ands	r3, r2
 8006056:	687a      	ldr	r2, [r7, #4]
 8006058:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800605a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800605c:	4293      	cmp	r3, r2
 800605e:	d111      	bne.n	8006084 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800606a:	085b      	lsrs	r3, r3, #1
 800606c:	3b01      	subs	r3, #1
 800606e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006070:	429a      	cmp	r2, r3
 8006072:	d107      	bne.n	8006084 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800607e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006080:	429a      	cmp	r2, r3
 8006082:	d001      	beq.n	8006088 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006084:	2301      	movs	r3, #1
 8006086:	e000      	b.n	800608a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006088:	2300      	movs	r3, #0
}
 800608a:	4618      	mov	r0, r3
 800608c:	3718      	adds	r7, #24
 800608e:	46bd      	mov	sp, r7
 8006090:	bd80      	pop	{r7, pc}
 8006092:	bf00      	nop
 8006094:	40023800 	.word	0x40023800

08006098 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b084      	sub	sp, #16
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
 80060a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d101      	bne.n	80060ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80060a8:	2301      	movs	r3, #1
 80060aa:	e0cc      	b.n	8006246 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80060ac:	4b68      	ldr	r3, [pc, #416]	@ (8006250 <HAL_RCC_ClockConfig+0x1b8>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f003 0307 	and.w	r3, r3, #7
 80060b4:	683a      	ldr	r2, [r7, #0]
 80060b6:	429a      	cmp	r2, r3
 80060b8:	d90c      	bls.n	80060d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060ba:	4b65      	ldr	r3, [pc, #404]	@ (8006250 <HAL_RCC_ClockConfig+0x1b8>)
 80060bc:	683a      	ldr	r2, [r7, #0]
 80060be:	b2d2      	uxtb	r2, r2
 80060c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80060c2:	4b63      	ldr	r3, [pc, #396]	@ (8006250 <HAL_RCC_ClockConfig+0x1b8>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f003 0307 	and.w	r3, r3, #7
 80060ca:	683a      	ldr	r2, [r7, #0]
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d001      	beq.n	80060d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80060d0:	2301      	movs	r3, #1
 80060d2:	e0b8      	b.n	8006246 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f003 0302 	and.w	r3, r3, #2
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d020      	beq.n	8006122 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f003 0304 	and.w	r3, r3, #4
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d005      	beq.n	80060f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80060ec:	4b59      	ldr	r3, [pc, #356]	@ (8006254 <HAL_RCC_ClockConfig+0x1bc>)
 80060ee:	689b      	ldr	r3, [r3, #8]
 80060f0:	4a58      	ldr	r2, [pc, #352]	@ (8006254 <HAL_RCC_ClockConfig+0x1bc>)
 80060f2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80060f6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f003 0308 	and.w	r3, r3, #8
 8006100:	2b00      	cmp	r3, #0
 8006102:	d005      	beq.n	8006110 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006104:	4b53      	ldr	r3, [pc, #332]	@ (8006254 <HAL_RCC_ClockConfig+0x1bc>)
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	4a52      	ldr	r2, [pc, #328]	@ (8006254 <HAL_RCC_ClockConfig+0x1bc>)
 800610a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800610e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006110:	4b50      	ldr	r3, [pc, #320]	@ (8006254 <HAL_RCC_ClockConfig+0x1bc>)
 8006112:	689b      	ldr	r3, [r3, #8]
 8006114:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	689b      	ldr	r3, [r3, #8]
 800611c:	494d      	ldr	r1, [pc, #308]	@ (8006254 <HAL_RCC_ClockConfig+0x1bc>)
 800611e:	4313      	orrs	r3, r2
 8006120:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f003 0301 	and.w	r3, r3, #1
 800612a:	2b00      	cmp	r3, #0
 800612c:	d044      	beq.n	80061b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	2b01      	cmp	r3, #1
 8006134:	d107      	bne.n	8006146 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006136:	4b47      	ldr	r3, [pc, #284]	@ (8006254 <HAL_RCC_ClockConfig+0x1bc>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800613e:	2b00      	cmp	r3, #0
 8006140:	d119      	bne.n	8006176 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006142:	2301      	movs	r3, #1
 8006144:	e07f      	b.n	8006246 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	685b      	ldr	r3, [r3, #4]
 800614a:	2b02      	cmp	r3, #2
 800614c:	d003      	beq.n	8006156 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006152:	2b03      	cmp	r3, #3
 8006154:	d107      	bne.n	8006166 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006156:	4b3f      	ldr	r3, [pc, #252]	@ (8006254 <HAL_RCC_ClockConfig+0x1bc>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800615e:	2b00      	cmp	r3, #0
 8006160:	d109      	bne.n	8006176 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006162:	2301      	movs	r3, #1
 8006164:	e06f      	b.n	8006246 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006166:	4b3b      	ldr	r3, [pc, #236]	@ (8006254 <HAL_RCC_ClockConfig+0x1bc>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f003 0302 	and.w	r3, r3, #2
 800616e:	2b00      	cmp	r3, #0
 8006170:	d101      	bne.n	8006176 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006172:	2301      	movs	r3, #1
 8006174:	e067      	b.n	8006246 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006176:	4b37      	ldr	r3, [pc, #220]	@ (8006254 <HAL_RCC_ClockConfig+0x1bc>)
 8006178:	689b      	ldr	r3, [r3, #8]
 800617a:	f023 0203 	bic.w	r2, r3, #3
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	685b      	ldr	r3, [r3, #4]
 8006182:	4934      	ldr	r1, [pc, #208]	@ (8006254 <HAL_RCC_ClockConfig+0x1bc>)
 8006184:	4313      	orrs	r3, r2
 8006186:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006188:	f7fe f924 	bl	80043d4 <HAL_GetTick>
 800618c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800618e:	e00a      	b.n	80061a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006190:	f7fe f920 	bl	80043d4 <HAL_GetTick>
 8006194:	4602      	mov	r2, r0
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	1ad3      	subs	r3, r2, r3
 800619a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800619e:	4293      	cmp	r3, r2
 80061a0:	d901      	bls.n	80061a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80061a2:	2303      	movs	r3, #3
 80061a4:	e04f      	b.n	8006246 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061a6:	4b2b      	ldr	r3, [pc, #172]	@ (8006254 <HAL_RCC_ClockConfig+0x1bc>)
 80061a8:	689b      	ldr	r3, [r3, #8]
 80061aa:	f003 020c 	and.w	r2, r3, #12
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	009b      	lsls	r3, r3, #2
 80061b4:	429a      	cmp	r2, r3
 80061b6:	d1eb      	bne.n	8006190 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80061b8:	4b25      	ldr	r3, [pc, #148]	@ (8006250 <HAL_RCC_ClockConfig+0x1b8>)
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f003 0307 	and.w	r3, r3, #7
 80061c0:	683a      	ldr	r2, [r7, #0]
 80061c2:	429a      	cmp	r2, r3
 80061c4:	d20c      	bcs.n	80061e0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061c6:	4b22      	ldr	r3, [pc, #136]	@ (8006250 <HAL_RCC_ClockConfig+0x1b8>)
 80061c8:	683a      	ldr	r2, [r7, #0]
 80061ca:	b2d2      	uxtb	r2, r2
 80061cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80061ce:	4b20      	ldr	r3, [pc, #128]	@ (8006250 <HAL_RCC_ClockConfig+0x1b8>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f003 0307 	and.w	r3, r3, #7
 80061d6:	683a      	ldr	r2, [r7, #0]
 80061d8:	429a      	cmp	r2, r3
 80061da:	d001      	beq.n	80061e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80061dc:	2301      	movs	r3, #1
 80061de:	e032      	b.n	8006246 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f003 0304 	and.w	r3, r3, #4
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d008      	beq.n	80061fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80061ec:	4b19      	ldr	r3, [pc, #100]	@ (8006254 <HAL_RCC_ClockConfig+0x1bc>)
 80061ee:	689b      	ldr	r3, [r3, #8]
 80061f0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	68db      	ldr	r3, [r3, #12]
 80061f8:	4916      	ldr	r1, [pc, #88]	@ (8006254 <HAL_RCC_ClockConfig+0x1bc>)
 80061fa:	4313      	orrs	r3, r2
 80061fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f003 0308 	and.w	r3, r3, #8
 8006206:	2b00      	cmp	r3, #0
 8006208:	d009      	beq.n	800621e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800620a:	4b12      	ldr	r3, [pc, #72]	@ (8006254 <HAL_RCC_ClockConfig+0x1bc>)
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	691b      	ldr	r3, [r3, #16]
 8006216:	00db      	lsls	r3, r3, #3
 8006218:	490e      	ldr	r1, [pc, #56]	@ (8006254 <HAL_RCC_ClockConfig+0x1bc>)
 800621a:	4313      	orrs	r3, r2
 800621c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800621e:	f000 f821 	bl	8006264 <HAL_RCC_GetSysClockFreq>
 8006222:	4602      	mov	r2, r0
 8006224:	4b0b      	ldr	r3, [pc, #44]	@ (8006254 <HAL_RCC_ClockConfig+0x1bc>)
 8006226:	689b      	ldr	r3, [r3, #8]
 8006228:	091b      	lsrs	r3, r3, #4
 800622a:	f003 030f 	and.w	r3, r3, #15
 800622e:	490a      	ldr	r1, [pc, #40]	@ (8006258 <HAL_RCC_ClockConfig+0x1c0>)
 8006230:	5ccb      	ldrb	r3, [r1, r3]
 8006232:	fa22 f303 	lsr.w	r3, r2, r3
 8006236:	4a09      	ldr	r2, [pc, #36]	@ (800625c <HAL_RCC_ClockConfig+0x1c4>)
 8006238:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800623a:	4b09      	ldr	r3, [pc, #36]	@ (8006260 <HAL_RCC_ClockConfig+0x1c8>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	4618      	mov	r0, r3
 8006240:	f7fd fee4 	bl	800400c <HAL_InitTick>

  return HAL_OK;
 8006244:	2300      	movs	r3, #0
}
 8006246:	4618      	mov	r0, r3
 8006248:	3710      	adds	r7, #16
 800624a:	46bd      	mov	sp, r7
 800624c:	bd80      	pop	{r7, pc}
 800624e:	bf00      	nop
 8006250:	40023c00 	.word	0x40023c00
 8006254:	40023800 	.word	0x40023800
 8006258:	0800c624 	.word	0x0800c624
 800625c:	2000029c 	.word	0x2000029c
 8006260:	200002a0 	.word	0x200002a0

08006264 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006264:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006268:	b094      	sub	sp, #80	@ 0x50
 800626a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800626c:	2300      	movs	r3, #0
 800626e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006270:	2300      	movs	r3, #0
 8006272:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006274:	2300      	movs	r3, #0
 8006276:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006278:	2300      	movs	r3, #0
 800627a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800627c:	4b79      	ldr	r3, [pc, #484]	@ (8006464 <HAL_RCC_GetSysClockFreq+0x200>)
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	f003 030c 	and.w	r3, r3, #12
 8006284:	2b08      	cmp	r3, #8
 8006286:	d00d      	beq.n	80062a4 <HAL_RCC_GetSysClockFreq+0x40>
 8006288:	2b08      	cmp	r3, #8
 800628a:	f200 80e1 	bhi.w	8006450 <HAL_RCC_GetSysClockFreq+0x1ec>
 800628e:	2b00      	cmp	r3, #0
 8006290:	d002      	beq.n	8006298 <HAL_RCC_GetSysClockFreq+0x34>
 8006292:	2b04      	cmp	r3, #4
 8006294:	d003      	beq.n	800629e <HAL_RCC_GetSysClockFreq+0x3a>
 8006296:	e0db      	b.n	8006450 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006298:	4b73      	ldr	r3, [pc, #460]	@ (8006468 <HAL_RCC_GetSysClockFreq+0x204>)
 800629a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800629c:	e0db      	b.n	8006456 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800629e:	4b73      	ldr	r3, [pc, #460]	@ (800646c <HAL_RCC_GetSysClockFreq+0x208>)
 80062a0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80062a2:	e0d8      	b.n	8006456 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80062a4:	4b6f      	ldr	r3, [pc, #444]	@ (8006464 <HAL_RCC_GetSysClockFreq+0x200>)
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80062ac:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80062ae:	4b6d      	ldr	r3, [pc, #436]	@ (8006464 <HAL_RCC_GetSysClockFreq+0x200>)
 80062b0:	685b      	ldr	r3, [r3, #4]
 80062b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d063      	beq.n	8006382 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80062ba:	4b6a      	ldr	r3, [pc, #424]	@ (8006464 <HAL_RCC_GetSysClockFreq+0x200>)
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	099b      	lsrs	r3, r3, #6
 80062c0:	2200      	movs	r2, #0
 80062c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80062c4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80062c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80062ce:	2300      	movs	r3, #0
 80062d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80062d2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80062d6:	4622      	mov	r2, r4
 80062d8:	462b      	mov	r3, r5
 80062da:	f04f 0000 	mov.w	r0, #0
 80062de:	f04f 0100 	mov.w	r1, #0
 80062e2:	0159      	lsls	r1, r3, #5
 80062e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80062e8:	0150      	lsls	r0, r2, #5
 80062ea:	4602      	mov	r2, r0
 80062ec:	460b      	mov	r3, r1
 80062ee:	4621      	mov	r1, r4
 80062f0:	1a51      	subs	r1, r2, r1
 80062f2:	6139      	str	r1, [r7, #16]
 80062f4:	4629      	mov	r1, r5
 80062f6:	eb63 0301 	sbc.w	r3, r3, r1
 80062fa:	617b      	str	r3, [r7, #20]
 80062fc:	f04f 0200 	mov.w	r2, #0
 8006300:	f04f 0300 	mov.w	r3, #0
 8006304:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006308:	4659      	mov	r1, fp
 800630a:	018b      	lsls	r3, r1, #6
 800630c:	4651      	mov	r1, sl
 800630e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006312:	4651      	mov	r1, sl
 8006314:	018a      	lsls	r2, r1, #6
 8006316:	4651      	mov	r1, sl
 8006318:	ebb2 0801 	subs.w	r8, r2, r1
 800631c:	4659      	mov	r1, fp
 800631e:	eb63 0901 	sbc.w	r9, r3, r1
 8006322:	f04f 0200 	mov.w	r2, #0
 8006326:	f04f 0300 	mov.w	r3, #0
 800632a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800632e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006332:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006336:	4690      	mov	r8, r2
 8006338:	4699      	mov	r9, r3
 800633a:	4623      	mov	r3, r4
 800633c:	eb18 0303 	adds.w	r3, r8, r3
 8006340:	60bb      	str	r3, [r7, #8]
 8006342:	462b      	mov	r3, r5
 8006344:	eb49 0303 	adc.w	r3, r9, r3
 8006348:	60fb      	str	r3, [r7, #12]
 800634a:	f04f 0200 	mov.w	r2, #0
 800634e:	f04f 0300 	mov.w	r3, #0
 8006352:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006356:	4629      	mov	r1, r5
 8006358:	024b      	lsls	r3, r1, #9
 800635a:	4621      	mov	r1, r4
 800635c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006360:	4621      	mov	r1, r4
 8006362:	024a      	lsls	r2, r1, #9
 8006364:	4610      	mov	r0, r2
 8006366:	4619      	mov	r1, r3
 8006368:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800636a:	2200      	movs	r2, #0
 800636c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800636e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006370:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006374:	f7f9 ff8c 	bl	8000290 <__aeabi_uldivmod>
 8006378:	4602      	mov	r2, r0
 800637a:	460b      	mov	r3, r1
 800637c:	4613      	mov	r3, r2
 800637e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006380:	e058      	b.n	8006434 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006382:	4b38      	ldr	r3, [pc, #224]	@ (8006464 <HAL_RCC_GetSysClockFreq+0x200>)
 8006384:	685b      	ldr	r3, [r3, #4]
 8006386:	099b      	lsrs	r3, r3, #6
 8006388:	2200      	movs	r2, #0
 800638a:	4618      	mov	r0, r3
 800638c:	4611      	mov	r1, r2
 800638e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006392:	623b      	str	r3, [r7, #32]
 8006394:	2300      	movs	r3, #0
 8006396:	627b      	str	r3, [r7, #36]	@ 0x24
 8006398:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800639c:	4642      	mov	r2, r8
 800639e:	464b      	mov	r3, r9
 80063a0:	f04f 0000 	mov.w	r0, #0
 80063a4:	f04f 0100 	mov.w	r1, #0
 80063a8:	0159      	lsls	r1, r3, #5
 80063aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80063ae:	0150      	lsls	r0, r2, #5
 80063b0:	4602      	mov	r2, r0
 80063b2:	460b      	mov	r3, r1
 80063b4:	4641      	mov	r1, r8
 80063b6:	ebb2 0a01 	subs.w	sl, r2, r1
 80063ba:	4649      	mov	r1, r9
 80063bc:	eb63 0b01 	sbc.w	fp, r3, r1
 80063c0:	f04f 0200 	mov.w	r2, #0
 80063c4:	f04f 0300 	mov.w	r3, #0
 80063c8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80063cc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80063d0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80063d4:	ebb2 040a 	subs.w	r4, r2, sl
 80063d8:	eb63 050b 	sbc.w	r5, r3, fp
 80063dc:	f04f 0200 	mov.w	r2, #0
 80063e0:	f04f 0300 	mov.w	r3, #0
 80063e4:	00eb      	lsls	r3, r5, #3
 80063e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80063ea:	00e2      	lsls	r2, r4, #3
 80063ec:	4614      	mov	r4, r2
 80063ee:	461d      	mov	r5, r3
 80063f0:	4643      	mov	r3, r8
 80063f2:	18e3      	adds	r3, r4, r3
 80063f4:	603b      	str	r3, [r7, #0]
 80063f6:	464b      	mov	r3, r9
 80063f8:	eb45 0303 	adc.w	r3, r5, r3
 80063fc:	607b      	str	r3, [r7, #4]
 80063fe:	f04f 0200 	mov.w	r2, #0
 8006402:	f04f 0300 	mov.w	r3, #0
 8006406:	e9d7 4500 	ldrd	r4, r5, [r7]
 800640a:	4629      	mov	r1, r5
 800640c:	028b      	lsls	r3, r1, #10
 800640e:	4621      	mov	r1, r4
 8006410:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006414:	4621      	mov	r1, r4
 8006416:	028a      	lsls	r2, r1, #10
 8006418:	4610      	mov	r0, r2
 800641a:	4619      	mov	r1, r3
 800641c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800641e:	2200      	movs	r2, #0
 8006420:	61bb      	str	r3, [r7, #24]
 8006422:	61fa      	str	r2, [r7, #28]
 8006424:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006428:	f7f9 ff32 	bl	8000290 <__aeabi_uldivmod>
 800642c:	4602      	mov	r2, r0
 800642e:	460b      	mov	r3, r1
 8006430:	4613      	mov	r3, r2
 8006432:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006434:	4b0b      	ldr	r3, [pc, #44]	@ (8006464 <HAL_RCC_GetSysClockFreq+0x200>)
 8006436:	685b      	ldr	r3, [r3, #4]
 8006438:	0c1b      	lsrs	r3, r3, #16
 800643a:	f003 0303 	and.w	r3, r3, #3
 800643e:	3301      	adds	r3, #1
 8006440:	005b      	lsls	r3, r3, #1
 8006442:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006444:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006446:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006448:	fbb2 f3f3 	udiv	r3, r2, r3
 800644c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800644e:	e002      	b.n	8006456 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006450:	4b05      	ldr	r3, [pc, #20]	@ (8006468 <HAL_RCC_GetSysClockFreq+0x204>)
 8006452:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006454:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006456:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006458:	4618      	mov	r0, r3
 800645a:	3750      	adds	r7, #80	@ 0x50
 800645c:	46bd      	mov	sp, r7
 800645e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006462:	bf00      	nop
 8006464:	40023800 	.word	0x40023800
 8006468:	00f42400 	.word	0x00f42400
 800646c:	007a1200 	.word	0x007a1200

08006470 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006470:	b480      	push	{r7}
 8006472:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006474:	4b03      	ldr	r3, [pc, #12]	@ (8006484 <HAL_RCC_GetHCLKFreq+0x14>)
 8006476:	681b      	ldr	r3, [r3, #0]
}
 8006478:	4618      	mov	r0, r3
 800647a:	46bd      	mov	sp, r7
 800647c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006480:	4770      	bx	lr
 8006482:	bf00      	nop
 8006484:	2000029c 	.word	0x2000029c

08006488 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800648c:	f7ff fff0 	bl	8006470 <HAL_RCC_GetHCLKFreq>
 8006490:	4602      	mov	r2, r0
 8006492:	4b05      	ldr	r3, [pc, #20]	@ (80064a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006494:	689b      	ldr	r3, [r3, #8]
 8006496:	0a9b      	lsrs	r3, r3, #10
 8006498:	f003 0307 	and.w	r3, r3, #7
 800649c:	4903      	ldr	r1, [pc, #12]	@ (80064ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800649e:	5ccb      	ldrb	r3, [r1, r3]
 80064a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80064a4:	4618      	mov	r0, r3
 80064a6:	bd80      	pop	{r7, pc}
 80064a8:	40023800 	.word	0x40023800
 80064ac:	0800c634 	.word	0x0800c634

080064b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80064b4:	f7ff ffdc 	bl	8006470 <HAL_RCC_GetHCLKFreq>
 80064b8:	4602      	mov	r2, r0
 80064ba:	4b05      	ldr	r3, [pc, #20]	@ (80064d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80064bc:	689b      	ldr	r3, [r3, #8]
 80064be:	0b5b      	lsrs	r3, r3, #13
 80064c0:	f003 0307 	and.w	r3, r3, #7
 80064c4:	4903      	ldr	r1, [pc, #12]	@ (80064d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80064c6:	5ccb      	ldrb	r3, [r1, r3]
 80064c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80064cc:	4618      	mov	r0, r3
 80064ce:	bd80      	pop	{r7, pc}
 80064d0:	40023800 	.word	0x40023800
 80064d4:	0800c634 	.word	0x0800c634

080064d8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80064d8:	b480      	push	{r7}
 80064da:	b083      	sub	sp, #12
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
 80064e0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	220f      	movs	r2, #15
 80064e6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80064e8:	4b12      	ldr	r3, [pc, #72]	@ (8006534 <HAL_RCC_GetClockConfig+0x5c>)
 80064ea:	689b      	ldr	r3, [r3, #8]
 80064ec:	f003 0203 	and.w	r2, r3, #3
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80064f4:	4b0f      	ldr	r3, [pc, #60]	@ (8006534 <HAL_RCC_GetClockConfig+0x5c>)
 80064f6:	689b      	ldr	r3, [r3, #8]
 80064f8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006500:	4b0c      	ldr	r3, [pc, #48]	@ (8006534 <HAL_RCC_GetClockConfig+0x5c>)
 8006502:	689b      	ldr	r3, [r3, #8]
 8006504:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800650c:	4b09      	ldr	r3, [pc, #36]	@ (8006534 <HAL_RCC_GetClockConfig+0x5c>)
 800650e:	689b      	ldr	r3, [r3, #8]
 8006510:	08db      	lsrs	r3, r3, #3
 8006512:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800651a:	4b07      	ldr	r3, [pc, #28]	@ (8006538 <HAL_RCC_GetClockConfig+0x60>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f003 0207 	and.w	r2, r3, #7
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	601a      	str	r2, [r3, #0]
}
 8006526:	bf00      	nop
 8006528:	370c      	adds	r7, #12
 800652a:	46bd      	mov	sp, r7
 800652c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006530:	4770      	bx	lr
 8006532:	bf00      	nop
 8006534:	40023800 	.word	0x40023800
 8006538:	40023c00 	.word	0x40023c00

0800653c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b082      	sub	sp, #8
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d101      	bne.n	800654e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800654a:	2301      	movs	r3, #1
 800654c:	e041      	b.n	80065d2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006554:	b2db      	uxtb	r3, r3
 8006556:	2b00      	cmp	r3, #0
 8006558:	d106      	bne.n	8006568 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2200      	movs	r2, #0
 800655e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f000 f839 	bl	80065da <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2202      	movs	r2, #2
 800656c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681a      	ldr	r2, [r3, #0]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	3304      	adds	r3, #4
 8006578:	4619      	mov	r1, r3
 800657a:	4610      	mov	r0, r2
 800657c:	f000 fbd8 	bl	8006d30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2201      	movs	r2, #1
 8006584:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2201      	movs	r2, #1
 800658c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2201      	movs	r2, #1
 8006594:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2201      	movs	r2, #1
 800659c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2201      	movs	r2, #1
 80065a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2201      	movs	r2, #1
 80065ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2201      	movs	r2, #1
 80065b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2201      	movs	r2, #1
 80065bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2201      	movs	r2, #1
 80065c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2201      	movs	r2, #1
 80065cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80065d0:	2300      	movs	r3, #0
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	3708      	adds	r7, #8
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}

080065da <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80065da:	b480      	push	{r7}
 80065dc:	b083      	sub	sp, #12
 80065de:	af00      	add	r7, sp, #0
 80065e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80065e2:	bf00      	nop
 80065e4:	370c      	adds	r7, #12
 80065e6:	46bd      	mov	sp, r7
 80065e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ec:	4770      	bx	lr
	...

080065f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80065f0:	b480      	push	{r7}
 80065f2:	b085      	sub	sp, #20
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065fe:	b2db      	uxtb	r3, r3
 8006600:	2b01      	cmp	r3, #1
 8006602:	d001      	beq.n	8006608 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006604:	2301      	movs	r3, #1
 8006606:	e044      	b.n	8006692 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2202      	movs	r2, #2
 800660c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	68da      	ldr	r2, [r3, #12]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f042 0201 	orr.w	r2, r2, #1
 800661e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	4a1e      	ldr	r2, [pc, #120]	@ (80066a0 <HAL_TIM_Base_Start_IT+0xb0>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d018      	beq.n	800665c <HAL_TIM_Base_Start_IT+0x6c>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006632:	d013      	beq.n	800665c <HAL_TIM_Base_Start_IT+0x6c>
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	4a1a      	ldr	r2, [pc, #104]	@ (80066a4 <HAL_TIM_Base_Start_IT+0xb4>)
 800663a:	4293      	cmp	r3, r2
 800663c:	d00e      	beq.n	800665c <HAL_TIM_Base_Start_IT+0x6c>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	4a19      	ldr	r2, [pc, #100]	@ (80066a8 <HAL_TIM_Base_Start_IT+0xb8>)
 8006644:	4293      	cmp	r3, r2
 8006646:	d009      	beq.n	800665c <HAL_TIM_Base_Start_IT+0x6c>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	4a17      	ldr	r2, [pc, #92]	@ (80066ac <HAL_TIM_Base_Start_IT+0xbc>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d004      	beq.n	800665c <HAL_TIM_Base_Start_IT+0x6c>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	4a16      	ldr	r2, [pc, #88]	@ (80066b0 <HAL_TIM_Base_Start_IT+0xc0>)
 8006658:	4293      	cmp	r3, r2
 800665a:	d111      	bne.n	8006680 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	689b      	ldr	r3, [r3, #8]
 8006662:	f003 0307 	and.w	r3, r3, #7
 8006666:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2b06      	cmp	r3, #6
 800666c:	d010      	beq.n	8006690 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	681a      	ldr	r2, [r3, #0]
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f042 0201 	orr.w	r2, r2, #1
 800667c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800667e:	e007      	b.n	8006690 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	681a      	ldr	r2, [r3, #0]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f042 0201 	orr.w	r2, r2, #1
 800668e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006690:	2300      	movs	r3, #0
}
 8006692:	4618      	mov	r0, r3
 8006694:	3714      	adds	r7, #20
 8006696:	46bd      	mov	sp, r7
 8006698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669c:	4770      	bx	lr
 800669e:	bf00      	nop
 80066a0:	40010000 	.word	0x40010000
 80066a4:	40000400 	.word	0x40000400
 80066a8:	40000800 	.word	0x40000800
 80066ac:	40000c00 	.word	0x40000c00
 80066b0:	40014000 	.word	0x40014000

080066b4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b082      	sub	sp, #8
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d101      	bne.n	80066c6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80066c2:	2301      	movs	r3, #1
 80066c4:	e041      	b.n	800674a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066cc:	b2db      	uxtb	r3, r3
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d106      	bne.n	80066e0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2200      	movs	r2, #0
 80066d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	f7fd fbb2 	bl	8003e44 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2202      	movs	r2, #2
 80066e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681a      	ldr	r2, [r3, #0]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	3304      	adds	r3, #4
 80066f0:	4619      	mov	r1, r3
 80066f2:	4610      	mov	r0, r2
 80066f4:	f000 fb1c 	bl	8006d30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2201      	movs	r2, #1
 80066fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2201      	movs	r2, #1
 8006704:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2201      	movs	r2, #1
 800670c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2201      	movs	r2, #1
 8006714:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2201      	movs	r2, #1
 800671c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2201      	movs	r2, #1
 8006724:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2201      	movs	r2, #1
 800672c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2201      	movs	r2, #1
 8006734:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2201      	movs	r2, #1
 800673c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2201      	movs	r2, #1
 8006744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006748:	2300      	movs	r3, #0
}
 800674a:	4618      	mov	r0, r3
 800674c:	3708      	adds	r7, #8
 800674e:	46bd      	mov	sp, r7
 8006750:	bd80      	pop	{r7, pc}
	...

08006754 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b084      	sub	sp, #16
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
 800675c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d109      	bne.n	8006778 <HAL_TIM_PWM_Start+0x24>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800676a:	b2db      	uxtb	r3, r3
 800676c:	2b01      	cmp	r3, #1
 800676e:	bf14      	ite	ne
 8006770:	2301      	movne	r3, #1
 8006772:	2300      	moveq	r3, #0
 8006774:	b2db      	uxtb	r3, r3
 8006776:	e022      	b.n	80067be <HAL_TIM_PWM_Start+0x6a>
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	2b04      	cmp	r3, #4
 800677c:	d109      	bne.n	8006792 <HAL_TIM_PWM_Start+0x3e>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006784:	b2db      	uxtb	r3, r3
 8006786:	2b01      	cmp	r3, #1
 8006788:	bf14      	ite	ne
 800678a:	2301      	movne	r3, #1
 800678c:	2300      	moveq	r3, #0
 800678e:	b2db      	uxtb	r3, r3
 8006790:	e015      	b.n	80067be <HAL_TIM_PWM_Start+0x6a>
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	2b08      	cmp	r3, #8
 8006796:	d109      	bne.n	80067ac <HAL_TIM_PWM_Start+0x58>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800679e:	b2db      	uxtb	r3, r3
 80067a0:	2b01      	cmp	r3, #1
 80067a2:	bf14      	ite	ne
 80067a4:	2301      	movne	r3, #1
 80067a6:	2300      	moveq	r3, #0
 80067a8:	b2db      	uxtb	r3, r3
 80067aa:	e008      	b.n	80067be <HAL_TIM_PWM_Start+0x6a>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80067b2:	b2db      	uxtb	r3, r3
 80067b4:	2b01      	cmp	r3, #1
 80067b6:	bf14      	ite	ne
 80067b8:	2301      	movne	r3, #1
 80067ba:	2300      	moveq	r3, #0
 80067bc:	b2db      	uxtb	r3, r3
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d001      	beq.n	80067c6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80067c2:	2301      	movs	r3, #1
 80067c4:	e068      	b.n	8006898 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d104      	bne.n	80067d6 <HAL_TIM_PWM_Start+0x82>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2202      	movs	r2, #2
 80067d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80067d4:	e013      	b.n	80067fe <HAL_TIM_PWM_Start+0xaa>
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	2b04      	cmp	r3, #4
 80067da:	d104      	bne.n	80067e6 <HAL_TIM_PWM_Start+0x92>
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2202      	movs	r2, #2
 80067e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80067e4:	e00b      	b.n	80067fe <HAL_TIM_PWM_Start+0xaa>
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	2b08      	cmp	r3, #8
 80067ea:	d104      	bne.n	80067f6 <HAL_TIM_PWM_Start+0xa2>
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2202      	movs	r2, #2
 80067f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80067f4:	e003      	b.n	80067fe <HAL_TIM_PWM_Start+0xaa>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2202      	movs	r2, #2
 80067fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	2201      	movs	r2, #1
 8006804:	6839      	ldr	r1, [r7, #0]
 8006806:	4618      	mov	r0, r3
 8006808:	f000 fca4 	bl	8007154 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4a23      	ldr	r2, [pc, #140]	@ (80068a0 <HAL_TIM_PWM_Start+0x14c>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d107      	bne.n	8006826 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006824:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	4a1d      	ldr	r2, [pc, #116]	@ (80068a0 <HAL_TIM_PWM_Start+0x14c>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d018      	beq.n	8006862 <HAL_TIM_PWM_Start+0x10e>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006838:	d013      	beq.n	8006862 <HAL_TIM_PWM_Start+0x10e>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	4a19      	ldr	r2, [pc, #100]	@ (80068a4 <HAL_TIM_PWM_Start+0x150>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d00e      	beq.n	8006862 <HAL_TIM_PWM_Start+0x10e>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a17      	ldr	r2, [pc, #92]	@ (80068a8 <HAL_TIM_PWM_Start+0x154>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d009      	beq.n	8006862 <HAL_TIM_PWM_Start+0x10e>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a16      	ldr	r2, [pc, #88]	@ (80068ac <HAL_TIM_PWM_Start+0x158>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d004      	beq.n	8006862 <HAL_TIM_PWM_Start+0x10e>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a14      	ldr	r2, [pc, #80]	@ (80068b0 <HAL_TIM_PWM_Start+0x15c>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d111      	bne.n	8006886 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	689b      	ldr	r3, [r3, #8]
 8006868:	f003 0307 	and.w	r3, r3, #7
 800686c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	2b06      	cmp	r3, #6
 8006872:	d010      	beq.n	8006896 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	681a      	ldr	r2, [r3, #0]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f042 0201 	orr.w	r2, r2, #1
 8006882:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006884:	e007      	b.n	8006896 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	681a      	ldr	r2, [r3, #0]
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f042 0201 	orr.w	r2, r2, #1
 8006894:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006896:	2300      	movs	r3, #0
}
 8006898:	4618      	mov	r0, r3
 800689a:	3710      	adds	r7, #16
 800689c:	46bd      	mov	sp, r7
 800689e:	bd80      	pop	{r7, pc}
 80068a0:	40010000 	.word	0x40010000
 80068a4:	40000400 	.word	0x40000400
 80068a8:	40000800 	.word	0x40000800
 80068ac:	40000c00 	.word	0x40000c00
 80068b0:	40014000 	.word	0x40014000

080068b4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b082      	sub	sp, #8
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
 80068bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	2200      	movs	r2, #0
 80068c4:	6839      	ldr	r1, [r7, #0]
 80068c6:	4618      	mov	r0, r3
 80068c8:	f000 fc44 	bl	8007154 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a29      	ldr	r2, [pc, #164]	@ (8006978 <HAL_TIM_PWM_Stop+0xc4>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d117      	bne.n	8006906 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	6a1a      	ldr	r2, [r3, #32]
 80068dc:	f241 1311 	movw	r3, #4369	@ 0x1111
 80068e0:	4013      	ands	r3, r2
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d10f      	bne.n	8006906 <HAL_TIM_PWM_Stop+0x52>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	6a1a      	ldr	r2, [r3, #32]
 80068ec:	f240 4344 	movw	r3, #1092	@ 0x444
 80068f0:	4013      	ands	r3, r2
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d107      	bne.n	8006906 <HAL_TIM_PWM_Stop+0x52>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006904:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	6a1a      	ldr	r2, [r3, #32]
 800690c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006910:	4013      	ands	r3, r2
 8006912:	2b00      	cmp	r3, #0
 8006914:	d10f      	bne.n	8006936 <HAL_TIM_PWM_Stop+0x82>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	6a1a      	ldr	r2, [r3, #32]
 800691c:	f240 4344 	movw	r3, #1092	@ 0x444
 8006920:	4013      	ands	r3, r2
 8006922:	2b00      	cmp	r3, #0
 8006924:	d107      	bne.n	8006936 <HAL_TIM_PWM_Stop+0x82>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	681a      	ldr	r2, [r3, #0]
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f022 0201 	bic.w	r2, r2, #1
 8006934:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d104      	bne.n	8006946 <HAL_TIM_PWM_Stop+0x92>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2201      	movs	r2, #1
 8006940:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006944:	e013      	b.n	800696e <HAL_TIM_PWM_Stop+0xba>
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	2b04      	cmp	r3, #4
 800694a:	d104      	bne.n	8006956 <HAL_TIM_PWM_Stop+0xa2>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2201      	movs	r2, #1
 8006950:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006954:	e00b      	b.n	800696e <HAL_TIM_PWM_Stop+0xba>
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	2b08      	cmp	r3, #8
 800695a:	d104      	bne.n	8006966 <HAL_TIM_PWM_Stop+0xb2>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2201      	movs	r2, #1
 8006960:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006964:	e003      	b.n	800696e <HAL_TIM_PWM_Stop+0xba>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2201      	movs	r2, #1
 800696a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 800696e:	2300      	movs	r3, #0
}
 8006970:	4618      	mov	r0, r3
 8006972:	3708      	adds	r7, #8
 8006974:	46bd      	mov	sp, r7
 8006976:	bd80      	pop	{r7, pc}
 8006978:	40010000 	.word	0x40010000

0800697c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b084      	sub	sp, #16
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	68db      	ldr	r3, [r3, #12]
 800698a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	691b      	ldr	r3, [r3, #16]
 8006992:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	f003 0302 	and.w	r3, r3, #2
 800699a:	2b00      	cmp	r3, #0
 800699c:	d020      	beq.n	80069e0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	f003 0302 	and.w	r3, r3, #2
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d01b      	beq.n	80069e0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f06f 0202 	mvn.w	r2, #2
 80069b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2201      	movs	r2, #1
 80069b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	699b      	ldr	r3, [r3, #24]
 80069be:	f003 0303 	and.w	r3, r3, #3
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d003      	beq.n	80069ce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f000 f994 	bl	8006cf4 <HAL_TIM_IC_CaptureCallback>
 80069cc:	e005      	b.n	80069da <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f000 f986 	bl	8006ce0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069d4:	6878      	ldr	r0, [r7, #4]
 80069d6:	f000 f997 	bl	8006d08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2200      	movs	r2, #0
 80069de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80069e0:	68bb      	ldr	r3, [r7, #8]
 80069e2:	f003 0304 	and.w	r3, r3, #4
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d020      	beq.n	8006a2c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	f003 0304 	and.w	r3, r3, #4
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d01b      	beq.n	8006a2c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f06f 0204 	mvn.w	r2, #4
 80069fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2202      	movs	r2, #2
 8006a02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	699b      	ldr	r3, [r3, #24]
 8006a0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d003      	beq.n	8006a1a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f000 f96e 	bl	8006cf4 <HAL_TIM_IC_CaptureCallback>
 8006a18:	e005      	b.n	8006a26 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a1a:	6878      	ldr	r0, [r7, #4]
 8006a1c:	f000 f960 	bl	8006ce0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	f000 f971 	bl	8006d08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	f003 0308 	and.w	r3, r3, #8
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d020      	beq.n	8006a78 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	f003 0308 	and.w	r3, r3, #8
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d01b      	beq.n	8006a78 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f06f 0208 	mvn.w	r2, #8
 8006a48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2204      	movs	r2, #4
 8006a4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	69db      	ldr	r3, [r3, #28]
 8006a56:	f003 0303 	and.w	r3, r3, #3
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d003      	beq.n	8006a66 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a5e:	6878      	ldr	r0, [r7, #4]
 8006a60:	f000 f948 	bl	8006cf4 <HAL_TIM_IC_CaptureCallback>
 8006a64:	e005      	b.n	8006a72 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a66:	6878      	ldr	r0, [r7, #4]
 8006a68:	f000 f93a 	bl	8006ce0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a6c:	6878      	ldr	r0, [r7, #4]
 8006a6e:	f000 f94b 	bl	8006d08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2200      	movs	r2, #0
 8006a76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006a78:	68bb      	ldr	r3, [r7, #8]
 8006a7a:	f003 0310 	and.w	r3, r3, #16
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d020      	beq.n	8006ac4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	f003 0310 	and.w	r3, r3, #16
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d01b      	beq.n	8006ac4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f06f 0210 	mvn.w	r2, #16
 8006a94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2208      	movs	r2, #8
 8006a9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	69db      	ldr	r3, [r3, #28]
 8006aa2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d003      	beq.n	8006ab2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006aaa:	6878      	ldr	r0, [r7, #4]
 8006aac:	f000 f922 	bl	8006cf4 <HAL_TIM_IC_CaptureCallback>
 8006ab0:	e005      	b.n	8006abe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	f000 f914 	bl	8006ce0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ab8:	6878      	ldr	r0, [r7, #4]
 8006aba:	f000 f925 	bl	8006d08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	f003 0301 	and.w	r3, r3, #1
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d00c      	beq.n	8006ae8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	f003 0301 	and.w	r3, r3, #1
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d007      	beq.n	8006ae8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f06f 0201 	mvn.w	r2, #1
 8006ae0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006ae2:	6878      	ldr	r0, [r7, #4]
 8006ae4:	f7fc ffb6 	bl	8003a54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d00c      	beq.n	8006b0c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d007      	beq.n	8006b0c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006b04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	f000 fbc2 	bl	8007290 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d00c      	beq.n	8006b30 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d007      	beq.n	8006b30 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006b28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006b2a:	6878      	ldr	r0, [r7, #4]
 8006b2c:	f000 f8f6 	bl	8006d1c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	f003 0320 	and.w	r3, r3, #32
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d00c      	beq.n	8006b54 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	f003 0320 	and.w	r3, r3, #32
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d007      	beq.n	8006b54 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f06f 0220 	mvn.w	r2, #32
 8006b4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006b4e:	6878      	ldr	r0, [r7, #4]
 8006b50:	f000 fb94 	bl	800727c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006b54:	bf00      	nop
 8006b56:	3710      	adds	r7, #16
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bd80      	pop	{r7, pc}

08006b5c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b086      	sub	sp, #24
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	60f8      	str	r0, [r7, #12]
 8006b64:	60b9      	str	r1, [r7, #8]
 8006b66:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b68:	2300      	movs	r3, #0
 8006b6a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b72:	2b01      	cmp	r3, #1
 8006b74:	d101      	bne.n	8006b7a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006b76:	2302      	movs	r3, #2
 8006b78:	e0ae      	b.n	8006cd8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	2201      	movs	r2, #1
 8006b7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2b0c      	cmp	r3, #12
 8006b86:	f200 809f 	bhi.w	8006cc8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006b8a:	a201      	add	r2, pc, #4	@ (adr r2, 8006b90 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b90:	08006bc5 	.word	0x08006bc5
 8006b94:	08006cc9 	.word	0x08006cc9
 8006b98:	08006cc9 	.word	0x08006cc9
 8006b9c:	08006cc9 	.word	0x08006cc9
 8006ba0:	08006c05 	.word	0x08006c05
 8006ba4:	08006cc9 	.word	0x08006cc9
 8006ba8:	08006cc9 	.word	0x08006cc9
 8006bac:	08006cc9 	.word	0x08006cc9
 8006bb0:	08006c47 	.word	0x08006c47
 8006bb4:	08006cc9 	.word	0x08006cc9
 8006bb8:	08006cc9 	.word	0x08006cc9
 8006bbc:	08006cc9 	.word	0x08006cc9
 8006bc0:	08006c87 	.word	0x08006c87
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	68b9      	ldr	r1, [r7, #8]
 8006bca:	4618      	mov	r0, r3
 8006bcc:	f000 f936 	bl	8006e3c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	699a      	ldr	r2, [r3, #24]
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f042 0208 	orr.w	r2, r2, #8
 8006bde:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	699a      	ldr	r2, [r3, #24]
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f022 0204 	bic.w	r2, r2, #4
 8006bee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	6999      	ldr	r1, [r3, #24]
 8006bf6:	68bb      	ldr	r3, [r7, #8]
 8006bf8:	691a      	ldr	r2, [r3, #16]
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	430a      	orrs	r2, r1
 8006c00:	619a      	str	r2, [r3, #24]
      break;
 8006c02:	e064      	b.n	8006cce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	68b9      	ldr	r1, [r7, #8]
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	f000 f97c 	bl	8006f08 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	699a      	ldr	r2, [r3, #24]
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006c1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	699a      	ldr	r2, [r3, #24]
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006c2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	6999      	ldr	r1, [r3, #24]
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	691b      	ldr	r3, [r3, #16]
 8006c3a:	021a      	lsls	r2, r3, #8
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	430a      	orrs	r2, r1
 8006c42:	619a      	str	r2, [r3, #24]
      break;
 8006c44:	e043      	b.n	8006cce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	68b9      	ldr	r1, [r7, #8]
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	f000 f9c7 	bl	8006fe0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	69da      	ldr	r2, [r3, #28]
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f042 0208 	orr.w	r2, r2, #8
 8006c60:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	69da      	ldr	r2, [r3, #28]
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f022 0204 	bic.w	r2, r2, #4
 8006c70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	69d9      	ldr	r1, [r3, #28]
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	691a      	ldr	r2, [r3, #16]
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	430a      	orrs	r2, r1
 8006c82:	61da      	str	r2, [r3, #28]
      break;
 8006c84:	e023      	b.n	8006cce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	68b9      	ldr	r1, [r7, #8]
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	f000 fa11 	bl	80070b4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	69da      	ldr	r2, [r3, #28]
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006ca0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	69da      	ldr	r2, [r3, #28]
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006cb0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	69d9      	ldr	r1, [r3, #28]
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	691b      	ldr	r3, [r3, #16]
 8006cbc:	021a      	lsls	r2, r3, #8
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	430a      	orrs	r2, r1
 8006cc4:	61da      	str	r2, [r3, #28]
      break;
 8006cc6:	e002      	b.n	8006cce <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006cc8:	2301      	movs	r3, #1
 8006cca:	75fb      	strb	r3, [r7, #23]
      break;
 8006ccc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006cd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cd8:	4618      	mov	r0, r3
 8006cda:	3718      	adds	r7, #24
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bd80      	pop	{r7, pc}

08006ce0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b083      	sub	sp, #12
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006ce8:	bf00      	nop
 8006cea:	370c      	adds	r7, #12
 8006cec:	46bd      	mov	sp, r7
 8006cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf2:	4770      	bx	lr

08006cf4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b083      	sub	sp, #12
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006cfc:	bf00      	nop
 8006cfe:	370c      	adds	r7, #12
 8006d00:	46bd      	mov	sp, r7
 8006d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d06:	4770      	bx	lr

08006d08 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006d08:	b480      	push	{r7}
 8006d0a:	b083      	sub	sp, #12
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006d10:	bf00      	nop
 8006d12:	370c      	adds	r7, #12
 8006d14:	46bd      	mov	sp, r7
 8006d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1a:	4770      	bx	lr

08006d1c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006d1c:	b480      	push	{r7}
 8006d1e:	b083      	sub	sp, #12
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006d24:	bf00      	nop
 8006d26:	370c      	adds	r7, #12
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2e:	4770      	bx	lr

08006d30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006d30:	b480      	push	{r7}
 8006d32:	b085      	sub	sp, #20
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
 8006d38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	4a37      	ldr	r2, [pc, #220]	@ (8006e20 <TIM_Base_SetConfig+0xf0>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d00f      	beq.n	8006d68 <TIM_Base_SetConfig+0x38>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d4e:	d00b      	beq.n	8006d68 <TIM_Base_SetConfig+0x38>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	4a34      	ldr	r2, [pc, #208]	@ (8006e24 <TIM_Base_SetConfig+0xf4>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d007      	beq.n	8006d68 <TIM_Base_SetConfig+0x38>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	4a33      	ldr	r2, [pc, #204]	@ (8006e28 <TIM_Base_SetConfig+0xf8>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d003      	beq.n	8006d68 <TIM_Base_SetConfig+0x38>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	4a32      	ldr	r2, [pc, #200]	@ (8006e2c <TIM_Base_SetConfig+0xfc>)
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d108      	bne.n	8006d7a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	685b      	ldr	r3, [r3, #4]
 8006d74:	68fa      	ldr	r2, [r7, #12]
 8006d76:	4313      	orrs	r3, r2
 8006d78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	4a28      	ldr	r2, [pc, #160]	@ (8006e20 <TIM_Base_SetConfig+0xf0>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d01b      	beq.n	8006dba <TIM_Base_SetConfig+0x8a>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d88:	d017      	beq.n	8006dba <TIM_Base_SetConfig+0x8a>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	4a25      	ldr	r2, [pc, #148]	@ (8006e24 <TIM_Base_SetConfig+0xf4>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d013      	beq.n	8006dba <TIM_Base_SetConfig+0x8a>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	4a24      	ldr	r2, [pc, #144]	@ (8006e28 <TIM_Base_SetConfig+0xf8>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d00f      	beq.n	8006dba <TIM_Base_SetConfig+0x8a>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	4a23      	ldr	r2, [pc, #140]	@ (8006e2c <TIM_Base_SetConfig+0xfc>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d00b      	beq.n	8006dba <TIM_Base_SetConfig+0x8a>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	4a22      	ldr	r2, [pc, #136]	@ (8006e30 <TIM_Base_SetConfig+0x100>)
 8006da6:	4293      	cmp	r3, r2
 8006da8:	d007      	beq.n	8006dba <TIM_Base_SetConfig+0x8a>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	4a21      	ldr	r2, [pc, #132]	@ (8006e34 <TIM_Base_SetConfig+0x104>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d003      	beq.n	8006dba <TIM_Base_SetConfig+0x8a>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	4a20      	ldr	r2, [pc, #128]	@ (8006e38 <TIM_Base_SetConfig+0x108>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d108      	bne.n	8006dcc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006dc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	68db      	ldr	r3, [r3, #12]
 8006dc6:	68fa      	ldr	r2, [r7, #12]
 8006dc8:	4313      	orrs	r3, r2
 8006dca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	695b      	ldr	r3, [r3, #20]
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	689a      	ldr	r2, [r3, #8]
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	681a      	ldr	r2, [r3, #0]
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	4a0c      	ldr	r2, [pc, #48]	@ (8006e20 <TIM_Base_SetConfig+0xf0>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d103      	bne.n	8006dfa <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	691a      	ldr	r2, [r3, #16]
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f043 0204 	orr.w	r2, r3, #4
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2201      	movs	r2, #1
 8006e0a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	68fa      	ldr	r2, [r7, #12]
 8006e10:	601a      	str	r2, [r3, #0]
}
 8006e12:	bf00      	nop
 8006e14:	3714      	adds	r7, #20
 8006e16:	46bd      	mov	sp, r7
 8006e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1c:	4770      	bx	lr
 8006e1e:	bf00      	nop
 8006e20:	40010000 	.word	0x40010000
 8006e24:	40000400 	.word	0x40000400
 8006e28:	40000800 	.word	0x40000800
 8006e2c:	40000c00 	.word	0x40000c00
 8006e30:	40014000 	.word	0x40014000
 8006e34:	40014400 	.word	0x40014400
 8006e38:	40014800 	.word	0x40014800

08006e3c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b087      	sub	sp, #28
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
 8006e44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6a1b      	ldr	r3, [r3, #32]
 8006e4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6a1b      	ldr	r3, [r3, #32]
 8006e50:	f023 0201 	bic.w	r2, r3, #1
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	685b      	ldr	r3, [r3, #4]
 8006e5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	699b      	ldr	r3, [r3, #24]
 8006e62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	f023 0303 	bic.w	r3, r3, #3
 8006e72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	68fa      	ldr	r2, [r7, #12]
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	f023 0302 	bic.w	r3, r3, #2
 8006e84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	689b      	ldr	r3, [r3, #8]
 8006e8a:	697a      	ldr	r2, [r7, #20]
 8006e8c:	4313      	orrs	r3, r2
 8006e8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	4a1c      	ldr	r2, [pc, #112]	@ (8006f04 <TIM_OC1_SetConfig+0xc8>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d10c      	bne.n	8006eb2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006e98:	697b      	ldr	r3, [r7, #20]
 8006e9a:	f023 0308 	bic.w	r3, r3, #8
 8006e9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	68db      	ldr	r3, [r3, #12]
 8006ea4:	697a      	ldr	r2, [r7, #20]
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	f023 0304 	bic.w	r3, r3, #4
 8006eb0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	4a13      	ldr	r2, [pc, #76]	@ (8006f04 <TIM_OC1_SetConfig+0xc8>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d111      	bne.n	8006ede <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006eba:	693b      	ldr	r3, [r7, #16]
 8006ebc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ec0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006ec2:	693b      	ldr	r3, [r7, #16]
 8006ec4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006ec8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	695b      	ldr	r3, [r3, #20]
 8006ece:	693a      	ldr	r2, [r7, #16]
 8006ed0:	4313      	orrs	r3, r2
 8006ed2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	699b      	ldr	r3, [r3, #24]
 8006ed8:	693a      	ldr	r2, [r7, #16]
 8006eda:	4313      	orrs	r3, r2
 8006edc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	693a      	ldr	r2, [r7, #16]
 8006ee2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	68fa      	ldr	r2, [r7, #12]
 8006ee8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	685a      	ldr	r2, [r3, #4]
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	697a      	ldr	r2, [r7, #20]
 8006ef6:	621a      	str	r2, [r3, #32]
}
 8006ef8:	bf00      	nop
 8006efa:	371c      	adds	r7, #28
 8006efc:	46bd      	mov	sp, r7
 8006efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f02:	4770      	bx	lr
 8006f04:	40010000 	.word	0x40010000

08006f08 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f08:	b480      	push	{r7}
 8006f0a:	b087      	sub	sp, #28
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
 8006f10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6a1b      	ldr	r3, [r3, #32]
 8006f16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6a1b      	ldr	r3, [r3, #32]
 8006f1c:	f023 0210 	bic.w	r2, r3, #16
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	685b      	ldr	r3, [r3, #4]
 8006f28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	699b      	ldr	r3, [r3, #24]
 8006f2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f40:	683b      	ldr	r3, [r7, #0]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	021b      	lsls	r3, r3, #8
 8006f46:	68fa      	ldr	r2, [r7, #12]
 8006f48:	4313      	orrs	r3, r2
 8006f4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006f4c:	697b      	ldr	r3, [r7, #20]
 8006f4e:	f023 0320 	bic.w	r3, r3, #32
 8006f52:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	689b      	ldr	r3, [r3, #8]
 8006f58:	011b      	lsls	r3, r3, #4
 8006f5a:	697a      	ldr	r2, [r7, #20]
 8006f5c:	4313      	orrs	r3, r2
 8006f5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	4a1e      	ldr	r2, [pc, #120]	@ (8006fdc <TIM_OC2_SetConfig+0xd4>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d10d      	bne.n	8006f84 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006f68:	697b      	ldr	r3, [r7, #20]
 8006f6a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	68db      	ldr	r3, [r3, #12]
 8006f74:	011b      	lsls	r3, r3, #4
 8006f76:	697a      	ldr	r2, [r7, #20]
 8006f78:	4313      	orrs	r3, r2
 8006f7a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006f7c:	697b      	ldr	r3, [r7, #20]
 8006f7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f82:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	4a15      	ldr	r2, [pc, #84]	@ (8006fdc <TIM_OC2_SetConfig+0xd4>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d113      	bne.n	8006fb4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006f8c:	693b      	ldr	r3, [r7, #16]
 8006f8e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006f92:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006f94:	693b      	ldr	r3, [r7, #16]
 8006f96:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006f9a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	695b      	ldr	r3, [r3, #20]
 8006fa0:	009b      	lsls	r3, r3, #2
 8006fa2:	693a      	ldr	r2, [r7, #16]
 8006fa4:	4313      	orrs	r3, r2
 8006fa6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	699b      	ldr	r3, [r3, #24]
 8006fac:	009b      	lsls	r3, r3, #2
 8006fae:	693a      	ldr	r2, [r7, #16]
 8006fb0:	4313      	orrs	r3, r2
 8006fb2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	693a      	ldr	r2, [r7, #16]
 8006fb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	68fa      	ldr	r2, [r7, #12]
 8006fbe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	685a      	ldr	r2, [r3, #4]
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	697a      	ldr	r2, [r7, #20]
 8006fcc:	621a      	str	r2, [r3, #32]
}
 8006fce:	bf00      	nop
 8006fd0:	371c      	adds	r7, #28
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd8:	4770      	bx	lr
 8006fda:	bf00      	nop
 8006fdc:	40010000 	.word	0x40010000

08006fe0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b087      	sub	sp, #28
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
 8006fe8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6a1b      	ldr	r3, [r3, #32]
 8006fee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6a1b      	ldr	r3, [r3, #32]
 8006ff4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	685b      	ldr	r3, [r3, #4]
 8007000:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	69db      	ldr	r3, [r3, #28]
 8007006:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800700e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	f023 0303 	bic.w	r3, r3, #3
 8007016:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	68fa      	ldr	r2, [r7, #12]
 800701e:	4313      	orrs	r3, r2
 8007020:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007022:	697b      	ldr	r3, [r7, #20]
 8007024:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007028:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	689b      	ldr	r3, [r3, #8]
 800702e:	021b      	lsls	r3, r3, #8
 8007030:	697a      	ldr	r2, [r7, #20]
 8007032:	4313      	orrs	r3, r2
 8007034:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	4a1d      	ldr	r2, [pc, #116]	@ (80070b0 <TIM_OC3_SetConfig+0xd0>)
 800703a:	4293      	cmp	r3, r2
 800703c:	d10d      	bne.n	800705a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800703e:	697b      	ldr	r3, [r7, #20]
 8007040:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007044:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	68db      	ldr	r3, [r3, #12]
 800704a:	021b      	lsls	r3, r3, #8
 800704c:	697a      	ldr	r2, [r7, #20]
 800704e:	4313      	orrs	r3, r2
 8007050:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007052:	697b      	ldr	r3, [r7, #20]
 8007054:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007058:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	4a14      	ldr	r2, [pc, #80]	@ (80070b0 <TIM_OC3_SetConfig+0xd0>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d113      	bne.n	800708a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007062:	693b      	ldr	r3, [r7, #16]
 8007064:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007068:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800706a:	693b      	ldr	r3, [r7, #16]
 800706c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007070:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	695b      	ldr	r3, [r3, #20]
 8007076:	011b      	lsls	r3, r3, #4
 8007078:	693a      	ldr	r2, [r7, #16]
 800707a:	4313      	orrs	r3, r2
 800707c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	699b      	ldr	r3, [r3, #24]
 8007082:	011b      	lsls	r3, r3, #4
 8007084:	693a      	ldr	r2, [r7, #16]
 8007086:	4313      	orrs	r3, r2
 8007088:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	693a      	ldr	r2, [r7, #16]
 800708e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	68fa      	ldr	r2, [r7, #12]
 8007094:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	685a      	ldr	r2, [r3, #4]
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	697a      	ldr	r2, [r7, #20]
 80070a2:	621a      	str	r2, [r3, #32]
}
 80070a4:	bf00      	nop
 80070a6:	371c      	adds	r7, #28
 80070a8:	46bd      	mov	sp, r7
 80070aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ae:	4770      	bx	lr
 80070b0:	40010000 	.word	0x40010000

080070b4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80070b4:	b480      	push	{r7}
 80070b6:	b087      	sub	sp, #28
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
 80070bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6a1b      	ldr	r3, [r3, #32]
 80070c2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	6a1b      	ldr	r3, [r3, #32]
 80070c8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	685b      	ldr	r3, [r3, #4]
 80070d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	69db      	ldr	r3, [r3, #28]
 80070da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80070e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	021b      	lsls	r3, r3, #8
 80070f2:	68fa      	ldr	r2, [r7, #12]
 80070f4:	4313      	orrs	r3, r2
 80070f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80070f8:	693b      	ldr	r3, [r7, #16]
 80070fa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80070fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	689b      	ldr	r3, [r3, #8]
 8007104:	031b      	lsls	r3, r3, #12
 8007106:	693a      	ldr	r2, [r7, #16]
 8007108:	4313      	orrs	r3, r2
 800710a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	4a10      	ldr	r2, [pc, #64]	@ (8007150 <TIM_OC4_SetConfig+0x9c>)
 8007110:	4293      	cmp	r3, r2
 8007112:	d109      	bne.n	8007128 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007114:	697b      	ldr	r3, [r7, #20]
 8007116:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800711a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	695b      	ldr	r3, [r3, #20]
 8007120:	019b      	lsls	r3, r3, #6
 8007122:	697a      	ldr	r2, [r7, #20]
 8007124:	4313      	orrs	r3, r2
 8007126:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	697a      	ldr	r2, [r7, #20]
 800712c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	68fa      	ldr	r2, [r7, #12]
 8007132:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	685a      	ldr	r2, [r3, #4]
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	693a      	ldr	r2, [r7, #16]
 8007140:	621a      	str	r2, [r3, #32]
}
 8007142:	bf00      	nop
 8007144:	371c      	adds	r7, #28
 8007146:	46bd      	mov	sp, r7
 8007148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714c:	4770      	bx	lr
 800714e:	bf00      	nop
 8007150:	40010000 	.word	0x40010000

08007154 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007154:	b480      	push	{r7}
 8007156:	b087      	sub	sp, #28
 8007158:	af00      	add	r7, sp, #0
 800715a:	60f8      	str	r0, [r7, #12]
 800715c:	60b9      	str	r1, [r7, #8]
 800715e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007160:	68bb      	ldr	r3, [r7, #8]
 8007162:	f003 031f 	and.w	r3, r3, #31
 8007166:	2201      	movs	r2, #1
 8007168:	fa02 f303 	lsl.w	r3, r2, r3
 800716c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	6a1a      	ldr	r2, [r3, #32]
 8007172:	697b      	ldr	r3, [r7, #20]
 8007174:	43db      	mvns	r3, r3
 8007176:	401a      	ands	r2, r3
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	6a1a      	ldr	r2, [r3, #32]
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	f003 031f 	and.w	r3, r3, #31
 8007186:	6879      	ldr	r1, [r7, #4]
 8007188:	fa01 f303 	lsl.w	r3, r1, r3
 800718c:	431a      	orrs	r2, r3
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	621a      	str	r2, [r3, #32]
}
 8007192:	bf00      	nop
 8007194:	371c      	adds	r7, #28
 8007196:	46bd      	mov	sp, r7
 8007198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719c:	4770      	bx	lr
	...

080071a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b085      	sub	sp, #20
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
 80071a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	d101      	bne.n	80071b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80071b4:	2302      	movs	r3, #2
 80071b6:	e050      	b.n	800725a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2201      	movs	r2, #1
 80071bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2202      	movs	r2, #2
 80071c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	685b      	ldr	r3, [r3, #4]
 80071ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	689b      	ldr	r3, [r3, #8]
 80071d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	68fa      	ldr	r2, [r7, #12]
 80071e6:	4313      	orrs	r3, r2
 80071e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	68fa      	ldr	r2, [r7, #12]
 80071f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	4a1c      	ldr	r2, [pc, #112]	@ (8007268 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d018      	beq.n	800722e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007204:	d013      	beq.n	800722e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	4a18      	ldr	r2, [pc, #96]	@ (800726c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800720c:	4293      	cmp	r3, r2
 800720e:	d00e      	beq.n	800722e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	4a16      	ldr	r2, [pc, #88]	@ (8007270 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007216:	4293      	cmp	r3, r2
 8007218:	d009      	beq.n	800722e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	4a15      	ldr	r2, [pc, #84]	@ (8007274 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007220:	4293      	cmp	r3, r2
 8007222:	d004      	beq.n	800722e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	4a13      	ldr	r2, [pc, #76]	@ (8007278 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d10c      	bne.n	8007248 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007234:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	685b      	ldr	r3, [r3, #4]
 800723a:	68ba      	ldr	r2, [r7, #8]
 800723c:	4313      	orrs	r3, r2
 800723e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	68ba      	ldr	r2, [r7, #8]
 8007246:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2201      	movs	r2, #1
 800724c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2200      	movs	r2, #0
 8007254:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007258:	2300      	movs	r3, #0
}
 800725a:	4618      	mov	r0, r3
 800725c:	3714      	adds	r7, #20
 800725e:	46bd      	mov	sp, r7
 8007260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007264:	4770      	bx	lr
 8007266:	bf00      	nop
 8007268:	40010000 	.word	0x40010000
 800726c:	40000400 	.word	0x40000400
 8007270:	40000800 	.word	0x40000800
 8007274:	40000c00 	.word	0x40000c00
 8007278:	40014000 	.word	0x40014000

0800727c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800727c:	b480      	push	{r7}
 800727e:	b083      	sub	sp, #12
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007284:	bf00      	nop
 8007286:	370c      	adds	r7, #12
 8007288:	46bd      	mov	sp, r7
 800728a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728e:	4770      	bx	lr

08007290 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007290:	b480      	push	{r7}
 8007292:	b083      	sub	sp, #12
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007298:	bf00      	nop
 800729a:	370c      	adds	r7, #12
 800729c:	46bd      	mov	sp, r7
 800729e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a2:	4770      	bx	lr

080072a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b082      	sub	sp, #8
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d101      	bne.n	80072b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80072b2:	2301      	movs	r3, #1
 80072b4:	e042      	b.n	800733c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80072bc:	b2db      	uxtb	r3, r3
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d106      	bne.n	80072d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2200      	movs	r2, #0
 80072c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	f7fc fe12 	bl	8003ef4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2224      	movs	r2, #36	@ 0x24
 80072d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	68da      	ldr	r2, [r3, #12]
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80072e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80072e8:	6878      	ldr	r0, [r7, #4]
 80072ea:	f000 fdd3 	bl	8007e94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	691a      	ldr	r2, [r3, #16]
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80072fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	695a      	ldr	r2, [r3, #20]
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800730c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	68da      	ldr	r2, [r3, #12]
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800731c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2200      	movs	r2, #0
 8007322:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2220      	movs	r2, #32
 8007328:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2220      	movs	r2, #32
 8007330:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2200      	movs	r2, #0
 8007338:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800733a:	2300      	movs	r3, #0
}
 800733c:	4618      	mov	r0, r3
 800733e:	3708      	adds	r7, #8
 8007340:	46bd      	mov	sp, r7
 8007342:	bd80      	pop	{r7, pc}

08007344 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b08a      	sub	sp, #40	@ 0x28
 8007348:	af02      	add	r7, sp, #8
 800734a:	60f8      	str	r0, [r7, #12]
 800734c:	60b9      	str	r1, [r7, #8]
 800734e:	603b      	str	r3, [r7, #0]
 8007350:	4613      	mov	r3, r2
 8007352:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007354:	2300      	movs	r3, #0
 8007356:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800735e:	b2db      	uxtb	r3, r3
 8007360:	2b20      	cmp	r3, #32
 8007362:	d175      	bne.n	8007450 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d002      	beq.n	8007370 <HAL_UART_Transmit+0x2c>
 800736a:	88fb      	ldrh	r3, [r7, #6]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d101      	bne.n	8007374 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007370:	2301      	movs	r3, #1
 8007372:	e06e      	b.n	8007452 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	2200      	movs	r2, #0
 8007378:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	2221      	movs	r2, #33	@ 0x21
 800737e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007382:	f7fd f827 	bl	80043d4 <HAL_GetTick>
 8007386:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	88fa      	ldrh	r2, [r7, #6]
 800738c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	88fa      	ldrh	r2, [r7, #6]
 8007392:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	689b      	ldr	r3, [r3, #8]
 8007398:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800739c:	d108      	bne.n	80073b0 <HAL_UART_Transmit+0x6c>
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	691b      	ldr	r3, [r3, #16]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d104      	bne.n	80073b0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80073a6:	2300      	movs	r3, #0
 80073a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80073aa:	68bb      	ldr	r3, [r7, #8]
 80073ac:	61bb      	str	r3, [r7, #24]
 80073ae:	e003      	b.n	80073b8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80073b0:	68bb      	ldr	r3, [r7, #8]
 80073b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80073b4:	2300      	movs	r3, #0
 80073b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80073b8:	e02e      	b.n	8007418 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	9300      	str	r3, [sp, #0]
 80073be:	697b      	ldr	r3, [r7, #20]
 80073c0:	2200      	movs	r2, #0
 80073c2:	2180      	movs	r1, #128	@ 0x80
 80073c4:	68f8      	ldr	r0, [r7, #12]
 80073c6:	f000 fb37 	bl	8007a38 <UART_WaitOnFlagUntilTimeout>
 80073ca:	4603      	mov	r3, r0
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d005      	beq.n	80073dc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	2220      	movs	r2, #32
 80073d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80073d8:	2303      	movs	r3, #3
 80073da:	e03a      	b.n	8007452 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80073dc:	69fb      	ldr	r3, [r7, #28]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d10b      	bne.n	80073fa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80073e2:	69bb      	ldr	r3, [r7, #24]
 80073e4:	881b      	ldrh	r3, [r3, #0]
 80073e6:	461a      	mov	r2, r3
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80073f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80073f2:	69bb      	ldr	r3, [r7, #24]
 80073f4:	3302      	adds	r3, #2
 80073f6:	61bb      	str	r3, [r7, #24]
 80073f8:	e007      	b.n	800740a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80073fa:	69fb      	ldr	r3, [r7, #28]
 80073fc:	781a      	ldrb	r2, [r3, #0]
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007404:	69fb      	ldr	r3, [r7, #28]
 8007406:	3301      	adds	r3, #1
 8007408:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800740e:	b29b      	uxth	r3, r3
 8007410:	3b01      	subs	r3, #1
 8007412:	b29a      	uxth	r2, r3
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800741c:	b29b      	uxth	r3, r3
 800741e:	2b00      	cmp	r3, #0
 8007420:	d1cb      	bne.n	80073ba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	9300      	str	r3, [sp, #0]
 8007426:	697b      	ldr	r3, [r7, #20]
 8007428:	2200      	movs	r2, #0
 800742a:	2140      	movs	r1, #64	@ 0x40
 800742c:	68f8      	ldr	r0, [r7, #12]
 800742e:	f000 fb03 	bl	8007a38 <UART_WaitOnFlagUntilTimeout>
 8007432:	4603      	mov	r3, r0
 8007434:	2b00      	cmp	r3, #0
 8007436:	d005      	beq.n	8007444 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2220      	movs	r2, #32
 800743c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007440:	2303      	movs	r3, #3
 8007442:	e006      	b.n	8007452 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	2220      	movs	r2, #32
 8007448:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800744c:	2300      	movs	r3, #0
 800744e:	e000      	b.n	8007452 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007450:	2302      	movs	r3, #2
  }
}
 8007452:	4618      	mov	r0, r3
 8007454:	3720      	adds	r7, #32
 8007456:	46bd      	mov	sp, r7
 8007458:	bd80      	pop	{r7, pc}

0800745a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800745a:	b580      	push	{r7, lr}
 800745c:	b084      	sub	sp, #16
 800745e:	af00      	add	r7, sp, #0
 8007460:	60f8      	str	r0, [r7, #12]
 8007462:	60b9      	str	r1, [r7, #8]
 8007464:	4613      	mov	r3, r2
 8007466:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800746e:	b2db      	uxtb	r3, r3
 8007470:	2b20      	cmp	r3, #32
 8007472:	d112      	bne.n	800749a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8007474:	68bb      	ldr	r3, [r7, #8]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d002      	beq.n	8007480 <HAL_UART_Receive_IT+0x26>
 800747a:	88fb      	ldrh	r3, [r7, #6]
 800747c:	2b00      	cmp	r3, #0
 800747e:	d101      	bne.n	8007484 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007480:	2301      	movs	r3, #1
 8007482:	e00b      	b.n	800749c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	2200      	movs	r2, #0
 8007488:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800748a:	88fb      	ldrh	r3, [r7, #6]
 800748c:	461a      	mov	r2, r3
 800748e:	68b9      	ldr	r1, [r7, #8]
 8007490:	68f8      	ldr	r0, [r7, #12]
 8007492:	f000 fb2a 	bl	8007aea <UART_Start_Receive_IT>
 8007496:	4603      	mov	r3, r0
 8007498:	e000      	b.n	800749c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800749a:	2302      	movs	r3, #2
  }
}
 800749c:	4618      	mov	r0, r3
 800749e:	3710      	adds	r7, #16
 80074a0:	46bd      	mov	sp, r7
 80074a2:	bd80      	pop	{r7, pc}

080074a4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b0ba      	sub	sp, #232	@ 0xe8
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	68db      	ldr	r3, [r3, #12]
 80074bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	695b      	ldr	r3, [r3, #20]
 80074c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80074ca:	2300      	movs	r3, #0
 80074cc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80074d0:	2300      	movs	r3, #0
 80074d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80074d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074da:	f003 030f 	and.w	r3, r3, #15
 80074de:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80074e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d10f      	bne.n	800750a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80074ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074ee:	f003 0320 	and.w	r3, r3, #32
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d009      	beq.n	800750a <HAL_UART_IRQHandler+0x66>
 80074f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074fa:	f003 0320 	and.w	r3, r3, #32
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d003      	beq.n	800750a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007502:	6878      	ldr	r0, [r7, #4]
 8007504:	f000 fc07 	bl	8007d16 <UART_Receive_IT>
      return;
 8007508:	e273      	b.n	80079f2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800750a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800750e:	2b00      	cmp	r3, #0
 8007510:	f000 80de 	beq.w	80076d0 <HAL_UART_IRQHandler+0x22c>
 8007514:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007518:	f003 0301 	and.w	r3, r3, #1
 800751c:	2b00      	cmp	r3, #0
 800751e:	d106      	bne.n	800752e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007520:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007524:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007528:	2b00      	cmp	r3, #0
 800752a:	f000 80d1 	beq.w	80076d0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800752e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007532:	f003 0301 	and.w	r3, r3, #1
 8007536:	2b00      	cmp	r3, #0
 8007538:	d00b      	beq.n	8007552 <HAL_UART_IRQHandler+0xae>
 800753a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800753e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007542:	2b00      	cmp	r3, #0
 8007544:	d005      	beq.n	8007552 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800754a:	f043 0201 	orr.w	r2, r3, #1
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007552:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007556:	f003 0304 	and.w	r3, r3, #4
 800755a:	2b00      	cmp	r3, #0
 800755c:	d00b      	beq.n	8007576 <HAL_UART_IRQHandler+0xd2>
 800755e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007562:	f003 0301 	and.w	r3, r3, #1
 8007566:	2b00      	cmp	r3, #0
 8007568:	d005      	beq.n	8007576 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800756e:	f043 0202 	orr.w	r2, r3, #2
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007576:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800757a:	f003 0302 	and.w	r3, r3, #2
 800757e:	2b00      	cmp	r3, #0
 8007580:	d00b      	beq.n	800759a <HAL_UART_IRQHandler+0xf6>
 8007582:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007586:	f003 0301 	and.w	r3, r3, #1
 800758a:	2b00      	cmp	r3, #0
 800758c:	d005      	beq.n	800759a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007592:	f043 0204 	orr.w	r2, r3, #4
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800759a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800759e:	f003 0308 	and.w	r3, r3, #8
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d011      	beq.n	80075ca <HAL_UART_IRQHandler+0x126>
 80075a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075aa:	f003 0320 	and.w	r3, r3, #32
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d105      	bne.n	80075be <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80075b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80075b6:	f003 0301 	and.w	r3, r3, #1
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d005      	beq.n	80075ca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075c2:	f043 0208 	orr.w	r2, r3, #8
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	f000 820a 	beq.w	80079e8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80075d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075d8:	f003 0320 	and.w	r3, r3, #32
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d008      	beq.n	80075f2 <HAL_UART_IRQHandler+0x14e>
 80075e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075e4:	f003 0320 	and.w	r3, r3, #32
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d002      	beq.n	80075f2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80075ec:	6878      	ldr	r0, [r7, #4]
 80075ee:	f000 fb92 	bl	8007d16 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	695b      	ldr	r3, [r3, #20]
 80075f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075fc:	2b40      	cmp	r3, #64	@ 0x40
 80075fe:	bf0c      	ite	eq
 8007600:	2301      	moveq	r3, #1
 8007602:	2300      	movne	r3, #0
 8007604:	b2db      	uxtb	r3, r3
 8007606:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800760e:	f003 0308 	and.w	r3, r3, #8
 8007612:	2b00      	cmp	r3, #0
 8007614:	d103      	bne.n	800761e <HAL_UART_IRQHandler+0x17a>
 8007616:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800761a:	2b00      	cmp	r3, #0
 800761c:	d04f      	beq.n	80076be <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	f000 fa9d 	bl	8007b5e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	695b      	ldr	r3, [r3, #20]
 800762a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800762e:	2b40      	cmp	r3, #64	@ 0x40
 8007630:	d141      	bne.n	80076b6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	3314      	adds	r3, #20
 8007638:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800763c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007640:	e853 3f00 	ldrex	r3, [r3]
 8007644:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007648:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800764c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007650:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	3314      	adds	r3, #20
 800765a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800765e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007662:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007666:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800766a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800766e:	e841 2300 	strex	r3, r2, [r1]
 8007672:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007676:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800767a:	2b00      	cmp	r3, #0
 800767c:	d1d9      	bne.n	8007632 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007682:	2b00      	cmp	r3, #0
 8007684:	d013      	beq.n	80076ae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800768a:	4a8a      	ldr	r2, [pc, #552]	@ (80078b4 <HAL_UART_IRQHandler+0x410>)
 800768c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007692:	4618      	mov	r0, r3
 8007694:	f7fd fc12 	bl	8004ebc <HAL_DMA_Abort_IT>
 8007698:	4603      	mov	r3, r0
 800769a:	2b00      	cmp	r3, #0
 800769c:	d016      	beq.n	80076cc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076a4:	687a      	ldr	r2, [r7, #4]
 80076a6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80076a8:	4610      	mov	r0, r2
 80076aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076ac:	e00e      	b.n	80076cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f000 f9ac 	bl	8007a0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076b4:	e00a      	b.n	80076cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80076b6:	6878      	ldr	r0, [r7, #4]
 80076b8:	f000 f9a8 	bl	8007a0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076bc:	e006      	b.n	80076cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	f000 f9a4 	bl	8007a0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2200      	movs	r2, #0
 80076c8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80076ca:	e18d      	b.n	80079e8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076cc:	bf00      	nop
    return;
 80076ce:	e18b      	b.n	80079e8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076d4:	2b01      	cmp	r3, #1
 80076d6:	f040 8167 	bne.w	80079a8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80076da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076de:	f003 0310 	and.w	r3, r3, #16
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	f000 8160 	beq.w	80079a8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80076e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80076ec:	f003 0310 	and.w	r3, r3, #16
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	f000 8159 	beq.w	80079a8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80076f6:	2300      	movs	r3, #0
 80076f8:	60bb      	str	r3, [r7, #8]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	60bb      	str	r3, [r7, #8]
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	685b      	ldr	r3, [r3, #4]
 8007708:	60bb      	str	r3, [r7, #8]
 800770a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	695b      	ldr	r3, [r3, #20]
 8007712:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007716:	2b40      	cmp	r3, #64	@ 0x40
 8007718:	f040 80ce 	bne.w	80078b8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	685b      	ldr	r3, [r3, #4]
 8007724:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007728:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800772c:	2b00      	cmp	r3, #0
 800772e:	f000 80a9 	beq.w	8007884 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007736:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800773a:	429a      	cmp	r2, r3
 800773c:	f080 80a2 	bcs.w	8007884 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007746:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800774c:	69db      	ldr	r3, [r3, #28]
 800774e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007752:	f000 8088 	beq.w	8007866 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	330c      	adds	r3, #12
 800775c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007760:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007764:	e853 3f00 	ldrex	r3, [r3]
 8007768:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800776c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007770:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007774:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	330c      	adds	r3, #12
 800777e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007782:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007786:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800778a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800778e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007792:	e841 2300 	strex	r3, r2, [r1]
 8007796:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800779a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d1d9      	bne.n	8007756 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	3314      	adds	r3, #20
 80077a8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80077ac:	e853 3f00 	ldrex	r3, [r3]
 80077b0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80077b2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80077b4:	f023 0301 	bic.w	r3, r3, #1
 80077b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	3314      	adds	r3, #20
 80077c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80077c6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80077ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077cc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80077ce:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80077d2:	e841 2300 	strex	r3, r2, [r1]
 80077d6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80077d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d1e1      	bne.n	80077a2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	3314      	adds	r3, #20
 80077e4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80077e8:	e853 3f00 	ldrex	r3, [r3]
 80077ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80077ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80077f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80077f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	3314      	adds	r3, #20
 80077fe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007802:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007804:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007806:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007808:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800780a:	e841 2300 	strex	r3, r2, [r1]
 800780e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007810:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007812:	2b00      	cmp	r3, #0
 8007814:	d1e3      	bne.n	80077de <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2220      	movs	r2, #32
 800781a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2200      	movs	r2, #0
 8007822:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	330c      	adds	r3, #12
 800782a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800782c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800782e:	e853 3f00 	ldrex	r3, [r3]
 8007832:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007834:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007836:	f023 0310 	bic.w	r3, r3, #16
 800783a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	330c      	adds	r3, #12
 8007844:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007848:	65ba      	str	r2, [r7, #88]	@ 0x58
 800784a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800784c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800784e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007850:	e841 2300 	strex	r3, r2, [r1]
 8007854:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007856:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007858:	2b00      	cmp	r3, #0
 800785a:	d1e3      	bne.n	8007824 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007860:	4618      	mov	r0, r3
 8007862:	f7fd fabb 	bl	8004ddc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2202      	movs	r2, #2
 800786a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007874:	b29b      	uxth	r3, r3
 8007876:	1ad3      	subs	r3, r2, r3
 8007878:	b29b      	uxth	r3, r3
 800787a:	4619      	mov	r1, r3
 800787c:	6878      	ldr	r0, [r7, #4]
 800787e:	f000 f8cf 	bl	8007a20 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007882:	e0b3      	b.n	80079ec <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007888:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800788c:	429a      	cmp	r2, r3
 800788e:	f040 80ad 	bne.w	80079ec <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007896:	69db      	ldr	r3, [r3, #28]
 8007898:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800789c:	f040 80a6 	bne.w	80079ec <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2202      	movs	r2, #2
 80078a4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80078aa:	4619      	mov	r1, r3
 80078ac:	6878      	ldr	r0, [r7, #4]
 80078ae:	f000 f8b7 	bl	8007a20 <HAL_UARTEx_RxEventCallback>
      return;
 80078b2:	e09b      	b.n	80079ec <HAL_UART_IRQHandler+0x548>
 80078b4:	08007c25 	.word	0x08007c25
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80078c0:	b29b      	uxth	r3, r3
 80078c2:	1ad3      	subs	r3, r2, r3
 80078c4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80078cc:	b29b      	uxth	r3, r3
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	f000 808e 	beq.w	80079f0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80078d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80078d8:	2b00      	cmp	r3, #0
 80078da:	f000 8089 	beq.w	80079f0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	330c      	adds	r3, #12
 80078e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078e8:	e853 3f00 	ldrex	r3, [r3]
 80078ec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80078ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80078f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	330c      	adds	r3, #12
 80078fe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007902:	647a      	str	r2, [r7, #68]	@ 0x44
 8007904:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007906:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007908:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800790a:	e841 2300 	strex	r3, r2, [r1]
 800790e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007910:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007912:	2b00      	cmp	r3, #0
 8007914:	d1e3      	bne.n	80078de <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	3314      	adds	r3, #20
 800791c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800791e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007920:	e853 3f00 	ldrex	r3, [r3]
 8007924:	623b      	str	r3, [r7, #32]
   return(result);
 8007926:	6a3b      	ldr	r3, [r7, #32]
 8007928:	f023 0301 	bic.w	r3, r3, #1
 800792c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	3314      	adds	r3, #20
 8007936:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800793a:	633a      	str	r2, [r7, #48]	@ 0x30
 800793c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800793e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007940:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007942:	e841 2300 	strex	r3, r2, [r1]
 8007946:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800794a:	2b00      	cmp	r3, #0
 800794c:	d1e3      	bne.n	8007916 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2220      	movs	r2, #32
 8007952:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2200      	movs	r2, #0
 800795a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	330c      	adds	r3, #12
 8007962:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007964:	693b      	ldr	r3, [r7, #16]
 8007966:	e853 3f00 	ldrex	r3, [r3]
 800796a:	60fb      	str	r3, [r7, #12]
   return(result);
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	f023 0310 	bic.w	r3, r3, #16
 8007972:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	330c      	adds	r3, #12
 800797c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007980:	61fa      	str	r2, [r7, #28]
 8007982:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007984:	69b9      	ldr	r1, [r7, #24]
 8007986:	69fa      	ldr	r2, [r7, #28]
 8007988:	e841 2300 	strex	r3, r2, [r1]
 800798c:	617b      	str	r3, [r7, #20]
   return(result);
 800798e:	697b      	ldr	r3, [r7, #20]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d1e3      	bne.n	800795c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2202      	movs	r2, #2
 8007998:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800799a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800799e:	4619      	mov	r1, r3
 80079a0:	6878      	ldr	r0, [r7, #4]
 80079a2:	f000 f83d 	bl	8007a20 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80079a6:	e023      	b.n	80079f0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80079a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d009      	beq.n	80079c8 <HAL_UART_IRQHandler+0x524>
 80079b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d003      	beq.n	80079c8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	f000 f940 	bl	8007c46 <UART_Transmit_IT>
    return;
 80079c6:	e014      	b.n	80079f2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80079c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d00e      	beq.n	80079f2 <HAL_UART_IRQHandler+0x54e>
 80079d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d008      	beq.n	80079f2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80079e0:	6878      	ldr	r0, [r7, #4]
 80079e2:	f000 f980 	bl	8007ce6 <UART_EndTransmit_IT>
    return;
 80079e6:	e004      	b.n	80079f2 <HAL_UART_IRQHandler+0x54e>
    return;
 80079e8:	bf00      	nop
 80079ea:	e002      	b.n	80079f2 <HAL_UART_IRQHandler+0x54e>
      return;
 80079ec:	bf00      	nop
 80079ee:	e000      	b.n	80079f2 <HAL_UART_IRQHandler+0x54e>
      return;
 80079f0:	bf00      	nop
  }
}
 80079f2:	37e8      	adds	r7, #232	@ 0xe8
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bd80      	pop	{r7, pc}

080079f8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80079f8:	b480      	push	{r7}
 80079fa:	b083      	sub	sp, #12
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007a00:	bf00      	nop
 8007a02:	370c      	adds	r7, #12
 8007a04:	46bd      	mov	sp, r7
 8007a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0a:	4770      	bx	lr

08007a0c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007a0c:	b480      	push	{r7}
 8007a0e:	b083      	sub	sp, #12
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007a14:	bf00      	nop
 8007a16:	370c      	adds	r7, #12
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1e:	4770      	bx	lr

08007a20 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007a20:	b480      	push	{r7}
 8007a22:	b083      	sub	sp, #12
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
 8007a28:	460b      	mov	r3, r1
 8007a2a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007a2c:	bf00      	nop
 8007a2e:	370c      	adds	r7, #12
 8007a30:	46bd      	mov	sp, r7
 8007a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a36:	4770      	bx	lr

08007a38 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b086      	sub	sp, #24
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	60f8      	str	r0, [r7, #12]
 8007a40:	60b9      	str	r1, [r7, #8]
 8007a42:	603b      	str	r3, [r7, #0]
 8007a44:	4613      	mov	r3, r2
 8007a46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a48:	e03b      	b.n	8007ac2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a4a:	6a3b      	ldr	r3, [r7, #32]
 8007a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a50:	d037      	beq.n	8007ac2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a52:	f7fc fcbf 	bl	80043d4 <HAL_GetTick>
 8007a56:	4602      	mov	r2, r0
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	1ad3      	subs	r3, r2, r3
 8007a5c:	6a3a      	ldr	r2, [r7, #32]
 8007a5e:	429a      	cmp	r2, r3
 8007a60:	d302      	bcc.n	8007a68 <UART_WaitOnFlagUntilTimeout+0x30>
 8007a62:	6a3b      	ldr	r3, [r7, #32]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d101      	bne.n	8007a6c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007a68:	2303      	movs	r3, #3
 8007a6a:	e03a      	b.n	8007ae2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	68db      	ldr	r3, [r3, #12]
 8007a72:	f003 0304 	and.w	r3, r3, #4
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d023      	beq.n	8007ac2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	2b80      	cmp	r3, #128	@ 0x80
 8007a7e:	d020      	beq.n	8007ac2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007a80:	68bb      	ldr	r3, [r7, #8]
 8007a82:	2b40      	cmp	r3, #64	@ 0x40
 8007a84:	d01d      	beq.n	8007ac2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f003 0308 	and.w	r3, r3, #8
 8007a90:	2b08      	cmp	r3, #8
 8007a92:	d116      	bne.n	8007ac2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007a94:	2300      	movs	r3, #0
 8007a96:	617b      	str	r3, [r7, #20]
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	617b      	str	r3, [r7, #20]
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	685b      	ldr	r3, [r3, #4]
 8007aa6:	617b      	str	r3, [r7, #20]
 8007aa8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007aaa:	68f8      	ldr	r0, [r7, #12]
 8007aac:	f000 f857 	bl	8007b5e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	2208      	movs	r2, #8
 8007ab4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	2200      	movs	r2, #0
 8007aba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007abe:	2301      	movs	r3, #1
 8007ac0:	e00f      	b.n	8007ae2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	681a      	ldr	r2, [r3, #0]
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	4013      	ands	r3, r2
 8007acc:	68ba      	ldr	r2, [r7, #8]
 8007ace:	429a      	cmp	r2, r3
 8007ad0:	bf0c      	ite	eq
 8007ad2:	2301      	moveq	r3, #1
 8007ad4:	2300      	movne	r3, #0
 8007ad6:	b2db      	uxtb	r3, r3
 8007ad8:	461a      	mov	r2, r3
 8007ada:	79fb      	ldrb	r3, [r7, #7]
 8007adc:	429a      	cmp	r2, r3
 8007ade:	d0b4      	beq.n	8007a4a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007ae0:	2300      	movs	r3, #0
}
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	3718      	adds	r7, #24
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}

08007aea <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007aea:	b480      	push	{r7}
 8007aec:	b085      	sub	sp, #20
 8007aee:	af00      	add	r7, sp, #0
 8007af0:	60f8      	str	r0, [r7, #12]
 8007af2:	60b9      	str	r1, [r7, #8]
 8007af4:	4613      	mov	r3, r2
 8007af6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	68ba      	ldr	r2, [r7, #8]
 8007afc:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	88fa      	ldrh	r2, [r7, #6]
 8007b02:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	88fa      	ldrh	r2, [r7, #6]
 8007b08:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	2222      	movs	r2, #34	@ 0x22
 8007b14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	691b      	ldr	r3, [r3, #16]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d007      	beq.n	8007b30 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	68da      	ldr	r2, [r3, #12]
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007b2e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	695a      	ldr	r2, [r3, #20]
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	f042 0201 	orr.w	r2, r2, #1
 8007b3e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	68da      	ldr	r2, [r3, #12]
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f042 0220 	orr.w	r2, r2, #32
 8007b4e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007b50:	2300      	movs	r3, #0
}
 8007b52:	4618      	mov	r0, r3
 8007b54:	3714      	adds	r7, #20
 8007b56:	46bd      	mov	sp, r7
 8007b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5c:	4770      	bx	lr

08007b5e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007b5e:	b480      	push	{r7}
 8007b60:	b095      	sub	sp, #84	@ 0x54
 8007b62:	af00      	add	r7, sp, #0
 8007b64:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	330c      	adds	r3, #12
 8007b6c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b70:	e853 3f00 	ldrex	r3, [r3]
 8007b74:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b78:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	330c      	adds	r3, #12
 8007b84:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007b86:	643a      	str	r2, [r7, #64]	@ 0x40
 8007b88:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b8a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007b8c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007b8e:	e841 2300 	strex	r3, r2, [r1]
 8007b92:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007b94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d1e5      	bne.n	8007b66 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	3314      	adds	r3, #20
 8007ba0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba2:	6a3b      	ldr	r3, [r7, #32]
 8007ba4:	e853 3f00 	ldrex	r3, [r3]
 8007ba8:	61fb      	str	r3, [r7, #28]
   return(result);
 8007baa:	69fb      	ldr	r3, [r7, #28]
 8007bac:	f023 0301 	bic.w	r3, r3, #1
 8007bb0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	3314      	adds	r3, #20
 8007bb8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007bba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007bbc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bbe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007bc0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007bc2:	e841 2300 	strex	r3, r2, [r1]
 8007bc6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d1e5      	bne.n	8007b9a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bd2:	2b01      	cmp	r3, #1
 8007bd4:	d119      	bne.n	8007c0a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	330c      	adds	r3, #12
 8007bdc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	e853 3f00 	ldrex	r3, [r3]
 8007be4:	60bb      	str	r3, [r7, #8]
   return(result);
 8007be6:	68bb      	ldr	r3, [r7, #8]
 8007be8:	f023 0310 	bic.w	r3, r3, #16
 8007bec:	647b      	str	r3, [r7, #68]	@ 0x44
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	330c      	adds	r3, #12
 8007bf4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007bf6:	61ba      	str	r2, [r7, #24]
 8007bf8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bfa:	6979      	ldr	r1, [r7, #20]
 8007bfc:	69ba      	ldr	r2, [r7, #24]
 8007bfe:	e841 2300 	strex	r3, r2, [r1]
 8007c02:	613b      	str	r3, [r7, #16]
   return(result);
 8007c04:	693b      	ldr	r3, [r7, #16]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d1e5      	bne.n	8007bd6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2220      	movs	r2, #32
 8007c0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2200      	movs	r2, #0
 8007c16:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007c18:	bf00      	nop
 8007c1a:	3754      	adds	r7, #84	@ 0x54
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c22:	4770      	bx	lr

08007c24 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b084      	sub	sp, #16
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c30:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	2200      	movs	r2, #0
 8007c36:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007c38:	68f8      	ldr	r0, [r7, #12]
 8007c3a:	f7ff fee7 	bl	8007a0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c3e:	bf00      	nop
 8007c40:	3710      	adds	r7, #16
 8007c42:	46bd      	mov	sp, r7
 8007c44:	bd80      	pop	{r7, pc}

08007c46 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007c46:	b480      	push	{r7}
 8007c48:	b085      	sub	sp, #20
 8007c4a:	af00      	add	r7, sp, #0
 8007c4c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c54:	b2db      	uxtb	r3, r3
 8007c56:	2b21      	cmp	r3, #33	@ 0x21
 8007c58:	d13e      	bne.n	8007cd8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	689b      	ldr	r3, [r3, #8]
 8007c5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c62:	d114      	bne.n	8007c8e <UART_Transmit_IT+0x48>
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	691b      	ldr	r3, [r3, #16]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d110      	bne.n	8007c8e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6a1b      	ldr	r3, [r3, #32]
 8007c70:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	881b      	ldrh	r3, [r3, #0]
 8007c76:	461a      	mov	r2, r3
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007c80:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6a1b      	ldr	r3, [r3, #32]
 8007c86:	1c9a      	adds	r2, r3, #2
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	621a      	str	r2, [r3, #32]
 8007c8c:	e008      	b.n	8007ca0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6a1b      	ldr	r3, [r3, #32]
 8007c92:	1c59      	adds	r1, r3, #1
 8007c94:	687a      	ldr	r2, [r7, #4]
 8007c96:	6211      	str	r1, [r2, #32]
 8007c98:	781a      	ldrb	r2, [r3, #0]
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007ca4:	b29b      	uxth	r3, r3
 8007ca6:	3b01      	subs	r3, #1
 8007ca8:	b29b      	uxth	r3, r3
 8007caa:	687a      	ldr	r2, [r7, #4]
 8007cac:	4619      	mov	r1, r3
 8007cae:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d10f      	bne.n	8007cd4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	68da      	ldr	r2, [r3, #12]
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007cc2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	68da      	ldr	r2, [r3, #12]
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007cd2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	e000      	b.n	8007cda <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007cd8:	2302      	movs	r3, #2
  }
}
 8007cda:	4618      	mov	r0, r3
 8007cdc:	3714      	adds	r7, #20
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce4:	4770      	bx	lr

08007ce6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007ce6:	b580      	push	{r7, lr}
 8007ce8:	b082      	sub	sp, #8
 8007cea:	af00      	add	r7, sp, #0
 8007cec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	68da      	ldr	r2, [r3, #12]
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007cfc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2220      	movs	r2, #32
 8007d02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007d06:	6878      	ldr	r0, [r7, #4]
 8007d08:	f7ff fe76 	bl	80079f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007d0c:	2300      	movs	r3, #0
}
 8007d0e:	4618      	mov	r0, r3
 8007d10:	3708      	adds	r7, #8
 8007d12:	46bd      	mov	sp, r7
 8007d14:	bd80      	pop	{r7, pc}

08007d16 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007d16:	b580      	push	{r7, lr}
 8007d18:	b08c      	sub	sp, #48	@ 0x30
 8007d1a:	af00      	add	r7, sp, #0
 8007d1c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007d1e:	2300      	movs	r3, #0
 8007d20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007d22:	2300      	movs	r3, #0
 8007d24:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007d2c:	b2db      	uxtb	r3, r3
 8007d2e:	2b22      	cmp	r3, #34	@ 0x22
 8007d30:	f040 80aa 	bne.w	8007e88 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	689b      	ldr	r3, [r3, #8]
 8007d38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d3c:	d115      	bne.n	8007d6a <UART_Receive_IT+0x54>
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	691b      	ldr	r3, [r3, #16]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d111      	bne.n	8007d6a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d4a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	685b      	ldr	r3, [r3, #4]
 8007d52:	b29b      	uxth	r3, r3
 8007d54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d58:	b29a      	uxth	r2, r3
 8007d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d5c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d62:	1c9a      	adds	r2, r3, #2
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	629a      	str	r2, [r3, #40]	@ 0x28
 8007d68:	e024      	b.n	8007db4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	689b      	ldr	r3, [r3, #8]
 8007d74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d78:	d007      	beq.n	8007d8a <UART_Receive_IT+0x74>
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	689b      	ldr	r3, [r3, #8]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d10a      	bne.n	8007d98 <UART_Receive_IT+0x82>
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	691b      	ldr	r3, [r3, #16]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d106      	bne.n	8007d98 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	685b      	ldr	r3, [r3, #4]
 8007d90:	b2da      	uxtb	r2, r3
 8007d92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d94:	701a      	strb	r2, [r3, #0]
 8007d96:	e008      	b.n	8007daa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	685b      	ldr	r3, [r3, #4]
 8007d9e:	b2db      	uxtb	r3, r3
 8007da0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007da4:	b2da      	uxtb	r2, r3
 8007da6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007da8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dae:	1c5a      	adds	r2, r3, #1
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007db8:	b29b      	uxth	r3, r3
 8007dba:	3b01      	subs	r3, #1
 8007dbc:	b29b      	uxth	r3, r3
 8007dbe:	687a      	ldr	r2, [r7, #4]
 8007dc0:	4619      	mov	r1, r3
 8007dc2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d15d      	bne.n	8007e84 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	68da      	ldr	r2, [r3, #12]
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f022 0220 	bic.w	r2, r2, #32
 8007dd6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	68da      	ldr	r2, [r3, #12]
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007de6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	695a      	ldr	r2, [r3, #20]
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f022 0201 	bic.w	r2, r2, #1
 8007df6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2220      	movs	r2, #32
 8007dfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2200      	movs	r2, #0
 8007e04:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e0a:	2b01      	cmp	r3, #1
 8007e0c:	d135      	bne.n	8007e7a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2200      	movs	r2, #0
 8007e12:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	330c      	adds	r3, #12
 8007e1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e1c:	697b      	ldr	r3, [r7, #20]
 8007e1e:	e853 3f00 	ldrex	r3, [r3]
 8007e22:	613b      	str	r3, [r7, #16]
   return(result);
 8007e24:	693b      	ldr	r3, [r7, #16]
 8007e26:	f023 0310 	bic.w	r3, r3, #16
 8007e2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	330c      	adds	r3, #12
 8007e32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e34:	623a      	str	r2, [r7, #32]
 8007e36:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e38:	69f9      	ldr	r1, [r7, #28]
 8007e3a:	6a3a      	ldr	r2, [r7, #32]
 8007e3c:	e841 2300 	strex	r3, r2, [r1]
 8007e40:	61bb      	str	r3, [r7, #24]
   return(result);
 8007e42:	69bb      	ldr	r3, [r7, #24]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d1e5      	bne.n	8007e14 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f003 0310 	and.w	r3, r3, #16
 8007e52:	2b10      	cmp	r3, #16
 8007e54:	d10a      	bne.n	8007e6c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007e56:	2300      	movs	r3, #0
 8007e58:	60fb      	str	r3, [r7, #12]
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	60fb      	str	r3, [r7, #12]
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	685b      	ldr	r3, [r3, #4]
 8007e68:	60fb      	str	r3, [r7, #12]
 8007e6a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007e70:	4619      	mov	r1, r3
 8007e72:	6878      	ldr	r0, [r7, #4]
 8007e74:	f7ff fdd4 	bl	8007a20 <HAL_UARTEx_RxEventCallback>
 8007e78:	e002      	b.n	8007e80 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007e7a:	6878      	ldr	r0, [r7, #4]
 8007e7c:	f7f9 f880 	bl	8000f80 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007e80:	2300      	movs	r3, #0
 8007e82:	e002      	b.n	8007e8a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007e84:	2300      	movs	r3, #0
 8007e86:	e000      	b.n	8007e8a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007e88:	2302      	movs	r3, #2
  }
}
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	3730      	adds	r7, #48	@ 0x30
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	bd80      	pop	{r7, pc}
	...

08007e94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007e94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007e98:	b0c0      	sub	sp, #256	@ 0x100
 8007e9a:	af00      	add	r7, sp, #0
 8007e9c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	691b      	ldr	r3, [r3, #16]
 8007ea8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007eb0:	68d9      	ldr	r1, [r3, #12]
 8007eb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007eb6:	681a      	ldr	r2, [r3, #0]
 8007eb8:	ea40 0301 	orr.w	r3, r0, r1
 8007ebc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007ebe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ec2:	689a      	ldr	r2, [r3, #8]
 8007ec4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ec8:	691b      	ldr	r3, [r3, #16]
 8007eca:	431a      	orrs	r2, r3
 8007ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ed0:	695b      	ldr	r3, [r3, #20]
 8007ed2:	431a      	orrs	r2, r3
 8007ed4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ed8:	69db      	ldr	r3, [r3, #28]
 8007eda:	4313      	orrs	r3, r2
 8007edc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007ee0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	68db      	ldr	r3, [r3, #12]
 8007ee8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007eec:	f021 010c 	bic.w	r1, r1, #12
 8007ef0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ef4:	681a      	ldr	r2, [r3, #0]
 8007ef6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007efa:	430b      	orrs	r3, r1
 8007efc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007efe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	695b      	ldr	r3, [r3, #20]
 8007f06:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007f0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f0e:	6999      	ldr	r1, [r3, #24]
 8007f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f14:	681a      	ldr	r2, [r3, #0]
 8007f16:	ea40 0301 	orr.w	r3, r0, r1
 8007f1a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007f1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f20:	681a      	ldr	r2, [r3, #0]
 8007f22:	4b8f      	ldr	r3, [pc, #572]	@ (8008160 <UART_SetConfig+0x2cc>)
 8007f24:	429a      	cmp	r2, r3
 8007f26:	d005      	beq.n	8007f34 <UART_SetConfig+0xa0>
 8007f28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f2c:	681a      	ldr	r2, [r3, #0]
 8007f2e:	4b8d      	ldr	r3, [pc, #564]	@ (8008164 <UART_SetConfig+0x2d0>)
 8007f30:	429a      	cmp	r2, r3
 8007f32:	d104      	bne.n	8007f3e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007f34:	f7fe fabc 	bl	80064b0 <HAL_RCC_GetPCLK2Freq>
 8007f38:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007f3c:	e003      	b.n	8007f46 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007f3e:	f7fe faa3 	bl	8006488 <HAL_RCC_GetPCLK1Freq>
 8007f42:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f4a:	69db      	ldr	r3, [r3, #28]
 8007f4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f50:	f040 810c 	bne.w	800816c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007f54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007f58:	2200      	movs	r2, #0
 8007f5a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007f5e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007f62:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007f66:	4622      	mov	r2, r4
 8007f68:	462b      	mov	r3, r5
 8007f6a:	1891      	adds	r1, r2, r2
 8007f6c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007f6e:	415b      	adcs	r3, r3
 8007f70:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007f72:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007f76:	4621      	mov	r1, r4
 8007f78:	eb12 0801 	adds.w	r8, r2, r1
 8007f7c:	4629      	mov	r1, r5
 8007f7e:	eb43 0901 	adc.w	r9, r3, r1
 8007f82:	f04f 0200 	mov.w	r2, #0
 8007f86:	f04f 0300 	mov.w	r3, #0
 8007f8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007f8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007f92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007f96:	4690      	mov	r8, r2
 8007f98:	4699      	mov	r9, r3
 8007f9a:	4623      	mov	r3, r4
 8007f9c:	eb18 0303 	adds.w	r3, r8, r3
 8007fa0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007fa4:	462b      	mov	r3, r5
 8007fa6:	eb49 0303 	adc.w	r3, r9, r3
 8007faa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007fae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fb2:	685b      	ldr	r3, [r3, #4]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007fba:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007fbe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007fc2:	460b      	mov	r3, r1
 8007fc4:	18db      	adds	r3, r3, r3
 8007fc6:	653b      	str	r3, [r7, #80]	@ 0x50
 8007fc8:	4613      	mov	r3, r2
 8007fca:	eb42 0303 	adc.w	r3, r2, r3
 8007fce:	657b      	str	r3, [r7, #84]	@ 0x54
 8007fd0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007fd4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007fd8:	f7f8 f95a 	bl	8000290 <__aeabi_uldivmod>
 8007fdc:	4602      	mov	r2, r0
 8007fde:	460b      	mov	r3, r1
 8007fe0:	4b61      	ldr	r3, [pc, #388]	@ (8008168 <UART_SetConfig+0x2d4>)
 8007fe2:	fba3 2302 	umull	r2, r3, r3, r2
 8007fe6:	095b      	lsrs	r3, r3, #5
 8007fe8:	011c      	lsls	r4, r3, #4
 8007fea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007fee:	2200      	movs	r2, #0
 8007ff0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007ff4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007ff8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007ffc:	4642      	mov	r2, r8
 8007ffe:	464b      	mov	r3, r9
 8008000:	1891      	adds	r1, r2, r2
 8008002:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008004:	415b      	adcs	r3, r3
 8008006:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008008:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800800c:	4641      	mov	r1, r8
 800800e:	eb12 0a01 	adds.w	sl, r2, r1
 8008012:	4649      	mov	r1, r9
 8008014:	eb43 0b01 	adc.w	fp, r3, r1
 8008018:	f04f 0200 	mov.w	r2, #0
 800801c:	f04f 0300 	mov.w	r3, #0
 8008020:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008024:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008028:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800802c:	4692      	mov	sl, r2
 800802e:	469b      	mov	fp, r3
 8008030:	4643      	mov	r3, r8
 8008032:	eb1a 0303 	adds.w	r3, sl, r3
 8008036:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800803a:	464b      	mov	r3, r9
 800803c:	eb4b 0303 	adc.w	r3, fp, r3
 8008040:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008044:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008048:	685b      	ldr	r3, [r3, #4]
 800804a:	2200      	movs	r2, #0
 800804c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008050:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008054:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008058:	460b      	mov	r3, r1
 800805a:	18db      	adds	r3, r3, r3
 800805c:	643b      	str	r3, [r7, #64]	@ 0x40
 800805e:	4613      	mov	r3, r2
 8008060:	eb42 0303 	adc.w	r3, r2, r3
 8008064:	647b      	str	r3, [r7, #68]	@ 0x44
 8008066:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800806a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800806e:	f7f8 f90f 	bl	8000290 <__aeabi_uldivmod>
 8008072:	4602      	mov	r2, r0
 8008074:	460b      	mov	r3, r1
 8008076:	4611      	mov	r1, r2
 8008078:	4b3b      	ldr	r3, [pc, #236]	@ (8008168 <UART_SetConfig+0x2d4>)
 800807a:	fba3 2301 	umull	r2, r3, r3, r1
 800807e:	095b      	lsrs	r3, r3, #5
 8008080:	2264      	movs	r2, #100	@ 0x64
 8008082:	fb02 f303 	mul.w	r3, r2, r3
 8008086:	1acb      	subs	r3, r1, r3
 8008088:	00db      	lsls	r3, r3, #3
 800808a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800808e:	4b36      	ldr	r3, [pc, #216]	@ (8008168 <UART_SetConfig+0x2d4>)
 8008090:	fba3 2302 	umull	r2, r3, r3, r2
 8008094:	095b      	lsrs	r3, r3, #5
 8008096:	005b      	lsls	r3, r3, #1
 8008098:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800809c:	441c      	add	r4, r3
 800809e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80080a2:	2200      	movs	r2, #0
 80080a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80080a8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80080ac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80080b0:	4642      	mov	r2, r8
 80080b2:	464b      	mov	r3, r9
 80080b4:	1891      	adds	r1, r2, r2
 80080b6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80080b8:	415b      	adcs	r3, r3
 80080ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80080bc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80080c0:	4641      	mov	r1, r8
 80080c2:	1851      	adds	r1, r2, r1
 80080c4:	6339      	str	r1, [r7, #48]	@ 0x30
 80080c6:	4649      	mov	r1, r9
 80080c8:	414b      	adcs	r3, r1
 80080ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80080cc:	f04f 0200 	mov.w	r2, #0
 80080d0:	f04f 0300 	mov.w	r3, #0
 80080d4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80080d8:	4659      	mov	r1, fp
 80080da:	00cb      	lsls	r3, r1, #3
 80080dc:	4651      	mov	r1, sl
 80080de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80080e2:	4651      	mov	r1, sl
 80080e4:	00ca      	lsls	r2, r1, #3
 80080e6:	4610      	mov	r0, r2
 80080e8:	4619      	mov	r1, r3
 80080ea:	4603      	mov	r3, r0
 80080ec:	4642      	mov	r2, r8
 80080ee:	189b      	adds	r3, r3, r2
 80080f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80080f4:	464b      	mov	r3, r9
 80080f6:	460a      	mov	r2, r1
 80080f8:	eb42 0303 	adc.w	r3, r2, r3
 80080fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008104:	685b      	ldr	r3, [r3, #4]
 8008106:	2200      	movs	r2, #0
 8008108:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800810c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008110:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008114:	460b      	mov	r3, r1
 8008116:	18db      	adds	r3, r3, r3
 8008118:	62bb      	str	r3, [r7, #40]	@ 0x28
 800811a:	4613      	mov	r3, r2
 800811c:	eb42 0303 	adc.w	r3, r2, r3
 8008120:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008122:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008126:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800812a:	f7f8 f8b1 	bl	8000290 <__aeabi_uldivmod>
 800812e:	4602      	mov	r2, r0
 8008130:	460b      	mov	r3, r1
 8008132:	4b0d      	ldr	r3, [pc, #52]	@ (8008168 <UART_SetConfig+0x2d4>)
 8008134:	fba3 1302 	umull	r1, r3, r3, r2
 8008138:	095b      	lsrs	r3, r3, #5
 800813a:	2164      	movs	r1, #100	@ 0x64
 800813c:	fb01 f303 	mul.w	r3, r1, r3
 8008140:	1ad3      	subs	r3, r2, r3
 8008142:	00db      	lsls	r3, r3, #3
 8008144:	3332      	adds	r3, #50	@ 0x32
 8008146:	4a08      	ldr	r2, [pc, #32]	@ (8008168 <UART_SetConfig+0x2d4>)
 8008148:	fba2 2303 	umull	r2, r3, r2, r3
 800814c:	095b      	lsrs	r3, r3, #5
 800814e:	f003 0207 	and.w	r2, r3, #7
 8008152:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	4422      	add	r2, r4
 800815a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800815c:	e106      	b.n	800836c <UART_SetConfig+0x4d8>
 800815e:	bf00      	nop
 8008160:	40011000 	.word	0x40011000
 8008164:	40011400 	.word	0x40011400
 8008168:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800816c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008170:	2200      	movs	r2, #0
 8008172:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008176:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800817a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800817e:	4642      	mov	r2, r8
 8008180:	464b      	mov	r3, r9
 8008182:	1891      	adds	r1, r2, r2
 8008184:	6239      	str	r1, [r7, #32]
 8008186:	415b      	adcs	r3, r3
 8008188:	627b      	str	r3, [r7, #36]	@ 0x24
 800818a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800818e:	4641      	mov	r1, r8
 8008190:	1854      	adds	r4, r2, r1
 8008192:	4649      	mov	r1, r9
 8008194:	eb43 0501 	adc.w	r5, r3, r1
 8008198:	f04f 0200 	mov.w	r2, #0
 800819c:	f04f 0300 	mov.w	r3, #0
 80081a0:	00eb      	lsls	r3, r5, #3
 80081a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80081a6:	00e2      	lsls	r2, r4, #3
 80081a8:	4614      	mov	r4, r2
 80081aa:	461d      	mov	r5, r3
 80081ac:	4643      	mov	r3, r8
 80081ae:	18e3      	adds	r3, r4, r3
 80081b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80081b4:	464b      	mov	r3, r9
 80081b6:	eb45 0303 	adc.w	r3, r5, r3
 80081ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80081be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081c2:	685b      	ldr	r3, [r3, #4]
 80081c4:	2200      	movs	r2, #0
 80081c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80081ca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80081ce:	f04f 0200 	mov.w	r2, #0
 80081d2:	f04f 0300 	mov.w	r3, #0
 80081d6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80081da:	4629      	mov	r1, r5
 80081dc:	008b      	lsls	r3, r1, #2
 80081de:	4621      	mov	r1, r4
 80081e0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80081e4:	4621      	mov	r1, r4
 80081e6:	008a      	lsls	r2, r1, #2
 80081e8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80081ec:	f7f8 f850 	bl	8000290 <__aeabi_uldivmod>
 80081f0:	4602      	mov	r2, r0
 80081f2:	460b      	mov	r3, r1
 80081f4:	4b60      	ldr	r3, [pc, #384]	@ (8008378 <UART_SetConfig+0x4e4>)
 80081f6:	fba3 2302 	umull	r2, r3, r3, r2
 80081fa:	095b      	lsrs	r3, r3, #5
 80081fc:	011c      	lsls	r4, r3, #4
 80081fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008202:	2200      	movs	r2, #0
 8008204:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008208:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800820c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008210:	4642      	mov	r2, r8
 8008212:	464b      	mov	r3, r9
 8008214:	1891      	adds	r1, r2, r2
 8008216:	61b9      	str	r1, [r7, #24]
 8008218:	415b      	adcs	r3, r3
 800821a:	61fb      	str	r3, [r7, #28]
 800821c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008220:	4641      	mov	r1, r8
 8008222:	1851      	adds	r1, r2, r1
 8008224:	6139      	str	r1, [r7, #16]
 8008226:	4649      	mov	r1, r9
 8008228:	414b      	adcs	r3, r1
 800822a:	617b      	str	r3, [r7, #20]
 800822c:	f04f 0200 	mov.w	r2, #0
 8008230:	f04f 0300 	mov.w	r3, #0
 8008234:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008238:	4659      	mov	r1, fp
 800823a:	00cb      	lsls	r3, r1, #3
 800823c:	4651      	mov	r1, sl
 800823e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008242:	4651      	mov	r1, sl
 8008244:	00ca      	lsls	r2, r1, #3
 8008246:	4610      	mov	r0, r2
 8008248:	4619      	mov	r1, r3
 800824a:	4603      	mov	r3, r0
 800824c:	4642      	mov	r2, r8
 800824e:	189b      	adds	r3, r3, r2
 8008250:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008254:	464b      	mov	r3, r9
 8008256:	460a      	mov	r2, r1
 8008258:	eb42 0303 	adc.w	r3, r2, r3
 800825c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008260:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008264:	685b      	ldr	r3, [r3, #4]
 8008266:	2200      	movs	r2, #0
 8008268:	67bb      	str	r3, [r7, #120]	@ 0x78
 800826a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800826c:	f04f 0200 	mov.w	r2, #0
 8008270:	f04f 0300 	mov.w	r3, #0
 8008274:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008278:	4649      	mov	r1, r9
 800827a:	008b      	lsls	r3, r1, #2
 800827c:	4641      	mov	r1, r8
 800827e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008282:	4641      	mov	r1, r8
 8008284:	008a      	lsls	r2, r1, #2
 8008286:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800828a:	f7f8 f801 	bl	8000290 <__aeabi_uldivmod>
 800828e:	4602      	mov	r2, r0
 8008290:	460b      	mov	r3, r1
 8008292:	4611      	mov	r1, r2
 8008294:	4b38      	ldr	r3, [pc, #224]	@ (8008378 <UART_SetConfig+0x4e4>)
 8008296:	fba3 2301 	umull	r2, r3, r3, r1
 800829a:	095b      	lsrs	r3, r3, #5
 800829c:	2264      	movs	r2, #100	@ 0x64
 800829e:	fb02 f303 	mul.w	r3, r2, r3
 80082a2:	1acb      	subs	r3, r1, r3
 80082a4:	011b      	lsls	r3, r3, #4
 80082a6:	3332      	adds	r3, #50	@ 0x32
 80082a8:	4a33      	ldr	r2, [pc, #204]	@ (8008378 <UART_SetConfig+0x4e4>)
 80082aa:	fba2 2303 	umull	r2, r3, r2, r3
 80082ae:	095b      	lsrs	r3, r3, #5
 80082b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80082b4:	441c      	add	r4, r3
 80082b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80082ba:	2200      	movs	r2, #0
 80082bc:	673b      	str	r3, [r7, #112]	@ 0x70
 80082be:	677a      	str	r2, [r7, #116]	@ 0x74
 80082c0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80082c4:	4642      	mov	r2, r8
 80082c6:	464b      	mov	r3, r9
 80082c8:	1891      	adds	r1, r2, r2
 80082ca:	60b9      	str	r1, [r7, #8]
 80082cc:	415b      	adcs	r3, r3
 80082ce:	60fb      	str	r3, [r7, #12]
 80082d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80082d4:	4641      	mov	r1, r8
 80082d6:	1851      	adds	r1, r2, r1
 80082d8:	6039      	str	r1, [r7, #0]
 80082da:	4649      	mov	r1, r9
 80082dc:	414b      	adcs	r3, r1
 80082de:	607b      	str	r3, [r7, #4]
 80082e0:	f04f 0200 	mov.w	r2, #0
 80082e4:	f04f 0300 	mov.w	r3, #0
 80082e8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80082ec:	4659      	mov	r1, fp
 80082ee:	00cb      	lsls	r3, r1, #3
 80082f0:	4651      	mov	r1, sl
 80082f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80082f6:	4651      	mov	r1, sl
 80082f8:	00ca      	lsls	r2, r1, #3
 80082fa:	4610      	mov	r0, r2
 80082fc:	4619      	mov	r1, r3
 80082fe:	4603      	mov	r3, r0
 8008300:	4642      	mov	r2, r8
 8008302:	189b      	adds	r3, r3, r2
 8008304:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008306:	464b      	mov	r3, r9
 8008308:	460a      	mov	r2, r1
 800830a:	eb42 0303 	adc.w	r3, r2, r3
 800830e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008310:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008314:	685b      	ldr	r3, [r3, #4]
 8008316:	2200      	movs	r2, #0
 8008318:	663b      	str	r3, [r7, #96]	@ 0x60
 800831a:	667a      	str	r2, [r7, #100]	@ 0x64
 800831c:	f04f 0200 	mov.w	r2, #0
 8008320:	f04f 0300 	mov.w	r3, #0
 8008324:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008328:	4649      	mov	r1, r9
 800832a:	008b      	lsls	r3, r1, #2
 800832c:	4641      	mov	r1, r8
 800832e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008332:	4641      	mov	r1, r8
 8008334:	008a      	lsls	r2, r1, #2
 8008336:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800833a:	f7f7 ffa9 	bl	8000290 <__aeabi_uldivmod>
 800833e:	4602      	mov	r2, r0
 8008340:	460b      	mov	r3, r1
 8008342:	4b0d      	ldr	r3, [pc, #52]	@ (8008378 <UART_SetConfig+0x4e4>)
 8008344:	fba3 1302 	umull	r1, r3, r3, r2
 8008348:	095b      	lsrs	r3, r3, #5
 800834a:	2164      	movs	r1, #100	@ 0x64
 800834c:	fb01 f303 	mul.w	r3, r1, r3
 8008350:	1ad3      	subs	r3, r2, r3
 8008352:	011b      	lsls	r3, r3, #4
 8008354:	3332      	adds	r3, #50	@ 0x32
 8008356:	4a08      	ldr	r2, [pc, #32]	@ (8008378 <UART_SetConfig+0x4e4>)
 8008358:	fba2 2303 	umull	r2, r3, r2, r3
 800835c:	095b      	lsrs	r3, r3, #5
 800835e:	f003 020f 	and.w	r2, r3, #15
 8008362:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	4422      	add	r2, r4
 800836a:	609a      	str	r2, [r3, #8]
}
 800836c:	bf00      	nop
 800836e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008372:	46bd      	mov	sp, r7
 8008374:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008378:	51eb851f 	.word	0x51eb851f

0800837c <__NVIC_SetPriority>:
{
 800837c:	b480      	push	{r7}
 800837e:	b083      	sub	sp, #12
 8008380:	af00      	add	r7, sp, #0
 8008382:	4603      	mov	r3, r0
 8008384:	6039      	str	r1, [r7, #0]
 8008386:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008388:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800838c:	2b00      	cmp	r3, #0
 800838e:	db0a      	blt.n	80083a6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	b2da      	uxtb	r2, r3
 8008394:	490c      	ldr	r1, [pc, #48]	@ (80083c8 <__NVIC_SetPriority+0x4c>)
 8008396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800839a:	0112      	lsls	r2, r2, #4
 800839c:	b2d2      	uxtb	r2, r2
 800839e:	440b      	add	r3, r1
 80083a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80083a4:	e00a      	b.n	80083bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80083a6:	683b      	ldr	r3, [r7, #0]
 80083a8:	b2da      	uxtb	r2, r3
 80083aa:	4908      	ldr	r1, [pc, #32]	@ (80083cc <__NVIC_SetPriority+0x50>)
 80083ac:	79fb      	ldrb	r3, [r7, #7]
 80083ae:	f003 030f 	and.w	r3, r3, #15
 80083b2:	3b04      	subs	r3, #4
 80083b4:	0112      	lsls	r2, r2, #4
 80083b6:	b2d2      	uxtb	r2, r2
 80083b8:	440b      	add	r3, r1
 80083ba:	761a      	strb	r2, [r3, #24]
}
 80083bc:	bf00      	nop
 80083be:	370c      	adds	r7, #12
 80083c0:	46bd      	mov	sp, r7
 80083c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c6:	4770      	bx	lr
 80083c8:	e000e100 	.word	0xe000e100
 80083cc:	e000ed00 	.word	0xe000ed00

080083d0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80083d0:	b580      	push	{r7, lr}
 80083d2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80083d4:	4b05      	ldr	r3, [pc, #20]	@ (80083ec <SysTick_Handler+0x1c>)
 80083d6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80083d8:	f002 f98a 	bl	800a6f0 <xTaskGetSchedulerState>
 80083dc:	4603      	mov	r3, r0
 80083de:	2b01      	cmp	r3, #1
 80083e0:	d001      	beq.n	80083e6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80083e2:	f000 fda1 	bl	8008f28 <xPortSysTickHandler>
  }
}
 80083e6:	bf00      	nop
 80083e8:	bd80      	pop	{r7, pc}
 80083ea:	bf00      	nop
 80083ec:	e000e010 	.word	0xe000e010

080083f0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80083f0:	b580      	push	{r7, lr}
 80083f2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80083f4:	2100      	movs	r1, #0
 80083f6:	f06f 0004 	mvn.w	r0, #4
 80083fa:	f7ff ffbf 	bl	800837c <__NVIC_SetPriority>
#endif
}
 80083fe:	bf00      	nop
 8008400:	bd80      	pop	{r7, pc}
	...

08008404 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008404:	b480      	push	{r7}
 8008406:	b083      	sub	sp, #12
 8008408:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800840a:	f3ef 8305 	mrs	r3, IPSR
 800840e:	603b      	str	r3, [r7, #0]
  return(result);
 8008410:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008412:	2b00      	cmp	r3, #0
 8008414:	d003      	beq.n	800841e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008416:	f06f 0305 	mvn.w	r3, #5
 800841a:	607b      	str	r3, [r7, #4]
 800841c:	e00c      	b.n	8008438 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800841e:	4b0a      	ldr	r3, [pc, #40]	@ (8008448 <osKernelInitialize+0x44>)
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	2b00      	cmp	r3, #0
 8008424:	d105      	bne.n	8008432 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008426:	4b08      	ldr	r3, [pc, #32]	@ (8008448 <osKernelInitialize+0x44>)
 8008428:	2201      	movs	r2, #1
 800842a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800842c:	2300      	movs	r3, #0
 800842e:	607b      	str	r3, [r7, #4]
 8008430:	e002      	b.n	8008438 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008432:	f04f 33ff 	mov.w	r3, #4294967295
 8008436:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008438:	687b      	ldr	r3, [r7, #4]
}
 800843a:	4618      	mov	r0, r3
 800843c:	370c      	adds	r7, #12
 800843e:	46bd      	mov	sp, r7
 8008440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008444:	4770      	bx	lr
 8008446:	bf00      	nop
 8008448:	20000768 	.word	0x20000768

0800844c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800844c:	b580      	push	{r7, lr}
 800844e:	b082      	sub	sp, #8
 8008450:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008452:	f3ef 8305 	mrs	r3, IPSR
 8008456:	603b      	str	r3, [r7, #0]
  return(result);
 8008458:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800845a:	2b00      	cmp	r3, #0
 800845c:	d003      	beq.n	8008466 <osKernelStart+0x1a>
    stat = osErrorISR;
 800845e:	f06f 0305 	mvn.w	r3, #5
 8008462:	607b      	str	r3, [r7, #4]
 8008464:	e010      	b.n	8008488 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008466:	4b0b      	ldr	r3, [pc, #44]	@ (8008494 <osKernelStart+0x48>)
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	2b01      	cmp	r3, #1
 800846c:	d109      	bne.n	8008482 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800846e:	f7ff ffbf 	bl	80083f0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008472:	4b08      	ldr	r3, [pc, #32]	@ (8008494 <osKernelStart+0x48>)
 8008474:	2202      	movs	r2, #2
 8008476:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008478:	f001 fcd6 	bl	8009e28 <vTaskStartScheduler>
      stat = osOK;
 800847c:	2300      	movs	r3, #0
 800847e:	607b      	str	r3, [r7, #4]
 8008480:	e002      	b.n	8008488 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008482:	f04f 33ff 	mov.w	r3, #4294967295
 8008486:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008488:	687b      	ldr	r3, [r7, #4]
}
 800848a:	4618      	mov	r0, r3
 800848c:	3708      	adds	r7, #8
 800848e:	46bd      	mov	sp, r7
 8008490:	bd80      	pop	{r7, pc}
 8008492:	bf00      	nop
 8008494:	20000768 	.word	0x20000768

08008498 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008498:	b580      	push	{r7, lr}
 800849a:	b08e      	sub	sp, #56	@ 0x38
 800849c:	af04      	add	r7, sp, #16
 800849e:	60f8      	str	r0, [r7, #12]
 80084a0:	60b9      	str	r1, [r7, #8]
 80084a2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80084a4:	2300      	movs	r3, #0
 80084a6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80084a8:	f3ef 8305 	mrs	r3, IPSR
 80084ac:	617b      	str	r3, [r7, #20]
  return(result);
 80084ae:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d17e      	bne.n	80085b2 <osThreadNew+0x11a>
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d07b      	beq.n	80085b2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80084ba:	2380      	movs	r3, #128	@ 0x80
 80084bc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80084be:	2318      	movs	r3, #24
 80084c0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80084c2:	2300      	movs	r3, #0
 80084c4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80084c6:	f04f 33ff 	mov.w	r3, #4294967295
 80084ca:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d045      	beq.n	800855e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d002      	beq.n	80084e0 <osThreadNew+0x48>
        name = attr->name;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	699b      	ldr	r3, [r3, #24]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d002      	beq.n	80084ee <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	699b      	ldr	r3, [r3, #24]
 80084ec:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80084ee:	69fb      	ldr	r3, [r7, #28]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d008      	beq.n	8008506 <osThreadNew+0x6e>
 80084f4:	69fb      	ldr	r3, [r7, #28]
 80084f6:	2b38      	cmp	r3, #56	@ 0x38
 80084f8:	d805      	bhi.n	8008506 <osThreadNew+0x6e>
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	685b      	ldr	r3, [r3, #4]
 80084fe:	f003 0301 	and.w	r3, r3, #1
 8008502:	2b00      	cmp	r3, #0
 8008504:	d001      	beq.n	800850a <osThreadNew+0x72>
        return (NULL);
 8008506:	2300      	movs	r3, #0
 8008508:	e054      	b.n	80085b4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	695b      	ldr	r3, [r3, #20]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d003      	beq.n	800851a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	695b      	ldr	r3, [r3, #20]
 8008516:	089b      	lsrs	r3, r3, #2
 8008518:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	689b      	ldr	r3, [r3, #8]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d00e      	beq.n	8008540 <osThreadNew+0xa8>
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	68db      	ldr	r3, [r3, #12]
 8008526:	2ba7      	cmp	r3, #167	@ 0xa7
 8008528:	d90a      	bls.n	8008540 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800852e:	2b00      	cmp	r3, #0
 8008530:	d006      	beq.n	8008540 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	695b      	ldr	r3, [r3, #20]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d002      	beq.n	8008540 <osThreadNew+0xa8>
        mem = 1;
 800853a:	2301      	movs	r3, #1
 800853c:	61bb      	str	r3, [r7, #24]
 800853e:	e010      	b.n	8008562 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	689b      	ldr	r3, [r3, #8]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d10c      	bne.n	8008562 <osThreadNew+0xca>
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	68db      	ldr	r3, [r3, #12]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d108      	bne.n	8008562 <osThreadNew+0xca>
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	691b      	ldr	r3, [r3, #16]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d104      	bne.n	8008562 <osThreadNew+0xca>
          mem = 0;
 8008558:	2300      	movs	r3, #0
 800855a:	61bb      	str	r3, [r7, #24]
 800855c:	e001      	b.n	8008562 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800855e:	2300      	movs	r3, #0
 8008560:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008562:	69bb      	ldr	r3, [r7, #24]
 8008564:	2b01      	cmp	r3, #1
 8008566:	d110      	bne.n	800858a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800856c:	687a      	ldr	r2, [r7, #4]
 800856e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008570:	9202      	str	r2, [sp, #8]
 8008572:	9301      	str	r3, [sp, #4]
 8008574:	69fb      	ldr	r3, [r7, #28]
 8008576:	9300      	str	r3, [sp, #0]
 8008578:	68bb      	ldr	r3, [r7, #8]
 800857a:	6a3a      	ldr	r2, [r7, #32]
 800857c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800857e:	68f8      	ldr	r0, [r7, #12]
 8008580:	f001 fa5e 	bl	8009a40 <xTaskCreateStatic>
 8008584:	4603      	mov	r3, r0
 8008586:	613b      	str	r3, [r7, #16]
 8008588:	e013      	b.n	80085b2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800858a:	69bb      	ldr	r3, [r7, #24]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d110      	bne.n	80085b2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008590:	6a3b      	ldr	r3, [r7, #32]
 8008592:	b29a      	uxth	r2, r3
 8008594:	f107 0310 	add.w	r3, r7, #16
 8008598:	9301      	str	r3, [sp, #4]
 800859a:	69fb      	ldr	r3, [r7, #28]
 800859c:	9300      	str	r3, [sp, #0]
 800859e:	68bb      	ldr	r3, [r7, #8]
 80085a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80085a2:	68f8      	ldr	r0, [r7, #12]
 80085a4:	f001 faac 	bl	8009b00 <xTaskCreate>
 80085a8:	4603      	mov	r3, r0
 80085aa:	2b01      	cmp	r3, #1
 80085ac:	d001      	beq.n	80085b2 <osThreadNew+0x11a>
            hTask = NULL;
 80085ae:	2300      	movs	r3, #0
 80085b0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80085b2:	693b      	ldr	r3, [r7, #16]
}
 80085b4:	4618      	mov	r0, r3
 80085b6:	3728      	adds	r7, #40	@ 0x28
 80085b8:	46bd      	mov	sp, r7
 80085ba:	bd80      	pop	{r7, pc}

080085bc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80085bc:	b580      	push	{r7, lr}
 80085be:	b084      	sub	sp, #16
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80085c4:	f3ef 8305 	mrs	r3, IPSR
 80085c8:	60bb      	str	r3, [r7, #8]
  return(result);
 80085ca:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d003      	beq.n	80085d8 <osDelay+0x1c>
    stat = osErrorISR;
 80085d0:	f06f 0305 	mvn.w	r3, #5
 80085d4:	60fb      	str	r3, [r7, #12]
 80085d6:	e007      	b.n	80085e8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80085d8:	2300      	movs	r3, #0
 80085da:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d002      	beq.n	80085e8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80085e2:	6878      	ldr	r0, [r7, #4]
 80085e4:	f001 fbea 	bl	8009dbc <vTaskDelay>
    }
  }

  return (stat);
 80085e8:	68fb      	ldr	r3, [r7, #12]
}
 80085ea:	4618      	mov	r0, r3
 80085ec:	3710      	adds	r7, #16
 80085ee:	46bd      	mov	sp, r7
 80085f0:	bd80      	pop	{r7, pc}
	...

080085f4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80085f4:	b480      	push	{r7}
 80085f6:	b085      	sub	sp, #20
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	60f8      	str	r0, [r7, #12]
 80085fc:	60b9      	str	r1, [r7, #8]
 80085fe:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	4a07      	ldr	r2, [pc, #28]	@ (8008620 <vApplicationGetIdleTaskMemory+0x2c>)
 8008604:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008606:	68bb      	ldr	r3, [r7, #8]
 8008608:	4a06      	ldr	r2, [pc, #24]	@ (8008624 <vApplicationGetIdleTaskMemory+0x30>)
 800860a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2280      	movs	r2, #128	@ 0x80
 8008610:	601a      	str	r2, [r3, #0]
}
 8008612:	bf00      	nop
 8008614:	3714      	adds	r7, #20
 8008616:	46bd      	mov	sp, r7
 8008618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861c:	4770      	bx	lr
 800861e:	bf00      	nop
 8008620:	2000076c 	.word	0x2000076c
 8008624:	20000814 	.word	0x20000814

08008628 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008628:	b480      	push	{r7}
 800862a:	b085      	sub	sp, #20
 800862c:	af00      	add	r7, sp, #0
 800862e:	60f8      	str	r0, [r7, #12]
 8008630:	60b9      	str	r1, [r7, #8]
 8008632:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	4a07      	ldr	r2, [pc, #28]	@ (8008654 <vApplicationGetTimerTaskMemory+0x2c>)
 8008638:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800863a:	68bb      	ldr	r3, [r7, #8]
 800863c:	4a06      	ldr	r2, [pc, #24]	@ (8008658 <vApplicationGetTimerTaskMemory+0x30>)
 800863e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008646:	601a      	str	r2, [r3, #0]
}
 8008648:	bf00      	nop
 800864a:	3714      	adds	r7, #20
 800864c:	46bd      	mov	sp, r7
 800864e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008652:	4770      	bx	lr
 8008654:	20000a14 	.word	0x20000a14
 8008658:	20000abc 	.word	0x20000abc

0800865c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800865c:	b580      	push	{r7, lr}
 800865e:	b08a      	sub	sp, #40	@ 0x28
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008664:	2300      	movs	r3, #0
 8008666:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008668:	f001 fc4e 	bl	8009f08 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800866c:	4b5c      	ldr	r3, [pc, #368]	@ (80087e0 <pvPortMalloc+0x184>)
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d101      	bne.n	8008678 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008674:	f000 f924 	bl	80088c0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008678:	4b5a      	ldr	r3, [pc, #360]	@ (80087e4 <pvPortMalloc+0x188>)
 800867a:	681a      	ldr	r2, [r3, #0]
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	4013      	ands	r3, r2
 8008680:	2b00      	cmp	r3, #0
 8008682:	f040 8095 	bne.w	80087b0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d01e      	beq.n	80086ca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800868c:	2208      	movs	r2, #8
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	4413      	add	r3, r2
 8008692:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	f003 0307 	and.w	r3, r3, #7
 800869a:	2b00      	cmp	r3, #0
 800869c:	d015      	beq.n	80086ca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	f023 0307 	bic.w	r3, r3, #7
 80086a4:	3308      	adds	r3, #8
 80086a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	f003 0307 	and.w	r3, r3, #7
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d00b      	beq.n	80086ca <pvPortMalloc+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80086b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086b6:	f383 8811 	msr	BASEPRI, r3
 80086ba:	f3bf 8f6f 	isb	sy
 80086be:	f3bf 8f4f 	dsb	sy
 80086c2:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80086c4:	bf00      	nop
 80086c6:	bf00      	nop
 80086c8:	e7fd      	b.n	80086c6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d06f      	beq.n	80087b0 <pvPortMalloc+0x154>
 80086d0:	4b45      	ldr	r3, [pc, #276]	@ (80087e8 <pvPortMalloc+0x18c>)
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	687a      	ldr	r2, [r7, #4]
 80086d6:	429a      	cmp	r2, r3
 80086d8:	d86a      	bhi.n	80087b0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80086da:	4b44      	ldr	r3, [pc, #272]	@ (80087ec <pvPortMalloc+0x190>)
 80086dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80086de:	4b43      	ldr	r3, [pc, #268]	@ (80087ec <pvPortMalloc+0x190>)
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80086e4:	e004      	b.n	80086f0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80086e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80086ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80086f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086f2:	685b      	ldr	r3, [r3, #4]
 80086f4:	687a      	ldr	r2, [r7, #4]
 80086f6:	429a      	cmp	r2, r3
 80086f8:	d903      	bls.n	8008702 <pvPortMalloc+0xa6>
 80086fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d1f1      	bne.n	80086e6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008702:	4b37      	ldr	r3, [pc, #220]	@ (80087e0 <pvPortMalloc+0x184>)
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008708:	429a      	cmp	r2, r3
 800870a:	d051      	beq.n	80087b0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800870c:	6a3b      	ldr	r3, [r7, #32]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	2208      	movs	r2, #8
 8008712:	4413      	add	r3, r2
 8008714:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008718:	681a      	ldr	r2, [r3, #0]
 800871a:	6a3b      	ldr	r3, [r7, #32]
 800871c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800871e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008720:	685a      	ldr	r2, [r3, #4]
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	1ad2      	subs	r2, r2, r3
 8008726:	2308      	movs	r3, #8
 8008728:	005b      	lsls	r3, r3, #1
 800872a:	429a      	cmp	r2, r3
 800872c:	d920      	bls.n	8008770 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800872e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	4413      	add	r3, r2
 8008734:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008736:	69bb      	ldr	r3, [r7, #24]
 8008738:	f003 0307 	and.w	r3, r3, #7
 800873c:	2b00      	cmp	r3, #0
 800873e:	d00b      	beq.n	8008758 <pvPortMalloc+0xfc>
	__asm volatile
 8008740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008744:	f383 8811 	msr	BASEPRI, r3
 8008748:	f3bf 8f6f 	isb	sy
 800874c:	f3bf 8f4f 	dsb	sy
 8008750:	613b      	str	r3, [r7, #16]
}
 8008752:	bf00      	nop
 8008754:	bf00      	nop
 8008756:	e7fd      	b.n	8008754 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800875a:	685a      	ldr	r2, [r3, #4]
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	1ad2      	subs	r2, r2, r3
 8008760:	69bb      	ldr	r3, [r7, #24]
 8008762:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008766:	687a      	ldr	r2, [r7, #4]
 8008768:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800876a:	69b8      	ldr	r0, [r7, #24]
 800876c:	f000 f90a 	bl	8008984 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008770:	4b1d      	ldr	r3, [pc, #116]	@ (80087e8 <pvPortMalloc+0x18c>)
 8008772:	681a      	ldr	r2, [r3, #0]
 8008774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008776:	685b      	ldr	r3, [r3, #4]
 8008778:	1ad3      	subs	r3, r2, r3
 800877a:	4a1b      	ldr	r2, [pc, #108]	@ (80087e8 <pvPortMalloc+0x18c>)
 800877c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800877e:	4b1a      	ldr	r3, [pc, #104]	@ (80087e8 <pvPortMalloc+0x18c>)
 8008780:	681a      	ldr	r2, [r3, #0]
 8008782:	4b1b      	ldr	r3, [pc, #108]	@ (80087f0 <pvPortMalloc+0x194>)
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	429a      	cmp	r2, r3
 8008788:	d203      	bcs.n	8008792 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800878a:	4b17      	ldr	r3, [pc, #92]	@ (80087e8 <pvPortMalloc+0x18c>)
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	4a18      	ldr	r2, [pc, #96]	@ (80087f0 <pvPortMalloc+0x194>)
 8008790:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008794:	685a      	ldr	r2, [r3, #4]
 8008796:	4b13      	ldr	r3, [pc, #76]	@ (80087e4 <pvPortMalloc+0x188>)
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	431a      	orrs	r2, r3
 800879c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800879e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80087a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087a2:	2200      	movs	r2, #0
 80087a4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80087a6:	4b13      	ldr	r3, [pc, #76]	@ (80087f4 <pvPortMalloc+0x198>)
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	3301      	adds	r3, #1
 80087ac:	4a11      	ldr	r2, [pc, #68]	@ (80087f4 <pvPortMalloc+0x198>)
 80087ae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80087b0:	f001 fbb8 	bl	8009f24 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80087b4:	69fb      	ldr	r3, [r7, #28]
 80087b6:	f003 0307 	and.w	r3, r3, #7
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d00b      	beq.n	80087d6 <pvPortMalloc+0x17a>
	__asm volatile
 80087be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087c2:	f383 8811 	msr	BASEPRI, r3
 80087c6:	f3bf 8f6f 	isb	sy
 80087ca:	f3bf 8f4f 	dsb	sy
 80087ce:	60fb      	str	r3, [r7, #12]
}
 80087d0:	bf00      	nop
 80087d2:	bf00      	nop
 80087d4:	e7fd      	b.n	80087d2 <pvPortMalloc+0x176>
	return pvReturn;
 80087d6:	69fb      	ldr	r3, [r7, #28]
}
 80087d8:	4618      	mov	r0, r3
 80087da:	3728      	adds	r7, #40	@ 0x28
 80087dc:	46bd      	mov	sp, r7
 80087de:	bd80      	pop	{r7, pc}
 80087e0:	20004ac4 	.word	0x20004ac4
 80087e4:	20004ad8 	.word	0x20004ad8
 80087e8:	20004ac8 	.word	0x20004ac8
 80087ec:	20004abc 	.word	0x20004abc
 80087f0:	20004acc 	.word	0x20004acc
 80087f4:	20004ad0 	.word	0x20004ad0

080087f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b086      	sub	sp, #24
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d04f      	beq.n	80088aa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800880a:	2308      	movs	r3, #8
 800880c:	425b      	negs	r3, r3
 800880e:	697a      	ldr	r2, [r7, #20]
 8008810:	4413      	add	r3, r2
 8008812:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008814:	697b      	ldr	r3, [r7, #20]
 8008816:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008818:	693b      	ldr	r3, [r7, #16]
 800881a:	685a      	ldr	r2, [r3, #4]
 800881c:	4b25      	ldr	r3, [pc, #148]	@ (80088b4 <vPortFree+0xbc>)
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	4013      	ands	r3, r2
 8008822:	2b00      	cmp	r3, #0
 8008824:	d10b      	bne.n	800883e <vPortFree+0x46>
	__asm volatile
 8008826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800882a:	f383 8811 	msr	BASEPRI, r3
 800882e:	f3bf 8f6f 	isb	sy
 8008832:	f3bf 8f4f 	dsb	sy
 8008836:	60fb      	str	r3, [r7, #12]
}
 8008838:	bf00      	nop
 800883a:	bf00      	nop
 800883c:	e7fd      	b.n	800883a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800883e:	693b      	ldr	r3, [r7, #16]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	2b00      	cmp	r3, #0
 8008844:	d00b      	beq.n	800885e <vPortFree+0x66>
	__asm volatile
 8008846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800884a:	f383 8811 	msr	BASEPRI, r3
 800884e:	f3bf 8f6f 	isb	sy
 8008852:	f3bf 8f4f 	dsb	sy
 8008856:	60bb      	str	r3, [r7, #8]
}
 8008858:	bf00      	nop
 800885a:	bf00      	nop
 800885c:	e7fd      	b.n	800885a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800885e:	693b      	ldr	r3, [r7, #16]
 8008860:	685a      	ldr	r2, [r3, #4]
 8008862:	4b14      	ldr	r3, [pc, #80]	@ (80088b4 <vPortFree+0xbc>)
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	4013      	ands	r3, r2
 8008868:	2b00      	cmp	r3, #0
 800886a:	d01e      	beq.n	80088aa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800886c:	693b      	ldr	r3, [r7, #16]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d11a      	bne.n	80088aa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008874:	693b      	ldr	r3, [r7, #16]
 8008876:	685a      	ldr	r2, [r3, #4]
 8008878:	4b0e      	ldr	r3, [pc, #56]	@ (80088b4 <vPortFree+0xbc>)
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	43db      	mvns	r3, r3
 800887e:	401a      	ands	r2, r3
 8008880:	693b      	ldr	r3, [r7, #16]
 8008882:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008884:	f001 fb40 	bl	8009f08 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008888:	693b      	ldr	r3, [r7, #16]
 800888a:	685a      	ldr	r2, [r3, #4]
 800888c:	4b0a      	ldr	r3, [pc, #40]	@ (80088b8 <vPortFree+0xc0>)
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	4413      	add	r3, r2
 8008892:	4a09      	ldr	r2, [pc, #36]	@ (80088b8 <vPortFree+0xc0>)
 8008894:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008896:	6938      	ldr	r0, [r7, #16]
 8008898:	f000 f874 	bl	8008984 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800889c:	4b07      	ldr	r3, [pc, #28]	@ (80088bc <vPortFree+0xc4>)
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	3301      	adds	r3, #1
 80088a2:	4a06      	ldr	r2, [pc, #24]	@ (80088bc <vPortFree+0xc4>)
 80088a4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80088a6:	f001 fb3d 	bl	8009f24 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80088aa:	bf00      	nop
 80088ac:	3718      	adds	r7, #24
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}
 80088b2:	bf00      	nop
 80088b4:	20004ad8 	.word	0x20004ad8
 80088b8:	20004ac8 	.word	0x20004ac8
 80088bc:	20004ad4 	.word	0x20004ad4

080088c0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80088c0:	b480      	push	{r7}
 80088c2:	b085      	sub	sp, #20
 80088c4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80088c6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80088ca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80088cc:	4b27      	ldr	r3, [pc, #156]	@ (800896c <prvHeapInit+0xac>)
 80088ce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	f003 0307 	and.w	r3, r3, #7
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d00c      	beq.n	80088f4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	3307      	adds	r3, #7
 80088de:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	f023 0307 	bic.w	r3, r3, #7
 80088e6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80088e8:	68ba      	ldr	r2, [r7, #8]
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	1ad3      	subs	r3, r2, r3
 80088ee:	4a1f      	ldr	r2, [pc, #124]	@ (800896c <prvHeapInit+0xac>)
 80088f0:	4413      	add	r3, r2
 80088f2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80088f8:	4a1d      	ldr	r2, [pc, #116]	@ (8008970 <prvHeapInit+0xb0>)
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80088fe:	4b1c      	ldr	r3, [pc, #112]	@ (8008970 <prvHeapInit+0xb0>)
 8008900:	2200      	movs	r2, #0
 8008902:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	68ba      	ldr	r2, [r7, #8]
 8008908:	4413      	add	r3, r2
 800890a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800890c:	2208      	movs	r2, #8
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	1a9b      	subs	r3, r3, r2
 8008912:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	f023 0307 	bic.w	r3, r3, #7
 800891a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	4a15      	ldr	r2, [pc, #84]	@ (8008974 <prvHeapInit+0xb4>)
 8008920:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008922:	4b14      	ldr	r3, [pc, #80]	@ (8008974 <prvHeapInit+0xb4>)
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	2200      	movs	r2, #0
 8008928:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800892a:	4b12      	ldr	r3, [pc, #72]	@ (8008974 <prvHeapInit+0xb4>)
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	2200      	movs	r2, #0
 8008930:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008936:	683b      	ldr	r3, [r7, #0]
 8008938:	68fa      	ldr	r2, [r7, #12]
 800893a:	1ad2      	subs	r2, r2, r3
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008940:	4b0c      	ldr	r3, [pc, #48]	@ (8008974 <prvHeapInit+0xb4>)
 8008942:	681a      	ldr	r2, [r3, #0]
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	685b      	ldr	r3, [r3, #4]
 800894c:	4a0a      	ldr	r2, [pc, #40]	@ (8008978 <prvHeapInit+0xb8>)
 800894e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	685b      	ldr	r3, [r3, #4]
 8008954:	4a09      	ldr	r2, [pc, #36]	@ (800897c <prvHeapInit+0xbc>)
 8008956:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008958:	4b09      	ldr	r3, [pc, #36]	@ (8008980 <prvHeapInit+0xc0>)
 800895a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800895e:	601a      	str	r2, [r3, #0]
}
 8008960:	bf00      	nop
 8008962:	3714      	adds	r7, #20
 8008964:	46bd      	mov	sp, r7
 8008966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896a:	4770      	bx	lr
 800896c:	20000ebc 	.word	0x20000ebc
 8008970:	20004abc 	.word	0x20004abc
 8008974:	20004ac4 	.word	0x20004ac4
 8008978:	20004acc 	.word	0x20004acc
 800897c:	20004ac8 	.word	0x20004ac8
 8008980:	20004ad8 	.word	0x20004ad8

08008984 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008984:	b480      	push	{r7}
 8008986:	b085      	sub	sp, #20
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800898c:	4b28      	ldr	r3, [pc, #160]	@ (8008a30 <prvInsertBlockIntoFreeList+0xac>)
 800898e:	60fb      	str	r3, [r7, #12]
 8008990:	e002      	b.n	8008998 <prvInsertBlockIntoFreeList+0x14>
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	60fb      	str	r3, [r7, #12]
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	687a      	ldr	r2, [r7, #4]
 800899e:	429a      	cmp	r2, r3
 80089a0:	d8f7      	bhi.n	8008992 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	685b      	ldr	r3, [r3, #4]
 80089aa:	68ba      	ldr	r2, [r7, #8]
 80089ac:	4413      	add	r3, r2
 80089ae:	687a      	ldr	r2, [r7, #4]
 80089b0:	429a      	cmp	r2, r3
 80089b2:	d108      	bne.n	80089c6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	685a      	ldr	r2, [r3, #4]
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	685b      	ldr	r3, [r3, #4]
 80089bc:	441a      	add	r2, r3
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	685b      	ldr	r3, [r3, #4]
 80089ce:	68ba      	ldr	r2, [r7, #8]
 80089d0:	441a      	add	r2, r3
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	429a      	cmp	r2, r3
 80089d8:	d118      	bne.n	8008a0c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	681a      	ldr	r2, [r3, #0]
 80089de:	4b15      	ldr	r3, [pc, #84]	@ (8008a34 <prvInsertBlockIntoFreeList+0xb0>)
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	429a      	cmp	r2, r3
 80089e4:	d00d      	beq.n	8008a02 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	685a      	ldr	r2, [r3, #4]
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	685b      	ldr	r3, [r3, #4]
 80089f0:	441a      	add	r2, r3
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	681a      	ldr	r2, [r3, #0]
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	601a      	str	r2, [r3, #0]
 8008a00:	e008      	b.n	8008a14 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008a02:	4b0c      	ldr	r3, [pc, #48]	@ (8008a34 <prvInsertBlockIntoFreeList+0xb0>)
 8008a04:	681a      	ldr	r2, [r3, #0]
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	601a      	str	r2, [r3, #0]
 8008a0a:	e003      	b.n	8008a14 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681a      	ldr	r2, [r3, #0]
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008a14:	68fa      	ldr	r2, [r7, #12]
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	429a      	cmp	r2, r3
 8008a1a:	d002      	beq.n	8008a22 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	687a      	ldr	r2, [r7, #4]
 8008a20:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008a22:	bf00      	nop
 8008a24:	3714      	adds	r7, #20
 8008a26:	46bd      	mov	sp, r7
 8008a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2c:	4770      	bx	lr
 8008a2e:	bf00      	nop
 8008a30:	20004abc 	.word	0x20004abc
 8008a34:	20004ac4 	.word	0x20004ac4

08008a38 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008a38:	b480      	push	{r7}
 8008a3a:	b083      	sub	sp, #12
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	f103 0208 	add.w	r2, r3, #8
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	f04f 32ff 	mov.w	r2, #4294967295
 8008a50:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	f103 0208 	add.w	r2, r3, #8
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	f103 0208 	add.w	r2, r3, #8
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2200      	movs	r2, #0
 8008a6a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008a6c:	bf00      	nop
 8008a6e:	370c      	adds	r7, #12
 8008a70:	46bd      	mov	sp, r7
 8008a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a76:	4770      	bx	lr

08008a78 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008a78:	b480      	push	{r7}
 8008a7a:	b083      	sub	sp, #12
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	2200      	movs	r2, #0
 8008a84:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008a86:	bf00      	nop
 8008a88:	370c      	adds	r7, #12
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a90:	4770      	bx	lr

08008a92 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008a92:	b480      	push	{r7}
 8008a94:	b085      	sub	sp, #20
 8008a96:	af00      	add	r7, sp, #0
 8008a98:	6078      	str	r0, [r7, #4]
 8008a9a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	685b      	ldr	r3, [r3, #4]
 8008aa0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	68fa      	ldr	r2, [r7, #12]
 8008aa6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	689a      	ldr	r2, [r3, #8]
 8008aac:	683b      	ldr	r3, [r7, #0]
 8008aae:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	689b      	ldr	r3, [r3, #8]
 8008ab4:	683a      	ldr	r2, [r7, #0]
 8008ab6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	683a      	ldr	r2, [r7, #0]
 8008abc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	687a      	ldr	r2, [r7, #4]
 8008ac2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	1c5a      	adds	r2, r3, #1
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	601a      	str	r2, [r3, #0]
}
 8008ace:	bf00      	nop
 8008ad0:	3714      	adds	r7, #20
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad8:	4770      	bx	lr

08008ada <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008ada:	b480      	push	{r7}
 8008adc:	b085      	sub	sp, #20
 8008ade:	af00      	add	r7, sp, #0
 8008ae0:	6078      	str	r0, [r7, #4]
 8008ae2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008ae4:	683b      	ldr	r3, [r7, #0]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008af0:	d103      	bne.n	8008afa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	691b      	ldr	r3, [r3, #16]
 8008af6:	60fb      	str	r3, [r7, #12]
 8008af8:	e00c      	b.n	8008b14 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	3308      	adds	r3, #8
 8008afe:	60fb      	str	r3, [r7, #12]
 8008b00:	e002      	b.n	8008b08 <vListInsert+0x2e>
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	685b      	ldr	r3, [r3, #4]
 8008b06:	60fb      	str	r3, [r7, #12]
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	685b      	ldr	r3, [r3, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	68ba      	ldr	r2, [r7, #8]
 8008b10:	429a      	cmp	r2, r3
 8008b12:	d2f6      	bcs.n	8008b02 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	685a      	ldr	r2, [r3, #4]
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	685b      	ldr	r3, [r3, #4]
 8008b20:	683a      	ldr	r2, [r7, #0]
 8008b22:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008b24:	683b      	ldr	r3, [r7, #0]
 8008b26:	68fa      	ldr	r2, [r7, #12]
 8008b28:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	683a      	ldr	r2, [r7, #0]
 8008b2e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008b30:	683b      	ldr	r3, [r7, #0]
 8008b32:	687a      	ldr	r2, [r7, #4]
 8008b34:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	1c5a      	adds	r2, r3, #1
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	601a      	str	r2, [r3, #0]
}
 8008b40:	bf00      	nop
 8008b42:	3714      	adds	r7, #20
 8008b44:	46bd      	mov	sp, r7
 8008b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4a:	4770      	bx	lr

08008b4c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008b4c:	b480      	push	{r7}
 8008b4e:	b085      	sub	sp, #20
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	691b      	ldr	r3, [r3, #16]
 8008b58:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	685b      	ldr	r3, [r3, #4]
 8008b5e:	687a      	ldr	r2, [r7, #4]
 8008b60:	6892      	ldr	r2, [r2, #8]
 8008b62:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	689b      	ldr	r3, [r3, #8]
 8008b68:	687a      	ldr	r2, [r7, #4]
 8008b6a:	6852      	ldr	r2, [r2, #4]
 8008b6c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	685b      	ldr	r3, [r3, #4]
 8008b72:	687a      	ldr	r2, [r7, #4]
 8008b74:	429a      	cmp	r2, r3
 8008b76:	d103      	bne.n	8008b80 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	689a      	ldr	r2, [r3, #8]
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	2200      	movs	r2, #0
 8008b84:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	1e5a      	subs	r2, r3, #1
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	681b      	ldr	r3, [r3, #0]
}
 8008b94:	4618      	mov	r0, r3
 8008b96:	3714      	adds	r7, #20
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9e:	4770      	bx	lr

08008ba0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	b085      	sub	sp, #20
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	60f8      	str	r0, [r7, #12]
 8008ba8:	60b9      	str	r1, [r7, #8]
 8008baa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	3b04      	subs	r3, #4
 8008bb0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008bb8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	3b04      	subs	r3, #4
 8008bbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	f023 0201 	bic.w	r2, r3, #1
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	3b04      	subs	r3, #4
 8008bce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008bd0:	4a0c      	ldr	r2, [pc, #48]	@ (8008c04 <pxPortInitialiseStack+0x64>)
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	3b14      	subs	r3, #20
 8008bda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008bdc:	687a      	ldr	r2, [r7, #4]
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	3b04      	subs	r3, #4
 8008be6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	f06f 0202 	mvn.w	r2, #2
 8008bee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	3b20      	subs	r3, #32
 8008bf4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
}
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	3714      	adds	r7, #20
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c02:	4770      	bx	lr
 8008c04:	08008c09 	.word	0x08008c09

08008c08 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008c08:	b480      	push	{r7}
 8008c0a:	b085      	sub	sp, #20
 8008c0c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008c0e:	2300      	movs	r3, #0
 8008c10:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008c12:	4b13      	ldr	r3, [pc, #76]	@ (8008c60 <prvTaskExitError+0x58>)
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c1a:	d00b      	beq.n	8008c34 <prvTaskExitError+0x2c>
	__asm volatile
 8008c1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c20:	f383 8811 	msr	BASEPRI, r3
 8008c24:	f3bf 8f6f 	isb	sy
 8008c28:	f3bf 8f4f 	dsb	sy
 8008c2c:	60fb      	str	r3, [r7, #12]
}
 8008c2e:	bf00      	nop
 8008c30:	bf00      	nop
 8008c32:	e7fd      	b.n	8008c30 <prvTaskExitError+0x28>
	__asm volatile
 8008c34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c38:	f383 8811 	msr	BASEPRI, r3
 8008c3c:	f3bf 8f6f 	isb	sy
 8008c40:	f3bf 8f4f 	dsb	sy
 8008c44:	60bb      	str	r3, [r7, #8]
}
 8008c46:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008c48:	bf00      	nop
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d0fc      	beq.n	8008c4a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008c50:	bf00      	nop
 8008c52:	bf00      	nop
 8008c54:	3714      	adds	r7, #20
 8008c56:	46bd      	mov	sp, r7
 8008c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5c:	4770      	bx	lr
 8008c5e:	bf00      	nop
 8008c60:	200002a8 	.word	0x200002a8
	...

08008c70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008c70:	4b07      	ldr	r3, [pc, #28]	@ (8008c90 <pxCurrentTCBConst2>)
 8008c72:	6819      	ldr	r1, [r3, #0]
 8008c74:	6808      	ldr	r0, [r1, #0]
 8008c76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c7a:	f380 8809 	msr	PSP, r0
 8008c7e:	f3bf 8f6f 	isb	sy
 8008c82:	f04f 0000 	mov.w	r0, #0
 8008c86:	f380 8811 	msr	BASEPRI, r0
 8008c8a:	4770      	bx	lr
 8008c8c:	f3af 8000 	nop.w

08008c90 <pxCurrentTCBConst2>:
 8008c90:	20004b24 	.word	0x20004b24
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008c94:	bf00      	nop
 8008c96:	bf00      	nop

08008c98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008c98:	4808      	ldr	r0, [pc, #32]	@ (8008cbc <prvPortStartFirstTask+0x24>)
 8008c9a:	6800      	ldr	r0, [r0, #0]
 8008c9c:	6800      	ldr	r0, [r0, #0]
 8008c9e:	f380 8808 	msr	MSP, r0
 8008ca2:	f04f 0000 	mov.w	r0, #0
 8008ca6:	f380 8814 	msr	CONTROL, r0
 8008caa:	b662      	cpsie	i
 8008cac:	b661      	cpsie	f
 8008cae:	f3bf 8f4f 	dsb	sy
 8008cb2:	f3bf 8f6f 	isb	sy
 8008cb6:	df00      	svc	0
 8008cb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008cba:	bf00      	nop
 8008cbc:	e000ed08 	.word	0xe000ed08

08008cc0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	b086      	sub	sp, #24
 8008cc4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008cc6:	4b47      	ldr	r3, [pc, #284]	@ (8008de4 <xPortStartScheduler+0x124>)
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	4a47      	ldr	r2, [pc, #284]	@ (8008de8 <xPortStartScheduler+0x128>)
 8008ccc:	4293      	cmp	r3, r2
 8008cce:	d10b      	bne.n	8008ce8 <xPortStartScheduler+0x28>
	__asm volatile
 8008cd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cd4:	f383 8811 	msr	BASEPRI, r3
 8008cd8:	f3bf 8f6f 	isb	sy
 8008cdc:	f3bf 8f4f 	dsb	sy
 8008ce0:	60fb      	str	r3, [r7, #12]
}
 8008ce2:	bf00      	nop
 8008ce4:	bf00      	nop
 8008ce6:	e7fd      	b.n	8008ce4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008ce8:	4b3e      	ldr	r3, [pc, #248]	@ (8008de4 <xPortStartScheduler+0x124>)
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	4a3f      	ldr	r2, [pc, #252]	@ (8008dec <xPortStartScheduler+0x12c>)
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	d10b      	bne.n	8008d0a <xPortStartScheduler+0x4a>
	__asm volatile
 8008cf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cf6:	f383 8811 	msr	BASEPRI, r3
 8008cfa:	f3bf 8f6f 	isb	sy
 8008cfe:	f3bf 8f4f 	dsb	sy
 8008d02:	613b      	str	r3, [r7, #16]
}
 8008d04:	bf00      	nop
 8008d06:	bf00      	nop
 8008d08:	e7fd      	b.n	8008d06 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008d0a:	4b39      	ldr	r3, [pc, #228]	@ (8008df0 <xPortStartScheduler+0x130>)
 8008d0c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008d0e:	697b      	ldr	r3, [r7, #20]
 8008d10:	781b      	ldrb	r3, [r3, #0]
 8008d12:	b2db      	uxtb	r3, r3
 8008d14:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008d16:	697b      	ldr	r3, [r7, #20]
 8008d18:	22ff      	movs	r2, #255	@ 0xff
 8008d1a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008d1c:	697b      	ldr	r3, [r7, #20]
 8008d1e:	781b      	ldrb	r3, [r3, #0]
 8008d20:	b2db      	uxtb	r3, r3
 8008d22:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008d24:	78fb      	ldrb	r3, [r7, #3]
 8008d26:	b2db      	uxtb	r3, r3
 8008d28:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008d2c:	b2da      	uxtb	r2, r3
 8008d2e:	4b31      	ldr	r3, [pc, #196]	@ (8008df4 <xPortStartScheduler+0x134>)
 8008d30:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008d32:	4b31      	ldr	r3, [pc, #196]	@ (8008df8 <xPortStartScheduler+0x138>)
 8008d34:	2207      	movs	r2, #7
 8008d36:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008d38:	e009      	b.n	8008d4e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8008d3a:	4b2f      	ldr	r3, [pc, #188]	@ (8008df8 <xPortStartScheduler+0x138>)
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	3b01      	subs	r3, #1
 8008d40:	4a2d      	ldr	r2, [pc, #180]	@ (8008df8 <xPortStartScheduler+0x138>)
 8008d42:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008d44:	78fb      	ldrb	r3, [r7, #3]
 8008d46:	b2db      	uxtb	r3, r3
 8008d48:	005b      	lsls	r3, r3, #1
 8008d4a:	b2db      	uxtb	r3, r3
 8008d4c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008d4e:	78fb      	ldrb	r3, [r7, #3]
 8008d50:	b2db      	uxtb	r3, r3
 8008d52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d56:	2b80      	cmp	r3, #128	@ 0x80
 8008d58:	d0ef      	beq.n	8008d3a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008d5a:	4b27      	ldr	r3, [pc, #156]	@ (8008df8 <xPortStartScheduler+0x138>)
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	f1c3 0307 	rsb	r3, r3, #7
 8008d62:	2b04      	cmp	r3, #4
 8008d64:	d00b      	beq.n	8008d7e <xPortStartScheduler+0xbe>
	__asm volatile
 8008d66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d6a:	f383 8811 	msr	BASEPRI, r3
 8008d6e:	f3bf 8f6f 	isb	sy
 8008d72:	f3bf 8f4f 	dsb	sy
 8008d76:	60bb      	str	r3, [r7, #8]
}
 8008d78:	bf00      	nop
 8008d7a:	bf00      	nop
 8008d7c:	e7fd      	b.n	8008d7a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008d7e:	4b1e      	ldr	r3, [pc, #120]	@ (8008df8 <xPortStartScheduler+0x138>)
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	021b      	lsls	r3, r3, #8
 8008d84:	4a1c      	ldr	r2, [pc, #112]	@ (8008df8 <xPortStartScheduler+0x138>)
 8008d86:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008d88:	4b1b      	ldr	r3, [pc, #108]	@ (8008df8 <xPortStartScheduler+0x138>)
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008d90:	4a19      	ldr	r2, [pc, #100]	@ (8008df8 <xPortStartScheduler+0x138>)
 8008d92:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	b2da      	uxtb	r2, r3
 8008d98:	697b      	ldr	r3, [r7, #20]
 8008d9a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008d9c:	4b17      	ldr	r3, [pc, #92]	@ (8008dfc <xPortStartScheduler+0x13c>)
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	4a16      	ldr	r2, [pc, #88]	@ (8008dfc <xPortStartScheduler+0x13c>)
 8008da2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008da6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008da8:	4b14      	ldr	r3, [pc, #80]	@ (8008dfc <xPortStartScheduler+0x13c>)
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	4a13      	ldr	r2, [pc, #76]	@ (8008dfc <xPortStartScheduler+0x13c>)
 8008dae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008db2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008db4:	f000 f8da 	bl	8008f6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008db8:	4b11      	ldr	r3, [pc, #68]	@ (8008e00 <xPortStartScheduler+0x140>)
 8008dba:	2200      	movs	r2, #0
 8008dbc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008dbe:	f000 f8f9 	bl	8008fb4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008dc2:	4b10      	ldr	r3, [pc, #64]	@ (8008e04 <xPortStartScheduler+0x144>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	4a0f      	ldr	r2, [pc, #60]	@ (8008e04 <xPortStartScheduler+0x144>)
 8008dc8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008dcc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008dce:	f7ff ff63 	bl	8008c98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008dd2:	f001 fa0f 	bl	800a1f4 <vTaskSwitchContext>
	prvTaskExitError();
 8008dd6:	f7ff ff17 	bl	8008c08 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008dda:	2300      	movs	r3, #0
}
 8008ddc:	4618      	mov	r0, r3
 8008dde:	3718      	adds	r7, #24
 8008de0:	46bd      	mov	sp, r7
 8008de2:	bd80      	pop	{r7, pc}
 8008de4:	e000ed00 	.word	0xe000ed00
 8008de8:	410fc271 	.word	0x410fc271
 8008dec:	410fc270 	.word	0x410fc270
 8008df0:	e000e400 	.word	0xe000e400
 8008df4:	20004adc 	.word	0x20004adc
 8008df8:	20004ae0 	.word	0x20004ae0
 8008dfc:	e000ed20 	.word	0xe000ed20
 8008e00:	200002a8 	.word	0x200002a8
 8008e04:	e000ef34 	.word	0xe000ef34

08008e08 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008e08:	b480      	push	{r7}
 8008e0a:	b083      	sub	sp, #12
 8008e0c:	af00      	add	r7, sp, #0
	__asm volatile
 8008e0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e12:	f383 8811 	msr	BASEPRI, r3
 8008e16:	f3bf 8f6f 	isb	sy
 8008e1a:	f3bf 8f4f 	dsb	sy
 8008e1e:	607b      	str	r3, [r7, #4]
}
 8008e20:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008e22:	4b10      	ldr	r3, [pc, #64]	@ (8008e64 <vPortEnterCritical+0x5c>)
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	3301      	adds	r3, #1
 8008e28:	4a0e      	ldr	r2, [pc, #56]	@ (8008e64 <vPortEnterCritical+0x5c>)
 8008e2a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008e2c:	4b0d      	ldr	r3, [pc, #52]	@ (8008e64 <vPortEnterCritical+0x5c>)
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	2b01      	cmp	r3, #1
 8008e32:	d110      	bne.n	8008e56 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008e34:	4b0c      	ldr	r3, [pc, #48]	@ (8008e68 <vPortEnterCritical+0x60>)
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	b2db      	uxtb	r3, r3
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d00b      	beq.n	8008e56 <vPortEnterCritical+0x4e>
	__asm volatile
 8008e3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e42:	f383 8811 	msr	BASEPRI, r3
 8008e46:	f3bf 8f6f 	isb	sy
 8008e4a:	f3bf 8f4f 	dsb	sy
 8008e4e:	603b      	str	r3, [r7, #0]
}
 8008e50:	bf00      	nop
 8008e52:	bf00      	nop
 8008e54:	e7fd      	b.n	8008e52 <vPortEnterCritical+0x4a>
	}
}
 8008e56:	bf00      	nop
 8008e58:	370c      	adds	r7, #12
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e60:	4770      	bx	lr
 8008e62:	bf00      	nop
 8008e64:	200002a8 	.word	0x200002a8
 8008e68:	e000ed04 	.word	0xe000ed04

08008e6c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b083      	sub	sp, #12
 8008e70:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008e72:	4b12      	ldr	r3, [pc, #72]	@ (8008ebc <vPortExitCritical+0x50>)
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d10b      	bne.n	8008e92 <vPortExitCritical+0x26>
	__asm volatile
 8008e7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e7e:	f383 8811 	msr	BASEPRI, r3
 8008e82:	f3bf 8f6f 	isb	sy
 8008e86:	f3bf 8f4f 	dsb	sy
 8008e8a:	607b      	str	r3, [r7, #4]
}
 8008e8c:	bf00      	nop
 8008e8e:	bf00      	nop
 8008e90:	e7fd      	b.n	8008e8e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008e92:	4b0a      	ldr	r3, [pc, #40]	@ (8008ebc <vPortExitCritical+0x50>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	3b01      	subs	r3, #1
 8008e98:	4a08      	ldr	r2, [pc, #32]	@ (8008ebc <vPortExitCritical+0x50>)
 8008e9a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008e9c:	4b07      	ldr	r3, [pc, #28]	@ (8008ebc <vPortExitCritical+0x50>)
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d105      	bne.n	8008eb0 <vPortExitCritical+0x44>
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008ea8:	683b      	ldr	r3, [r7, #0]
 8008eaa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008eae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008eb0:	bf00      	nop
 8008eb2:	370c      	adds	r7, #12
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eba:	4770      	bx	lr
 8008ebc:	200002a8 	.word	0x200002a8

08008ec0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008ec0:	f3ef 8009 	mrs	r0, PSP
 8008ec4:	f3bf 8f6f 	isb	sy
 8008ec8:	4b15      	ldr	r3, [pc, #84]	@ (8008f20 <pxCurrentTCBConst>)
 8008eca:	681a      	ldr	r2, [r3, #0]
 8008ecc:	f01e 0f10 	tst.w	lr, #16
 8008ed0:	bf08      	it	eq
 8008ed2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008ed6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008eda:	6010      	str	r0, [r2, #0]
 8008edc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008ee0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008ee4:	f380 8811 	msr	BASEPRI, r0
 8008ee8:	f3bf 8f4f 	dsb	sy
 8008eec:	f3bf 8f6f 	isb	sy
 8008ef0:	f001 f980 	bl	800a1f4 <vTaskSwitchContext>
 8008ef4:	f04f 0000 	mov.w	r0, #0
 8008ef8:	f380 8811 	msr	BASEPRI, r0
 8008efc:	bc09      	pop	{r0, r3}
 8008efe:	6819      	ldr	r1, [r3, #0]
 8008f00:	6808      	ldr	r0, [r1, #0]
 8008f02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f06:	f01e 0f10 	tst.w	lr, #16
 8008f0a:	bf08      	it	eq
 8008f0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008f10:	f380 8809 	msr	PSP, r0
 8008f14:	f3bf 8f6f 	isb	sy
 8008f18:	4770      	bx	lr
 8008f1a:	bf00      	nop
 8008f1c:	f3af 8000 	nop.w

08008f20 <pxCurrentTCBConst>:
 8008f20:	20004b24 	.word	0x20004b24
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008f24:	bf00      	nop
 8008f26:	bf00      	nop

08008f28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b082      	sub	sp, #8
 8008f2c:	af00      	add	r7, sp, #0
	__asm volatile
 8008f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f32:	f383 8811 	msr	BASEPRI, r3
 8008f36:	f3bf 8f6f 	isb	sy
 8008f3a:	f3bf 8f4f 	dsb	sy
 8008f3e:	607b      	str	r3, [r7, #4]
}
 8008f40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008f42:	f001 f89d 	bl	800a080 <xTaskIncrementTick>
 8008f46:	4603      	mov	r3, r0
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d003      	beq.n	8008f54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008f4c:	4b06      	ldr	r3, [pc, #24]	@ (8008f68 <xPortSysTickHandler+0x40>)
 8008f4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f52:	601a      	str	r2, [r3, #0]
 8008f54:	2300      	movs	r3, #0
 8008f56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008f58:	683b      	ldr	r3, [r7, #0]
 8008f5a:	f383 8811 	msr	BASEPRI, r3
}
 8008f5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008f60:	bf00      	nop
 8008f62:	3708      	adds	r7, #8
 8008f64:	46bd      	mov	sp, r7
 8008f66:	bd80      	pop	{r7, pc}
 8008f68:	e000ed04 	.word	0xe000ed04

08008f6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008f6c:	b480      	push	{r7}
 8008f6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008f70:	4b0b      	ldr	r3, [pc, #44]	@ (8008fa0 <vPortSetupTimerInterrupt+0x34>)
 8008f72:	2200      	movs	r2, #0
 8008f74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008f76:	4b0b      	ldr	r3, [pc, #44]	@ (8008fa4 <vPortSetupTimerInterrupt+0x38>)
 8008f78:	2200      	movs	r2, #0
 8008f7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008f7c:	4b0a      	ldr	r3, [pc, #40]	@ (8008fa8 <vPortSetupTimerInterrupt+0x3c>)
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	4a0a      	ldr	r2, [pc, #40]	@ (8008fac <vPortSetupTimerInterrupt+0x40>)
 8008f82:	fba2 2303 	umull	r2, r3, r2, r3
 8008f86:	099b      	lsrs	r3, r3, #6
 8008f88:	4a09      	ldr	r2, [pc, #36]	@ (8008fb0 <vPortSetupTimerInterrupt+0x44>)
 8008f8a:	3b01      	subs	r3, #1
 8008f8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008f8e:	4b04      	ldr	r3, [pc, #16]	@ (8008fa0 <vPortSetupTimerInterrupt+0x34>)
 8008f90:	2207      	movs	r2, #7
 8008f92:	601a      	str	r2, [r3, #0]
}
 8008f94:	bf00      	nop
 8008f96:	46bd      	mov	sp, r7
 8008f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9c:	4770      	bx	lr
 8008f9e:	bf00      	nop
 8008fa0:	e000e010 	.word	0xe000e010
 8008fa4:	e000e018 	.word	0xe000e018
 8008fa8:	2000029c 	.word	0x2000029c
 8008fac:	10624dd3 	.word	0x10624dd3
 8008fb0:	e000e014 	.word	0xe000e014

08008fb4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008fb4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008fc4 <vPortEnableVFP+0x10>
 8008fb8:	6801      	ldr	r1, [r0, #0]
 8008fba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008fbe:	6001      	str	r1, [r0, #0]
 8008fc0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008fc2:	bf00      	nop
 8008fc4:	e000ed88 	.word	0xe000ed88

08008fc8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008fc8:	b480      	push	{r7}
 8008fca:	b085      	sub	sp, #20
 8008fcc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008fce:	f3ef 8305 	mrs	r3, IPSR
 8008fd2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	2b0f      	cmp	r3, #15
 8008fd8:	d915      	bls.n	8009006 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008fda:	4a18      	ldr	r2, [pc, #96]	@ (800903c <vPortValidateInterruptPriority+0x74>)
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	4413      	add	r3, r2
 8008fe0:	781b      	ldrb	r3, [r3, #0]
 8008fe2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008fe4:	4b16      	ldr	r3, [pc, #88]	@ (8009040 <vPortValidateInterruptPriority+0x78>)
 8008fe6:	781b      	ldrb	r3, [r3, #0]
 8008fe8:	7afa      	ldrb	r2, [r7, #11]
 8008fea:	429a      	cmp	r2, r3
 8008fec:	d20b      	bcs.n	8009006 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ff2:	f383 8811 	msr	BASEPRI, r3
 8008ff6:	f3bf 8f6f 	isb	sy
 8008ffa:	f3bf 8f4f 	dsb	sy
 8008ffe:	607b      	str	r3, [r7, #4]
}
 8009000:	bf00      	nop
 8009002:	bf00      	nop
 8009004:	e7fd      	b.n	8009002 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009006:	4b0f      	ldr	r3, [pc, #60]	@ (8009044 <vPortValidateInterruptPriority+0x7c>)
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800900e:	4b0e      	ldr	r3, [pc, #56]	@ (8009048 <vPortValidateInterruptPriority+0x80>)
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	429a      	cmp	r2, r3
 8009014:	d90b      	bls.n	800902e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800901a:	f383 8811 	msr	BASEPRI, r3
 800901e:	f3bf 8f6f 	isb	sy
 8009022:	f3bf 8f4f 	dsb	sy
 8009026:	603b      	str	r3, [r7, #0]
}
 8009028:	bf00      	nop
 800902a:	bf00      	nop
 800902c:	e7fd      	b.n	800902a <vPortValidateInterruptPriority+0x62>
	}
 800902e:	bf00      	nop
 8009030:	3714      	adds	r7, #20
 8009032:	46bd      	mov	sp, r7
 8009034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009038:	4770      	bx	lr
 800903a:	bf00      	nop
 800903c:	e000e3f0 	.word	0xe000e3f0
 8009040:	20004adc 	.word	0x20004adc
 8009044:	e000ed0c 	.word	0xe000ed0c
 8009048:	20004ae0 	.word	0x20004ae0

0800904c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800904c:	b580      	push	{r7, lr}
 800904e:	b084      	sub	sp, #16
 8009050:	af00      	add	r7, sp, #0
 8009052:	6078      	str	r0, [r7, #4]
 8009054:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	2b00      	cmp	r3, #0
 800905e:	d10b      	bne.n	8009078 <xQueueGenericReset+0x2c>
	__asm volatile
 8009060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009064:	f383 8811 	msr	BASEPRI, r3
 8009068:	f3bf 8f6f 	isb	sy
 800906c:	f3bf 8f4f 	dsb	sy
 8009070:	60bb      	str	r3, [r7, #8]
}
 8009072:	bf00      	nop
 8009074:	bf00      	nop
 8009076:	e7fd      	b.n	8009074 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009078:	f7ff fec6 	bl	8008e08 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	681a      	ldr	r2, [r3, #0]
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009084:	68f9      	ldr	r1, [r7, #12]
 8009086:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009088:	fb01 f303 	mul.w	r3, r1, r3
 800908c:	441a      	add	r2, r3
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	2200      	movs	r2, #0
 8009096:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	681a      	ldr	r2, [r3, #0]
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	681a      	ldr	r2, [r3, #0]
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80090a8:	3b01      	subs	r3, #1
 80090aa:	68f9      	ldr	r1, [r7, #12]
 80090ac:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80090ae:	fb01 f303 	mul.w	r3, r1, r3
 80090b2:	441a      	add	r2, r3
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	22ff      	movs	r2, #255	@ 0xff
 80090bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	22ff      	movs	r2, #255	@ 0xff
 80090c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d114      	bne.n	80090f8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	691b      	ldr	r3, [r3, #16]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d01a      	beq.n	800910c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	3310      	adds	r3, #16
 80090da:	4618      	mov	r0, r3
 80090dc:	f001 f942 	bl	800a364 <xTaskRemoveFromEventList>
 80090e0:	4603      	mov	r3, r0
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d012      	beq.n	800910c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80090e6:	4b0d      	ldr	r3, [pc, #52]	@ (800911c <xQueueGenericReset+0xd0>)
 80090e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090ec:	601a      	str	r2, [r3, #0]
 80090ee:	f3bf 8f4f 	dsb	sy
 80090f2:	f3bf 8f6f 	isb	sy
 80090f6:	e009      	b.n	800910c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	3310      	adds	r3, #16
 80090fc:	4618      	mov	r0, r3
 80090fe:	f7ff fc9b 	bl	8008a38 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	3324      	adds	r3, #36	@ 0x24
 8009106:	4618      	mov	r0, r3
 8009108:	f7ff fc96 	bl	8008a38 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800910c:	f7ff feae 	bl	8008e6c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009110:	2301      	movs	r3, #1
}
 8009112:	4618      	mov	r0, r3
 8009114:	3710      	adds	r7, #16
 8009116:	46bd      	mov	sp, r7
 8009118:	bd80      	pop	{r7, pc}
 800911a:	bf00      	nop
 800911c:	e000ed04 	.word	0xe000ed04

08009120 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009120:	b580      	push	{r7, lr}
 8009122:	b08e      	sub	sp, #56	@ 0x38
 8009124:	af02      	add	r7, sp, #8
 8009126:	60f8      	str	r0, [r7, #12]
 8009128:	60b9      	str	r1, [r7, #8]
 800912a:	607a      	str	r2, [r7, #4]
 800912c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	2b00      	cmp	r3, #0
 8009132:	d10b      	bne.n	800914c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8009134:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009138:	f383 8811 	msr	BASEPRI, r3
 800913c:	f3bf 8f6f 	isb	sy
 8009140:	f3bf 8f4f 	dsb	sy
 8009144:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009146:	bf00      	nop
 8009148:	bf00      	nop
 800914a:	e7fd      	b.n	8009148 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800914c:	683b      	ldr	r3, [r7, #0]
 800914e:	2b00      	cmp	r3, #0
 8009150:	d10b      	bne.n	800916a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8009152:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009156:	f383 8811 	msr	BASEPRI, r3
 800915a:	f3bf 8f6f 	isb	sy
 800915e:	f3bf 8f4f 	dsb	sy
 8009162:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009164:	bf00      	nop
 8009166:	bf00      	nop
 8009168:	e7fd      	b.n	8009166 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d002      	beq.n	8009176 <xQueueGenericCreateStatic+0x56>
 8009170:	68bb      	ldr	r3, [r7, #8]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d001      	beq.n	800917a <xQueueGenericCreateStatic+0x5a>
 8009176:	2301      	movs	r3, #1
 8009178:	e000      	b.n	800917c <xQueueGenericCreateStatic+0x5c>
 800917a:	2300      	movs	r3, #0
 800917c:	2b00      	cmp	r3, #0
 800917e:	d10b      	bne.n	8009198 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8009180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009184:	f383 8811 	msr	BASEPRI, r3
 8009188:	f3bf 8f6f 	isb	sy
 800918c:	f3bf 8f4f 	dsb	sy
 8009190:	623b      	str	r3, [r7, #32]
}
 8009192:	bf00      	nop
 8009194:	bf00      	nop
 8009196:	e7fd      	b.n	8009194 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d102      	bne.n	80091a4 <xQueueGenericCreateStatic+0x84>
 800919e:	68bb      	ldr	r3, [r7, #8]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d101      	bne.n	80091a8 <xQueueGenericCreateStatic+0x88>
 80091a4:	2301      	movs	r3, #1
 80091a6:	e000      	b.n	80091aa <xQueueGenericCreateStatic+0x8a>
 80091a8:	2300      	movs	r3, #0
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d10b      	bne.n	80091c6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80091ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091b2:	f383 8811 	msr	BASEPRI, r3
 80091b6:	f3bf 8f6f 	isb	sy
 80091ba:	f3bf 8f4f 	dsb	sy
 80091be:	61fb      	str	r3, [r7, #28]
}
 80091c0:	bf00      	nop
 80091c2:	bf00      	nop
 80091c4:	e7fd      	b.n	80091c2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80091c6:	2350      	movs	r3, #80	@ 0x50
 80091c8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80091ca:	697b      	ldr	r3, [r7, #20]
 80091cc:	2b50      	cmp	r3, #80	@ 0x50
 80091ce:	d00b      	beq.n	80091e8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80091d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091d4:	f383 8811 	msr	BASEPRI, r3
 80091d8:	f3bf 8f6f 	isb	sy
 80091dc:	f3bf 8f4f 	dsb	sy
 80091e0:	61bb      	str	r3, [r7, #24]
}
 80091e2:	bf00      	nop
 80091e4:	bf00      	nop
 80091e6:	e7fd      	b.n	80091e4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80091e8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80091ea:	683b      	ldr	r3, [r7, #0]
 80091ec:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80091ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d00d      	beq.n	8009210 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80091f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091f6:	2201      	movs	r2, #1
 80091f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80091fc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009202:	9300      	str	r3, [sp, #0]
 8009204:	4613      	mov	r3, r2
 8009206:	687a      	ldr	r2, [r7, #4]
 8009208:	68b9      	ldr	r1, [r7, #8]
 800920a:	68f8      	ldr	r0, [r7, #12]
 800920c:	f000 f805 	bl	800921a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009210:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8009212:	4618      	mov	r0, r3
 8009214:	3730      	adds	r7, #48	@ 0x30
 8009216:	46bd      	mov	sp, r7
 8009218:	bd80      	pop	{r7, pc}

0800921a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800921a:	b580      	push	{r7, lr}
 800921c:	b084      	sub	sp, #16
 800921e:	af00      	add	r7, sp, #0
 8009220:	60f8      	str	r0, [r7, #12]
 8009222:	60b9      	str	r1, [r7, #8]
 8009224:	607a      	str	r2, [r7, #4]
 8009226:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009228:	68bb      	ldr	r3, [r7, #8]
 800922a:	2b00      	cmp	r3, #0
 800922c:	d103      	bne.n	8009236 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800922e:	69bb      	ldr	r3, [r7, #24]
 8009230:	69ba      	ldr	r2, [r7, #24]
 8009232:	601a      	str	r2, [r3, #0]
 8009234:	e002      	b.n	800923c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009236:	69bb      	ldr	r3, [r7, #24]
 8009238:	687a      	ldr	r2, [r7, #4]
 800923a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800923c:	69bb      	ldr	r3, [r7, #24]
 800923e:	68fa      	ldr	r2, [r7, #12]
 8009240:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009242:	69bb      	ldr	r3, [r7, #24]
 8009244:	68ba      	ldr	r2, [r7, #8]
 8009246:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009248:	2101      	movs	r1, #1
 800924a:	69b8      	ldr	r0, [r7, #24]
 800924c:	f7ff fefe 	bl	800904c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009250:	69bb      	ldr	r3, [r7, #24]
 8009252:	78fa      	ldrb	r2, [r7, #3]
 8009254:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009258:	bf00      	nop
 800925a:	3710      	adds	r7, #16
 800925c:	46bd      	mov	sp, r7
 800925e:	bd80      	pop	{r7, pc}

08009260 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b08e      	sub	sp, #56	@ 0x38
 8009264:	af00      	add	r7, sp, #0
 8009266:	60f8      	str	r0, [r7, #12]
 8009268:	60b9      	str	r1, [r7, #8]
 800926a:	607a      	str	r2, [r7, #4]
 800926c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800926e:	2300      	movs	r3, #0
 8009270:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009278:	2b00      	cmp	r3, #0
 800927a:	d10b      	bne.n	8009294 <xQueueGenericSend+0x34>
	__asm volatile
 800927c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009280:	f383 8811 	msr	BASEPRI, r3
 8009284:	f3bf 8f6f 	isb	sy
 8009288:	f3bf 8f4f 	dsb	sy
 800928c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800928e:	bf00      	nop
 8009290:	bf00      	nop
 8009292:	e7fd      	b.n	8009290 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009294:	68bb      	ldr	r3, [r7, #8]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d103      	bne.n	80092a2 <xQueueGenericSend+0x42>
 800929a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800929c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d101      	bne.n	80092a6 <xQueueGenericSend+0x46>
 80092a2:	2301      	movs	r3, #1
 80092a4:	e000      	b.n	80092a8 <xQueueGenericSend+0x48>
 80092a6:	2300      	movs	r3, #0
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d10b      	bne.n	80092c4 <xQueueGenericSend+0x64>
	__asm volatile
 80092ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092b0:	f383 8811 	msr	BASEPRI, r3
 80092b4:	f3bf 8f6f 	isb	sy
 80092b8:	f3bf 8f4f 	dsb	sy
 80092bc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80092be:	bf00      	nop
 80092c0:	bf00      	nop
 80092c2:	e7fd      	b.n	80092c0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80092c4:	683b      	ldr	r3, [r7, #0]
 80092c6:	2b02      	cmp	r3, #2
 80092c8:	d103      	bne.n	80092d2 <xQueueGenericSend+0x72>
 80092ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092ce:	2b01      	cmp	r3, #1
 80092d0:	d101      	bne.n	80092d6 <xQueueGenericSend+0x76>
 80092d2:	2301      	movs	r3, #1
 80092d4:	e000      	b.n	80092d8 <xQueueGenericSend+0x78>
 80092d6:	2300      	movs	r3, #0
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d10b      	bne.n	80092f4 <xQueueGenericSend+0x94>
	__asm volatile
 80092dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092e0:	f383 8811 	msr	BASEPRI, r3
 80092e4:	f3bf 8f6f 	isb	sy
 80092e8:	f3bf 8f4f 	dsb	sy
 80092ec:	623b      	str	r3, [r7, #32]
}
 80092ee:	bf00      	nop
 80092f0:	bf00      	nop
 80092f2:	e7fd      	b.n	80092f0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80092f4:	f001 f9fc 	bl	800a6f0 <xTaskGetSchedulerState>
 80092f8:	4603      	mov	r3, r0
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d102      	bne.n	8009304 <xQueueGenericSend+0xa4>
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	2b00      	cmp	r3, #0
 8009302:	d101      	bne.n	8009308 <xQueueGenericSend+0xa8>
 8009304:	2301      	movs	r3, #1
 8009306:	e000      	b.n	800930a <xQueueGenericSend+0xaa>
 8009308:	2300      	movs	r3, #0
 800930a:	2b00      	cmp	r3, #0
 800930c:	d10b      	bne.n	8009326 <xQueueGenericSend+0xc6>
	__asm volatile
 800930e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009312:	f383 8811 	msr	BASEPRI, r3
 8009316:	f3bf 8f6f 	isb	sy
 800931a:	f3bf 8f4f 	dsb	sy
 800931e:	61fb      	str	r3, [r7, #28]
}
 8009320:	bf00      	nop
 8009322:	bf00      	nop
 8009324:	e7fd      	b.n	8009322 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009326:	f7ff fd6f 	bl	8008e08 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800932a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800932c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800932e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009330:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009332:	429a      	cmp	r2, r3
 8009334:	d302      	bcc.n	800933c <xQueueGenericSend+0xdc>
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	2b02      	cmp	r3, #2
 800933a:	d129      	bne.n	8009390 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800933c:	683a      	ldr	r2, [r7, #0]
 800933e:	68b9      	ldr	r1, [r7, #8]
 8009340:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009342:	f000 fa0f 	bl	8009764 <prvCopyDataToQueue>
 8009346:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800934a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800934c:	2b00      	cmp	r3, #0
 800934e:	d010      	beq.n	8009372 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009352:	3324      	adds	r3, #36	@ 0x24
 8009354:	4618      	mov	r0, r3
 8009356:	f001 f805 	bl	800a364 <xTaskRemoveFromEventList>
 800935a:	4603      	mov	r3, r0
 800935c:	2b00      	cmp	r3, #0
 800935e:	d013      	beq.n	8009388 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009360:	4b3f      	ldr	r3, [pc, #252]	@ (8009460 <xQueueGenericSend+0x200>)
 8009362:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009366:	601a      	str	r2, [r3, #0]
 8009368:	f3bf 8f4f 	dsb	sy
 800936c:	f3bf 8f6f 	isb	sy
 8009370:	e00a      	b.n	8009388 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009372:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009374:	2b00      	cmp	r3, #0
 8009376:	d007      	beq.n	8009388 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009378:	4b39      	ldr	r3, [pc, #228]	@ (8009460 <xQueueGenericSend+0x200>)
 800937a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800937e:	601a      	str	r2, [r3, #0]
 8009380:	f3bf 8f4f 	dsb	sy
 8009384:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009388:	f7ff fd70 	bl	8008e6c <vPortExitCritical>
				return pdPASS;
 800938c:	2301      	movs	r3, #1
 800938e:	e063      	b.n	8009458 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d103      	bne.n	800939e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009396:	f7ff fd69 	bl	8008e6c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800939a:	2300      	movs	r3, #0
 800939c:	e05c      	b.n	8009458 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800939e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d106      	bne.n	80093b2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80093a4:	f107 0314 	add.w	r3, r7, #20
 80093a8:	4618      	mov	r0, r3
 80093aa:	f001 f83f 	bl	800a42c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80093ae:	2301      	movs	r3, #1
 80093b0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80093b2:	f7ff fd5b 	bl	8008e6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80093b6:	f000 fda7 	bl	8009f08 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80093ba:	f7ff fd25 	bl	8008e08 <vPortEnterCritical>
 80093be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80093c4:	b25b      	sxtb	r3, r3
 80093c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093ca:	d103      	bne.n	80093d4 <xQueueGenericSend+0x174>
 80093cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093ce:	2200      	movs	r2, #0
 80093d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80093d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093d6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80093da:	b25b      	sxtb	r3, r3
 80093dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093e0:	d103      	bne.n	80093ea <xQueueGenericSend+0x18a>
 80093e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093e4:	2200      	movs	r2, #0
 80093e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80093ea:	f7ff fd3f 	bl	8008e6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80093ee:	1d3a      	adds	r2, r7, #4
 80093f0:	f107 0314 	add.w	r3, r7, #20
 80093f4:	4611      	mov	r1, r2
 80093f6:	4618      	mov	r0, r3
 80093f8:	f001 f82e 	bl	800a458 <xTaskCheckForTimeOut>
 80093fc:	4603      	mov	r3, r0
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d124      	bne.n	800944c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009402:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009404:	f000 faa6 	bl	8009954 <prvIsQueueFull>
 8009408:	4603      	mov	r3, r0
 800940a:	2b00      	cmp	r3, #0
 800940c:	d018      	beq.n	8009440 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800940e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009410:	3310      	adds	r3, #16
 8009412:	687a      	ldr	r2, [r7, #4]
 8009414:	4611      	mov	r1, r2
 8009416:	4618      	mov	r0, r3
 8009418:	f000 ff52 	bl	800a2c0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800941c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800941e:	f000 fa31 	bl	8009884 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009422:	f000 fd7f 	bl	8009f24 <xTaskResumeAll>
 8009426:	4603      	mov	r3, r0
 8009428:	2b00      	cmp	r3, #0
 800942a:	f47f af7c 	bne.w	8009326 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800942e:	4b0c      	ldr	r3, [pc, #48]	@ (8009460 <xQueueGenericSend+0x200>)
 8009430:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009434:	601a      	str	r2, [r3, #0]
 8009436:	f3bf 8f4f 	dsb	sy
 800943a:	f3bf 8f6f 	isb	sy
 800943e:	e772      	b.n	8009326 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009440:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009442:	f000 fa1f 	bl	8009884 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009446:	f000 fd6d 	bl	8009f24 <xTaskResumeAll>
 800944a:	e76c      	b.n	8009326 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800944c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800944e:	f000 fa19 	bl	8009884 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009452:	f000 fd67 	bl	8009f24 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009456:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009458:	4618      	mov	r0, r3
 800945a:	3738      	adds	r7, #56	@ 0x38
 800945c:	46bd      	mov	sp, r7
 800945e:	bd80      	pop	{r7, pc}
 8009460:	e000ed04 	.word	0xe000ed04

08009464 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b090      	sub	sp, #64	@ 0x40
 8009468:	af00      	add	r7, sp, #0
 800946a:	60f8      	str	r0, [r7, #12]
 800946c:	60b9      	str	r1, [r7, #8]
 800946e:	607a      	str	r2, [r7, #4]
 8009470:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8009476:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009478:	2b00      	cmp	r3, #0
 800947a:	d10b      	bne.n	8009494 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800947c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009480:	f383 8811 	msr	BASEPRI, r3
 8009484:	f3bf 8f6f 	isb	sy
 8009488:	f3bf 8f4f 	dsb	sy
 800948c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800948e:	bf00      	nop
 8009490:	bf00      	nop
 8009492:	e7fd      	b.n	8009490 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009494:	68bb      	ldr	r3, [r7, #8]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d103      	bne.n	80094a2 <xQueueGenericSendFromISR+0x3e>
 800949a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800949c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d101      	bne.n	80094a6 <xQueueGenericSendFromISR+0x42>
 80094a2:	2301      	movs	r3, #1
 80094a4:	e000      	b.n	80094a8 <xQueueGenericSendFromISR+0x44>
 80094a6:	2300      	movs	r3, #0
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d10b      	bne.n	80094c4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80094ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094b0:	f383 8811 	msr	BASEPRI, r3
 80094b4:	f3bf 8f6f 	isb	sy
 80094b8:	f3bf 8f4f 	dsb	sy
 80094bc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80094be:	bf00      	nop
 80094c0:	bf00      	nop
 80094c2:	e7fd      	b.n	80094c0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	2b02      	cmp	r3, #2
 80094c8:	d103      	bne.n	80094d2 <xQueueGenericSendFromISR+0x6e>
 80094ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094ce:	2b01      	cmp	r3, #1
 80094d0:	d101      	bne.n	80094d6 <xQueueGenericSendFromISR+0x72>
 80094d2:	2301      	movs	r3, #1
 80094d4:	e000      	b.n	80094d8 <xQueueGenericSendFromISR+0x74>
 80094d6:	2300      	movs	r3, #0
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d10b      	bne.n	80094f4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80094dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094e0:	f383 8811 	msr	BASEPRI, r3
 80094e4:	f3bf 8f6f 	isb	sy
 80094e8:	f3bf 8f4f 	dsb	sy
 80094ec:	623b      	str	r3, [r7, #32]
}
 80094ee:	bf00      	nop
 80094f0:	bf00      	nop
 80094f2:	e7fd      	b.n	80094f0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80094f4:	f7ff fd68 	bl	8008fc8 <vPortValidateInterruptPriority>
	__asm volatile
 80094f8:	f3ef 8211 	mrs	r2, BASEPRI
 80094fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009500:	f383 8811 	msr	BASEPRI, r3
 8009504:	f3bf 8f6f 	isb	sy
 8009508:	f3bf 8f4f 	dsb	sy
 800950c:	61fa      	str	r2, [r7, #28]
 800950e:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8009510:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009512:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009516:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800951a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800951c:	429a      	cmp	r2, r3
 800951e:	d302      	bcc.n	8009526 <xQueueGenericSendFromISR+0xc2>
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	2b02      	cmp	r3, #2
 8009524:	d12f      	bne.n	8009586 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009526:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009528:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800952c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009530:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009534:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009536:	683a      	ldr	r2, [r7, #0]
 8009538:	68b9      	ldr	r1, [r7, #8]
 800953a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800953c:	f000 f912 	bl	8009764 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009540:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009548:	d112      	bne.n	8009570 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800954a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800954c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800954e:	2b00      	cmp	r3, #0
 8009550:	d016      	beq.n	8009580 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009554:	3324      	adds	r3, #36	@ 0x24
 8009556:	4618      	mov	r0, r3
 8009558:	f000 ff04 	bl	800a364 <xTaskRemoveFromEventList>
 800955c:	4603      	mov	r3, r0
 800955e:	2b00      	cmp	r3, #0
 8009560:	d00e      	beq.n	8009580 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d00b      	beq.n	8009580 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	2201      	movs	r2, #1
 800956c:	601a      	str	r2, [r3, #0]
 800956e:	e007      	b.n	8009580 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009570:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009574:	3301      	adds	r3, #1
 8009576:	b2db      	uxtb	r3, r3
 8009578:	b25a      	sxtb	r2, r3
 800957a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800957c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009580:	2301      	movs	r3, #1
 8009582:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009584:	e001      	b.n	800958a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009586:	2300      	movs	r3, #0
 8009588:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800958a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800958c:	617b      	str	r3, [r7, #20]
	__asm volatile
 800958e:	697b      	ldr	r3, [r7, #20]
 8009590:	f383 8811 	msr	BASEPRI, r3
}
 8009594:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009596:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009598:	4618      	mov	r0, r3
 800959a:	3740      	adds	r7, #64	@ 0x40
 800959c:	46bd      	mov	sp, r7
 800959e:	bd80      	pop	{r7, pc}

080095a0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80095a0:	b580      	push	{r7, lr}
 80095a2:	b08c      	sub	sp, #48	@ 0x30
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	60f8      	str	r0, [r7, #12]
 80095a8:	60b9      	str	r1, [r7, #8]
 80095aa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80095ac:	2300      	movs	r3, #0
 80095ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80095b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d10b      	bne.n	80095d2 <xQueueReceive+0x32>
	__asm volatile
 80095ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095be:	f383 8811 	msr	BASEPRI, r3
 80095c2:	f3bf 8f6f 	isb	sy
 80095c6:	f3bf 8f4f 	dsb	sy
 80095ca:	623b      	str	r3, [r7, #32]
}
 80095cc:	bf00      	nop
 80095ce:	bf00      	nop
 80095d0:	e7fd      	b.n	80095ce <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80095d2:	68bb      	ldr	r3, [r7, #8]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d103      	bne.n	80095e0 <xQueueReceive+0x40>
 80095d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d101      	bne.n	80095e4 <xQueueReceive+0x44>
 80095e0:	2301      	movs	r3, #1
 80095e2:	e000      	b.n	80095e6 <xQueueReceive+0x46>
 80095e4:	2300      	movs	r3, #0
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d10b      	bne.n	8009602 <xQueueReceive+0x62>
	__asm volatile
 80095ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095ee:	f383 8811 	msr	BASEPRI, r3
 80095f2:	f3bf 8f6f 	isb	sy
 80095f6:	f3bf 8f4f 	dsb	sy
 80095fa:	61fb      	str	r3, [r7, #28]
}
 80095fc:	bf00      	nop
 80095fe:	bf00      	nop
 8009600:	e7fd      	b.n	80095fe <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009602:	f001 f875 	bl	800a6f0 <xTaskGetSchedulerState>
 8009606:	4603      	mov	r3, r0
 8009608:	2b00      	cmp	r3, #0
 800960a:	d102      	bne.n	8009612 <xQueueReceive+0x72>
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	2b00      	cmp	r3, #0
 8009610:	d101      	bne.n	8009616 <xQueueReceive+0x76>
 8009612:	2301      	movs	r3, #1
 8009614:	e000      	b.n	8009618 <xQueueReceive+0x78>
 8009616:	2300      	movs	r3, #0
 8009618:	2b00      	cmp	r3, #0
 800961a:	d10b      	bne.n	8009634 <xQueueReceive+0x94>
	__asm volatile
 800961c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009620:	f383 8811 	msr	BASEPRI, r3
 8009624:	f3bf 8f6f 	isb	sy
 8009628:	f3bf 8f4f 	dsb	sy
 800962c:	61bb      	str	r3, [r7, #24]
}
 800962e:	bf00      	nop
 8009630:	bf00      	nop
 8009632:	e7fd      	b.n	8009630 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009634:	f7ff fbe8 	bl	8008e08 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800963a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800963c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800963e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009640:	2b00      	cmp	r3, #0
 8009642:	d01f      	beq.n	8009684 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009644:	68b9      	ldr	r1, [r7, #8]
 8009646:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009648:	f000 f8f6 	bl	8009838 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800964c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800964e:	1e5a      	subs	r2, r3, #1
 8009650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009652:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009656:	691b      	ldr	r3, [r3, #16]
 8009658:	2b00      	cmp	r3, #0
 800965a:	d00f      	beq.n	800967c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800965c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800965e:	3310      	adds	r3, #16
 8009660:	4618      	mov	r0, r3
 8009662:	f000 fe7f 	bl	800a364 <xTaskRemoveFromEventList>
 8009666:	4603      	mov	r3, r0
 8009668:	2b00      	cmp	r3, #0
 800966a:	d007      	beq.n	800967c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800966c:	4b3c      	ldr	r3, [pc, #240]	@ (8009760 <xQueueReceive+0x1c0>)
 800966e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009672:	601a      	str	r2, [r3, #0]
 8009674:	f3bf 8f4f 	dsb	sy
 8009678:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800967c:	f7ff fbf6 	bl	8008e6c <vPortExitCritical>
				return pdPASS;
 8009680:	2301      	movs	r3, #1
 8009682:	e069      	b.n	8009758 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d103      	bne.n	8009692 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800968a:	f7ff fbef 	bl	8008e6c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800968e:	2300      	movs	r3, #0
 8009690:	e062      	b.n	8009758 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009694:	2b00      	cmp	r3, #0
 8009696:	d106      	bne.n	80096a6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009698:	f107 0310 	add.w	r3, r7, #16
 800969c:	4618      	mov	r0, r3
 800969e:	f000 fec5 	bl	800a42c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80096a2:	2301      	movs	r3, #1
 80096a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80096a6:	f7ff fbe1 	bl	8008e6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80096aa:	f000 fc2d 	bl	8009f08 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80096ae:	f7ff fbab 	bl	8008e08 <vPortEnterCritical>
 80096b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80096b8:	b25b      	sxtb	r3, r3
 80096ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096be:	d103      	bne.n	80096c8 <xQueueReceive+0x128>
 80096c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096c2:	2200      	movs	r2, #0
 80096c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80096c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096ca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80096ce:	b25b      	sxtb	r3, r3
 80096d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096d4:	d103      	bne.n	80096de <xQueueReceive+0x13e>
 80096d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096d8:	2200      	movs	r2, #0
 80096da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80096de:	f7ff fbc5 	bl	8008e6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80096e2:	1d3a      	adds	r2, r7, #4
 80096e4:	f107 0310 	add.w	r3, r7, #16
 80096e8:	4611      	mov	r1, r2
 80096ea:	4618      	mov	r0, r3
 80096ec:	f000 feb4 	bl	800a458 <xTaskCheckForTimeOut>
 80096f0:	4603      	mov	r3, r0
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d123      	bne.n	800973e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80096f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80096f8:	f000 f916 	bl	8009928 <prvIsQueueEmpty>
 80096fc:	4603      	mov	r3, r0
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d017      	beq.n	8009732 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009704:	3324      	adds	r3, #36	@ 0x24
 8009706:	687a      	ldr	r2, [r7, #4]
 8009708:	4611      	mov	r1, r2
 800970a:	4618      	mov	r0, r3
 800970c:	f000 fdd8 	bl	800a2c0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009710:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009712:	f000 f8b7 	bl	8009884 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009716:	f000 fc05 	bl	8009f24 <xTaskResumeAll>
 800971a:	4603      	mov	r3, r0
 800971c:	2b00      	cmp	r3, #0
 800971e:	d189      	bne.n	8009634 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009720:	4b0f      	ldr	r3, [pc, #60]	@ (8009760 <xQueueReceive+0x1c0>)
 8009722:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009726:	601a      	str	r2, [r3, #0]
 8009728:	f3bf 8f4f 	dsb	sy
 800972c:	f3bf 8f6f 	isb	sy
 8009730:	e780      	b.n	8009634 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009732:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009734:	f000 f8a6 	bl	8009884 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009738:	f000 fbf4 	bl	8009f24 <xTaskResumeAll>
 800973c:	e77a      	b.n	8009634 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800973e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009740:	f000 f8a0 	bl	8009884 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009744:	f000 fbee 	bl	8009f24 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009748:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800974a:	f000 f8ed 	bl	8009928 <prvIsQueueEmpty>
 800974e:	4603      	mov	r3, r0
 8009750:	2b00      	cmp	r3, #0
 8009752:	f43f af6f 	beq.w	8009634 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009756:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009758:	4618      	mov	r0, r3
 800975a:	3730      	adds	r7, #48	@ 0x30
 800975c:	46bd      	mov	sp, r7
 800975e:	bd80      	pop	{r7, pc}
 8009760:	e000ed04 	.word	0xe000ed04

08009764 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b086      	sub	sp, #24
 8009768:	af00      	add	r7, sp, #0
 800976a:	60f8      	str	r0, [r7, #12]
 800976c:	60b9      	str	r1, [r7, #8]
 800976e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009770:	2300      	movs	r3, #0
 8009772:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009778:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800977e:	2b00      	cmp	r3, #0
 8009780:	d10d      	bne.n	800979e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d14d      	bne.n	8009826 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	689b      	ldr	r3, [r3, #8]
 800978e:	4618      	mov	r0, r3
 8009790:	f000 ffcc 	bl	800a72c <xTaskPriorityDisinherit>
 8009794:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	2200      	movs	r2, #0
 800979a:	609a      	str	r2, [r3, #8]
 800979c:	e043      	b.n	8009826 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d119      	bne.n	80097d8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	6858      	ldr	r0, [r3, #4]
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097ac:	461a      	mov	r2, r3
 80097ae:	68b9      	ldr	r1, [r7, #8]
 80097b0:	f001 fecf 	bl	800b552 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	685a      	ldr	r2, [r3, #4]
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097bc:	441a      	add	r2, r3
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	685a      	ldr	r2, [r3, #4]
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	689b      	ldr	r3, [r3, #8]
 80097ca:	429a      	cmp	r2, r3
 80097cc:	d32b      	bcc.n	8009826 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	681a      	ldr	r2, [r3, #0]
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	605a      	str	r2, [r3, #4]
 80097d6:	e026      	b.n	8009826 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	68d8      	ldr	r0, [r3, #12]
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097e0:	461a      	mov	r2, r3
 80097e2:	68b9      	ldr	r1, [r7, #8]
 80097e4:	f001 feb5 	bl	800b552 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	68da      	ldr	r2, [r3, #12]
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097f0:	425b      	negs	r3, r3
 80097f2:	441a      	add	r2, r3
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	68da      	ldr	r2, [r3, #12]
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	429a      	cmp	r2, r3
 8009802:	d207      	bcs.n	8009814 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	689a      	ldr	r2, [r3, #8]
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800980c:	425b      	negs	r3, r3
 800980e:	441a      	add	r2, r3
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	2b02      	cmp	r3, #2
 8009818:	d105      	bne.n	8009826 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800981a:	693b      	ldr	r3, [r7, #16]
 800981c:	2b00      	cmp	r3, #0
 800981e:	d002      	beq.n	8009826 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009820:	693b      	ldr	r3, [r7, #16]
 8009822:	3b01      	subs	r3, #1
 8009824:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009826:	693b      	ldr	r3, [r7, #16]
 8009828:	1c5a      	adds	r2, r3, #1
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800982e:	697b      	ldr	r3, [r7, #20]
}
 8009830:	4618      	mov	r0, r3
 8009832:	3718      	adds	r7, #24
 8009834:	46bd      	mov	sp, r7
 8009836:	bd80      	pop	{r7, pc}

08009838 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b082      	sub	sp, #8
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
 8009840:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009846:	2b00      	cmp	r3, #0
 8009848:	d018      	beq.n	800987c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	68da      	ldr	r2, [r3, #12]
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009852:	441a      	add	r2, r3
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	68da      	ldr	r2, [r3, #12]
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	689b      	ldr	r3, [r3, #8]
 8009860:	429a      	cmp	r2, r3
 8009862:	d303      	bcc.n	800986c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681a      	ldr	r2, [r3, #0]
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	68d9      	ldr	r1, [r3, #12]
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009874:	461a      	mov	r2, r3
 8009876:	6838      	ldr	r0, [r7, #0]
 8009878:	f001 fe6b 	bl	800b552 <memcpy>
	}
}
 800987c:	bf00      	nop
 800987e:	3708      	adds	r7, #8
 8009880:	46bd      	mov	sp, r7
 8009882:	bd80      	pop	{r7, pc}

08009884 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009884:	b580      	push	{r7, lr}
 8009886:	b084      	sub	sp, #16
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800988c:	f7ff fabc 	bl	8008e08 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009896:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009898:	e011      	b.n	80098be <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d012      	beq.n	80098c8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	3324      	adds	r3, #36	@ 0x24
 80098a6:	4618      	mov	r0, r3
 80098a8:	f000 fd5c 	bl	800a364 <xTaskRemoveFromEventList>
 80098ac:	4603      	mov	r3, r0
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d001      	beq.n	80098b6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80098b2:	f000 fe35 	bl	800a520 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80098b6:	7bfb      	ldrb	r3, [r7, #15]
 80098b8:	3b01      	subs	r3, #1
 80098ba:	b2db      	uxtb	r3, r3
 80098bc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80098be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	dce9      	bgt.n	800989a <prvUnlockQueue+0x16>
 80098c6:	e000      	b.n	80098ca <prvUnlockQueue+0x46>
					break;
 80098c8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	22ff      	movs	r2, #255	@ 0xff
 80098ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80098d2:	f7ff facb 	bl	8008e6c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80098d6:	f7ff fa97 	bl	8008e08 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80098e0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80098e2:	e011      	b.n	8009908 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	691b      	ldr	r3, [r3, #16]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d012      	beq.n	8009912 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	3310      	adds	r3, #16
 80098f0:	4618      	mov	r0, r3
 80098f2:	f000 fd37 	bl	800a364 <xTaskRemoveFromEventList>
 80098f6:	4603      	mov	r3, r0
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d001      	beq.n	8009900 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80098fc:	f000 fe10 	bl	800a520 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009900:	7bbb      	ldrb	r3, [r7, #14]
 8009902:	3b01      	subs	r3, #1
 8009904:	b2db      	uxtb	r3, r3
 8009906:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009908:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800990c:	2b00      	cmp	r3, #0
 800990e:	dce9      	bgt.n	80098e4 <prvUnlockQueue+0x60>
 8009910:	e000      	b.n	8009914 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009912:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	22ff      	movs	r2, #255	@ 0xff
 8009918:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800991c:	f7ff faa6 	bl	8008e6c <vPortExitCritical>
}
 8009920:	bf00      	nop
 8009922:	3710      	adds	r7, #16
 8009924:	46bd      	mov	sp, r7
 8009926:	bd80      	pop	{r7, pc}

08009928 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009928:	b580      	push	{r7, lr}
 800992a:	b084      	sub	sp, #16
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009930:	f7ff fa6a 	bl	8008e08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009938:	2b00      	cmp	r3, #0
 800993a:	d102      	bne.n	8009942 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800993c:	2301      	movs	r3, #1
 800993e:	60fb      	str	r3, [r7, #12]
 8009940:	e001      	b.n	8009946 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009942:	2300      	movs	r3, #0
 8009944:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009946:	f7ff fa91 	bl	8008e6c <vPortExitCritical>

	return xReturn;
 800994a:	68fb      	ldr	r3, [r7, #12]
}
 800994c:	4618      	mov	r0, r3
 800994e:	3710      	adds	r7, #16
 8009950:	46bd      	mov	sp, r7
 8009952:	bd80      	pop	{r7, pc}

08009954 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009954:	b580      	push	{r7, lr}
 8009956:	b084      	sub	sp, #16
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800995c:	f7ff fa54 	bl	8008e08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009968:	429a      	cmp	r2, r3
 800996a:	d102      	bne.n	8009972 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800996c:	2301      	movs	r3, #1
 800996e:	60fb      	str	r3, [r7, #12]
 8009970:	e001      	b.n	8009976 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009972:	2300      	movs	r3, #0
 8009974:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009976:	f7ff fa79 	bl	8008e6c <vPortExitCritical>

	return xReturn;
 800997a:	68fb      	ldr	r3, [r7, #12]
}
 800997c:	4618      	mov	r0, r3
 800997e:	3710      	adds	r7, #16
 8009980:	46bd      	mov	sp, r7
 8009982:	bd80      	pop	{r7, pc}

08009984 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009984:	b480      	push	{r7}
 8009986:	b085      	sub	sp, #20
 8009988:	af00      	add	r7, sp, #0
 800998a:	6078      	str	r0, [r7, #4]
 800998c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800998e:	2300      	movs	r3, #0
 8009990:	60fb      	str	r3, [r7, #12]
 8009992:	e014      	b.n	80099be <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009994:	4a0f      	ldr	r2, [pc, #60]	@ (80099d4 <vQueueAddToRegistry+0x50>)
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800999c:	2b00      	cmp	r3, #0
 800999e:	d10b      	bne.n	80099b8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80099a0:	490c      	ldr	r1, [pc, #48]	@ (80099d4 <vQueueAddToRegistry+0x50>)
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	683a      	ldr	r2, [r7, #0]
 80099a6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80099aa:	4a0a      	ldr	r2, [pc, #40]	@ (80099d4 <vQueueAddToRegistry+0x50>)
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	00db      	lsls	r3, r3, #3
 80099b0:	4413      	add	r3, r2
 80099b2:	687a      	ldr	r2, [r7, #4]
 80099b4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80099b6:	e006      	b.n	80099c6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	3301      	adds	r3, #1
 80099bc:	60fb      	str	r3, [r7, #12]
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	2b07      	cmp	r3, #7
 80099c2:	d9e7      	bls.n	8009994 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80099c4:	bf00      	nop
 80099c6:	bf00      	nop
 80099c8:	3714      	adds	r7, #20
 80099ca:	46bd      	mov	sp, r7
 80099cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d0:	4770      	bx	lr
 80099d2:	bf00      	nop
 80099d4:	20004ae4 	.word	0x20004ae4

080099d8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80099d8:	b580      	push	{r7, lr}
 80099da:	b086      	sub	sp, #24
 80099dc:	af00      	add	r7, sp, #0
 80099de:	60f8      	str	r0, [r7, #12]
 80099e0:	60b9      	str	r1, [r7, #8]
 80099e2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80099e8:	f7ff fa0e 	bl	8008e08 <vPortEnterCritical>
 80099ec:	697b      	ldr	r3, [r7, #20]
 80099ee:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80099f2:	b25b      	sxtb	r3, r3
 80099f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099f8:	d103      	bne.n	8009a02 <vQueueWaitForMessageRestricted+0x2a>
 80099fa:	697b      	ldr	r3, [r7, #20]
 80099fc:	2200      	movs	r2, #0
 80099fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009a02:	697b      	ldr	r3, [r7, #20]
 8009a04:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009a08:	b25b      	sxtb	r3, r3
 8009a0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a0e:	d103      	bne.n	8009a18 <vQueueWaitForMessageRestricted+0x40>
 8009a10:	697b      	ldr	r3, [r7, #20]
 8009a12:	2200      	movs	r2, #0
 8009a14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009a18:	f7ff fa28 	bl	8008e6c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009a1c:	697b      	ldr	r3, [r7, #20]
 8009a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d106      	bne.n	8009a32 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009a24:	697b      	ldr	r3, [r7, #20]
 8009a26:	3324      	adds	r3, #36	@ 0x24
 8009a28:	687a      	ldr	r2, [r7, #4]
 8009a2a:	68b9      	ldr	r1, [r7, #8]
 8009a2c:	4618      	mov	r0, r3
 8009a2e:	f000 fc6d 	bl	800a30c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009a32:	6978      	ldr	r0, [r7, #20]
 8009a34:	f7ff ff26 	bl	8009884 <prvUnlockQueue>
	}
 8009a38:	bf00      	nop
 8009a3a:	3718      	adds	r7, #24
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	bd80      	pop	{r7, pc}

08009a40 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009a40:	b580      	push	{r7, lr}
 8009a42:	b08e      	sub	sp, #56	@ 0x38
 8009a44:	af04      	add	r7, sp, #16
 8009a46:	60f8      	str	r0, [r7, #12]
 8009a48:	60b9      	str	r1, [r7, #8]
 8009a4a:	607a      	str	r2, [r7, #4]
 8009a4c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009a4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d10b      	bne.n	8009a6c <xTaskCreateStatic+0x2c>
	__asm volatile
 8009a54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a58:	f383 8811 	msr	BASEPRI, r3
 8009a5c:	f3bf 8f6f 	isb	sy
 8009a60:	f3bf 8f4f 	dsb	sy
 8009a64:	623b      	str	r3, [r7, #32]
}
 8009a66:	bf00      	nop
 8009a68:	bf00      	nop
 8009a6a:	e7fd      	b.n	8009a68 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009a6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d10b      	bne.n	8009a8a <xTaskCreateStatic+0x4a>
	__asm volatile
 8009a72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a76:	f383 8811 	msr	BASEPRI, r3
 8009a7a:	f3bf 8f6f 	isb	sy
 8009a7e:	f3bf 8f4f 	dsb	sy
 8009a82:	61fb      	str	r3, [r7, #28]
}
 8009a84:	bf00      	nop
 8009a86:	bf00      	nop
 8009a88:	e7fd      	b.n	8009a86 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009a8a:	23a8      	movs	r3, #168	@ 0xa8
 8009a8c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009a8e:	693b      	ldr	r3, [r7, #16]
 8009a90:	2ba8      	cmp	r3, #168	@ 0xa8
 8009a92:	d00b      	beq.n	8009aac <xTaskCreateStatic+0x6c>
	__asm volatile
 8009a94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a98:	f383 8811 	msr	BASEPRI, r3
 8009a9c:	f3bf 8f6f 	isb	sy
 8009aa0:	f3bf 8f4f 	dsb	sy
 8009aa4:	61bb      	str	r3, [r7, #24]
}
 8009aa6:	bf00      	nop
 8009aa8:	bf00      	nop
 8009aaa:	e7fd      	b.n	8009aa8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009aac:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009aae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d01e      	beq.n	8009af2 <xTaskCreateStatic+0xb2>
 8009ab4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d01b      	beq.n	8009af2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009aba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009abc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ac0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009ac2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ac6:	2202      	movs	r2, #2
 8009ac8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009acc:	2300      	movs	r3, #0
 8009ace:	9303      	str	r3, [sp, #12]
 8009ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ad2:	9302      	str	r3, [sp, #8]
 8009ad4:	f107 0314 	add.w	r3, r7, #20
 8009ad8:	9301      	str	r3, [sp, #4]
 8009ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009adc:	9300      	str	r3, [sp, #0]
 8009ade:	683b      	ldr	r3, [r7, #0]
 8009ae0:	687a      	ldr	r2, [r7, #4]
 8009ae2:	68b9      	ldr	r1, [r7, #8]
 8009ae4:	68f8      	ldr	r0, [r7, #12]
 8009ae6:	f000 f851 	bl	8009b8c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009aea:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009aec:	f000 f8f6 	bl	8009cdc <prvAddNewTaskToReadyList>
 8009af0:	e001      	b.n	8009af6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009af2:	2300      	movs	r3, #0
 8009af4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009af6:	697b      	ldr	r3, [r7, #20]
	}
 8009af8:	4618      	mov	r0, r3
 8009afa:	3728      	adds	r7, #40	@ 0x28
 8009afc:	46bd      	mov	sp, r7
 8009afe:	bd80      	pop	{r7, pc}

08009b00 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009b00:	b580      	push	{r7, lr}
 8009b02:	b08c      	sub	sp, #48	@ 0x30
 8009b04:	af04      	add	r7, sp, #16
 8009b06:	60f8      	str	r0, [r7, #12]
 8009b08:	60b9      	str	r1, [r7, #8]
 8009b0a:	603b      	str	r3, [r7, #0]
 8009b0c:	4613      	mov	r3, r2
 8009b0e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009b10:	88fb      	ldrh	r3, [r7, #6]
 8009b12:	009b      	lsls	r3, r3, #2
 8009b14:	4618      	mov	r0, r3
 8009b16:	f7fe fda1 	bl	800865c <pvPortMalloc>
 8009b1a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009b1c:	697b      	ldr	r3, [r7, #20]
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d00e      	beq.n	8009b40 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009b22:	20a8      	movs	r0, #168	@ 0xa8
 8009b24:	f7fe fd9a 	bl	800865c <pvPortMalloc>
 8009b28:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009b2a:	69fb      	ldr	r3, [r7, #28]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d003      	beq.n	8009b38 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009b30:	69fb      	ldr	r3, [r7, #28]
 8009b32:	697a      	ldr	r2, [r7, #20]
 8009b34:	631a      	str	r2, [r3, #48]	@ 0x30
 8009b36:	e005      	b.n	8009b44 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009b38:	6978      	ldr	r0, [r7, #20]
 8009b3a:	f7fe fe5d 	bl	80087f8 <vPortFree>
 8009b3e:	e001      	b.n	8009b44 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009b40:	2300      	movs	r3, #0
 8009b42:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009b44:	69fb      	ldr	r3, [r7, #28]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d017      	beq.n	8009b7a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009b4a:	69fb      	ldr	r3, [r7, #28]
 8009b4c:	2200      	movs	r2, #0
 8009b4e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009b52:	88fa      	ldrh	r2, [r7, #6]
 8009b54:	2300      	movs	r3, #0
 8009b56:	9303      	str	r3, [sp, #12]
 8009b58:	69fb      	ldr	r3, [r7, #28]
 8009b5a:	9302      	str	r3, [sp, #8]
 8009b5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b5e:	9301      	str	r3, [sp, #4]
 8009b60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b62:	9300      	str	r3, [sp, #0]
 8009b64:	683b      	ldr	r3, [r7, #0]
 8009b66:	68b9      	ldr	r1, [r7, #8]
 8009b68:	68f8      	ldr	r0, [r7, #12]
 8009b6a:	f000 f80f 	bl	8009b8c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009b6e:	69f8      	ldr	r0, [r7, #28]
 8009b70:	f000 f8b4 	bl	8009cdc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009b74:	2301      	movs	r3, #1
 8009b76:	61bb      	str	r3, [r7, #24]
 8009b78:	e002      	b.n	8009b80 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009b7a:	f04f 33ff 	mov.w	r3, #4294967295
 8009b7e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009b80:	69bb      	ldr	r3, [r7, #24]
	}
 8009b82:	4618      	mov	r0, r3
 8009b84:	3720      	adds	r7, #32
 8009b86:	46bd      	mov	sp, r7
 8009b88:	bd80      	pop	{r7, pc}
	...

08009b8c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b088      	sub	sp, #32
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	60f8      	str	r0, [r7, #12]
 8009b94:	60b9      	str	r1, [r7, #8]
 8009b96:	607a      	str	r2, [r7, #4]
 8009b98:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b9c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	009b      	lsls	r3, r3, #2
 8009ba2:	461a      	mov	r2, r3
 8009ba4:	21a5      	movs	r1, #165	@ 0xa5
 8009ba6:	f001 fbfa 	bl	800b39e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009baa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009bb4:	3b01      	subs	r3, #1
 8009bb6:	009b      	lsls	r3, r3, #2
 8009bb8:	4413      	add	r3, r2
 8009bba:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009bbc:	69bb      	ldr	r3, [r7, #24]
 8009bbe:	f023 0307 	bic.w	r3, r3, #7
 8009bc2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009bc4:	69bb      	ldr	r3, [r7, #24]
 8009bc6:	f003 0307 	and.w	r3, r3, #7
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d00b      	beq.n	8009be6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8009bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bd2:	f383 8811 	msr	BASEPRI, r3
 8009bd6:	f3bf 8f6f 	isb	sy
 8009bda:	f3bf 8f4f 	dsb	sy
 8009bde:	617b      	str	r3, [r7, #20]
}
 8009be0:	bf00      	nop
 8009be2:	bf00      	nop
 8009be4:	e7fd      	b.n	8009be2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009be6:	68bb      	ldr	r3, [r7, #8]
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d01f      	beq.n	8009c2c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009bec:	2300      	movs	r3, #0
 8009bee:	61fb      	str	r3, [r7, #28]
 8009bf0:	e012      	b.n	8009c18 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009bf2:	68ba      	ldr	r2, [r7, #8]
 8009bf4:	69fb      	ldr	r3, [r7, #28]
 8009bf6:	4413      	add	r3, r2
 8009bf8:	7819      	ldrb	r1, [r3, #0]
 8009bfa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009bfc:	69fb      	ldr	r3, [r7, #28]
 8009bfe:	4413      	add	r3, r2
 8009c00:	3334      	adds	r3, #52	@ 0x34
 8009c02:	460a      	mov	r2, r1
 8009c04:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009c06:	68ba      	ldr	r2, [r7, #8]
 8009c08:	69fb      	ldr	r3, [r7, #28]
 8009c0a:	4413      	add	r3, r2
 8009c0c:	781b      	ldrb	r3, [r3, #0]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d006      	beq.n	8009c20 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009c12:	69fb      	ldr	r3, [r7, #28]
 8009c14:	3301      	adds	r3, #1
 8009c16:	61fb      	str	r3, [r7, #28]
 8009c18:	69fb      	ldr	r3, [r7, #28]
 8009c1a:	2b0f      	cmp	r3, #15
 8009c1c:	d9e9      	bls.n	8009bf2 <prvInitialiseNewTask+0x66>
 8009c1e:	e000      	b.n	8009c22 <prvInitialiseNewTask+0x96>
			{
				break;
 8009c20:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c24:	2200      	movs	r2, #0
 8009c26:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009c2a:	e003      	b.n	8009c34 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c2e:	2200      	movs	r2, #0
 8009c30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c36:	2b37      	cmp	r3, #55	@ 0x37
 8009c38:	d901      	bls.n	8009c3e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009c3a:	2337      	movs	r3, #55	@ 0x37
 8009c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009c42:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c46:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009c48:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c52:	3304      	adds	r3, #4
 8009c54:	4618      	mov	r0, r3
 8009c56:	f7fe ff0f 	bl	8008a78 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c5c:	3318      	adds	r3, #24
 8009c5e:	4618      	mov	r0, r3
 8009c60:	f7fe ff0a 	bl	8008a78 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c68:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c6c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c72:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009c74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c78:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c84:	2200      	movs	r2, #0
 8009c86:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009c8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c8c:	3354      	adds	r3, #84	@ 0x54
 8009c8e:	224c      	movs	r2, #76	@ 0x4c
 8009c90:	2100      	movs	r1, #0
 8009c92:	4618      	mov	r0, r3
 8009c94:	f001 fb83 	bl	800b39e <memset>
 8009c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c9a:	4a0d      	ldr	r2, [pc, #52]	@ (8009cd0 <prvInitialiseNewTask+0x144>)
 8009c9c:	659a      	str	r2, [r3, #88]	@ 0x58
 8009c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ca0:	4a0c      	ldr	r2, [pc, #48]	@ (8009cd4 <prvInitialiseNewTask+0x148>)
 8009ca2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009ca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ca6:	4a0c      	ldr	r2, [pc, #48]	@ (8009cd8 <prvInitialiseNewTask+0x14c>)
 8009ca8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009caa:	683a      	ldr	r2, [r7, #0]
 8009cac:	68f9      	ldr	r1, [r7, #12]
 8009cae:	69b8      	ldr	r0, [r7, #24]
 8009cb0:	f7fe ff76 	bl	8008ba0 <pxPortInitialiseStack>
 8009cb4:	4602      	mov	r2, r0
 8009cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cb8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009cba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d002      	beq.n	8009cc6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009cc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009cc4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009cc6:	bf00      	nop
 8009cc8:	3720      	adds	r7, #32
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	bd80      	pop	{r7, pc}
 8009cce:	bf00      	nop
 8009cd0:	20005150 	.word	0x20005150
 8009cd4:	200051b8 	.word	0x200051b8
 8009cd8:	20005220 	.word	0x20005220

08009cdc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b082      	sub	sp, #8
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009ce4:	f7ff f890 	bl	8008e08 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009ce8:	4b2d      	ldr	r3, [pc, #180]	@ (8009da0 <prvAddNewTaskToReadyList+0xc4>)
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	3301      	adds	r3, #1
 8009cee:	4a2c      	ldr	r2, [pc, #176]	@ (8009da0 <prvAddNewTaskToReadyList+0xc4>)
 8009cf0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009cf2:	4b2c      	ldr	r3, [pc, #176]	@ (8009da4 <prvAddNewTaskToReadyList+0xc8>)
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d109      	bne.n	8009d0e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009cfa:	4a2a      	ldr	r2, [pc, #168]	@ (8009da4 <prvAddNewTaskToReadyList+0xc8>)
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009d00:	4b27      	ldr	r3, [pc, #156]	@ (8009da0 <prvAddNewTaskToReadyList+0xc4>)
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	2b01      	cmp	r3, #1
 8009d06:	d110      	bne.n	8009d2a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009d08:	f000 fc2e 	bl	800a568 <prvInitialiseTaskLists>
 8009d0c:	e00d      	b.n	8009d2a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009d0e:	4b26      	ldr	r3, [pc, #152]	@ (8009da8 <prvAddNewTaskToReadyList+0xcc>)
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d109      	bne.n	8009d2a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009d16:	4b23      	ldr	r3, [pc, #140]	@ (8009da4 <prvAddNewTaskToReadyList+0xc8>)
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d20:	429a      	cmp	r2, r3
 8009d22:	d802      	bhi.n	8009d2a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009d24:	4a1f      	ldr	r2, [pc, #124]	@ (8009da4 <prvAddNewTaskToReadyList+0xc8>)
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009d2a:	4b20      	ldr	r3, [pc, #128]	@ (8009dac <prvAddNewTaskToReadyList+0xd0>)
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	3301      	adds	r3, #1
 8009d30:	4a1e      	ldr	r2, [pc, #120]	@ (8009dac <prvAddNewTaskToReadyList+0xd0>)
 8009d32:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009d34:	4b1d      	ldr	r3, [pc, #116]	@ (8009dac <prvAddNewTaskToReadyList+0xd0>)
 8009d36:	681a      	ldr	r2, [r3, #0]
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d40:	4b1b      	ldr	r3, [pc, #108]	@ (8009db0 <prvAddNewTaskToReadyList+0xd4>)
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	429a      	cmp	r2, r3
 8009d46:	d903      	bls.n	8009d50 <prvAddNewTaskToReadyList+0x74>
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d4c:	4a18      	ldr	r2, [pc, #96]	@ (8009db0 <prvAddNewTaskToReadyList+0xd4>)
 8009d4e:	6013      	str	r3, [r2, #0]
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d54:	4613      	mov	r3, r2
 8009d56:	009b      	lsls	r3, r3, #2
 8009d58:	4413      	add	r3, r2
 8009d5a:	009b      	lsls	r3, r3, #2
 8009d5c:	4a15      	ldr	r2, [pc, #84]	@ (8009db4 <prvAddNewTaskToReadyList+0xd8>)
 8009d5e:	441a      	add	r2, r3
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	3304      	adds	r3, #4
 8009d64:	4619      	mov	r1, r3
 8009d66:	4610      	mov	r0, r2
 8009d68:	f7fe fe93 	bl	8008a92 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009d6c:	f7ff f87e 	bl	8008e6c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009d70:	4b0d      	ldr	r3, [pc, #52]	@ (8009da8 <prvAddNewTaskToReadyList+0xcc>)
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d00e      	beq.n	8009d96 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009d78:	4b0a      	ldr	r3, [pc, #40]	@ (8009da4 <prvAddNewTaskToReadyList+0xc8>)
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d82:	429a      	cmp	r2, r3
 8009d84:	d207      	bcs.n	8009d96 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009d86:	4b0c      	ldr	r3, [pc, #48]	@ (8009db8 <prvAddNewTaskToReadyList+0xdc>)
 8009d88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d8c:	601a      	str	r2, [r3, #0]
 8009d8e:	f3bf 8f4f 	dsb	sy
 8009d92:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009d96:	bf00      	nop
 8009d98:	3708      	adds	r7, #8
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	bd80      	pop	{r7, pc}
 8009d9e:	bf00      	nop
 8009da0:	20004ff8 	.word	0x20004ff8
 8009da4:	20004b24 	.word	0x20004b24
 8009da8:	20005004 	.word	0x20005004
 8009dac:	20005014 	.word	0x20005014
 8009db0:	20005000 	.word	0x20005000
 8009db4:	20004b28 	.word	0x20004b28
 8009db8:	e000ed04 	.word	0xe000ed04

08009dbc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009dbc:	b580      	push	{r7, lr}
 8009dbe:	b084      	sub	sp, #16
 8009dc0:	af00      	add	r7, sp, #0
 8009dc2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d018      	beq.n	8009e00 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009dce:	4b14      	ldr	r3, [pc, #80]	@ (8009e20 <vTaskDelay+0x64>)
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d00b      	beq.n	8009dee <vTaskDelay+0x32>
	__asm volatile
 8009dd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dda:	f383 8811 	msr	BASEPRI, r3
 8009dde:	f3bf 8f6f 	isb	sy
 8009de2:	f3bf 8f4f 	dsb	sy
 8009de6:	60bb      	str	r3, [r7, #8]
}
 8009de8:	bf00      	nop
 8009dea:	bf00      	nop
 8009dec:	e7fd      	b.n	8009dea <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009dee:	f000 f88b 	bl	8009f08 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009df2:	2100      	movs	r1, #0
 8009df4:	6878      	ldr	r0, [r7, #4]
 8009df6:	f000 fd09 	bl	800a80c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009dfa:	f000 f893 	bl	8009f24 <xTaskResumeAll>
 8009dfe:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d107      	bne.n	8009e16 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009e06:	4b07      	ldr	r3, [pc, #28]	@ (8009e24 <vTaskDelay+0x68>)
 8009e08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e0c:	601a      	str	r2, [r3, #0]
 8009e0e:	f3bf 8f4f 	dsb	sy
 8009e12:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009e16:	bf00      	nop
 8009e18:	3710      	adds	r7, #16
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	bd80      	pop	{r7, pc}
 8009e1e:	bf00      	nop
 8009e20:	20005020 	.word	0x20005020
 8009e24:	e000ed04 	.word	0xe000ed04

08009e28 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009e28:	b580      	push	{r7, lr}
 8009e2a:	b08a      	sub	sp, #40	@ 0x28
 8009e2c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009e2e:	2300      	movs	r3, #0
 8009e30:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009e32:	2300      	movs	r3, #0
 8009e34:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009e36:	463a      	mov	r2, r7
 8009e38:	1d39      	adds	r1, r7, #4
 8009e3a:	f107 0308 	add.w	r3, r7, #8
 8009e3e:	4618      	mov	r0, r3
 8009e40:	f7fe fbd8 	bl	80085f4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009e44:	6839      	ldr	r1, [r7, #0]
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	68ba      	ldr	r2, [r7, #8]
 8009e4a:	9202      	str	r2, [sp, #8]
 8009e4c:	9301      	str	r3, [sp, #4]
 8009e4e:	2300      	movs	r3, #0
 8009e50:	9300      	str	r3, [sp, #0]
 8009e52:	2300      	movs	r3, #0
 8009e54:	460a      	mov	r2, r1
 8009e56:	4924      	ldr	r1, [pc, #144]	@ (8009ee8 <vTaskStartScheduler+0xc0>)
 8009e58:	4824      	ldr	r0, [pc, #144]	@ (8009eec <vTaskStartScheduler+0xc4>)
 8009e5a:	f7ff fdf1 	bl	8009a40 <xTaskCreateStatic>
 8009e5e:	4603      	mov	r3, r0
 8009e60:	4a23      	ldr	r2, [pc, #140]	@ (8009ef0 <vTaskStartScheduler+0xc8>)
 8009e62:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009e64:	4b22      	ldr	r3, [pc, #136]	@ (8009ef0 <vTaskStartScheduler+0xc8>)
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d002      	beq.n	8009e72 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009e6c:	2301      	movs	r3, #1
 8009e6e:	617b      	str	r3, [r7, #20]
 8009e70:	e001      	b.n	8009e76 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009e72:	2300      	movs	r3, #0
 8009e74:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009e76:	697b      	ldr	r3, [r7, #20]
 8009e78:	2b01      	cmp	r3, #1
 8009e7a:	d102      	bne.n	8009e82 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009e7c:	f000 fd1a 	bl	800a8b4 <xTimerCreateTimerTask>
 8009e80:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009e82:	697b      	ldr	r3, [r7, #20]
 8009e84:	2b01      	cmp	r3, #1
 8009e86:	d11b      	bne.n	8009ec0 <vTaskStartScheduler+0x98>
	__asm volatile
 8009e88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e8c:	f383 8811 	msr	BASEPRI, r3
 8009e90:	f3bf 8f6f 	isb	sy
 8009e94:	f3bf 8f4f 	dsb	sy
 8009e98:	613b      	str	r3, [r7, #16]
}
 8009e9a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009e9c:	4b15      	ldr	r3, [pc, #84]	@ (8009ef4 <vTaskStartScheduler+0xcc>)
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	3354      	adds	r3, #84	@ 0x54
 8009ea2:	4a15      	ldr	r2, [pc, #84]	@ (8009ef8 <vTaskStartScheduler+0xd0>)
 8009ea4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009ea6:	4b15      	ldr	r3, [pc, #84]	@ (8009efc <vTaskStartScheduler+0xd4>)
 8009ea8:	f04f 32ff 	mov.w	r2, #4294967295
 8009eac:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009eae:	4b14      	ldr	r3, [pc, #80]	@ (8009f00 <vTaskStartScheduler+0xd8>)
 8009eb0:	2201      	movs	r2, #1
 8009eb2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009eb4:	4b13      	ldr	r3, [pc, #76]	@ (8009f04 <vTaskStartScheduler+0xdc>)
 8009eb6:	2200      	movs	r2, #0
 8009eb8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009eba:	f7fe ff01 	bl	8008cc0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009ebe:	e00f      	b.n	8009ee0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009ec0:	697b      	ldr	r3, [r7, #20]
 8009ec2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ec6:	d10b      	bne.n	8009ee0 <vTaskStartScheduler+0xb8>
	__asm volatile
 8009ec8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ecc:	f383 8811 	msr	BASEPRI, r3
 8009ed0:	f3bf 8f6f 	isb	sy
 8009ed4:	f3bf 8f4f 	dsb	sy
 8009ed8:	60fb      	str	r3, [r7, #12]
}
 8009eda:	bf00      	nop
 8009edc:	bf00      	nop
 8009ede:	e7fd      	b.n	8009edc <vTaskStartScheduler+0xb4>
}
 8009ee0:	bf00      	nop
 8009ee2:	3718      	adds	r7, #24
 8009ee4:	46bd      	mov	sp, r7
 8009ee6:	bd80      	pop	{r7, pc}
 8009ee8:	0800c5a0 	.word	0x0800c5a0
 8009eec:	0800a539 	.word	0x0800a539
 8009ef0:	2000501c 	.word	0x2000501c
 8009ef4:	20004b24 	.word	0x20004b24
 8009ef8:	200002b8 	.word	0x200002b8
 8009efc:	20005018 	.word	0x20005018
 8009f00:	20005004 	.word	0x20005004
 8009f04:	20004ffc 	.word	0x20004ffc

08009f08 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009f08:	b480      	push	{r7}
 8009f0a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009f0c:	4b04      	ldr	r3, [pc, #16]	@ (8009f20 <vTaskSuspendAll+0x18>)
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	3301      	adds	r3, #1
 8009f12:	4a03      	ldr	r2, [pc, #12]	@ (8009f20 <vTaskSuspendAll+0x18>)
 8009f14:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009f16:	bf00      	nop
 8009f18:	46bd      	mov	sp, r7
 8009f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f1e:	4770      	bx	lr
 8009f20:	20005020 	.word	0x20005020

08009f24 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009f24:	b580      	push	{r7, lr}
 8009f26:	b084      	sub	sp, #16
 8009f28:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009f2a:	2300      	movs	r3, #0
 8009f2c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009f2e:	2300      	movs	r3, #0
 8009f30:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009f32:	4b42      	ldr	r3, [pc, #264]	@ (800a03c <xTaskResumeAll+0x118>)
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d10b      	bne.n	8009f52 <xTaskResumeAll+0x2e>
	__asm volatile
 8009f3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f3e:	f383 8811 	msr	BASEPRI, r3
 8009f42:	f3bf 8f6f 	isb	sy
 8009f46:	f3bf 8f4f 	dsb	sy
 8009f4a:	603b      	str	r3, [r7, #0]
}
 8009f4c:	bf00      	nop
 8009f4e:	bf00      	nop
 8009f50:	e7fd      	b.n	8009f4e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009f52:	f7fe ff59 	bl	8008e08 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009f56:	4b39      	ldr	r3, [pc, #228]	@ (800a03c <xTaskResumeAll+0x118>)
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	3b01      	subs	r3, #1
 8009f5c:	4a37      	ldr	r2, [pc, #220]	@ (800a03c <xTaskResumeAll+0x118>)
 8009f5e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f60:	4b36      	ldr	r3, [pc, #216]	@ (800a03c <xTaskResumeAll+0x118>)
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d162      	bne.n	800a02e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009f68:	4b35      	ldr	r3, [pc, #212]	@ (800a040 <xTaskResumeAll+0x11c>)
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d05e      	beq.n	800a02e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009f70:	e02f      	b.n	8009fd2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f72:	4b34      	ldr	r3, [pc, #208]	@ (800a044 <xTaskResumeAll+0x120>)
 8009f74:	68db      	ldr	r3, [r3, #12]
 8009f76:	68db      	ldr	r3, [r3, #12]
 8009f78:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	3318      	adds	r3, #24
 8009f7e:	4618      	mov	r0, r3
 8009f80:	f7fe fde4 	bl	8008b4c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	3304      	adds	r3, #4
 8009f88:	4618      	mov	r0, r3
 8009f8a:	f7fe fddf 	bl	8008b4c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f92:	4b2d      	ldr	r3, [pc, #180]	@ (800a048 <xTaskResumeAll+0x124>)
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	429a      	cmp	r2, r3
 8009f98:	d903      	bls.n	8009fa2 <xTaskResumeAll+0x7e>
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f9e:	4a2a      	ldr	r2, [pc, #168]	@ (800a048 <xTaskResumeAll+0x124>)
 8009fa0:	6013      	str	r3, [r2, #0]
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fa6:	4613      	mov	r3, r2
 8009fa8:	009b      	lsls	r3, r3, #2
 8009faa:	4413      	add	r3, r2
 8009fac:	009b      	lsls	r3, r3, #2
 8009fae:	4a27      	ldr	r2, [pc, #156]	@ (800a04c <xTaskResumeAll+0x128>)
 8009fb0:	441a      	add	r2, r3
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	3304      	adds	r3, #4
 8009fb6:	4619      	mov	r1, r3
 8009fb8:	4610      	mov	r0, r2
 8009fba:	f7fe fd6a 	bl	8008a92 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fc2:	4b23      	ldr	r3, [pc, #140]	@ (800a050 <xTaskResumeAll+0x12c>)
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fc8:	429a      	cmp	r2, r3
 8009fca:	d302      	bcc.n	8009fd2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009fcc:	4b21      	ldr	r3, [pc, #132]	@ (800a054 <xTaskResumeAll+0x130>)
 8009fce:	2201      	movs	r2, #1
 8009fd0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009fd2:	4b1c      	ldr	r3, [pc, #112]	@ (800a044 <xTaskResumeAll+0x120>)
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d1cb      	bne.n	8009f72 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d001      	beq.n	8009fe4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009fe0:	f000 fb66 	bl	800a6b0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009fe4:	4b1c      	ldr	r3, [pc, #112]	@ (800a058 <xTaskResumeAll+0x134>)
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d010      	beq.n	800a012 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009ff0:	f000 f846 	bl	800a080 <xTaskIncrementTick>
 8009ff4:	4603      	mov	r3, r0
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d002      	beq.n	800a000 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009ffa:	4b16      	ldr	r3, [pc, #88]	@ (800a054 <xTaskResumeAll+0x130>)
 8009ffc:	2201      	movs	r2, #1
 8009ffe:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	3b01      	subs	r3, #1
 800a004:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d1f1      	bne.n	8009ff0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800a00c:	4b12      	ldr	r3, [pc, #72]	@ (800a058 <xTaskResumeAll+0x134>)
 800a00e:	2200      	movs	r2, #0
 800a010:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a012:	4b10      	ldr	r3, [pc, #64]	@ (800a054 <xTaskResumeAll+0x130>)
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	2b00      	cmp	r3, #0
 800a018:	d009      	beq.n	800a02e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a01a:	2301      	movs	r3, #1
 800a01c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a01e:	4b0f      	ldr	r3, [pc, #60]	@ (800a05c <xTaskResumeAll+0x138>)
 800a020:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a024:	601a      	str	r2, [r3, #0]
 800a026:	f3bf 8f4f 	dsb	sy
 800a02a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a02e:	f7fe ff1d 	bl	8008e6c <vPortExitCritical>

	return xAlreadyYielded;
 800a032:	68bb      	ldr	r3, [r7, #8]
}
 800a034:	4618      	mov	r0, r3
 800a036:	3710      	adds	r7, #16
 800a038:	46bd      	mov	sp, r7
 800a03a:	bd80      	pop	{r7, pc}
 800a03c:	20005020 	.word	0x20005020
 800a040:	20004ff8 	.word	0x20004ff8
 800a044:	20004fb8 	.word	0x20004fb8
 800a048:	20005000 	.word	0x20005000
 800a04c:	20004b28 	.word	0x20004b28
 800a050:	20004b24 	.word	0x20004b24
 800a054:	2000500c 	.word	0x2000500c
 800a058:	20005008 	.word	0x20005008
 800a05c:	e000ed04 	.word	0xe000ed04

0800a060 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a060:	b480      	push	{r7}
 800a062:	b083      	sub	sp, #12
 800a064:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a066:	4b05      	ldr	r3, [pc, #20]	@ (800a07c <xTaskGetTickCount+0x1c>)
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a06c:	687b      	ldr	r3, [r7, #4]
}
 800a06e:	4618      	mov	r0, r3
 800a070:	370c      	adds	r7, #12
 800a072:	46bd      	mov	sp, r7
 800a074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a078:	4770      	bx	lr
 800a07a:	bf00      	nop
 800a07c:	20004ffc 	.word	0x20004ffc

0800a080 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a080:	b580      	push	{r7, lr}
 800a082:	b086      	sub	sp, #24
 800a084:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a086:	2300      	movs	r3, #0
 800a088:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a08a:	4b4f      	ldr	r3, [pc, #316]	@ (800a1c8 <xTaskIncrementTick+0x148>)
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	f040 8090 	bne.w	800a1b4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a094:	4b4d      	ldr	r3, [pc, #308]	@ (800a1cc <xTaskIncrementTick+0x14c>)
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	3301      	adds	r3, #1
 800a09a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a09c:	4a4b      	ldr	r2, [pc, #300]	@ (800a1cc <xTaskIncrementTick+0x14c>)
 800a09e:	693b      	ldr	r3, [r7, #16]
 800a0a0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a0a2:	693b      	ldr	r3, [r7, #16]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d121      	bne.n	800a0ec <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a0a8:	4b49      	ldr	r3, [pc, #292]	@ (800a1d0 <xTaskIncrementTick+0x150>)
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d00b      	beq.n	800a0ca <xTaskIncrementTick+0x4a>
	__asm volatile
 800a0b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0b6:	f383 8811 	msr	BASEPRI, r3
 800a0ba:	f3bf 8f6f 	isb	sy
 800a0be:	f3bf 8f4f 	dsb	sy
 800a0c2:	603b      	str	r3, [r7, #0]
}
 800a0c4:	bf00      	nop
 800a0c6:	bf00      	nop
 800a0c8:	e7fd      	b.n	800a0c6 <xTaskIncrementTick+0x46>
 800a0ca:	4b41      	ldr	r3, [pc, #260]	@ (800a1d0 <xTaskIncrementTick+0x150>)
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	60fb      	str	r3, [r7, #12]
 800a0d0:	4b40      	ldr	r3, [pc, #256]	@ (800a1d4 <xTaskIncrementTick+0x154>)
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	4a3e      	ldr	r2, [pc, #248]	@ (800a1d0 <xTaskIncrementTick+0x150>)
 800a0d6:	6013      	str	r3, [r2, #0]
 800a0d8:	4a3e      	ldr	r2, [pc, #248]	@ (800a1d4 <xTaskIncrementTick+0x154>)
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	6013      	str	r3, [r2, #0]
 800a0de:	4b3e      	ldr	r3, [pc, #248]	@ (800a1d8 <xTaskIncrementTick+0x158>)
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	3301      	adds	r3, #1
 800a0e4:	4a3c      	ldr	r2, [pc, #240]	@ (800a1d8 <xTaskIncrementTick+0x158>)
 800a0e6:	6013      	str	r3, [r2, #0]
 800a0e8:	f000 fae2 	bl	800a6b0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a0ec:	4b3b      	ldr	r3, [pc, #236]	@ (800a1dc <xTaskIncrementTick+0x15c>)
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	693a      	ldr	r2, [r7, #16]
 800a0f2:	429a      	cmp	r2, r3
 800a0f4:	d349      	bcc.n	800a18a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a0f6:	4b36      	ldr	r3, [pc, #216]	@ (800a1d0 <xTaskIncrementTick+0x150>)
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d104      	bne.n	800a10a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a100:	4b36      	ldr	r3, [pc, #216]	@ (800a1dc <xTaskIncrementTick+0x15c>)
 800a102:	f04f 32ff 	mov.w	r2, #4294967295
 800a106:	601a      	str	r2, [r3, #0]
					break;
 800a108:	e03f      	b.n	800a18a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a10a:	4b31      	ldr	r3, [pc, #196]	@ (800a1d0 <xTaskIncrementTick+0x150>)
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	68db      	ldr	r3, [r3, #12]
 800a110:	68db      	ldr	r3, [r3, #12]
 800a112:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a114:	68bb      	ldr	r3, [r7, #8]
 800a116:	685b      	ldr	r3, [r3, #4]
 800a118:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a11a:	693a      	ldr	r2, [r7, #16]
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	429a      	cmp	r2, r3
 800a120:	d203      	bcs.n	800a12a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a122:	4a2e      	ldr	r2, [pc, #184]	@ (800a1dc <xTaskIncrementTick+0x15c>)
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a128:	e02f      	b.n	800a18a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a12a:	68bb      	ldr	r3, [r7, #8]
 800a12c:	3304      	adds	r3, #4
 800a12e:	4618      	mov	r0, r3
 800a130:	f7fe fd0c 	bl	8008b4c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a134:	68bb      	ldr	r3, [r7, #8]
 800a136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d004      	beq.n	800a146 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a13c:	68bb      	ldr	r3, [r7, #8]
 800a13e:	3318      	adds	r3, #24
 800a140:	4618      	mov	r0, r3
 800a142:	f7fe fd03 	bl	8008b4c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a146:	68bb      	ldr	r3, [r7, #8]
 800a148:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a14a:	4b25      	ldr	r3, [pc, #148]	@ (800a1e0 <xTaskIncrementTick+0x160>)
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	429a      	cmp	r2, r3
 800a150:	d903      	bls.n	800a15a <xTaskIncrementTick+0xda>
 800a152:	68bb      	ldr	r3, [r7, #8]
 800a154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a156:	4a22      	ldr	r2, [pc, #136]	@ (800a1e0 <xTaskIncrementTick+0x160>)
 800a158:	6013      	str	r3, [r2, #0]
 800a15a:	68bb      	ldr	r3, [r7, #8]
 800a15c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a15e:	4613      	mov	r3, r2
 800a160:	009b      	lsls	r3, r3, #2
 800a162:	4413      	add	r3, r2
 800a164:	009b      	lsls	r3, r3, #2
 800a166:	4a1f      	ldr	r2, [pc, #124]	@ (800a1e4 <xTaskIncrementTick+0x164>)
 800a168:	441a      	add	r2, r3
 800a16a:	68bb      	ldr	r3, [r7, #8]
 800a16c:	3304      	adds	r3, #4
 800a16e:	4619      	mov	r1, r3
 800a170:	4610      	mov	r0, r2
 800a172:	f7fe fc8e 	bl	8008a92 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a176:	68bb      	ldr	r3, [r7, #8]
 800a178:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a17a:	4b1b      	ldr	r3, [pc, #108]	@ (800a1e8 <xTaskIncrementTick+0x168>)
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a180:	429a      	cmp	r2, r3
 800a182:	d3b8      	bcc.n	800a0f6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a184:	2301      	movs	r3, #1
 800a186:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a188:	e7b5      	b.n	800a0f6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a18a:	4b17      	ldr	r3, [pc, #92]	@ (800a1e8 <xTaskIncrementTick+0x168>)
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a190:	4914      	ldr	r1, [pc, #80]	@ (800a1e4 <xTaskIncrementTick+0x164>)
 800a192:	4613      	mov	r3, r2
 800a194:	009b      	lsls	r3, r3, #2
 800a196:	4413      	add	r3, r2
 800a198:	009b      	lsls	r3, r3, #2
 800a19a:	440b      	add	r3, r1
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	2b01      	cmp	r3, #1
 800a1a0:	d901      	bls.n	800a1a6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800a1a2:	2301      	movs	r3, #1
 800a1a4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a1a6:	4b11      	ldr	r3, [pc, #68]	@ (800a1ec <xTaskIncrementTick+0x16c>)
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d007      	beq.n	800a1be <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800a1ae:	2301      	movs	r3, #1
 800a1b0:	617b      	str	r3, [r7, #20]
 800a1b2:	e004      	b.n	800a1be <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a1b4:	4b0e      	ldr	r3, [pc, #56]	@ (800a1f0 <xTaskIncrementTick+0x170>)
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	3301      	adds	r3, #1
 800a1ba:	4a0d      	ldr	r2, [pc, #52]	@ (800a1f0 <xTaskIncrementTick+0x170>)
 800a1bc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a1be:	697b      	ldr	r3, [r7, #20]
}
 800a1c0:	4618      	mov	r0, r3
 800a1c2:	3718      	adds	r7, #24
 800a1c4:	46bd      	mov	sp, r7
 800a1c6:	bd80      	pop	{r7, pc}
 800a1c8:	20005020 	.word	0x20005020
 800a1cc:	20004ffc 	.word	0x20004ffc
 800a1d0:	20004fb0 	.word	0x20004fb0
 800a1d4:	20004fb4 	.word	0x20004fb4
 800a1d8:	20005010 	.word	0x20005010
 800a1dc:	20005018 	.word	0x20005018
 800a1e0:	20005000 	.word	0x20005000
 800a1e4:	20004b28 	.word	0x20004b28
 800a1e8:	20004b24 	.word	0x20004b24
 800a1ec:	2000500c 	.word	0x2000500c
 800a1f0:	20005008 	.word	0x20005008

0800a1f4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a1f4:	b480      	push	{r7}
 800a1f6:	b085      	sub	sp, #20
 800a1f8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a1fa:	4b2b      	ldr	r3, [pc, #172]	@ (800a2a8 <vTaskSwitchContext+0xb4>)
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d003      	beq.n	800a20a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a202:	4b2a      	ldr	r3, [pc, #168]	@ (800a2ac <vTaskSwitchContext+0xb8>)
 800a204:	2201      	movs	r2, #1
 800a206:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a208:	e047      	b.n	800a29a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800a20a:	4b28      	ldr	r3, [pc, #160]	@ (800a2ac <vTaskSwitchContext+0xb8>)
 800a20c:	2200      	movs	r2, #0
 800a20e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a210:	4b27      	ldr	r3, [pc, #156]	@ (800a2b0 <vTaskSwitchContext+0xbc>)
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	60fb      	str	r3, [r7, #12]
 800a216:	e011      	b.n	800a23c <vTaskSwitchContext+0x48>
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d10b      	bne.n	800a236 <vTaskSwitchContext+0x42>
	__asm volatile
 800a21e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a222:	f383 8811 	msr	BASEPRI, r3
 800a226:	f3bf 8f6f 	isb	sy
 800a22a:	f3bf 8f4f 	dsb	sy
 800a22e:	607b      	str	r3, [r7, #4]
}
 800a230:	bf00      	nop
 800a232:	bf00      	nop
 800a234:	e7fd      	b.n	800a232 <vTaskSwitchContext+0x3e>
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	3b01      	subs	r3, #1
 800a23a:	60fb      	str	r3, [r7, #12]
 800a23c:	491d      	ldr	r1, [pc, #116]	@ (800a2b4 <vTaskSwitchContext+0xc0>)
 800a23e:	68fa      	ldr	r2, [r7, #12]
 800a240:	4613      	mov	r3, r2
 800a242:	009b      	lsls	r3, r3, #2
 800a244:	4413      	add	r3, r2
 800a246:	009b      	lsls	r3, r3, #2
 800a248:	440b      	add	r3, r1
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d0e3      	beq.n	800a218 <vTaskSwitchContext+0x24>
 800a250:	68fa      	ldr	r2, [r7, #12]
 800a252:	4613      	mov	r3, r2
 800a254:	009b      	lsls	r3, r3, #2
 800a256:	4413      	add	r3, r2
 800a258:	009b      	lsls	r3, r3, #2
 800a25a:	4a16      	ldr	r2, [pc, #88]	@ (800a2b4 <vTaskSwitchContext+0xc0>)
 800a25c:	4413      	add	r3, r2
 800a25e:	60bb      	str	r3, [r7, #8]
 800a260:	68bb      	ldr	r3, [r7, #8]
 800a262:	685b      	ldr	r3, [r3, #4]
 800a264:	685a      	ldr	r2, [r3, #4]
 800a266:	68bb      	ldr	r3, [r7, #8]
 800a268:	605a      	str	r2, [r3, #4]
 800a26a:	68bb      	ldr	r3, [r7, #8]
 800a26c:	685a      	ldr	r2, [r3, #4]
 800a26e:	68bb      	ldr	r3, [r7, #8]
 800a270:	3308      	adds	r3, #8
 800a272:	429a      	cmp	r2, r3
 800a274:	d104      	bne.n	800a280 <vTaskSwitchContext+0x8c>
 800a276:	68bb      	ldr	r3, [r7, #8]
 800a278:	685b      	ldr	r3, [r3, #4]
 800a27a:	685a      	ldr	r2, [r3, #4]
 800a27c:	68bb      	ldr	r3, [r7, #8]
 800a27e:	605a      	str	r2, [r3, #4]
 800a280:	68bb      	ldr	r3, [r7, #8]
 800a282:	685b      	ldr	r3, [r3, #4]
 800a284:	68db      	ldr	r3, [r3, #12]
 800a286:	4a0c      	ldr	r2, [pc, #48]	@ (800a2b8 <vTaskSwitchContext+0xc4>)
 800a288:	6013      	str	r3, [r2, #0]
 800a28a:	4a09      	ldr	r2, [pc, #36]	@ (800a2b0 <vTaskSwitchContext+0xbc>)
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a290:	4b09      	ldr	r3, [pc, #36]	@ (800a2b8 <vTaskSwitchContext+0xc4>)
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	3354      	adds	r3, #84	@ 0x54
 800a296:	4a09      	ldr	r2, [pc, #36]	@ (800a2bc <vTaskSwitchContext+0xc8>)
 800a298:	6013      	str	r3, [r2, #0]
}
 800a29a:	bf00      	nop
 800a29c:	3714      	adds	r7, #20
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a4:	4770      	bx	lr
 800a2a6:	bf00      	nop
 800a2a8:	20005020 	.word	0x20005020
 800a2ac:	2000500c 	.word	0x2000500c
 800a2b0:	20005000 	.word	0x20005000
 800a2b4:	20004b28 	.word	0x20004b28
 800a2b8:	20004b24 	.word	0x20004b24
 800a2bc:	200002b8 	.word	0x200002b8

0800a2c0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a2c0:	b580      	push	{r7, lr}
 800a2c2:	b084      	sub	sp, #16
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]
 800a2c8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d10b      	bne.n	800a2e8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a2d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2d4:	f383 8811 	msr	BASEPRI, r3
 800a2d8:	f3bf 8f6f 	isb	sy
 800a2dc:	f3bf 8f4f 	dsb	sy
 800a2e0:	60fb      	str	r3, [r7, #12]
}
 800a2e2:	bf00      	nop
 800a2e4:	bf00      	nop
 800a2e6:	e7fd      	b.n	800a2e4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a2e8:	4b07      	ldr	r3, [pc, #28]	@ (800a308 <vTaskPlaceOnEventList+0x48>)
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	3318      	adds	r3, #24
 800a2ee:	4619      	mov	r1, r3
 800a2f0:	6878      	ldr	r0, [r7, #4]
 800a2f2:	f7fe fbf2 	bl	8008ada <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a2f6:	2101      	movs	r1, #1
 800a2f8:	6838      	ldr	r0, [r7, #0]
 800a2fa:	f000 fa87 	bl	800a80c <prvAddCurrentTaskToDelayedList>
}
 800a2fe:	bf00      	nop
 800a300:	3710      	adds	r7, #16
 800a302:	46bd      	mov	sp, r7
 800a304:	bd80      	pop	{r7, pc}
 800a306:	bf00      	nop
 800a308:	20004b24 	.word	0x20004b24

0800a30c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a30c:	b580      	push	{r7, lr}
 800a30e:	b086      	sub	sp, #24
 800a310:	af00      	add	r7, sp, #0
 800a312:	60f8      	str	r0, [r7, #12]
 800a314:	60b9      	str	r1, [r7, #8]
 800a316:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d10b      	bne.n	800a336 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800a31e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a322:	f383 8811 	msr	BASEPRI, r3
 800a326:	f3bf 8f6f 	isb	sy
 800a32a:	f3bf 8f4f 	dsb	sy
 800a32e:	617b      	str	r3, [r7, #20]
}
 800a330:	bf00      	nop
 800a332:	bf00      	nop
 800a334:	e7fd      	b.n	800a332 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a336:	4b0a      	ldr	r3, [pc, #40]	@ (800a360 <vTaskPlaceOnEventListRestricted+0x54>)
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	3318      	adds	r3, #24
 800a33c:	4619      	mov	r1, r3
 800a33e:	68f8      	ldr	r0, [r7, #12]
 800a340:	f7fe fba7 	bl	8008a92 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	2b00      	cmp	r3, #0
 800a348:	d002      	beq.n	800a350 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800a34a:	f04f 33ff 	mov.w	r3, #4294967295
 800a34e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a350:	6879      	ldr	r1, [r7, #4]
 800a352:	68b8      	ldr	r0, [r7, #8]
 800a354:	f000 fa5a 	bl	800a80c <prvAddCurrentTaskToDelayedList>
	}
 800a358:	bf00      	nop
 800a35a:	3718      	adds	r7, #24
 800a35c:	46bd      	mov	sp, r7
 800a35e:	bd80      	pop	{r7, pc}
 800a360:	20004b24 	.word	0x20004b24

0800a364 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a364:	b580      	push	{r7, lr}
 800a366:	b086      	sub	sp, #24
 800a368:	af00      	add	r7, sp, #0
 800a36a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	68db      	ldr	r3, [r3, #12]
 800a370:	68db      	ldr	r3, [r3, #12]
 800a372:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a374:	693b      	ldr	r3, [r7, #16]
 800a376:	2b00      	cmp	r3, #0
 800a378:	d10b      	bne.n	800a392 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a37a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a37e:	f383 8811 	msr	BASEPRI, r3
 800a382:	f3bf 8f6f 	isb	sy
 800a386:	f3bf 8f4f 	dsb	sy
 800a38a:	60fb      	str	r3, [r7, #12]
}
 800a38c:	bf00      	nop
 800a38e:	bf00      	nop
 800a390:	e7fd      	b.n	800a38e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a392:	693b      	ldr	r3, [r7, #16]
 800a394:	3318      	adds	r3, #24
 800a396:	4618      	mov	r0, r3
 800a398:	f7fe fbd8 	bl	8008b4c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a39c:	4b1d      	ldr	r3, [pc, #116]	@ (800a414 <xTaskRemoveFromEventList+0xb0>)
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d11d      	bne.n	800a3e0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a3a4:	693b      	ldr	r3, [r7, #16]
 800a3a6:	3304      	adds	r3, #4
 800a3a8:	4618      	mov	r0, r3
 800a3aa:	f7fe fbcf 	bl	8008b4c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a3ae:	693b      	ldr	r3, [r7, #16]
 800a3b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3b2:	4b19      	ldr	r3, [pc, #100]	@ (800a418 <xTaskRemoveFromEventList+0xb4>)
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	429a      	cmp	r2, r3
 800a3b8:	d903      	bls.n	800a3c2 <xTaskRemoveFromEventList+0x5e>
 800a3ba:	693b      	ldr	r3, [r7, #16]
 800a3bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3be:	4a16      	ldr	r2, [pc, #88]	@ (800a418 <xTaskRemoveFromEventList+0xb4>)
 800a3c0:	6013      	str	r3, [r2, #0]
 800a3c2:	693b      	ldr	r3, [r7, #16]
 800a3c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3c6:	4613      	mov	r3, r2
 800a3c8:	009b      	lsls	r3, r3, #2
 800a3ca:	4413      	add	r3, r2
 800a3cc:	009b      	lsls	r3, r3, #2
 800a3ce:	4a13      	ldr	r2, [pc, #76]	@ (800a41c <xTaskRemoveFromEventList+0xb8>)
 800a3d0:	441a      	add	r2, r3
 800a3d2:	693b      	ldr	r3, [r7, #16]
 800a3d4:	3304      	adds	r3, #4
 800a3d6:	4619      	mov	r1, r3
 800a3d8:	4610      	mov	r0, r2
 800a3da:	f7fe fb5a 	bl	8008a92 <vListInsertEnd>
 800a3de:	e005      	b.n	800a3ec <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a3e0:	693b      	ldr	r3, [r7, #16]
 800a3e2:	3318      	adds	r3, #24
 800a3e4:	4619      	mov	r1, r3
 800a3e6:	480e      	ldr	r0, [pc, #56]	@ (800a420 <xTaskRemoveFromEventList+0xbc>)
 800a3e8:	f7fe fb53 	bl	8008a92 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a3ec:	693b      	ldr	r3, [r7, #16]
 800a3ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3f0:	4b0c      	ldr	r3, [pc, #48]	@ (800a424 <xTaskRemoveFromEventList+0xc0>)
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3f6:	429a      	cmp	r2, r3
 800a3f8:	d905      	bls.n	800a406 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a3fe:	4b0a      	ldr	r3, [pc, #40]	@ (800a428 <xTaskRemoveFromEventList+0xc4>)
 800a400:	2201      	movs	r2, #1
 800a402:	601a      	str	r2, [r3, #0]
 800a404:	e001      	b.n	800a40a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800a406:	2300      	movs	r3, #0
 800a408:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a40a:	697b      	ldr	r3, [r7, #20]
}
 800a40c:	4618      	mov	r0, r3
 800a40e:	3718      	adds	r7, #24
 800a410:	46bd      	mov	sp, r7
 800a412:	bd80      	pop	{r7, pc}
 800a414:	20005020 	.word	0x20005020
 800a418:	20005000 	.word	0x20005000
 800a41c:	20004b28 	.word	0x20004b28
 800a420:	20004fb8 	.word	0x20004fb8
 800a424:	20004b24 	.word	0x20004b24
 800a428:	2000500c 	.word	0x2000500c

0800a42c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a42c:	b480      	push	{r7}
 800a42e:	b083      	sub	sp, #12
 800a430:	af00      	add	r7, sp, #0
 800a432:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a434:	4b06      	ldr	r3, [pc, #24]	@ (800a450 <vTaskInternalSetTimeOutState+0x24>)
 800a436:	681a      	ldr	r2, [r3, #0]
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a43c:	4b05      	ldr	r3, [pc, #20]	@ (800a454 <vTaskInternalSetTimeOutState+0x28>)
 800a43e:	681a      	ldr	r2, [r3, #0]
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	605a      	str	r2, [r3, #4]
}
 800a444:	bf00      	nop
 800a446:	370c      	adds	r7, #12
 800a448:	46bd      	mov	sp, r7
 800a44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44e:	4770      	bx	lr
 800a450:	20005010 	.word	0x20005010
 800a454:	20004ffc 	.word	0x20004ffc

0800a458 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a458:	b580      	push	{r7, lr}
 800a45a:	b088      	sub	sp, #32
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
 800a460:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	2b00      	cmp	r3, #0
 800a466:	d10b      	bne.n	800a480 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800a468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a46c:	f383 8811 	msr	BASEPRI, r3
 800a470:	f3bf 8f6f 	isb	sy
 800a474:	f3bf 8f4f 	dsb	sy
 800a478:	613b      	str	r3, [r7, #16]
}
 800a47a:	bf00      	nop
 800a47c:	bf00      	nop
 800a47e:	e7fd      	b.n	800a47c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a480:	683b      	ldr	r3, [r7, #0]
 800a482:	2b00      	cmp	r3, #0
 800a484:	d10b      	bne.n	800a49e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800a486:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a48a:	f383 8811 	msr	BASEPRI, r3
 800a48e:	f3bf 8f6f 	isb	sy
 800a492:	f3bf 8f4f 	dsb	sy
 800a496:	60fb      	str	r3, [r7, #12]
}
 800a498:	bf00      	nop
 800a49a:	bf00      	nop
 800a49c:	e7fd      	b.n	800a49a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800a49e:	f7fe fcb3 	bl	8008e08 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a4a2:	4b1d      	ldr	r3, [pc, #116]	@ (800a518 <xTaskCheckForTimeOut+0xc0>)
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	685b      	ldr	r3, [r3, #4]
 800a4ac:	69ba      	ldr	r2, [r7, #24]
 800a4ae:	1ad3      	subs	r3, r2, r3
 800a4b0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a4b2:	683b      	ldr	r3, [r7, #0]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4ba:	d102      	bne.n	800a4c2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a4bc:	2300      	movs	r3, #0
 800a4be:	61fb      	str	r3, [r7, #28]
 800a4c0:	e023      	b.n	800a50a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681a      	ldr	r2, [r3, #0]
 800a4c6:	4b15      	ldr	r3, [pc, #84]	@ (800a51c <xTaskCheckForTimeOut+0xc4>)
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	429a      	cmp	r2, r3
 800a4cc:	d007      	beq.n	800a4de <xTaskCheckForTimeOut+0x86>
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	685b      	ldr	r3, [r3, #4]
 800a4d2:	69ba      	ldr	r2, [r7, #24]
 800a4d4:	429a      	cmp	r2, r3
 800a4d6:	d302      	bcc.n	800a4de <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a4d8:	2301      	movs	r3, #1
 800a4da:	61fb      	str	r3, [r7, #28]
 800a4dc:	e015      	b.n	800a50a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a4de:	683b      	ldr	r3, [r7, #0]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	697a      	ldr	r2, [r7, #20]
 800a4e4:	429a      	cmp	r2, r3
 800a4e6:	d20b      	bcs.n	800a500 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a4e8:	683b      	ldr	r3, [r7, #0]
 800a4ea:	681a      	ldr	r2, [r3, #0]
 800a4ec:	697b      	ldr	r3, [r7, #20]
 800a4ee:	1ad2      	subs	r2, r2, r3
 800a4f0:	683b      	ldr	r3, [r7, #0]
 800a4f2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a4f4:	6878      	ldr	r0, [r7, #4]
 800a4f6:	f7ff ff99 	bl	800a42c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	61fb      	str	r3, [r7, #28]
 800a4fe:	e004      	b.n	800a50a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800a500:	683b      	ldr	r3, [r7, #0]
 800a502:	2200      	movs	r2, #0
 800a504:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a506:	2301      	movs	r3, #1
 800a508:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a50a:	f7fe fcaf 	bl	8008e6c <vPortExitCritical>

	return xReturn;
 800a50e:	69fb      	ldr	r3, [r7, #28]
}
 800a510:	4618      	mov	r0, r3
 800a512:	3720      	adds	r7, #32
 800a514:	46bd      	mov	sp, r7
 800a516:	bd80      	pop	{r7, pc}
 800a518:	20004ffc 	.word	0x20004ffc
 800a51c:	20005010 	.word	0x20005010

0800a520 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a520:	b480      	push	{r7}
 800a522:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a524:	4b03      	ldr	r3, [pc, #12]	@ (800a534 <vTaskMissedYield+0x14>)
 800a526:	2201      	movs	r2, #1
 800a528:	601a      	str	r2, [r3, #0]
}
 800a52a:	bf00      	nop
 800a52c:	46bd      	mov	sp, r7
 800a52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a532:	4770      	bx	lr
 800a534:	2000500c 	.word	0x2000500c

0800a538 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b082      	sub	sp, #8
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a540:	f000 f852 	bl	800a5e8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a544:	4b06      	ldr	r3, [pc, #24]	@ (800a560 <prvIdleTask+0x28>)
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	2b01      	cmp	r3, #1
 800a54a:	d9f9      	bls.n	800a540 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a54c:	4b05      	ldr	r3, [pc, #20]	@ (800a564 <prvIdleTask+0x2c>)
 800a54e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a552:	601a      	str	r2, [r3, #0]
 800a554:	f3bf 8f4f 	dsb	sy
 800a558:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a55c:	e7f0      	b.n	800a540 <prvIdleTask+0x8>
 800a55e:	bf00      	nop
 800a560:	20004b28 	.word	0x20004b28
 800a564:	e000ed04 	.word	0xe000ed04

0800a568 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b082      	sub	sp, #8
 800a56c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a56e:	2300      	movs	r3, #0
 800a570:	607b      	str	r3, [r7, #4]
 800a572:	e00c      	b.n	800a58e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a574:	687a      	ldr	r2, [r7, #4]
 800a576:	4613      	mov	r3, r2
 800a578:	009b      	lsls	r3, r3, #2
 800a57a:	4413      	add	r3, r2
 800a57c:	009b      	lsls	r3, r3, #2
 800a57e:	4a12      	ldr	r2, [pc, #72]	@ (800a5c8 <prvInitialiseTaskLists+0x60>)
 800a580:	4413      	add	r3, r2
 800a582:	4618      	mov	r0, r3
 800a584:	f7fe fa58 	bl	8008a38 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	3301      	adds	r3, #1
 800a58c:	607b      	str	r3, [r7, #4]
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	2b37      	cmp	r3, #55	@ 0x37
 800a592:	d9ef      	bls.n	800a574 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a594:	480d      	ldr	r0, [pc, #52]	@ (800a5cc <prvInitialiseTaskLists+0x64>)
 800a596:	f7fe fa4f 	bl	8008a38 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a59a:	480d      	ldr	r0, [pc, #52]	@ (800a5d0 <prvInitialiseTaskLists+0x68>)
 800a59c:	f7fe fa4c 	bl	8008a38 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a5a0:	480c      	ldr	r0, [pc, #48]	@ (800a5d4 <prvInitialiseTaskLists+0x6c>)
 800a5a2:	f7fe fa49 	bl	8008a38 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a5a6:	480c      	ldr	r0, [pc, #48]	@ (800a5d8 <prvInitialiseTaskLists+0x70>)
 800a5a8:	f7fe fa46 	bl	8008a38 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a5ac:	480b      	ldr	r0, [pc, #44]	@ (800a5dc <prvInitialiseTaskLists+0x74>)
 800a5ae:	f7fe fa43 	bl	8008a38 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a5b2:	4b0b      	ldr	r3, [pc, #44]	@ (800a5e0 <prvInitialiseTaskLists+0x78>)
 800a5b4:	4a05      	ldr	r2, [pc, #20]	@ (800a5cc <prvInitialiseTaskLists+0x64>)
 800a5b6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a5b8:	4b0a      	ldr	r3, [pc, #40]	@ (800a5e4 <prvInitialiseTaskLists+0x7c>)
 800a5ba:	4a05      	ldr	r2, [pc, #20]	@ (800a5d0 <prvInitialiseTaskLists+0x68>)
 800a5bc:	601a      	str	r2, [r3, #0]
}
 800a5be:	bf00      	nop
 800a5c0:	3708      	adds	r7, #8
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	bd80      	pop	{r7, pc}
 800a5c6:	bf00      	nop
 800a5c8:	20004b28 	.word	0x20004b28
 800a5cc:	20004f88 	.word	0x20004f88
 800a5d0:	20004f9c 	.word	0x20004f9c
 800a5d4:	20004fb8 	.word	0x20004fb8
 800a5d8:	20004fcc 	.word	0x20004fcc
 800a5dc:	20004fe4 	.word	0x20004fe4
 800a5e0:	20004fb0 	.word	0x20004fb0
 800a5e4:	20004fb4 	.word	0x20004fb4

0800a5e8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a5e8:	b580      	push	{r7, lr}
 800a5ea:	b082      	sub	sp, #8
 800a5ec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a5ee:	e019      	b.n	800a624 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a5f0:	f7fe fc0a 	bl	8008e08 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a5f4:	4b10      	ldr	r3, [pc, #64]	@ (800a638 <prvCheckTasksWaitingTermination+0x50>)
 800a5f6:	68db      	ldr	r3, [r3, #12]
 800a5f8:	68db      	ldr	r3, [r3, #12]
 800a5fa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	3304      	adds	r3, #4
 800a600:	4618      	mov	r0, r3
 800a602:	f7fe faa3 	bl	8008b4c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a606:	4b0d      	ldr	r3, [pc, #52]	@ (800a63c <prvCheckTasksWaitingTermination+0x54>)
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	3b01      	subs	r3, #1
 800a60c:	4a0b      	ldr	r2, [pc, #44]	@ (800a63c <prvCheckTasksWaitingTermination+0x54>)
 800a60e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a610:	4b0b      	ldr	r3, [pc, #44]	@ (800a640 <prvCheckTasksWaitingTermination+0x58>)
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	3b01      	subs	r3, #1
 800a616:	4a0a      	ldr	r2, [pc, #40]	@ (800a640 <prvCheckTasksWaitingTermination+0x58>)
 800a618:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a61a:	f7fe fc27 	bl	8008e6c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a61e:	6878      	ldr	r0, [r7, #4]
 800a620:	f000 f810 	bl	800a644 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a624:	4b06      	ldr	r3, [pc, #24]	@ (800a640 <prvCheckTasksWaitingTermination+0x58>)
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d1e1      	bne.n	800a5f0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a62c:	bf00      	nop
 800a62e:	bf00      	nop
 800a630:	3708      	adds	r7, #8
 800a632:	46bd      	mov	sp, r7
 800a634:	bd80      	pop	{r7, pc}
 800a636:	bf00      	nop
 800a638:	20004fcc 	.word	0x20004fcc
 800a63c:	20004ff8 	.word	0x20004ff8
 800a640:	20004fe0 	.word	0x20004fe0

0800a644 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a644:	b580      	push	{r7, lr}
 800a646:	b084      	sub	sp, #16
 800a648:	af00      	add	r7, sp, #0
 800a64a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	3354      	adds	r3, #84	@ 0x54
 800a650:	4618      	mov	r0, r3
 800a652:	f000 febd 	bl	800b3d0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d108      	bne.n	800a672 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a664:	4618      	mov	r0, r3
 800a666:	f7fe f8c7 	bl	80087f8 <vPortFree>
				vPortFree( pxTCB );
 800a66a:	6878      	ldr	r0, [r7, #4]
 800a66c:	f7fe f8c4 	bl	80087f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a670:	e019      	b.n	800a6a6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a678:	2b01      	cmp	r3, #1
 800a67a:	d103      	bne.n	800a684 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a67c:	6878      	ldr	r0, [r7, #4]
 800a67e:	f7fe f8bb 	bl	80087f8 <vPortFree>
	}
 800a682:	e010      	b.n	800a6a6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a68a:	2b02      	cmp	r3, #2
 800a68c:	d00b      	beq.n	800a6a6 <prvDeleteTCB+0x62>
	__asm volatile
 800a68e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a692:	f383 8811 	msr	BASEPRI, r3
 800a696:	f3bf 8f6f 	isb	sy
 800a69a:	f3bf 8f4f 	dsb	sy
 800a69e:	60fb      	str	r3, [r7, #12]
}
 800a6a0:	bf00      	nop
 800a6a2:	bf00      	nop
 800a6a4:	e7fd      	b.n	800a6a2 <prvDeleteTCB+0x5e>
	}
 800a6a6:	bf00      	nop
 800a6a8:	3710      	adds	r7, #16
 800a6aa:	46bd      	mov	sp, r7
 800a6ac:	bd80      	pop	{r7, pc}
	...

0800a6b0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a6b0:	b480      	push	{r7}
 800a6b2:	b083      	sub	sp, #12
 800a6b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a6b6:	4b0c      	ldr	r3, [pc, #48]	@ (800a6e8 <prvResetNextTaskUnblockTime+0x38>)
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d104      	bne.n	800a6ca <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a6c0:	4b0a      	ldr	r3, [pc, #40]	@ (800a6ec <prvResetNextTaskUnblockTime+0x3c>)
 800a6c2:	f04f 32ff 	mov.w	r2, #4294967295
 800a6c6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a6c8:	e008      	b.n	800a6dc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a6ca:	4b07      	ldr	r3, [pc, #28]	@ (800a6e8 <prvResetNextTaskUnblockTime+0x38>)
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	68db      	ldr	r3, [r3, #12]
 800a6d0:	68db      	ldr	r3, [r3, #12]
 800a6d2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	685b      	ldr	r3, [r3, #4]
 800a6d8:	4a04      	ldr	r2, [pc, #16]	@ (800a6ec <prvResetNextTaskUnblockTime+0x3c>)
 800a6da:	6013      	str	r3, [r2, #0]
}
 800a6dc:	bf00      	nop
 800a6de:	370c      	adds	r7, #12
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e6:	4770      	bx	lr
 800a6e8:	20004fb0 	.word	0x20004fb0
 800a6ec:	20005018 	.word	0x20005018

0800a6f0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a6f0:	b480      	push	{r7}
 800a6f2:	b083      	sub	sp, #12
 800a6f4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a6f6:	4b0b      	ldr	r3, [pc, #44]	@ (800a724 <xTaskGetSchedulerState+0x34>)
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d102      	bne.n	800a704 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a6fe:	2301      	movs	r3, #1
 800a700:	607b      	str	r3, [r7, #4]
 800a702:	e008      	b.n	800a716 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a704:	4b08      	ldr	r3, [pc, #32]	@ (800a728 <xTaskGetSchedulerState+0x38>)
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d102      	bne.n	800a712 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a70c:	2302      	movs	r3, #2
 800a70e:	607b      	str	r3, [r7, #4]
 800a710:	e001      	b.n	800a716 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a712:	2300      	movs	r3, #0
 800a714:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a716:	687b      	ldr	r3, [r7, #4]
	}
 800a718:	4618      	mov	r0, r3
 800a71a:	370c      	adds	r7, #12
 800a71c:	46bd      	mov	sp, r7
 800a71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a722:	4770      	bx	lr
 800a724:	20005004 	.word	0x20005004
 800a728:	20005020 	.word	0x20005020

0800a72c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b086      	sub	sp, #24
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a738:	2300      	movs	r3, #0
 800a73a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d058      	beq.n	800a7f4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a742:	4b2f      	ldr	r3, [pc, #188]	@ (800a800 <xTaskPriorityDisinherit+0xd4>)
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	693a      	ldr	r2, [r7, #16]
 800a748:	429a      	cmp	r2, r3
 800a74a:	d00b      	beq.n	800a764 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a74c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a750:	f383 8811 	msr	BASEPRI, r3
 800a754:	f3bf 8f6f 	isb	sy
 800a758:	f3bf 8f4f 	dsb	sy
 800a75c:	60fb      	str	r3, [r7, #12]
}
 800a75e:	bf00      	nop
 800a760:	bf00      	nop
 800a762:	e7fd      	b.n	800a760 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a764:	693b      	ldr	r3, [r7, #16]
 800a766:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d10b      	bne.n	800a784 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a76c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a770:	f383 8811 	msr	BASEPRI, r3
 800a774:	f3bf 8f6f 	isb	sy
 800a778:	f3bf 8f4f 	dsb	sy
 800a77c:	60bb      	str	r3, [r7, #8]
}
 800a77e:	bf00      	nop
 800a780:	bf00      	nop
 800a782:	e7fd      	b.n	800a780 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a784:	693b      	ldr	r3, [r7, #16]
 800a786:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a788:	1e5a      	subs	r2, r3, #1
 800a78a:	693b      	ldr	r3, [r7, #16]
 800a78c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a78e:	693b      	ldr	r3, [r7, #16]
 800a790:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a792:	693b      	ldr	r3, [r7, #16]
 800a794:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a796:	429a      	cmp	r2, r3
 800a798:	d02c      	beq.n	800a7f4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a79a:	693b      	ldr	r3, [r7, #16]
 800a79c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d128      	bne.n	800a7f4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a7a2:	693b      	ldr	r3, [r7, #16]
 800a7a4:	3304      	adds	r3, #4
 800a7a6:	4618      	mov	r0, r3
 800a7a8:	f7fe f9d0 	bl	8008b4c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a7ac:	693b      	ldr	r3, [r7, #16]
 800a7ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a7b0:	693b      	ldr	r3, [r7, #16]
 800a7b2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a7b4:	693b      	ldr	r3, [r7, #16]
 800a7b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7b8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a7bc:	693b      	ldr	r3, [r7, #16]
 800a7be:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a7c0:	693b      	ldr	r3, [r7, #16]
 800a7c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7c4:	4b0f      	ldr	r3, [pc, #60]	@ (800a804 <xTaskPriorityDisinherit+0xd8>)
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	429a      	cmp	r2, r3
 800a7ca:	d903      	bls.n	800a7d4 <xTaskPriorityDisinherit+0xa8>
 800a7cc:	693b      	ldr	r3, [r7, #16]
 800a7ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7d0:	4a0c      	ldr	r2, [pc, #48]	@ (800a804 <xTaskPriorityDisinherit+0xd8>)
 800a7d2:	6013      	str	r3, [r2, #0]
 800a7d4:	693b      	ldr	r3, [r7, #16]
 800a7d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7d8:	4613      	mov	r3, r2
 800a7da:	009b      	lsls	r3, r3, #2
 800a7dc:	4413      	add	r3, r2
 800a7de:	009b      	lsls	r3, r3, #2
 800a7e0:	4a09      	ldr	r2, [pc, #36]	@ (800a808 <xTaskPriorityDisinherit+0xdc>)
 800a7e2:	441a      	add	r2, r3
 800a7e4:	693b      	ldr	r3, [r7, #16]
 800a7e6:	3304      	adds	r3, #4
 800a7e8:	4619      	mov	r1, r3
 800a7ea:	4610      	mov	r0, r2
 800a7ec:	f7fe f951 	bl	8008a92 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a7f0:	2301      	movs	r3, #1
 800a7f2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a7f4:	697b      	ldr	r3, [r7, #20]
	}
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	3718      	adds	r7, #24
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	bd80      	pop	{r7, pc}
 800a7fe:	bf00      	nop
 800a800:	20004b24 	.word	0x20004b24
 800a804:	20005000 	.word	0x20005000
 800a808:	20004b28 	.word	0x20004b28

0800a80c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a80c:	b580      	push	{r7, lr}
 800a80e:	b084      	sub	sp, #16
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
 800a814:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a816:	4b21      	ldr	r3, [pc, #132]	@ (800a89c <prvAddCurrentTaskToDelayedList+0x90>)
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a81c:	4b20      	ldr	r3, [pc, #128]	@ (800a8a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	3304      	adds	r3, #4
 800a822:	4618      	mov	r0, r3
 800a824:	f7fe f992 	bl	8008b4c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a82e:	d10a      	bne.n	800a846 <prvAddCurrentTaskToDelayedList+0x3a>
 800a830:	683b      	ldr	r3, [r7, #0]
 800a832:	2b00      	cmp	r3, #0
 800a834:	d007      	beq.n	800a846 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a836:	4b1a      	ldr	r3, [pc, #104]	@ (800a8a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	3304      	adds	r3, #4
 800a83c:	4619      	mov	r1, r3
 800a83e:	4819      	ldr	r0, [pc, #100]	@ (800a8a4 <prvAddCurrentTaskToDelayedList+0x98>)
 800a840:	f7fe f927 	bl	8008a92 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a844:	e026      	b.n	800a894 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a846:	68fa      	ldr	r2, [r7, #12]
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	4413      	add	r3, r2
 800a84c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a84e:	4b14      	ldr	r3, [pc, #80]	@ (800a8a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	68ba      	ldr	r2, [r7, #8]
 800a854:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a856:	68ba      	ldr	r2, [r7, #8]
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	429a      	cmp	r2, r3
 800a85c:	d209      	bcs.n	800a872 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a85e:	4b12      	ldr	r3, [pc, #72]	@ (800a8a8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a860:	681a      	ldr	r2, [r3, #0]
 800a862:	4b0f      	ldr	r3, [pc, #60]	@ (800a8a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	3304      	adds	r3, #4
 800a868:	4619      	mov	r1, r3
 800a86a:	4610      	mov	r0, r2
 800a86c:	f7fe f935 	bl	8008ada <vListInsert>
}
 800a870:	e010      	b.n	800a894 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a872:	4b0e      	ldr	r3, [pc, #56]	@ (800a8ac <prvAddCurrentTaskToDelayedList+0xa0>)
 800a874:	681a      	ldr	r2, [r3, #0]
 800a876:	4b0a      	ldr	r3, [pc, #40]	@ (800a8a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	3304      	adds	r3, #4
 800a87c:	4619      	mov	r1, r3
 800a87e:	4610      	mov	r0, r2
 800a880:	f7fe f92b 	bl	8008ada <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a884:	4b0a      	ldr	r3, [pc, #40]	@ (800a8b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	68ba      	ldr	r2, [r7, #8]
 800a88a:	429a      	cmp	r2, r3
 800a88c:	d202      	bcs.n	800a894 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a88e:	4a08      	ldr	r2, [pc, #32]	@ (800a8b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a890:	68bb      	ldr	r3, [r7, #8]
 800a892:	6013      	str	r3, [r2, #0]
}
 800a894:	bf00      	nop
 800a896:	3710      	adds	r7, #16
 800a898:	46bd      	mov	sp, r7
 800a89a:	bd80      	pop	{r7, pc}
 800a89c:	20004ffc 	.word	0x20004ffc
 800a8a0:	20004b24 	.word	0x20004b24
 800a8a4:	20004fe4 	.word	0x20004fe4
 800a8a8:	20004fb4 	.word	0x20004fb4
 800a8ac:	20004fb0 	.word	0x20004fb0
 800a8b0:	20005018 	.word	0x20005018

0800a8b4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b08a      	sub	sp, #40	@ 0x28
 800a8b8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a8ba:	2300      	movs	r3, #0
 800a8bc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a8be:	f000 fb13 	bl	800aee8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a8c2:	4b1d      	ldr	r3, [pc, #116]	@ (800a938 <xTimerCreateTimerTask+0x84>)
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d021      	beq.n	800a90e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a8d2:	1d3a      	adds	r2, r7, #4
 800a8d4:	f107 0108 	add.w	r1, r7, #8
 800a8d8:	f107 030c 	add.w	r3, r7, #12
 800a8dc:	4618      	mov	r0, r3
 800a8de:	f7fd fea3 	bl	8008628 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a8e2:	6879      	ldr	r1, [r7, #4]
 800a8e4:	68bb      	ldr	r3, [r7, #8]
 800a8e6:	68fa      	ldr	r2, [r7, #12]
 800a8e8:	9202      	str	r2, [sp, #8]
 800a8ea:	9301      	str	r3, [sp, #4]
 800a8ec:	2302      	movs	r3, #2
 800a8ee:	9300      	str	r3, [sp, #0]
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	460a      	mov	r2, r1
 800a8f4:	4911      	ldr	r1, [pc, #68]	@ (800a93c <xTimerCreateTimerTask+0x88>)
 800a8f6:	4812      	ldr	r0, [pc, #72]	@ (800a940 <xTimerCreateTimerTask+0x8c>)
 800a8f8:	f7ff f8a2 	bl	8009a40 <xTaskCreateStatic>
 800a8fc:	4603      	mov	r3, r0
 800a8fe:	4a11      	ldr	r2, [pc, #68]	@ (800a944 <xTimerCreateTimerTask+0x90>)
 800a900:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a902:	4b10      	ldr	r3, [pc, #64]	@ (800a944 <xTimerCreateTimerTask+0x90>)
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	2b00      	cmp	r3, #0
 800a908:	d001      	beq.n	800a90e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a90a:	2301      	movs	r3, #1
 800a90c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a90e:	697b      	ldr	r3, [r7, #20]
 800a910:	2b00      	cmp	r3, #0
 800a912:	d10b      	bne.n	800a92c <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a914:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a918:	f383 8811 	msr	BASEPRI, r3
 800a91c:	f3bf 8f6f 	isb	sy
 800a920:	f3bf 8f4f 	dsb	sy
 800a924:	613b      	str	r3, [r7, #16]
}
 800a926:	bf00      	nop
 800a928:	bf00      	nop
 800a92a:	e7fd      	b.n	800a928 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a92c:	697b      	ldr	r3, [r7, #20]
}
 800a92e:	4618      	mov	r0, r3
 800a930:	3718      	adds	r7, #24
 800a932:	46bd      	mov	sp, r7
 800a934:	bd80      	pop	{r7, pc}
 800a936:	bf00      	nop
 800a938:	20005054 	.word	0x20005054
 800a93c:	0800c5a8 	.word	0x0800c5a8
 800a940:	0800aa81 	.word	0x0800aa81
 800a944:	20005058 	.word	0x20005058

0800a948 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a948:	b580      	push	{r7, lr}
 800a94a:	b08a      	sub	sp, #40	@ 0x28
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	60f8      	str	r0, [r7, #12]
 800a950:	60b9      	str	r1, [r7, #8]
 800a952:	607a      	str	r2, [r7, #4]
 800a954:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a956:	2300      	movs	r3, #0
 800a958:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d10b      	bne.n	800a978 <xTimerGenericCommand+0x30>
	__asm volatile
 800a960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a964:	f383 8811 	msr	BASEPRI, r3
 800a968:	f3bf 8f6f 	isb	sy
 800a96c:	f3bf 8f4f 	dsb	sy
 800a970:	623b      	str	r3, [r7, #32]
}
 800a972:	bf00      	nop
 800a974:	bf00      	nop
 800a976:	e7fd      	b.n	800a974 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a978:	4b19      	ldr	r3, [pc, #100]	@ (800a9e0 <xTimerGenericCommand+0x98>)
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d02a      	beq.n	800a9d6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a980:	68bb      	ldr	r3, [r7, #8]
 800a982:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a98c:	68bb      	ldr	r3, [r7, #8]
 800a98e:	2b05      	cmp	r3, #5
 800a990:	dc18      	bgt.n	800a9c4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a992:	f7ff fead 	bl	800a6f0 <xTaskGetSchedulerState>
 800a996:	4603      	mov	r3, r0
 800a998:	2b02      	cmp	r3, #2
 800a99a:	d109      	bne.n	800a9b0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a99c:	4b10      	ldr	r3, [pc, #64]	@ (800a9e0 <xTimerGenericCommand+0x98>)
 800a99e:	6818      	ldr	r0, [r3, #0]
 800a9a0:	f107 0110 	add.w	r1, r7, #16
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a9a8:	f7fe fc5a 	bl	8009260 <xQueueGenericSend>
 800a9ac:	6278      	str	r0, [r7, #36]	@ 0x24
 800a9ae:	e012      	b.n	800a9d6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a9b0:	4b0b      	ldr	r3, [pc, #44]	@ (800a9e0 <xTimerGenericCommand+0x98>)
 800a9b2:	6818      	ldr	r0, [r3, #0]
 800a9b4:	f107 0110 	add.w	r1, r7, #16
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	2200      	movs	r2, #0
 800a9bc:	f7fe fc50 	bl	8009260 <xQueueGenericSend>
 800a9c0:	6278      	str	r0, [r7, #36]	@ 0x24
 800a9c2:	e008      	b.n	800a9d6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a9c4:	4b06      	ldr	r3, [pc, #24]	@ (800a9e0 <xTimerGenericCommand+0x98>)
 800a9c6:	6818      	ldr	r0, [r3, #0]
 800a9c8:	f107 0110 	add.w	r1, r7, #16
 800a9cc:	2300      	movs	r3, #0
 800a9ce:	683a      	ldr	r2, [r7, #0]
 800a9d0:	f7fe fd48 	bl	8009464 <xQueueGenericSendFromISR>
 800a9d4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a9d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a9d8:	4618      	mov	r0, r3
 800a9da:	3728      	adds	r7, #40	@ 0x28
 800a9dc:	46bd      	mov	sp, r7
 800a9de:	bd80      	pop	{r7, pc}
 800a9e0:	20005054 	.word	0x20005054

0800a9e4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a9e4:	b580      	push	{r7, lr}
 800a9e6:	b088      	sub	sp, #32
 800a9e8:	af02      	add	r7, sp, #8
 800a9ea:	6078      	str	r0, [r7, #4]
 800a9ec:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a9ee:	4b23      	ldr	r3, [pc, #140]	@ (800aa7c <prvProcessExpiredTimer+0x98>)
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	68db      	ldr	r3, [r3, #12]
 800a9f4:	68db      	ldr	r3, [r3, #12]
 800a9f6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a9f8:	697b      	ldr	r3, [r7, #20]
 800a9fa:	3304      	adds	r3, #4
 800a9fc:	4618      	mov	r0, r3
 800a9fe:	f7fe f8a5 	bl	8008b4c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800aa02:	697b      	ldr	r3, [r7, #20]
 800aa04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aa08:	f003 0304 	and.w	r3, r3, #4
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d023      	beq.n	800aa58 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800aa10:	697b      	ldr	r3, [r7, #20]
 800aa12:	699a      	ldr	r2, [r3, #24]
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	18d1      	adds	r1, r2, r3
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	683a      	ldr	r2, [r7, #0]
 800aa1c:	6978      	ldr	r0, [r7, #20]
 800aa1e:	f000 f8d5 	bl	800abcc <prvInsertTimerInActiveList>
 800aa22:	4603      	mov	r3, r0
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d020      	beq.n	800aa6a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800aa28:	2300      	movs	r3, #0
 800aa2a:	9300      	str	r3, [sp, #0]
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	687a      	ldr	r2, [r7, #4]
 800aa30:	2100      	movs	r1, #0
 800aa32:	6978      	ldr	r0, [r7, #20]
 800aa34:	f7ff ff88 	bl	800a948 <xTimerGenericCommand>
 800aa38:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800aa3a:	693b      	ldr	r3, [r7, #16]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d114      	bne.n	800aa6a <prvProcessExpiredTimer+0x86>
	__asm volatile
 800aa40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa44:	f383 8811 	msr	BASEPRI, r3
 800aa48:	f3bf 8f6f 	isb	sy
 800aa4c:	f3bf 8f4f 	dsb	sy
 800aa50:	60fb      	str	r3, [r7, #12]
}
 800aa52:	bf00      	nop
 800aa54:	bf00      	nop
 800aa56:	e7fd      	b.n	800aa54 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800aa58:	697b      	ldr	r3, [r7, #20]
 800aa5a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aa5e:	f023 0301 	bic.w	r3, r3, #1
 800aa62:	b2da      	uxtb	r2, r3
 800aa64:	697b      	ldr	r3, [r7, #20]
 800aa66:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800aa6a:	697b      	ldr	r3, [r7, #20]
 800aa6c:	6a1b      	ldr	r3, [r3, #32]
 800aa6e:	6978      	ldr	r0, [r7, #20]
 800aa70:	4798      	blx	r3
}
 800aa72:	bf00      	nop
 800aa74:	3718      	adds	r7, #24
 800aa76:	46bd      	mov	sp, r7
 800aa78:	bd80      	pop	{r7, pc}
 800aa7a:	bf00      	nop
 800aa7c:	2000504c 	.word	0x2000504c

0800aa80 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	b084      	sub	sp, #16
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800aa88:	f107 0308 	add.w	r3, r7, #8
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	f000 f859 	bl	800ab44 <prvGetNextExpireTime>
 800aa92:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800aa94:	68bb      	ldr	r3, [r7, #8]
 800aa96:	4619      	mov	r1, r3
 800aa98:	68f8      	ldr	r0, [r7, #12]
 800aa9a:	f000 f805 	bl	800aaa8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800aa9e:	f000 f8d7 	bl	800ac50 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800aaa2:	bf00      	nop
 800aaa4:	e7f0      	b.n	800aa88 <prvTimerTask+0x8>
	...

0800aaa8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800aaa8:	b580      	push	{r7, lr}
 800aaaa:	b084      	sub	sp, #16
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
 800aab0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800aab2:	f7ff fa29 	bl	8009f08 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800aab6:	f107 0308 	add.w	r3, r7, #8
 800aaba:	4618      	mov	r0, r3
 800aabc:	f000 f866 	bl	800ab8c <prvSampleTimeNow>
 800aac0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800aac2:	68bb      	ldr	r3, [r7, #8]
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d130      	bne.n	800ab2a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800aac8:	683b      	ldr	r3, [r7, #0]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d10a      	bne.n	800aae4 <prvProcessTimerOrBlockTask+0x3c>
 800aace:	687a      	ldr	r2, [r7, #4]
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	429a      	cmp	r2, r3
 800aad4:	d806      	bhi.n	800aae4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800aad6:	f7ff fa25 	bl	8009f24 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800aada:	68f9      	ldr	r1, [r7, #12]
 800aadc:	6878      	ldr	r0, [r7, #4]
 800aade:	f7ff ff81 	bl	800a9e4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800aae2:	e024      	b.n	800ab2e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800aae4:	683b      	ldr	r3, [r7, #0]
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d008      	beq.n	800aafc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800aaea:	4b13      	ldr	r3, [pc, #76]	@ (800ab38 <prvProcessTimerOrBlockTask+0x90>)
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d101      	bne.n	800aaf8 <prvProcessTimerOrBlockTask+0x50>
 800aaf4:	2301      	movs	r3, #1
 800aaf6:	e000      	b.n	800aafa <prvProcessTimerOrBlockTask+0x52>
 800aaf8:	2300      	movs	r3, #0
 800aafa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800aafc:	4b0f      	ldr	r3, [pc, #60]	@ (800ab3c <prvProcessTimerOrBlockTask+0x94>)
 800aafe:	6818      	ldr	r0, [r3, #0]
 800ab00:	687a      	ldr	r2, [r7, #4]
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	1ad3      	subs	r3, r2, r3
 800ab06:	683a      	ldr	r2, [r7, #0]
 800ab08:	4619      	mov	r1, r3
 800ab0a:	f7fe ff65 	bl	80099d8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ab0e:	f7ff fa09 	bl	8009f24 <xTaskResumeAll>
 800ab12:	4603      	mov	r3, r0
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d10a      	bne.n	800ab2e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ab18:	4b09      	ldr	r3, [pc, #36]	@ (800ab40 <prvProcessTimerOrBlockTask+0x98>)
 800ab1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab1e:	601a      	str	r2, [r3, #0]
 800ab20:	f3bf 8f4f 	dsb	sy
 800ab24:	f3bf 8f6f 	isb	sy
}
 800ab28:	e001      	b.n	800ab2e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ab2a:	f7ff f9fb 	bl	8009f24 <xTaskResumeAll>
}
 800ab2e:	bf00      	nop
 800ab30:	3710      	adds	r7, #16
 800ab32:	46bd      	mov	sp, r7
 800ab34:	bd80      	pop	{r7, pc}
 800ab36:	bf00      	nop
 800ab38:	20005050 	.word	0x20005050
 800ab3c:	20005054 	.word	0x20005054
 800ab40:	e000ed04 	.word	0xe000ed04

0800ab44 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ab44:	b480      	push	{r7}
 800ab46:	b085      	sub	sp, #20
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ab4c:	4b0e      	ldr	r3, [pc, #56]	@ (800ab88 <prvGetNextExpireTime+0x44>)
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d101      	bne.n	800ab5a <prvGetNextExpireTime+0x16>
 800ab56:	2201      	movs	r2, #1
 800ab58:	e000      	b.n	800ab5c <prvGetNextExpireTime+0x18>
 800ab5a:	2200      	movs	r2, #0
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d105      	bne.n	800ab74 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ab68:	4b07      	ldr	r3, [pc, #28]	@ (800ab88 <prvGetNextExpireTime+0x44>)
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	68db      	ldr	r3, [r3, #12]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	60fb      	str	r3, [r7, #12]
 800ab72:	e001      	b.n	800ab78 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ab74:	2300      	movs	r3, #0
 800ab76:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ab78:	68fb      	ldr	r3, [r7, #12]
}
 800ab7a:	4618      	mov	r0, r3
 800ab7c:	3714      	adds	r7, #20
 800ab7e:	46bd      	mov	sp, r7
 800ab80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab84:	4770      	bx	lr
 800ab86:	bf00      	nop
 800ab88:	2000504c 	.word	0x2000504c

0800ab8c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ab8c:	b580      	push	{r7, lr}
 800ab8e:	b084      	sub	sp, #16
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ab94:	f7ff fa64 	bl	800a060 <xTaskGetTickCount>
 800ab98:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ab9a:	4b0b      	ldr	r3, [pc, #44]	@ (800abc8 <prvSampleTimeNow+0x3c>)
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	68fa      	ldr	r2, [r7, #12]
 800aba0:	429a      	cmp	r2, r3
 800aba2:	d205      	bcs.n	800abb0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800aba4:	f000 f93a 	bl	800ae1c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	2201      	movs	r2, #1
 800abac:	601a      	str	r2, [r3, #0]
 800abae:	e002      	b.n	800abb6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	2200      	movs	r2, #0
 800abb4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800abb6:	4a04      	ldr	r2, [pc, #16]	@ (800abc8 <prvSampleTimeNow+0x3c>)
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800abbc:	68fb      	ldr	r3, [r7, #12]
}
 800abbe:	4618      	mov	r0, r3
 800abc0:	3710      	adds	r7, #16
 800abc2:	46bd      	mov	sp, r7
 800abc4:	bd80      	pop	{r7, pc}
 800abc6:	bf00      	nop
 800abc8:	2000505c 	.word	0x2000505c

0800abcc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800abcc:	b580      	push	{r7, lr}
 800abce:	b086      	sub	sp, #24
 800abd0:	af00      	add	r7, sp, #0
 800abd2:	60f8      	str	r0, [r7, #12]
 800abd4:	60b9      	str	r1, [r7, #8]
 800abd6:	607a      	str	r2, [r7, #4]
 800abd8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800abda:	2300      	movs	r3, #0
 800abdc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	68ba      	ldr	r2, [r7, #8]
 800abe2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	68fa      	ldr	r2, [r7, #12]
 800abe8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800abea:	68ba      	ldr	r2, [r7, #8]
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	429a      	cmp	r2, r3
 800abf0:	d812      	bhi.n	800ac18 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800abf2:	687a      	ldr	r2, [r7, #4]
 800abf4:	683b      	ldr	r3, [r7, #0]
 800abf6:	1ad2      	subs	r2, r2, r3
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	699b      	ldr	r3, [r3, #24]
 800abfc:	429a      	cmp	r2, r3
 800abfe:	d302      	bcc.n	800ac06 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ac00:	2301      	movs	r3, #1
 800ac02:	617b      	str	r3, [r7, #20]
 800ac04:	e01b      	b.n	800ac3e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ac06:	4b10      	ldr	r3, [pc, #64]	@ (800ac48 <prvInsertTimerInActiveList+0x7c>)
 800ac08:	681a      	ldr	r2, [r3, #0]
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	3304      	adds	r3, #4
 800ac0e:	4619      	mov	r1, r3
 800ac10:	4610      	mov	r0, r2
 800ac12:	f7fd ff62 	bl	8008ada <vListInsert>
 800ac16:	e012      	b.n	800ac3e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ac18:	687a      	ldr	r2, [r7, #4]
 800ac1a:	683b      	ldr	r3, [r7, #0]
 800ac1c:	429a      	cmp	r2, r3
 800ac1e:	d206      	bcs.n	800ac2e <prvInsertTimerInActiveList+0x62>
 800ac20:	68ba      	ldr	r2, [r7, #8]
 800ac22:	683b      	ldr	r3, [r7, #0]
 800ac24:	429a      	cmp	r2, r3
 800ac26:	d302      	bcc.n	800ac2e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ac28:	2301      	movs	r3, #1
 800ac2a:	617b      	str	r3, [r7, #20]
 800ac2c:	e007      	b.n	800ac3e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ac2e:	4b07      	ldr	r3, [pc, #28]	@ (800ac4c <prvInsertTimerInActiveList+0x80>)
 800ac30:	681a      	ldr	r2, [r3, #0]
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	3304      	adds	r3, #4
 800ac36:	4619      	mov	r1, r3
 800ac38:	4610      	mov	r0, r2
 800ac3a:	f7fd ff4e 	bl	8008ada <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ac3e:	697b      	ldr	r3, [r7, #20]
}
 800ac40:	4618      	mov	r0, r3
 800ac42:	3718      	adds	r7, #24
 800ac44:	46bd      	mov	sp, r7
 800ac46:	bd80      	pop	{r7, pc}
 800ac48:	20005050 	.word	0x20005050
 800ac4c:	2000504c 	.word	0x2000504c

0800ac50 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ac50:	b580      	push	{r7, lr}
 800ac52:	b08e      	sub	sp, #56	@ 0x38
 800ac54:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ac56:	e0ce      	b.n	800adf6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	da19      	bge.n	800ac92 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ac5e:	1d3b      	adds	r3, r7, #4
 800ac60:	3304      	adds	r3, #4
 800ac62:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ac64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d10b      	bne.n	800ac82 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800ac6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac6e:	f383 8811 	msr	BASEPRI, r3
 800ac72:	f3bf 8f6f 	isb	sy
 800ac76:	f3bf 8f4f 	dsb	sy
 800ac7a:	61fb      	str	r3, [r7, #28]
}
 800ac7c:	bf00      	nop
 800ac7e:	bf00      	nop
 800ac80:	e7fd      	b.n	800ac7e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ac82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ac88:	6850      	ldr	r0, [r2, #4]
 800ac8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ac8c:	6892      	ldr	r2, [r2, #8]
 800ac8e:	4611      	mov	r1, r2
 800ac90:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	f2c0 80ae 	blt.w	800adf6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ac9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aca0:	695b      	ldr	r3, [r3, #20]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d004      	beq.n	800acb0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800aca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aca8:	3304      	adds	r3, #4
 800acaa:	4618      	mov	r0, r3
 800acac:	f7fd ff4e 	bl	8008b4c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800acb0:	463b      	mov	r3, r7
 800acb2:	4618      	mov	r0, r3
 800acb4:	f7ff ff6a 	bl	800ab8c <prvSampleTimeNow>
 800acb8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	2b09      	cmp	r3, #9
 800acbe:	f200 8097 	bhi.w	800adf0 <prvProcessReceivedCommands+0x1a0>
 800acc2:	a201      	add	r2, pc, #4	@ (adr r2, 800acc8 <prvProcessReceivedCommands+0x78>)
 800acc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acc8:	0800acf1 	.word	0x0800acf1
 800accc:	0800acf1 	.word	0x0800acf1
 800acd0:	0800acf1 	.word	0x0800acf1
 800acd4:	0800ad67 	.word	0x0800ad67
 800acd8:	0800ad7b 	.word	0x0800ad7b
 800acdc:	0800adc7 	.word	0x0800adc7
 800ace0:	0800acf1 	.word	0x0800acf1
 800ace4:	0800acf1 	.word	0x0800acf1
 800ace8:	0800ad67 	.word	0x0800ad67
 800acec:	0800ad7b 	.word	0x0800ad7b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800acf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acf2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800acf6:	f043 0301 	orr.w	r3, r3, #1
 800acfa:	b2da      	uxtb	r2, r3
 800acfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acfe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ad02:	68ba      	ldr	r2, [r7, #8]
 800ad04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad06:	699b      	ldr	r3, [r3, #24]
 800ad08:	18d1      	adds	r1, r2, r3
 800ad0a:	68bb      	ldr	r3, [r7, #8]
 800ad0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ad10:	f7ff ff5c 	bl	800abcc <prvInsertTimerInActiveList>
 800ad14:	4603      	mov	r3, r0
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d06c      	beq.n	800adf4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ad1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad1c:	6a1b      	ldr	r3, [r3, #32]
 800ad1e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ad20:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ad22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad24:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad28:	f003 0304 	and.w	r3, r3, #4
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d061      	beq.n	800adf4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ad30:	68ba      	ldr	r2, [r7, #8]
 800ad32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad34:	699b      	ldr	r3, [r3, #24]
 800ad36:	441a      	add	r2, r3
 800ad38:	2300      	movs	r3, #0
 800ad3a:	9300      	str	r3, [sp, #0]
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	2100      	movs	r1, #0
 800ad40:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ad42:	f7ff fe01 	bl	800a948 <xTimerGenericCommand>
 800ad46:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ad48:	6a3b      	ldr	r3, [r7, #32]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d152      	bne.n	800adf4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800ad4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad52:	f383 8811 	msr	BASEPRI, r3
 800ad56:	f3bf 8f6f 	isb	sy
 800ad5a:	f3bf 8f4f 	dsb	sy
 800ad5e:	61bb      	str	r3, [r7, #24]
}
 800ad60:	bf00      	nop
 800ad62:	bf00      	nop
 800ad64:	e7fd      	b.n	800ad62 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ad66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad68:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad6c:	f023 0301 	bic.w	r3, r3, #1
 800ad70:	b2da      	uxtb	r2, r3
 800ad72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad74:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ad78:	e03d      	b.n	800adf6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ad7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad80:	f043 0301 	orr.w	r3, r3, #1
 800ad84:	b2da      	uxtb	r2, r3
 800ad86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad88:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ad8c:	68ba      	ldr	r2, [r7, #8]
 800ad8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad90:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ad92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad94:	699b      	ldr	r3, [r3, #24]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d10b      	bne.n	800adb2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800ad9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad9e:	f383 8811 	msr	BASEPRI, r3
 800ada2:	f3bf 8f6f 	isb	sy
 800ada6:	f3bf 8f4f 	dsb	sy
 800adaa:	617b      	str	r3, [r7, #20]
}
 800adac:	bf00      	nop
 800adae:	bf00      	nop
 800adb0:	e7fd      	b.n	800adae <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800adb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adb4:	699a      	ldr	r2, [r3, #24]
 800adb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adb8:	18d1      	adds	r1, r2, r3
 800adba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800adbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800adc0:	f7ff ff04 	bl	800abcc <prvInsertTimerInActiveList>
					break;
 800adc4:	e017      	b.n	800adf6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800adc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adc8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800adcc:	f003 0302 	and.w	r3, r3, #2
 800add0:	2b00      	cmp	r3, #0
 800add2:	d103      	bne.n	800addc <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800add4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800add6:	f7fd fd0f 	bl	80087f8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800adda:	e00c      	b.n	800adf6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800addc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adde:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ade2:	f023 0301 	bic.w	r3, r3, #1
 800ade6:	b2da      	uxtb	r2, r3
 800ade8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800adee:	e002      	b.n	800adf6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800adf0:	bf00      	nop
 800adf2:	e000      	b.n	800adf6 <prvProcessReceivedCommands+0x1a6>
					break;
 800adf4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800adf6:	4b08      	ldr	r3, [pc, #32]	@ (800ae18 <prvProcessReceivedCommands+0x1c8>)
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	1d39      	adds	r1, r7, #4
 800adfc:	2200      	movs	r2, #0
 800adfe:	4618      	mov	r0, r3
 800ae00:	f7fe fbce 	bl	80095a0 <xQueueReceive>
 800ae04:	4603      	mov	r3, r0
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	f47f af26 	bne.w	800ac58 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ae0c:	bf00      	nop
 800ae0e:	bf00      	nop
 800ae10:	3730      	adds	r7, #48	@ 0x30
 800ae12:	46bd      	mov	sp, r7
 800ae14:	bd80      	pop	{r7, pc}
 800ae16:	bf00      	nop
 800ae18:	20005054 	.word	0x20005054

0800ae1c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ae1c:	b580      	push	{r7, lr}
 800ae1e:	b088      	sub	sp, #32
 800ae20:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ae22:	e049      	b.n	800aeb8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ae24:	4b2e      	ldr	r3, [pc, #184]	@ (800aee0 <prvSwitchTimerLists+0xc4>)
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	68db      	ldr	r3, [r3, #12]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae2e:	4b2c      	ldr	r3, [pc, #176]	@ (800aee0 <prvSwitchTimerLists+0xc4>)
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	68db      	ldr	r3, [r3, #12]
 800ae34:	68db      	ldr	r3, [r3, #12]
 800ae36:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	3304      	adds	r3, #4
 800ae3c:	4618      	mov	r0, r3
 800ae3e:	f7fd fe85 	bl	8008b4c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	6a1b      	ldr	r3, [r3, #32]
 800ae46:	68f8      	ldr	r0, [r7, #12]
 800ae48:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ae50:	f003 0304 	and.w	r3, r3, #4
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d02f      	beq.n	800aeb8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	699b      	ldr	r3, [r3, #24]
 800ae5c:	693a      	ldr	r2, [r7, #16]
 800ae5e:	4413      	add	r3, r2
 800ae60:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ae62:	68ba      	ldr	r2, [r7, #8]
 800ae64:	693b      	ldr	r3, [r7, #16]
 800ae66:	429a      	cmp	r2, r3
 800ae68:	d90e      	bls.n	800ae88 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	68ba      	ldr	r2, [r7, #8]
 800ae6e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	68fa      	ldr	r2, [r7, #12]
 800ae74:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ae76:	4b1a      	ldr	r3, [pc, #104]	@ (800aee0 <prvSwitchTimerLists+0xc4>)
 800ae78:	681a      	ldr	r2, [r3, #0]
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	3304      	adds	r3, #4
 800ae7e:	4619      	mov	r1, r3
 800ae80:	4610      	mov	r0, r2
 800ae82:	f7fd fe2a 	bl	8008ada <vListInsert>
 800ae86:	e017      	b.n	800aeb8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ae88:	2300      	movs	r3, #0
 800ae8a:	9300      	str	r3, [sp, #0]
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	693a      	ldr	r2, [r7, #16]
 800ae90:	2100      	movs	r1, #0
 800ae92:	68f8      	ldr	r0, [r7, #12]
 800ae94:	f7ff fd58 	bl	800a948 <xTimerGenericCommand>
 800ae98:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d10b      	bne.n	800aeb8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800aea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aea4:	f383 8811 	msr	BASEPRI, r3
 800aea8:	f3bf 8f6f 	isb	sy
 800aeac:	f3bf 8f4f 	dsb	sy
 800aeb0:	603b      	str	r3, [r7, #0]
}
 800aeb2:	bf00      	nop
 800aeb4:	bf00      	nop
 800aeb6:	e7fd      	b.n	800aeb4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800aeb8:	4b09      	ldr	r3, [pc, #36]	@ (800aee0 <prvSwitchTimerLists+0xc4>)
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d1b0      	bne.n	800ae24 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800aec2:	4b07      	ldr	r3, [pc, #28]	@ (800aee0 <prvSwitchTimerLists+0xc4>)
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800aec8:	4b06      	ldr	r3, [pc, #24]	@ (800aee4 <prvSwitchTimerLists+0xc8>)
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	4a04      	ldr	r2, [pc, #16]	@ (800aee0 <prvSwitchTimerLists+0xc4>)
 800aece:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800aed0:	4a04      	ldr	r2, [pc, #16]	@ (800aee4 <prvSwitchTimerLists+0xc8>)
 800aed2:	697b      	ldr	r3, [r7, #20]
 800aed4:	6013      	str	r3, [r2, #0]
}
 800aed6:	bf00      	nop
 800aed8:	3718      	adds	r7, #24
 800aeda:	46bd      	mov	sp, r7
 800aedc:	bd80      	pop	{r7, pc}
 800aede:	bf00      	nop
 800aee0:	2000504c 	.word	0x2000504c
 800aee4:	20005050 	.word	0x20005050

0800aee8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b082      	sub	sp, #8
 800aeec:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800aeee:	f7fd ff8b 	bl	8008e08 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800aef2:	4b15      	ldr	r3, [pc, #84]	@ (800af48 <prvCheckForValidListAndQueue+0x60>)
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d120      	bne.n	800af3c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800aefa:	4814      	ldr	r0, [pc, #80]	@ (800af4c <prvCheckForValidListAndQueue+0x64>)
 800aefc:	f7fd fd9c 	bl	8008a38 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800af00:	4813      	ldr	r0, [pc, #76]	@ (800af50 <prvCheckForValidListAndQueue+0x68>)
 800af02:	f7fd fd99 	bl	8008a38 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800af06:	4b13      	ldr	r3, [pc, #76]	@ (800af54 <prvCheckForValidListAndQueue+0x6c>)
 800af08:	4a10      	ldr	r2, [pc, #64]	@ (800af4c <prvCheckForValidListAndQueue+0x64>)
 800af0a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800af0c:	4b12      	ldr	r3, [pc, #72]	@ (800af58 <prvCheckForValidListAndQueue+0x70>)
 800af0e:	4a10      	ldr	r2, [pc, #64]	@ (800af50 <prvCheckForValidListAndQueue+0x68>)
 800af10:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800af12:	2300      	movs	r3, #0
 800af14:	9300      	str	r3, [sp, #0]
 800af16:	4b11      	ldr	r3, [pc, #68]	@ (800af5c <prvCheckForValidListAndQueue+0x74>)
 800af18:	4a11      	ldr	r2, [pc, #68]	@ (800af60 <prvCheckForValidListAndQueue+0x78>)
 800af1a:	2110      	movs	r1, #16
 800af1c:	200a      	movs	r0, #10
 800af1e:	f7fe f8ff 	bl	8009120 <xQueueGenericCreateStatic>
 800af22:	4603      	mov	r3, r0
 800af24:	4a08      	ldr	r2, [pc, #32]	@ (800af48 <prvCheckForValidListAndQueue+0x60>)
 800af26:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800af28:	4b07      	ldr	r3, [pc, #28]	@ (800af48 <prvCheckForValidListAndQueue+0x60>)
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d005      	beq.n	800af3c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800af30:	4b05      	ldr	r3, [pc, #20]	@ (800af48 <prvCheckForValidListAndQueue+0x60>)
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	490b      	ldr	r1, [pc, #44]	@ (800af64 <prvCheckForValidListAndQueue+0x7c>)
 800af36:	4618      	mov	r0, r3
 800af38:	f7fe fd24 	bl	8009984 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800af3c:	f7fd ff96 	bl	8008e6c <vPortExitCritical>
}
 800af40:	bf00      	nop
 800af42:	46bd      	mov	sp, r7
 800af44:	bd80      	pop	{r7, pc}
 800af46:	bf00      	nop
 800af48:	20005054 	.word	0x20005054
 800af4c:	20005024 	.word	0x20005024
 800af50:	20005038 	.word	0x20005038
 800af54:	2000504c 	.word	0x2000504c
 800af58:	20005050 	.word	0x20005050
 800af5c:	20005100 	.word	0x20005100
 800af60:	20005060 	.word	0x20005060
 800af64:	0800c5b0 	.word	0x0800c5b0

0800af68 <atoi>:
 800af68:	220a      	movs	r2, #10
 800af6a:	2100      	movs	r1, #0
 800af6c:	f000 b8e6 	b.w	800b13c <strtol>

0800af70 <srand>:
 800af70:	b538      	push	{r3, r4, r5, lr}
 800af72:	4b10      	ldr	r3, [pc, #64]	@ (800afb4 <srand+0x44>)
 800af74:	681d      	ldr	r5, [r3, #0]
 800af76:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800af78:	4604      	mov	r4, r0
 800af7a:	b9b3      	cbnz	r3, 800afaa <srand+0x3a>
 800af7c:	2018      	movs	r0, #24
 800af7e:	f000 fb5f 	bl	800b640 <malloc>
 800af82:	4602      	mov	r2, r0
 800af84:	6328      	str	r0, [r5, #48]	@ 0x30
 800af86:	b920      	cbnz	r0, 800af92 <srand+0x22>
 800af88:	4b0b      	ldr	r3, [pc, #44]	@ (800afb8 <srand+0x48>)
 800af8a:	480c      	ldr	r0, [pc, #48]	@ (800afbc <srand+0x4c>)
 800af8c:	2146      	movs	r1, #70	@ 0x46
 800af8e:	f000 faef 	bl	800b570 <__assert_func>
 800af92:	490b      	ldr	r1, [pc, #44]	@ (800afc0 <srand+0x50>)
 800af94:	4b0b      	ldr	r3, [pc, #44]	@ (800afc4 <srand+0x54>)
 800af96:	e9c0 1300 	strd	r1, r3, [r0]
 800af9a:	4b0b      	ldr	r3, [pc, #44]	@ (800afc8 <srand+0x58>)
 800af9c:	6083      	str	r3, [r0, #8]
 800af9e:	230b      	movs	r3, #11
 800afa0:	8183      	strh	r3, [r0, #12]
 800afa2:	2100      	movs	r1, #0
 800afa4:	2001      	movs	r0, #1
 800afa6:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800afaa:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800afac:	2200      	movs	r2, #0
 800afae:	611c      	str	r4, [r3, #16]
 800afb0:	615a      	str	r2, [r3, #20]
 800afb2:	bd38      	pop	{r3, r4, r5, pc}
 800afb4:	200002b8 	.word	0x200002b8
 800afb8:	0800c63c 	.word	0x0800c63c
 800afbc:	0800c653 	.word	0x0800c653
 800afc0:	abcd330e 	.word	0xabcd330e
 800afc4:	e66d1234 	.word	0xe66d1234
 800afc8:	0005deec 	.word	0x0005deec

0800afcc <rand>:
 800afcc:	4b16      	ldr	r3, [pc, #88]	@ (800b028 <rand+0x5c>)
 800afce:	b510      	push	{r4, lr}
 800afd0:	681c      	ldr	r4, [r3, #0]
 800afd2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800afd4:	b9b3      	cbnz	r3, 800b004 <rand+0x38>
 800afd6:	2018      	movs	r0, #24
 800afd8:	f000 fb32 	bl	800b640 <malloc>
 800afdc:	4602      	mov	r2, r0
 800afde:	6320      	str	r0, [r4, #48]	@ 0x30
 800afe0:	b920      	cbnz	r0, 800afec <rand+0x20>
 800afe2:	4b12      	ldr	r3, [pc, #72]	@ (800b02c <rand+0x60>)
 800afe4:	4812      	ldr	r0, [pc, #72]	@ (800b030 <rand+0x64>)
 800afe6:	2152      	movs	r1, #82	@ 0x52
 800afe8:	f000 fac2 	bl	800b570 <__assert_func>
 800afec:	4911      	ldr	r1, [pc, #68]	@ (800b034 <rand+0x68>)
 800afee:	4b12      	ldr	r3, [pc, #72]	@ (800b038 <rand+0x6c>)
 800aff0:	e9c0 1300 	strd	r1, r3, [r0]
 800aff4:	4b11      	ldr	r3, [pc, #68]	@ (800b03c <rand+0x70>)
 800aff6:	6083      	str	r3, [r0, #8]
 800aff8:	230b      	movs	r3, #11
 800affa:	8183      	strh	r3, [r0, #12]
 800affc:	2100      	movs	r1, #0
 800affe:	2001      	movs	r0, #1
 800b000:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800b004:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b006:	480e      	ldr	r0, [pc, #56]	@ (800b040 <rand+0x74>)
 800b008:	690b      	ldr	r3, [r1, #16]
 800b00a:	694c      	ldr	r4, [r1, #20]
 800b00c:	4a0d      	ldr	r2, [pc, #52]	@ (800b044 <rand+0x78>)
 800b00e:	4358      	muls	r0, r3
 800b010:	fb02 0004 	mla	r0, r2, r4, r0
 800b014:	fba3 3202 	umull	r3, r2, r3, r2
 800b018:	3301      	adds	r3, #1
 800b01a:	eb40 0002 	adc.w	r0, r0, r2
 800b01e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800b022:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800b026:	bd10      	pop	{r4, pc}
 800b028:	200002b8 	.word	0x200002b8
 800b02c:	0800c63c 	.word	0x0800c63c
 800b030:	0800c653 	.word	0x0800c653
 800b034:	abcd330e 	.word	0xabcd330e
 800b038:	e66d1234 	.word	0xe66d1234
 800b03c:	0005deec 	.word	0x0005deec
 800b040:	5851f42d 	.word	0x5851f42d
 800b044:	4c957f2d 	.word	0x4c957f2d

0800b048 <_strtol_l.isra.0>:
 800b048:	2b24      	cmp	r3, #36	@ 0x24
 800b04a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b04e:	4686      	mov	lr, r0
 800b050:	4690      	mov	r8, r2
 800b052:	d801      	bhi.n	800b058 <_strtol_l.isra.0+0x10>
 800b054:	2b01      	cmp	r3, #1
 800b056:	d106      	bne.n	800b066 <_strtol_l.isra.0+0x1e>
 800b058:	f000 fa4e 	bl	800b4f8 <__errno>
 800b05c:	2316      	movs	r3, #22
 800b05e:	6003      	str	r3, [r0, #0]
 800b060:	2000      	movs	r0, #0
 800b062:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b066:	4834      	ldr	r0, [pc, #208]	@ (800b138 <_strtol_l.isra.0+0xf0>)
 800b068:	460d      	mov	r5, r1
 800b06a:	462a      	mov	r2, r5
 800b06c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b070:	5d06      	ldrb	r6, [r0, r4]
 800b072:	f016 0608 	ands.w	r6, r6, #8
 800b076:	d1f8      	bne.n	800b06a <_strtol_l.isra.0+0x22>
 800b078:	2c2d      	cmp	r4, #45	@ 0x2d
 800b07a:	d110      	bne.n	800b09e <_strtol_l.isra.0+0x56>
 800b07c:	782c      	ldrb	r4, [r5, #0]
 800b07e:	2601      	movs	r6, #1
 800b080:	1c95      	adds	r5, r2, #2
 800b082:	f033 0210 	bics.w	r2, r3, #16
 800b086:	d115      	bne.n	800b0b4 <_strtol_l.isra.0+0x6c>
 800b088:	2c30      	cmp	r4, #48	@ 0x30
 800b08a:	d10d      	bne.n	800b0a8 <_strtol_l.isra.0+0x60>
 800b08c:	782a      	ldrb	r2, [r5, #0]
 800b08e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b092:	2a58      	cmp	r2, #88	@ 0x58
 800b094:	d108      	bne.n	800b0a8 <_strtol_l.isra.0+0x60>
 800b096:	786c      	ldrb	r4, [r5, #1]
 800b098:	3502      	adds	r5, #2
 800b09a:	2310      	movs	r3, #16
 800b09c:	e00a      	b.n	800b0b4 <_strtol_l.isra.0+0x6c>
 800b09e:	2c2b      	cmp	r4, #43	@ 0x2b
 800b0a0:	bf04      	itt	eq
 800b0a2:	782c      	ldrbeq	r4, [r5, #0]
 800b0a4:	1c95      	addeq	r5, r2, #2
 800b0a6:	e7ec      	b.n	800b082 <_strtol_l.isra.0+0x3a>
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d1f6      	bne.n	800b09a <_strtol_l.isra.0+0x52>
 800b0ac:	2c30      	cmp	r4, #48	@ 0x30
 800b0ae:	bf14      	ite	ne
 800b0b0:	230a      	movne	r3, #10
 800b0b2:	2308      	moveq	r3, #8
 800b0b4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b0b8:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b0bc:	2200      	movs	r2, #0
 800b0be:	fbbc f9f3 	udiv	r9, ip, r3
 800b0c2:	4610      	mov	r0, r2
 800b0c4:	fb03 ca19 	mls	sl, r3, r9, ip
 800b0c8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b0cc:	2f09      	cmp	r7, #9
 800b0ce:	d80f      	bhi.n	800b0f0 <_strtol_l.isra.0+0xa8>
 800b0d0:	463c      	mov	r4, r7
 800b0d2:	42a3      	cmp	r3, r4
 800b0d4:	dd1b      	ble.n	800b10e <_strtol_l.isra.0+0xc6>
 800b0d6:	1c57      	adds	r7, r2, #1
 800b0d8:	d007      	beq.n	800b0ea <_strtol_l.isra.0+0xa2>
 800b0da:	4581      	cmp	r9, r0
 800b0dc:	d314      	bcc.n	800b108 <_strtol_l.isra.0+0xc0>
 800b0de:	d101      	bne.n	800b0e4 <_strtol_l.isra.0+0x9c>
 800b0e0:	45a2      	cmp	sl, r4
 800b0e2:	db11      	blt.n	800b108 <_strtol_l.isra.0+0xc0>
 800b0e4:	fb00 4003 	mla	r0, r0, r3, r4
 800b0e8:	2201      	movs	r2, #1
 800b0ea:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b0ee:	e7eb      	b.n	800b0c8 <_strtol_l.isra.0+0x80>
 800b0f0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b0f4:	2f19      	cmp	r7, #25
 800b0f6:	d801      	bhi.n	800b0fc <_strtol_l.isra.0+0xb4>
 800b0f8:	3c37      	subs	r4, #55	@ 0x37
 800b0fa:	e7ea      	b.n	800b0d2 <_strtol_l.isra.0+0x8a>
 800b0fc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b100:	2f19      	cmp	r7, #25
 800b102:	d804      	bhi.n	800b10e <_strtol_l.isra.0+0xc6>
 800b104:	3c57      	subs	r4, #87	@ 0x57
 800b106:	e7e4      	b.n	800b0d2 <_strtol_l.isra.0+0x8a>
 800b108:	f04f 32ff 	mov.w	r2, #4294967295
 800b10c:	e7ed      	b.n	800b0ea <_strtol_l.isra.0+0xa2>
 800b10e:	1c53      	adds	r3, r2, #1
 800b110:	d108      	bne.n	800b124 <_strtol_l.isra.0+0xdc>
 800b112:	2322      	movs	r3, #34	@ 0x22
 800b114:	f8ce 3000 	str.w	r3, [lr]
 800b118:	4660      	mov	r0, ip
 800b11a:	f1b8 0f00 	cmp.w	r8, #0
 800b11e:	d0a0      	beq.n	800b062 <_strtol_l.isra.0+0x1a>
 800b120:	1e69      	subs	r1, r5, #1
 800b122:	e006      	b.n	800b132 <_strtol_l.isra.0+0xea>
 800b124:	b106      	cbz	r6, 800b128 <_strtol_l.isra.0+0xe0>
 800b126:	4240      	negs	r0, r0
 800b128:	f1b8 0f00 	cmp.w	r8, #0
 800b12c:	d099      	beq.n	800b062 <_strtol_l.isra.0+0x1a>
 800b12e:	2a00      	cmp	r2, #0
 800b130:	d1f6      	bne.n	800b120 <_strtol_l.isra.0+0xd8>
 800b132:	f8c8 1000 	str.w	r1, [r8]
 800b136:	e794      	b.n	800b062 <_strtol_l.isra.0+0x1a>
 800b138:	0800c71b 	.word	0x0800c71b

0800b13c <strtol>:
 800b13c:	4613      	mov	r3, r2
 800b13e:	460a      	mov	r2, r1
 800b140:	4601      	mov	r1, r0
 800b142:	4802      	ldr	r0, [pc, #8]	@ (800b14c <strtol+0x10>)
 800b144:	6800      	ldr	r0, [r0, #0]
 800b146:	f7ff bf7f 	b.w	800b048 <_strtol_l.isra.0>
 800b14a:	bf00      	nop
 800b14c:	200002b8 	.word	0x200002b8

0800b150 <std>:
 800b150:	2300      	movs	r3, #0
 800b152:	b510      	push	{r4, lr}
 800b154:	4604      	mov	r4, r0
 800b156:	e9c0 3300 	strd	r3, r3, [r0]
 800b15a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b15e:	6083      	str	r3, [r0, #8]
 800b160:	8181      	strh	r1, [r0, #12]
 800b162:	6643      	str	r3, [r0, #100]	@ 0x64
 800b164:	81c2      	strh	r2, [r0, #14]
 800b166:	6183      	str	r3, [r0, #24]
 800b168:	4619      	mov	r1, r3
 800b16a:	2208      	movs	r2, #8
 800b16c:	305c      	adds	r0, #92	@ 0x5c
 800b16e:	f000 f916 	bl	800b39e <memset>
 800b172:	4b0d      	ldr	r3, [pc, #52]	@ (800b1a8 <std+0x58>)
 800b174:	6263      	str	r3, [r4, #36]	@ 0x24
 800b176:	4b0d      	ldr	r3, [pc, #52]	@ (800b1ac <std+0x5c>)
 800b178:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b17a:	4b0d      	ldr	r3, [pc, #52]	@ (800b1b0 <std+0x60>)
 800b17c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b17e:	4b0d      	ldr	r3, [pc, #52]	@ (800b1b4 <std+0x64>)
 800b180:	6323      	str	r3, [r4, #48]	@ 0x30
 800b182:	4b0d      	ldr	r3, [pc, #52]	@ (800b1b8 <std+0x68>)
 800b184:	6224      	str	r4, [r4, #32]
 800b186:	429c      	cmp	r4, r3
 800b188:	d006      	beq.n	800b198 <std+0x48>
 800b18a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b18e:	4294      	cmp	r4, r2
 800b190:	d002      	beq.n	800b198 <std+0x48>
 800b192:	33d0      	adds	r3, #208	@ 0xd0
 800b194:	429c      	cmp	r4, r3
 800b196:	d105      	bne.n	800b1a4 <std+0x54>
 800b198:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b19c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b1a0:	f000 b9d4 	b.w	800b54c <__retarget_lock_init_recursive>
 800b1a4:	bd10      	pop	{r4, pc}
 800b1a6:	bf00      	nop
 800b1a8:	0800b319 	.word	0x0800b319
 800b1ac:	0800b33b 	.word	0x0800b33b
 800b1b0:	0800b373 	.word	0x0800b373
 800b1b4:	0800b397 	.word	0x0800b397
 800b1b8:	20005150 	.word	0x20005150

0800b1bc <stdio_exit_handler>:
 800b1bc:	4a02      	ldr	r2, [pc, #8]	@ (800b1c8 <stdio_exit_handler+0xc>)
 800b1be:	4903      	ldr	r1, [pc, #12]	@ (800b1cc <stdio_exit_handler+0x10>)
 800b1c0:	4803      	ldr	r0, [pc, #12]	@ (800b1d0 <stdio_exit_handler+0x14>)
 800b1c2:	f000 b869 	b.w	800b298 <_fwalk_sglue>
 800b1c6:	bf00      	nop
 800b1c8:	200002ac 	.word	0x200002ac
 800b1cc:	0800be7d 	.word	0x0800be7d
 800b1d0:	200002bc 	.word	0x200002bc

0800b1d4 <cleanup_stdio>:
 800b1d4:	6841      	ldr	r1, [r0, #4]
 800b1d6:	4b0c      	ldr	r3, [pc, #48]	@ (800b208 <cleanup_stdio+0x34>)
 800b1d8:	4299      	cmp	r1, r3
 800b1da:	b510      	push	{r4, lr}
 800b1dc:	4604      	mov	r4, r0
 800b1de:	d001      	beq.n	800b1e4 <cleanup_stdio+0x10>
 800b1e0:	f000 fe4c 	bl	800be7c <_fflush_r>
 800b1e4:	68a1      	ldr	r1, [r4, #8]
 800b1e6:	4b09      	ldr	r3, [pc, #36]	@ (800b20c <cleanup_stdio+0x38>)
 800b1e8:	4299      	cmp	r1, r3
 800b1ea:	d002      	beq.n	800b1f2 <cleanup_stdio+0x1e>
 800b1ec:	4620      	mov	r0, r4
 800b1ee:	f000 fe45 	bl	800be7c <_fflush_r>
 800b1f2:	68e1      	ldr	r1, [r4, #12]
 800b1f4:	4b06      	ldr	r3, [pc, #24]	@ (800b210 <cleanup_stdio+0x3c>)
 800b1f6:	4299      	cmp	r1, r3
 800b1f8:	d004      	beq.n	800b204 <cleanup_stdio+0x30>
 800b1fa:	4620      	mov	r0, r4
 800b1fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b200:	f000 be3c 	b.w	800be7c <_fflush_r>
 800b204:	bd10      	pop	{r4, pc}
 800b206:	bf00      	nop
 800b208:	20005150 	.word	0x20005150
 800b20c:	200051b8 	.word	0x200051b8
 800b210:	20005220 	.word	0x20005220

0800b214 <global_stdio_init.part.0>:
 800b214:	b510      	push	{r4, lr}
 800b216:	4b0b      	ldr	r3, [pc, #44]	@ (800b244 <global_stdio_init.part.0+0x30>)
 800b218:	4c0b      	ldr	r4, [pc, #44]	@ (800b248 <global_stdio_init.part.0+0x34>)
 800b21a:	4a0c      	ldr	r2, [pc, #48]	@ (800b24c <global_stdio_init.part.0+0x38>)
 800b21c:	601a      	str	r2, [r3, #0]
 800b21e:	4620      	mov	r0, r4
 800b220:	2200      	movs	r2, #0
 800b222:	2104      	movs	r1, #4
 800b224:	f7ff ff94 	bl	800b150 <std>
 800b228:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b22c:	2201      	movs	r2, #1
 800b22e:	2109      	movs	r1, #9
 800b230:	f7ff ff8e 	bl	800b150 <std>
 800b234:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b238:	2202      	movs	r2, #2
 800b23a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b23e:	2112      	movs	r1, #18
 800b240:	f7ff bf86 	b.w	800b150 <std>
 800b244:	20005288 	.word	0x20005288
 800b248:	20005150 	.word	0x20005150
 800b24c:	0800b1bd 	.word	0x0800b1bd

0800b250 <__sfp_lock_acquire>:
 800b250:	4801      	ldr	r0, [pc, #4]	@ (800b258 <__sfp_lock_acquire+0x8>)
 800b252:	f000 b97c 	b.w	800b54e <__retarget_lock_acquire_recursive>
 800b256:	bf00      	nop
 800b258:	20005291 	.word	0x20005291

0800b25c <__sfp_lock_release>:
 800b25c:	4801      	ldr	r0, [pc, #4]	@ (800b264 <__sfp_lock_release+0x8>)
 800b25e:	f000 b977 	b.w	800b550 <__retarget_lock_release_recursive>
 800b262:	bf00      	nop
 800b264:	20005291 	.word	0x20005291

0800b268 <__sinit>:
 800b268:	b510      	push	{r4, lr}
 800b26a:	4604      	mov	r4, r0
 800b26c:	f7ff fff0 	bl	800b250 <__sfp_lock_acquire>
 800b270:	6a23      	ldr	r3, [r4, #32]
 800b272:	b11b      	cbz	r3, 800b27c <__sinit+0x14>
 800b274:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b278:	f7ff bff0 	b.w	800b25c <__sfp_lock_release>
 800b27c:	4b04      	ldr	r3, [pc, #16]	@ (800b290 <__sinit+0x28>)
 800b27e:	6223      	str	r3, [r4, #32]
 800b280:	4b04      	ldr	r3, [pc, #16]	@ (800b294 <__sinit+0x2c>)
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	2b00      	cmp	r3, #0
 800b286:	d1f5      	bne.n	800b274 <__sinit+0xc>
 800b288:	f7ff ffc4 	bl	800b214 <global_stdio_init.part.0>
 800b28c:	e7f2      	b.n	800b274 <__sinit+0xc>
 800b28e:	bf00      	nop
 800b290:	0800b1d5 	.word	0x0800b1d5
 800b294:	20005288 	.word	0x20005288

0800b298 <_fwalk_sglue>:
 800b298:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b29c:	4607      	mov	r7, r0
 800b29e:	4688      	mov	r8, r1
 800b2a0:	4614      	mov	r4, r2
 800b2a2:	2600      	movs	r6, #0
 800b2a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b2a8:	f1b9 0901 	subs.w	r9, r9, #1
 800b2ac:	d505      	bpl.n	800b2ba <_fwalk_sglue+0x22>
 800b2ae:	6824      	ldr	r4, [r4, #0]
 800b2b0:	2c00      	cmp	r4, #0
 800b2b2:	d1f7      	bne.n	800b2a4 <_fwalk_sglue+0xc>
 800b2b4:	4630      	mov	r0, r6
 800b2b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2ba:	89ab      	ldrh	r3, [r5, #12]
 800b2bc:	2b01      	cmp	r3, #1
 800b2be:	d907      	bls.n	800b2d0 <_fwalk_sglue+0x38>
 800b2c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b2c4:	3301      	adds	r3, #1
 800b2c6:	d003      	beq.n	800b2d0 <_fwalk_sglue+0x38>
 800b2c8:	4629      	mov	r1, r5
 800b2ca:	4638      	mov	r0, r7
 800b2cc:	47c0      	blx	r8
 800b2ce:	4306      	orrs	r6, r0
 800b2d0:	3568      	adds	r5, #104	@ 0x68
 800b2d2:	e7e9      	b.n	800b2a8 <_fwalk_sglue+0x10>

0800b2d4 <siprintf>:
 800b2d4:	b40e      	push	{r1, r2, r3}
 800b2d6:	b510      	push	{r4, lr}
 800b2d8:	b09d      	sub	sp, #116	@ 0x74
 800b2da:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b2dc:	9002      	str	r0, [sp, #8]
 800b2de:	9006      	str	r0, [sp, #24]
 800b2e0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b2e4:	480a      	ldr	r0, [pc, #40]	@ (800b310 <siprintf+0x3c>)
 800b2e6:	9107      	str	r1, [sp, #28]
 800b2e8:	9104      	str	r1, [sp, #16]
 800b2ea:	490a      	ldr	r1, [pc, #40]	@ (800b314 <siprintf+0x40>)
 800b2ec:	f853 2b04 	ldr.w	r2, [r3], #4
 800b2f0:	9105      	str	r1, [sp, #20]
 800b2f2:	2400      	movs	r4, #0
 800b2f4:	a902      	add	r1, sp, #8
 800b2f6:	6800      	ldr	r0, [r0, #0]
 800b2f8:	9301      	str	r3, [sp, #4]
 800b2fa:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b2fc:	f000 fab2 	bl	800b864 <_svfiprintf_r>
 800b300:	9b02      	ldr	r3, [sp, #8]
 800b302:	701c      	strb	r4, [r3, #0]
 800b304:	b01d      	add	sp, #116	@ 0x74
 800b306:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b30a:	b003      	add	sp, #12
 800b30c:	4770      	bx	lr
 800b30e:	bf00      	nop
 800b310:	200002b8 	.word	0x200002b8
 800b314:	ffff0208 	.word	0xffff0208

0800b318 <__sread>:
 800b318:	b510      	push	{r4, lr}
 800b31a:	460c      	mov	r4, r1
 800b31c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b320:	f000 f8c6 	bl	800b4b0 <_read_r>
 800b324:	2800      	cmp	r0, #0
 800b326:	bfab      	itete	ge
 800b328:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b32a:	89a3      	ldrhlt	r3, [r4, #12]
 800b32c:	181b      	addge	r3, r3, r0
 800b32e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b332:	bfac      	ite	ge
 800b334:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b336:	81a3      	strhlt	r3, [r4, #12]
 800b338:	bd10      	pop	{r4, pc}

0800b33a <__swrite>:
 800b33a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b33e:	461f      	mov	r7, r3
 800b340:	898b      	ldrh	r3, [r1, #12]
 800b342:	05db      	lsls	r3, r3, #23
 800b344:	4605      	mov	r5, r0
 800b346:	460c      	mov	r4, r1
 800b348:	4616      	mov	r6, r2
 800b34a:	d505      	bpl.n	800b358 <__swrite+0x1e>
 800b34c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b350:	2302      	movs	r3, #2
 800b352:	2200      	movs	r2, #0
 800b354:	f000 f89a 	bl	800b48c <_lseek_r>
 800b358:	89a3      	ldrh	r3, [r4, #12]
 800b35a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b35e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b362:	81a3      	strh	r3, [r4, #12]
 800b364:	4632      	mov	r2, r6
 800b366:	463b      	mov	r3, r7
 800b368:	4628      	mov	r0, r5
 800b36a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b36e:	f000 b8b1 	b.w	800b4d4 <_write_r>

0800b372 <__sseek>:
 800b372:	b510      	push	{r4, lr}
 800b374:	460c      	mov	r4, r1
 800b376:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b37a:	f000 f887 	bl	800b48c <_lseek_r>
 800b37e:	1c43      	adds	r3, r0, #1
 800b380:	89a3      	ldrh	r3, [r4, #12]
 800b382:	bf15      	itete	ne
 800b384:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b386:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b38a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b38e:	81a3      	strheq	r3, [r4, #12]
 800b390:	bf18      	it	ne
 800b392:	81a3      	strhne	r3, [r4, #12]
 800b394:	bd10      	pop	{r4, pc}

0800b396 <__sclose>:
 800b396:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b39a:	f000 b809 	b.w	800b3b0 <_close_r>

0800b39e <memset>:
 800b39e:	4402      	add	r2, r0
 800b3a0:	4603      	mov	r3, r0
 800b3a2:	4293      	cmp	r3, r2
 800b3a4:	d100      	bne.n	800b3a8 <memset+0xa>
 800b3a6:	4770      	bx	lr
 800b3a8:	f803 1b01 	strb.w	r1, [r3], #1
 800b3ac:	e7f9      	b.n	800b3a2 <memset+0x4>
	...

0800b3b0 <_close_r>:
 800b3b0:	b538      	push	{r3, r4, r5, lr}
 800b3b2:	4d06      	ldr	r5, [pc, #24]	@ (800b3cc <_close_r+0x1c>)
 800b3b4:	2300      	movs	r3, #0
 800b3b6:	4604      	mov	r4, r0
 800b3b8:	4608      	mov	r0, r1
 800b3ba:	602b      	str	r3, [r5, #0]
 800b3bc:	f7f8 ff2e 	bl	800421c <_close>
 800b3c0:	1c43      	adds	r3, r0, #1
 800b3c2:	d102      	bne.n	800b3ca <_close_r+0x1a>
 800b3c4:	682b      	ldr	r3, [r5, #0]
 800b3c6:	b103      	cbz	r3, 800b3ca <_close_r+0x1a>
 800b3c8:	6023      	str	r3, [r4, #0]
 800b3ca:	bd38      	pop	{r3, r4, r5, pc}
 800b3cc:	2000528c 	.word	0x2000528c

0800b3d0 <_reclaim_reent>:
 800b3d0:	4b2d      	ldr	r3, [pc, #180]	@ (800b488 <_reclaim_reent+0xb8>)
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	4283      	cmp	r3, r0
 800b3d6:	b570      	push	{r4, r5, r6, lr}
 800b3d8:	4604      	mov	r4, r0
 800b3da:	d053      	beq.n	800b484 <_reclaim_reent+0xb4>
 800b3dc:	69c3      	ldr	r3, [r0, #28]
 800b3de:	b31b      	cbz	r3, 800b428 <_reclaim_reent+0x58>
 800b3e0:	68db      	ldr	r3, [r3, #12]
 800b3e2:	b163      	cbz	r3, 800b3fe <_reclaim_reent+0x2e>
 800b3e4:	2500      	movs	r5, #0
 800b3e6:	69e3      	ldr	r3, [r4, #28]
 800b3e8:	68db      	ldr	r3, [r3, #12]
 800b3ea:	5959      	ldr	r1, [r3, r5]
 800b3ec:	b9b1      	cbnz	r1, 800b41c <_reclaim_reent+0x4c>
 800b3ee:	3504      	adds	r5, #4
 800b3f0:	2d80      	cmp	r5, #128	@ 0x80
 800b3f2:	d1f8      	bne.n	800b3e6 <_reclaim_reent+0x16>
 800b3f4:	69e3      	ldr	r3, [r4, #28]
 800b3f6:	4620      	mov	r0, r4
 800b3f8:	68d9      	ldr	r1, [r3, #12]
 800b3fa:	f000 f8d7 	bl	800b5ac <_free_r>
 800b3fe:	69e3      	ldr	r3, [r4, #28]
 800b400:	6819      	ldr	r1, [r3, #0]
 800b402:	b111      	cbz	r1, 800b40a <_reclaim_reent+0x3a>
 800b404:	4620      	mov	r0, r4
 800b406:	f000 f8d1 	bl	800b5ac <_free_r>
 800b40a:	69e3      	ldr	r3, [r4, #28]
 800b40c:	689d      	ldr	r5, [r3, #8]
 800b40e:	b15d      	cbz	r5, 800b428 <_reclaim_reent+0x58>
 800b410:	4629      	mov	r1, r5
 800b412:	4620      	mov	r0, r4
 800b414:	682d      	ldr	r5, [r5, #0]
 800b416:	f000 f8c9 	bl	800b5ac <_free_r>
 800b41a:	e7f8      	b.n	800b40e <_reclaim_reent+0x3e>
 800b41c:	680e      	ldr	r6, [r1, #0]
 800b41e:	4620      	mov	r0, r4
 800b420:	f000 f8c4 	bl	800b5ac <_free_r>
 800b424:	4631      	mov	r1, r6
 800b426:	e7e1      	b.n	800b3ec <_reclaim_reent+0x1c>
 800b428:	6961      	ldr	r1, [r4, #20]
 800b42a:	b111      	cbz	r1, 800b432 <_reclaim_reent+0x62>
 800b42c:	4620      	mov	r0, r4
 800b42e:	f000 f8bd 	bl	800b5ac <_free_r>
 800b432:	69e1      	ldr	r1, [r4, #28]
 800b434:	b111      	cbz	r1, 800b43c <_reclaim_reent+0x6c>
 800b436:	4620      	mov	r0, r4
 800b438:	f000 f8b8 	bl	800b5ac <_free_r>
 800b43c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b43e:	b111      	cbz	r1, 800b446 <_reclaim_reent+0x76>
 800b440:	4620      	mov	r0, r4
 800b442:	f000 f8b3 	bl	800b5ac <_free_r>
 800b446:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b448:	b111      	cbz	r1, 800b450 <_reclaim_reent+0x80>
 800b44a:	4620      	mov	r0, r4
 800b44c:	f000 f8ae 	bl	800b5ac <_free_r>
 800b450:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b452:	b111      	cbz	r1, 800b45a <_reclaim_reent+0x8a>
 800b454:	4620      	mov	r0, r4
 800b456:	f000 f8a9 	bl	800b5ac <_free_r>
 800b45a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b45c:	b111      	cbz	r1, 800b464 <_reclaim_reent+0x94>
 800b45e:	4620      	mov	r0, r4
 800b460:	f000 f8a4 	bl	800b5ac <_free_r>
 800b464:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b466:	b111      	cbz	r1, 800b46e <_reclaim_reent+0x9e>
 800b468:	4620      	mov	r0, r4
 800b46a:	f000 f89f 	bl	800b5ac <_free_r>
 800b46e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b470:	b111      	cbz	r1, 800b478 <_reclaim_reent+0xa8>
 800b472:	4620      	mov	r0, r4
 800b474:	f000 f89a 	bl	800b5ac <_free_r>
 800b478:	6a23      	ldr	r3, [r4, #32]
 800b47a:	b11b      	cbz	r3, 800b484 <_reclaim_reent+0xb4>
 800b47c:	4620      	mov	r0, r4
 800b47e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b482:	4718      	bx	r3
 800b484:	bd70      	pop	{r4, r5, r6, pc}
 800b486:	bf00      	nop
 800b488:	200002b8 	.word	0x200002b8

0800b48c <_lseek_r>:
 800b48c:	b538      	push	{r3, r4, r5, lr}
 800b48e:	4d07      	ldr	r5, [pc, #28]	@ (800b4ac <_lseek_r+0x20>)
 800b490:	4604      	mov	r4, r0
 800b492:	4608      	mov	r0, r1
 800b494:	4611      	mov	r1, r2
 800b496:	2200      	movs	r2, #0
 800b498:	602a      	str	r2, [r5, #0]
 800b49a:	461a      	mov	r2, r3
 800b49c:	f7f8 fee5 	bl	800426a <_lseek>
 800b4a0:	1c43      	adds	r3, r0, #1
 800b4a2:	d102      	bne.n	800b4aa <_lseek_r+0x1e>
 800b4a4:	682b      	ldr	r3, [r5, #0]
 800b4a6:	b103      	cbz	r3, 800b4aa <_lseek_r+0x1e>
 800b4a8:	6023      	str	r3, [r4, #0]
 800b4aa:	bd38      	pop	{r3, r4, r5, pc}
 800b4ac:	2000528c 	.word	0x2000528c

0800b4b0 <_read_r>:
 800b4b0:	b538      	push	{r3, r4, r5, lr}
 800b4b2:	4d07      	ldr	r5, [pc, #28]	@ (800b4d0 <_read_r+0x20>)
 800b4b4:	4604      	mov	r4, r0
 800b4b6:	4608      	mov	r0, r1
 800b4b8:	4611      	mov	r1, r2
 800b4ba:	2200      	movs	r2, #0
 800b4bc:	602a      	str	r2, [r5, #0]
 800b4be:	461a      	mov	r2, r3
 800b4c0:	f7f8 fe73 	bl	80041aa <_read>
 800b4c4:	1c43      	adds	r3, r0, #1
 800b4c6:	d102      	bne.n	800b4ce <_read_r+0x1e>
 800b4c8:	682b      	ldr	r3, [r5, #0]
 800b4ca:	b103      	cbz	r3, 800b4ce <_read_r+0x1e>
 800b4cc:	6023      	str	r3, [r4, #0]
 800b4ce:	bd38      	pop	{r3, r4, r5, pc}
 800b4d0:	2000528c 	.word	0x2000528c

0800b4d4 <_write_r>:
 800b4d4:	b538      	push	{r3, r4, r5, lr}
 800b4d6:	4d07      	ldr	r5, [pc, #28]	@ (800b4f4 <_write_r+0x20>)
 800b4d8:	4604      	mov	r4, r0
 800b4da:	4608      	mov	r0, r1
 800b4dc:	4611      	mov	r1, r2
 800b4de:	2200      	movs	r2, #0
 800b4e0:	602a      	str	r2, [r5, #0]
 800b4e2:	461a      	mov	r2, r3
 800b4e4:	f7f8 fe7e 	bl	80041e4 <_write>
 800b4e8:	1c43      	adds	r3, r0, #1
 800b4ea:	d102      	bne.n	800b4f2 <_write_r+0x1e>
 800b4ec:	682b      	ldr	r3, [r5, #0]
 800b4ee:	b103      	cbz	r3, 800b4f2 <_write_r+0x1e>
 800b4f0:	6023      	str	r3, [r4, #0]
 800b4f2:	bd38      	pop	{r3, r4, r5, pc}
 800b4f4:	2000528c 	.word	0x2000528c

0800b4f8 <__errno>:
 800b4f8:	4b01      	ldr	r3, [pc, #4]	@ (800b500 <__errno+0x8>)
 800b4fa:	6818      	ldr	r0, [r3, #0]
 800b4fc:	4770      	bx	lr
 800b4fe:	bf00      	nop
 800b500:	200002b8 	.word	0x200002b8

0800b504 <__libc_init_array>:
 800b504:	b570      	push	{r4, r5, r6, lr}
 800b506:	4d0d      	ldr	r5, [pc, #52]	@ (800b53c <__libc_init_array+0x38>)
 800b508:	4c0d      	ldr	r4, [pc, #52]	@ (800b540 <__libc_init_array+0x3c>)
 800b50a:	1b64      	subs	r4, r4, r5
 800b50c:	10a4      	asrs	r4, r4, #2
 800b50e:	2600      	movs	r6, #0
 800b510:	42a6      	cmp	r6, r4
 800b512:	d109      	bne.n	800b528 <__libc_init_array+0x24>
 800b514:	4d0b      	ldr	r5, [pc, #44]	@ (800b544 <__libc_init_array+0x40>)
 800b516:	4c0c      	ldr	r4, [pc, #48]	@ (800b548 <__libc_init_array+0x44>)
 800b518:	f000 ffee 	bl	800c4f8 <_init>
 800b51c:	1b64      	subs	r4, r4, r5
 800b51e:	10a4      	asrs	r4, r4, #2
 800b520:	2600      	movs	r6, #0
 800b522:	42a6      	cmp	r6, r4
 800b524:	d105      	bne.n	800b532 <__libc_init_array+0x2e>
 800b526:	bd70      	pop	{r4, r5, r6, pc}
 800b528:	f855 3b04 	ldr.w	r3, [r5], #4
 800b52c:	4798      	blx	r3
 800b52e:	3601      	adds	r6, #1
 800b530:	e7ee      	b.n	800b510 <__libc_init_array+0xc>
 800b532:	f855 3b04 	ldr.w	r3, [r5], #4
 800b536:	4798      	blx	r3
 800b538:	3601      	adds	r6, #1
 800b53a:	e7f2      	b.n	800b522 <__libc_init_array+0x1e>
 800b53c:	0800c824 	.word	0x0800c824
 800b540:	0800c824 	.word	0x0800c824
 800b544:	0800c824 	.word	0x0800c824
 800b548:	0800c828 	.word	0x0800c828

0800b54c <__retarget_lock_init_recursive>:
 800b54c:	4770      	bx	lr

0800b54e <__retarget_lock_acquire_recursive>:
 800b54e:	4770      	bx	lr

0800b550 <__retarget_lock_release_recursive>:
 800b550:	4770      	bx	lr

0800b552 <memcpy>:
 800b552:	440a      	add	r2, r1
 800b554:	4291      	cmp	r1, r2
 800b556:	f100 33ff 	add.w	r3, r0, #4294967295
 800b55a:	d100      	bne.n	800b55e <memcpy+0xc>
 800b55c:	4770      	bx	lr
 800b55e:	b510      	push	{r4, lr}
 800b560:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b564:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b568:	4291      	cmp	r1, r2
 800b56a:	d1f9      	bne.n	800b560 <memcpy+0xe>
 800b56c:	bd10      	pop	{r4, pc}
	...

0800b570 <__assert_func>:
 800b570:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b572:	4614      	mov	r4, r2
 800b574:	461a      	mov	r2, r3
 800b576:	4b09      	ldr	r3, [pc, #36]	@ (800b59c <__assert_func+0x2c>)
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	4605      	mov	r5, r0
 800b57c:	68d8      	ldr	r0, [r3, #12]
 800b57e:	b14c      	cbz	r4, 800b594 <__assert_func+0x24>
 800b580:	4b07      	ldr	r3, [pc, #28]	@ (800b5a0 <__assert_func+0x30>)
 800b582:	9100      	str	r1, [sp, #0]
 800b584:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b588:	4906      	ldr	r1, [pc, #24]	@ (800b5a4 <__assert_func+0x34>)
 800b58a:	462b      	mov	r3, r5
 800b58c:	f000 fc9e 	bl	800becc <fiprintf>
 800b590:	f000 fcd8 	bl	800bf44 <abort>
 800b594:	4b04      	ldr	r3, [pc, #16]	@ (800b5a8 <__assert_func+0x38>)
 800b596:	461c      	mov	r4, r3
 800b598:	e7f3      	b.n	800b582 <__assert_func+0x12>
 800b59a:	bf00      	nop
 800b59c:	200002b8 	.word	0x200002b8
 800b5a0:	0800c6ab 	.word	0x0800c6ab
 800b5a4:	0800c6b8 	.word	0x0800c6b8
 800b5a8:	0800c6e6 	.word	0x0800c6e6

0800b5ac <_free_r>:
 800b5ac:	b538      	push	{r3, r4, r5, lr}
 800b5ae:	4605      	mov	r5, r0
 800b5b0:	2900      	cmp	r1, #0
 800b5b2:	d041      	beq.n	800b638 <_free_r+0x8c>
 800b5b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b5b8:	1f0c      	subs	r4, r1, #4
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	bfb8      	it	lt
 800b5be:	18e4      	addlt	r4, r4, r3
 800b5c0:	f000 f8e8 	bl	800b794 <__malloc_lock>
 800b5c4:	4a1d      	ldr	r2, [pc, #116]	@ (800b63c <_free_r+0x90>)
 800b5c6:	6813      	ldr	r3, [r2, #0]
 800b5c8:	b933      	cbnz	r3, 800b5d8 <_free_r+0x2c>
 800b5ca:	6063      	str	r3, [r4, #4]
 800b5cc:	6014      	str	r4, [r2, #0]
 800b5ce:	4628      	mov	r0, r5
 800b5d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b5d4:	f000 b8e4 	b.w	800b7a0 <__malloc_unlock>
 800b5d8:	42a3      	cmp	r3, r4
 800b5da:	d908      	bls.n	800b5ee <_free_r+0x42>
 800b5dc:	6820      	ldr	r0, [r4, #0]
 800b5de:	1821      	adds	r1, r4, r0
 800b5e0:	428b      	cmp	r3, r1
 800b5e2:	bf01      	itttt	eq
 800b5e4:	6819      	ldreq	r1, [r3, #0]
 800b5e6:	685b      	ldreq	r3, [r3, #4]
 800b5e8:	1809      	addeq	r1, r1, r0
 800b5ea:	6021      	streq	r1, [r4, #0]
 800b5ec:	e7ed      	b.n	800b5ca <_free_r+0x1e>
 800b5ee:	461a      	mov	r2, r3
 800b5f0:	685b      	ldr	r3, [r3, #4]
 800b5f2:	b10b      	cbz	r3, 800b5f8 <_free_r+0x4c>
 800b5f4:	42a3      	cmp	r3, r4
 800b5f6:	d9fa      	bls.n	800b5ee <_free_r+0x42>
 800b5f8:	6811      	ldr	r1, [r2, #0]
 800b5fa:	1850      	adds	r0, r2, r1
 800b5fc:	42a0      	cmp	r0, r4
 800b5fe:	d10b      	bne.n	800b618 <_free_r+0x6c>
 800b600:	6820      	ldr	r0, [r4, #0]
 800b602:	4401      	add	r1, r0
 800b604:	1850      	adds	r0, r2, r1
 800b606:	4283      	cmp	r3, r0
 800b608:	6011      	str	r1, [r2, #0]
 800b60a:	d1e0      	bne.n	800b5ce <_free_r+0x22>
 800b60c:	6818      	ldr	r0, [r3, #0]
 800b60e:	685b      	ldr	r3, [r3, #4]
 800b610:	6053      	str	r3, [r2, #4]
 800b612:	4408      	add	r0, r1
 800b614:	6010      	str	r0, [r2, #0]
 800b616:	e7da      	b.n	800b5ce <_free_r+0x22>
 800b618:	d902      	bls.n	800b620 <_free_r+0x74>
 800b61a:	230c      	movs	r3, #12
 800b61c:	602b      	str	r3, [r5, #0]
 800b61e:	e7d6      	b.n	800b5ce <_free_r+0x22>
 800b620:	6820      	ldr	r0, [r4, #0]
 800b622:	1821      	adds	r1, r4, r0
 800b624:	428b      	cmp	r3, r1
 800b626:	bf04      	itt	eq
 800b628:	6819      	ldreq	r1, [r3, #0]
 800b62a:	685b      	ldreq	r3, [r3, #4]
 800b62c:	6063      	str	r3, [r4, #4]
 800b62e:	bf04      	itt	eq
 800b630:	1809      	addeq	r1, r1, r0
 800b632:	6021      	streq	r1, [r4, #0]
 800b634:	6054      	str	r4, [r2, #4]
 800b636:	e7ca      	b.n	800b5ce <_free_r+0x22>
 800b638:	bd38      	pop	{r3, r4, r5, pc}
 800b63a:	bf00      	nop
 800b63c:	20005298 	.word	0x20005298

0800b640 <malloc>:
 800b640:	4b02      	ldr	r3, [pc, #8]	@ (800b64c <malloc+0xc>)
 800b642:	4601      	mov	r1, r0
 800b644:	6818      	ldr	r0, [r3, #0]
 800b646:	f000 b825 	b.w	800b694 <_malloc_r>
 800b64a:	bf00      	nop
 800b64c:	200002b8 	.word	0x200002b8

0800b650 <sbrk_aligned>:
 800b650:	b570      	push	{r4, r5, r6, lr}
 800b652:	4e0f      	ldr	r6, [pc, #60]	@ (800b690 <sbrk_aligned+0x40>)
 800b654:	460c      	mov	r4, r1
 800b656:	6831      	ldr	r1, [r6, #0]
 800b658:	4605      	mov	r5, r0
 800b65a:	b911      	cbnz	r1, 800b662 <sbrk_aligned+0x12>
 800b65c:	f000 fc62 	bl	800bf24 <_sbrk_r>
 800b660:	6030      	str	r0, [r6, #0]
 800b662:	4621      	mov	r1, r4
 800b664:	4628      	mov	r0, r5
 800b666:	f000 fc5d 	bl	800bf24 <_sbrk_r>
 800b66a:	1c43      	adds	r3, r0, #1
 800b66c:	d103      	bne.n	800b676 <sbrk_aligned+0x26>
 800b66e:	f04f 34ff 	mov.w	r4, #4294967295
 800b672:	4620      	mov	r0, r4
 800b674:	bd70      	pop	{r4, r5, r6, pc}
 800b676:	1cc4      	adds	r4, r0, #3
 800b678:	f024 0403 	bic.w	r4, r4, #3
 800b67c:	42a0      	cmp	r0, r4
 800b67e:	d0f8      	beq.n	800b672 <sbrk_aligned+0x22>
 800b680:	1a21      	subs	r1, r4, r0
 800b682:	4628      	mov	r0, r5
 800b684:	f000 fc4e 	bl	800bf24 <_sbrk_r>
 800b688:	3001      	adds	r0, #1
 800b68a:	d1f2      	bne.n	800b672 <sbrk_aligned+0x22>
 800b68c:	e7ef      	b.n	800b66e <sbrk_aligned+0x1e>
 800b68e:	bf00      	nop
 800b690:	20005294 	.word	0x20005294

0800b694 <_malloc_r>:
 800b694:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b698:	1ccd      	adds	r5, r1, #3
 800b69a:	f025 0503 	bic.w	r5, r5, #3
 800b69e:	3508      	adds	r5, #8
 800b6a0:	2d0c      	cmp	r5, #12
 800b6a2:	bf38      	it	cc
 800b6a4:	250c      	movcc	r5, #12
 800b6a6:	2d00      	cmp	r5, #0
 800b6a8:	4606      	mov	r6, r0
 800b6aa:	db01      	blt.n	800b6b0 <_malloc_r+0x1c>
 800b6ac:	42a9      	cmp	r1, r5
 800b6ae:	d904      	bls.n	800b6ba <_malloc_r+0x26>
 800b6b0:	230c      	movs	r3, #12
 800b6b2:	6033      	str	r3, [r6, #0]
 800b6b4:	2000      	movs	r0, #0
 800b6b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b6ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b790 <_malloc_r+0xfc>
 800b6be:	f000 f869 	bl	800b794 <__malloc_lock>
 800b6c2:	f8d8 3000 	ldr.w	r3, [r8]
 800b6c6:	461c      	mov	r4, r3
 800b6c8:	bb44      	cbnz	r4, 800b71c <_malloc_r+0x88>
 800b6ca:	4629      	mov	r1, r5
 800b6cc:	4630      	mov	r0, r6
 800b6ce:	f7ff ffbf 	bl	800b650 <sbrk_aligned>
 800b6d2:	1c43      	adds	r3, r0, #1
 800b6d4:	4604      	mov	r4, r0
 800b6d6:	d158      	bne.n	800b78a <_malloc_r+0xf6>
 800b6d8:	f8d8 4000 	ldr.w	r4, [r8]
 800b6dc:	4627      	mov	r7, r4
 800b6de:	2f00      	cmp	r7, #0
 800b6e0:	d143      	bne.n	800b76a <_malloc_r+0xd6>
 800b6e2:	2c00      	cmp	r4, #0
 800b6e4:	d04b      	beq.n	800b77e <_malloc_r+0xea>
 800b6e6:	6823      	ldr	r3, [r4, #0]
 800b6e8:	4639      	mov	r1, r7
 800b6ea:	4630      	mov	r0, r6
 800b6ec:	eb04 0903 	add.w	r9, r4, r3
 800b6f0:	f000 fc18 	bl	800bf24 <_sbrk_r>
 800b6f4:	4581      	cmp	r9, r0
 800b6f6:	d142      	bne.n	800b77e <_malloc_r+0xea>
 800b6f8:	6821      	ldr	r1, [r4, #0]
 800b6fa:	1a6d      	subs	r5, r5, r1
 800b6fc:	4629      	mov	r1, r5
 800b6fe:	4630      	mov	r0, r6
 800b700:	f7ff ffa6 	bl	800b650 <sbrk_aligned>
 800b704:	3001      	adds	r0, #1
 800b706:	d03a      	beq.n	800b77e <_malloc_r+0xea>
 800b708:	6823      	ldr	r3, [r4, #0]
 800b70a:	442b      	add	r3, r5
 800b70c:	6023      	str	r3, [r4, #0]
 800b70e:	f8d8 3000 	ldr.w	r3, [r8]
 800b712:	685a      	ldr	r2, [r3, #4]
 800b714:	bb62      	cbnz	r2, 800b770 <_malloc_r+0xdc>
 800b716:	f8c8 7000 	str.w	r7, [r8]
 800b71a:	e00f      	b.n	800b73c <_malloc_r+0xa8>
 800b71c:	6822      	ldr	r2, [r4, #0]
 800b71e:	1b52      	subs	r2, r2, r5
 800b720:	d420      	bmi.n	800b764 <_malloc_r+0xd0>
 800b722:	2a0b      	cmp	r2, #11
 800b724:	d917      	bls.n	800b756 <_malloc_r+0xc2>
 800b726:	1961      	adds	r1, r4, r5
 800b728:	42a3      	cmp	r3, r4
 800b72a:	6025      	str	r5, [r4, #0]
 800b72c:	bf18      	it	ne
 800b72e:	6059      	strne	r1, [r3, #4]
 800b730:	6863      	ldr	r3, [r4, #4]
 800b732:	bf08      	it	eq
 800b734:	f8c8 1000 	streq.w	r1, [r8]
 800b738:	5162      	str	r2, [r4, r5]
 800b73a:	604b      	str	r3, [r1, #4]
 800b73c:	4630      	mov	r0, r6
 800b73e:	f000 f82f 	bl	800b7a0 <__malloc_unlock>
 800b742:	f104 000b 	add.w	r0, r4, #11
 800b746:	1d23      	adds	r3, r4, #4
 800b748:	f020 0007 	bic.w	r0, r0, #7
 800b74c:	1ac2      	subs	r2, r0, r3
 800b74e:	bf1c      	itt	ne
 800b750:	1a1b      	subne	r3, r3, r0
 800b752:	50a3      	strne	r3, [r4, r2]
 800b754:	e7af      	b.n	800b6b6 <_malloc_r+0x22>
 800b756:	6862      	ldr	r2, [r4, #4]
 800b758:	42a3      	cmp	r3, r4
 800b75a:	bf0c      	ite	eq
 800b75c:	f8c8 2000 	streq.w	r2, [r8]
 800b760:	605a      	strne	r2, [r3, #4]
 800b762:	e7eb      	b.n	800b73c <_malloc_r+0xa8>
 800b764:	4623      	mov	r3, r4
 800b766:	6864      	ldr	r4, [r4, #4]
 800b768:	e7ae      	b.n	800b6c8 <_malloc_r+0x34>
 800b76a:	463c      	mov	r4, r7
 800b76c:	687f      	ldr	r7, [r7, #4]
 800b76e:	e7b6      	b.n	800b6de <_malloc_r+0x4a>
 800b770:	461a      	mov	r2, r3
 800b772:	685b      	ldr	r3, [r3, #4]
 800b774:	42a3      	cmp	r3, r4
 800b776:	d1fb      	bne.n	800b770 <_malloc_r+0xdc>
 800b778:	2300      	movs	r3, #0
 800b77a:	6053      	str	r3, [r2, #4]
 800b77c:	e7de      	b.n	800b73c <_malloc_r+0xa8>
 800b77e:	230c      	movs	r3, #12
 800b780:	6033      	str	r3, [r6, #0]
 800b782:	4630      	mov	r0, r6
 800b784:	f000 f80c 	bl	800b7a0 <__malloc_unlock>
 800b788:	e794      	b.n	800b6b4 <_malloc_r+0x20>
 800b78a:	6005      	str	r5, [r0, #0]
 800b78c:	e7d6      	b.n	800b73c <_malloc_r+0xa8>
 800b78e:	bf00      	nop
 800b790:	20005298 	.word	0x20005298

0800b794 <__malloc_lock>:
 800b794:	4801      	ldr	r0, [pc, #4]	@ (800b79c <__malloc_lock+0x8>)
 800b796:	f7ff beda 	b.w	800b54e <__retarget_lock_acquire_recursive>
 800b79a:	bf00      	nop
 800b79c:	20005290 	.word	0x20005290

0800b7a0 <__malloc_unlock>:
 800b7a0:	4801      	ldr	r0, [pc, #4]	@ (800b7a8 <__malloc_unlock+0x8>)
 800b7a2:	f7ff bed5 	b.w	800b550 <__retarget_lock_release_recursive>
 800b7a6:	bf00      	nop
 800b7a8:	20005290 	.word	0x20005290

0800b7ac <__ssputs_r>:
 800b7ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b7b0:	688e      	ldr	r6, [r1, #8]
 800b7b2:	461f      	mov	r7, r3
 800b7b4:	42be      	cmp	r6, r7
 800b7b6:	680b      	ldr	r3, [r1, #0]
 800b7b8:	4682      	mov	sl, r0
 800b7ba:	460c      	mov	r4, r1
 800b7bc:	4690      	mov	r8, r2
 800b7be:	d82d      	bhi.n	800b81c <__ssputs_r+0x70>
 800b7c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b7c4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b7c8:	d026      	beq.n	800b818 <__ssputs_r+0x6c>
 800b7ca:	6965      	ldr	r5, [r4, #20]
 800b7cc:	6909      	ldr	r1, [r1, #16]
 800b7ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b7d2:	eba3 0901 	sub.w	r9, r3, r1
 800b7d6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b7da:	1c7b      	adds	r3, r7, #1
 800b7dc:	444b      	add	r3, r9
 800b7de:	106d      	asrs	r5, r5, #1
 800b7e0:	429d      	cmp	r5, r3
 800b7e2:	bf38      	it	cc
 800b7e4:	461d      	movcc	r5, r3
 800b7e6:	0553      	lsls	r3, r2, #21
 800b7e8:	d527      	bpl.n	800b83a <__ssputs_r+0x8e>
 800b7ea:	4629      	mov	r1, r5
 800b7ec:	f7ff ff52 	bl	800b694 <_malloc_r>
 800b7f0:	4606      	mov	r6, r0
 800b7f2:	b360      	cbz	r0, 800b84e <__ssputs_r+0xa2>
 800b7f4:	6921      	ldr	r1, [r4, #16]
 800b7f6:	464a      	mov	r2, r9
 800b7f8:	f7ff feab 	bl	800b552 <memcpy>
 800b7fc:	89a3      	ldrh	r3, [r4, #12]
 800b7fe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b802:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b806:	81a3      	strh	r3, [r4, #12]
 800b808:	6126      	str	r6, [r4, #16]
 800b80a:	6165      	str	r5, [r4, #20]
 800b80c:	444e      	add	r6, r9
 800b80e:	eba5 0509 	sub.w	r5, r5, r9
 800b812:	6026      	str	r6, [r4, #0]
 800b814:	60a5      	str	r5, [r4, #8]
 800b816:	463e      	mov	r6, r7
 800b818:	42be      	cmp	r6, r7
 800b81a:	d900      	bls.n	800b81e <__ssputs_r+0x72>
 800b81c:	463e      	mov	r6, r7
 800b81e:	6820      	ldr	r0, [r4, #0]
 800b820:	4632      	mov	r2, r6
 800b822:	4641      	mov	r1, r8
 800b824:	f000 fb64 	bl	800bef0 <memmove>
 800b828:	68a3      	ldr	r3, [r4, #8]
 800b82a:	1b9b      	subs	r3, r3, r6
 800b82c:	60a3      	str	r3, [r4, #8]
 800b82e:	6823      	ldr	r3, [r4, #0]
 800b830:	4433      	add	r3, r6
 800b832:	6023      	str	r3, [r4, #0]
 800b834:	2000      	movs	r0, #0
 800b836:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b83a:	462a      	mov	r2, r5
 800b83c:	f000 fb89 	bl	800bf52 <_realloc_r>
 800b840:	4606      	mov	r6, r0
 800b842:	2800      	cmp	r0, #0
 800b844:	d1e0      	bne.n	800b808 <__ssputs_r+0x5c>
 800b846:	6921      	ldr	r1, [r4, #16]
 800b848:	4650      	mov	r0, sl
 800b84a:	f7ff feaf 	bl	800b5ac <_free_r>
 800b84e:	230c      	movs	r3, #12
 800b850:	f8ca 3000 	str.w	r3, [sl]
 800b854:	89a3      	ldrh	r3, [r4, #12]
 800b856:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b85a:	81a3      	strh	r3, [r4, #12]
 800b85c:	f04f 30ff 	mov.w	r0, #4294967295
 800b860:	e7e9      	b.n	800b836 <__ssputs_r+0x8a>
	...

0800b864 <_svfiprintf_r>:
 800b864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b868:	4698      	mov	r8, r3
 800b86a:	898b      	ldrh	r3, [r1, #12]
 800b86c:	061b      	lsls	r3, r3, #24
 800b86e:	b09d      	sub	sp, #116	@ 0x74
 800b870:	4607      	mov	r7, r0
 800b872:	460d      	mov	r5, r1
 800b874:	4614      	mov	r4, r2
 800b876:	d510      	bpl.n	800b89a <_svfiprintf_r+0x36>
 800b878:	690b      	ldr	r3, [r1, #16]
 800b87a:	b973      	cbnz	r3, 800b89a <_svfiprintf_r+0x36>
 800b87c:	2140      	movs	r1, #64	@ 0x40
 800b87e:	f7ff ff09 	bl	800b694 <_malloc_r>
 800b882:	6028      	str	r0, [r5, #0]
 800b884:	6128      	str	r0, [r5, #16]
 800b886:	b930      	cbnz	r0, 800b896 <_svfiprintf_r+0x32>
 800b888:	230c      	movs	r3, #12
 800b88a:	603b      	str	r3, [r7, #0]
 800b88c:	f04f 30ff 	mov.w	r0, #4294967295
 800b890:	b01d      	add	sp, #116	@ 0x74
 800b892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b896:	2340      	movs	r3, #64	@ 0x40
 800b898:	616b      	str	r3, [r5, #20]
 800b89a:	2300      	movs	r3, #0
 800b89c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b89e:	2320      	movs	r3, #32
 800b8a0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b8a4:	f8cd 800c 	str.w	r8, [sp, #12]
 800b8a8:	2330      	movs	r3, #48	@ 0x30
 800b8aa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ba48 <_svfiprintf_r+0x1e4>
 800b8ae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b8b2:	f04f 0901 	mov.w	r9, #1
 800b8b6:	4623      	mov	r3, r4
 800b8b8:	469a      	mov	sl, r3
 800b8ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b8be:	b10a      	cbz	r2, 800b8c4 <_svfiprintf_r+0x60>
 800b8c0:	2a25      	cmp	r2, #37	@ 0x25
 800b8c2:	d1f9      	bne.n	800b8b8 <_svfiprintf_r+0x54>
 800b8c4:	ebba 0b04 	subs.w	fp, sl, r4
 800b8c8:	d00b      	beq.n	800b8e2 <_svfiprintf_r+0x7e>
 800b8ca:	465b      	mov	r3, fp
 800b8cc:	4622      	mov	r2, r4
 800b8ce:	4629      	mov	r1, r5
 800b8d0:	4638      	mov	r0, r7
 800b8d2:	f7ff ff6b 	bl	800b7ac <__ssputs_r>
 800b8d6:	3001      	adds	r0, #1
 800b8d8:	f000 80a7 	beq.w	800ba2a <_svfiprintf_r+0x1c6>
 800b8dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b8de:	445a      	add	r2, fp
 800b8e0:	9209      	str	r2, [sp, #36]	@ 0x24
 800b8e2:	f89a 3000 	ldrb.w	r3, [sl]
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	f000 809f 	beq.w	800ba2a <_svfiprintf_r+0x1c6>
 800b8ec:	2300      	movs	r3, #0
 800b8ee:	f04f 32ff 	mov.w	r2, #4294967295
 800b8f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b8f6:	f10a 0a01 	add.w	sl, sl, #1
 800b8fa:	9304      	str	r3, [sp, #16]
 800b8fc:	9307      	str	r3, [sp, #28]
 800b8fe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b902:	931a      	str	r3, [sp, #104]	@ 0x68
 800b904:	4654      	mov	r4, sl
 800b906:	2205      	movs	r2, #5
 800b908:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b90c:	484e      	ldr	r0, [pc, #312]	@ (800ba48 <_svfiprintf_r+0x1e4>)
 800b90e:	f7f4 fc6f 	bl	80001f0 <memchr>
 800b912:	9a04      	ldr	r2, [sp, #16]
 800b914:	b9d8      	cbnz	r0, 800b94e <_svfiprintf_r+0xea>
 800b916:	06d0      	lsls	r0, r2, #27
 800b918:	bf44      	itt	mi
 800b91a:	2320      	movmi	r3, #32
 800b91c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b920:	0711      	lsls	r1, r2, #28
 800b922:	bf44      	itt	mi
 800b924:	232b      	movmi	r3, #43	@ 0x2b
 800b926:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b92a:	f89a 3000 	ldrb.w	r3, [sl]
 800b92e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b930:	d015      	beq.n	800b95e <_svfiprintf_r+0xfa>
 800b932:	9a07      	ldr	r2, [sp, #28]
 800b934:	4654      	mov	r4, sl
 800b936:	2000      	movs	r0, #0
 800b938:	f04f 0c0a 	mov.w	ip, #10
 800b93c:	4621      	mov	r1, r4
 800b93e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b942:	3b30      	subs	r3, #48	@ 0x30
 800b944:	2b09      	cmp	r3, #9
 800b946:	d94b      	bls.n	800b9e0 <_svfiprintf_r+0x17c>
 800b948:	b1b0      	cbz	r0, 800b978 <_svfiprintf_r+0x114>
 800b94a:	9207      	str	r2, [sp, #28]
 800b94c:	e014      	b.n	800b978 <_svfiprintf_r+0x114>
 800b94e:	eba0 0308 	sub.w	r3, r0, r8
 800b952:	fa09 f303 	lsl.w	r3, r9, r3
 800b956:	4313      	orrs	r3, r2
 800b958:	9304      	str	r3, [sp, #16]
 800b95a:	46a2      	mov	sl, r4
 800b95c:	e7d2      	b.n	800b904 <_svfiprintf_r+0xa0>
 800b95e:	9b03      	ldr	r3, [sp, #12]
 800b960:	1d19      	adds	r1, r3, #4
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	9103      	str	r1, [sp, #12]
 800b966:	2b00      	cmp	r3, #0
 800b968:	bfbb      	ittet	lt
 800b96a:	425b      	neglt	r3, r3
 800b96c:	f042 0202 	orrlt.w	r2, r2, #2
 800b970:	9307      	strge	r3, [sp, #28]
 800b972:	9307      	strlt	r3, [sp, #28]
 800b974:	bfb8      	it	lt
 800b976:	9204      	strlt	r2, [sp, #16]
 800b978:	7823      	ldrb	r3, [r4, #0]
 800b97a:	2b2e      	cmp	r3, #46	@ 0x2e
 800b97c:	d10a      	bne.n	800b994 <_svfiprintf_r+0x130>
 800b97e:	7863      	ldrb	r3, [r4, #1]
 800b980:	2b2a      	cmp	r3, #42	@ 0x2a
 800b982:	d132      	bne.n	800b9ea <_svfiprintf_r+0x186>
 800b984:	9b03      	ldr	r3, [sp, #12]
 800b986:	1d1a      	adds	r2, r3, #4
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	9203      	str	r2, [sp, #12]
 800b98c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b990:	3402      	adds	r4, #2
 800b992:	9305      	str	r3, [sp, #20]
 800b994:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ba58 <_svfiprintf_r+0x1f4>
 800b998:	7821      	ldrb	r1, [r4, #0]
 800b99a:	2203      	movs	r2, #3
 800b99c:	4650      	mov	r0, sl
 800b99e:	f7f4 fc27 	bl	80001f0 <memchr>
 800b9a2:	b138      	cbz	r0, 800b9b4 <_svfiprintf_r+0x150>
 800b9a4:	9b04      	ldr	r3, [sp, #16]
 800b9a6:	eba0 000a 	sub.w	r0, r0, sl
 800b9aa:	2240      	movs	r2, #64	@ 0x40
 800b9ac:	4082      	lsls	r2, r0
 800b9ae:	4313      	orrs	r3, r2
 800b9b0:	3401      	adds	r4, #1
 800b9b2:	9304      	str	r3, [sp, #16]
 800b9b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b9b8:	4824      	ldr	r0, [pc, #144]	@ (800ba4c <_svfiprintf_r+0x1e8>)
 800b9ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b9be:	2206      	movs	r2, #6
 800b9c0:	f7f4 fc16 	bl	80001f0 <memchr>
 800b9c4:	2800      	cmp	r0, #0
 800b9c6:	d036      	beq.n	800ba36 <_svfiprintf_r+0x1d2>
 800b9c8:	4b21      	ldr	r3, [pc, #132]	@ (800ba50 <_svfiprintf_r+0x1ec>)
 800b9ca:	bb1b      	cbnz	r3, 800ba14 <_svfiprintf_r+0x1b0>
 800b9cc:	9b03      	ldr	r3, [sp, #12]
 800b9ce:	3307      	adds	r3, #7
 800b9d0:	f023 0307 	bic.w	r3, r3, #7
 800b9d4:	3308      	adds	r3, #8
 800b9d6:	9303      	str	r3, [sp, #12]
 800b9d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9da:	4433      	add	r3, r6
 800b9dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800b9de:	e76a      	b.n	800b8b6 <_svfiprintf_r+0x52>
 800b9e0:	fb0c 3202 	mla	r2, ip, r2, r3
 800b9e4:	460c      	mov	r4, r1
 800b9e6:	2001      	movs	r0, #1
 800b9e8:	e7a8      	b.n	800b93c <_svfiprintf_r+0xd8>
 800b9ea:	2300      	movs	r3, #0
 800b9ec:	3401      	adds	r4, #1
 800b9ee:	9305      	str	r3, [sp, #20]
 800b9f0:	4619      	mov	r1, r3
 800b9f2:	f04f 0c0a 	mov.w	ip, #10
 800b9f6:	4620      	mov	r0, r4
 800b9f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b9fc:	3a30      	subs	r2, #48	@ 0x30
 800b9fe:	2a09      	cmp	r2, #9
 800ba00:	d903      	bls.n	800ba0a <_svfiprintf_r+0x1a6>
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d0c6      	beq.n	800b994 <_svfiprintf_r+0x130>
 800ba06:	9105      	str	r1, [sp, #20]
 800ba08:	e7c4      	b.n	800b994 <_svfiprintf_r+0x130>
 800ba0a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ba0e:	4604      	mov	r4, r0
 800ba10:	2301      	movs	r3, #1
 800ba12:	e7f0      	b.n	800b9f6 <_svfiprintf_r+0x192>
 800ba14:	ab03      	add	r3, sp, #12
 800ba16:	9300      	str	r3, [sp, #0]
 800ba18:	462a      	mov	r2, r5
 800ba1a:	4b0e      	ldr	r3, [pc, #56]	@ (800ba54 <_svfiprintf_r+0x1f0>)
 800ba1c:	a904      	add	r1, sp, #16
 800ba1e:	4638      	mov	r0, r7
 800ba20:	f3af 8000 	nop.w
 800ba24:	1c42      	adds	r2, r0, #1
 800ba26:	4606      	mov	r6, r0
 800ba28:	d1d6      	bne.n	800b9d8 <_svfiprintf_r+0x174>
 800ba2a:	89ab      	ldrh	r3, [r5, #12]
 800ba2c:	065b      	lsls	r3, r3, #25
 800ba2e:	f53f af2d 	bmi.w	800b88c <_svfiprintf_r+0x28>
 800ba32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ba34:	e72c      	b.n	800b890 <_svfiprintf_r+0x2c>
 800ba36:	ab03      	add	r3, sp, #12
 800ba38:	9300      	str	r3, [sp, #0]
 800ba3a:	462a      	mov	r2, r5
 800ba3c:	4b05      	ldr	r3, [pc, #20]	@ (800ba54 <_svfiprintf_r+0x1f0>)
 800ba3e:	a904      	add	r1, sp, #16
 800ba40:	4638      	mov	r0, r7
 800ba42:	f000 f879 	bl	800bb38 <_printf_i>
 800ba46:	e7ed      	b.n	800ba24 <_svfiprintf_r+0x1c0>
 800ba48:	0800c6e7 	.word	0x0800c6e7
 800ba4c:	0800c6f1 	.word	0x0800c6f1
 800ba50:	00000000 	.word	0x00000000
 800ba54:	0800b7ad 	.word	0x0800b7ad
 800ba58:	0800c6ed 	.word	0x0800c6ed

0800ba5c <_printf_common>:
 800ba5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba60:	4616      	mov	r6, r2
 800ba62:	4698      	mov	r8, r3
 800ba64:	688a      	ldr	r2, [r1, #8]
 800ba66:	690b      	ldr	r3, [r1, #16]
 800ba68:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ba6c:	4293      	cmp	r3, r2
 800ba6e:	bfb8      	it	lt
 800ba70:	4613      	movlt	r3, r2
 800ba72:	6033      	str	r3, [r6, #0]
 800ba74:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ba78:	4607      	mov	r7, r0
 800ba7a:	460c      	mov	r4, r1
 800ba7c:	b10a      	cbz	r2, 800ba82 <_printf_common+0x26>
 800ba7e:	3301      	adds	r3, #1
 800ba80:	6033      	str	r3, [r6, #0]
 800ba82:	6823      	ldr	r3, [r4, #0]
 800ba84:	0699      	lsls	r1, r3, #26
 800ba86:	bf42      	ittt	mi
 800ba88:	6833      	ldrmi	r3, [r6, #0]
 800ba8a:	3302      	addmi	r3, #2
 800ba8c:	6033      	strmi	r3, [r6, #0]
 800ba8e:	6825      	ldr	r5, [r4, #0]
 800ba90:	f015 0506 	ands.w	r5, r5, #6
 800ba94:	d106      	bne.n	800baa4 <_printf_common+0x48>
 800ba96:	f104 0a19 	add.w	sl, r4, #25
 800ba9a:	68e3      	ldr	r3, [r4, #12]
 800ba9c:	6832      	ldr	r2, [r6, #0]
 800ba9e:	1a9b      	subs	r3, r3, r2
 800baa0:	42ab      	cmp	r3, r5
 800baa2:	dc26      	bgt.n	800baf2 <_printf_common+0x96>
 800baa4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800baa8:	6822      	ldr	r2, [r4, #0]
 800baaa:	3b00      	subs	r3, #0
 800baac:	bf18      	it	ne
 800baae:	2301      	movne	r3, #1
 800bab0:	0692      	lsls	r2, r2, #26
 800bab2:	d42b      	bmi.n	800bb0c <_printf_common+0xb0>
 800bab4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bab8:	4641      	mov	r1, r8
 800baba:	4638      	mov	r0, r7
 800babc:	47c8      	blx	r9
 800babe:	3001      	adds	r0, #1
 800bac0:	d01e      	beq.n	800bb00 <_printf_common+0xa4>
 800bac2:	6823      	ldr	r3, [r4, #0]
 800bac4:	6922      	ldr	r2, [r4, #16]
 800bac6:	f003 0306 	and.w	r3, r3, #6
 800baca:	2b04      	cmp	r3, #4
 800bacc:	bf02      	ittt	eq
 800bace:	68e5      	ldreq	r5, [r4, #12]
 800bad0:	6833      	ldreq	r3, [r6, #0]
 800bad2:	1aed      	subeq	r5, r5, r3
 800bad4:	68a3      	ldr	r3, [r4, #8]
 800bad6:	bf0c      	ite	eq
 800bad8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800badc:	2500      	movne	r5, #0
 800bade:	4293      	cmp	r3, r2
 800bae0:	bfc4      	itt	gt
 800bae2:	1a9b      	subgt	r3, r3, r2
 800bae4:	18ed      	addgt	r5, r5, r3
 800bae6:	2600      	movs	r6, #0
 800bae8:	341a      	adds	r4, #26
 800baea:	42b5      	cmp	r5, r6
 800baec:	d11a      	bne.n	800bb24 <_printf_common+0xc8>
 800baee:	2000      	movs	r0, #0
 800baf0:	e008      	b.n	800bb04 <_printf_common+0xa8>
 800baf2:	2301      	movs	r3, #1
 800baf4:	4652      	mov	r2, sl
 800baf6:	4641      	mov	r1, r8
 800baf8:	4638      	mov	r0, r7
 800bafa:	47c8      	blx	r9
 800bafc:	3001      	adds	r0, #1
 800bafe:	d103      	bne.n	800bb08 <_printf_common+0xac>
 800bb00:	f04f 30ff 	mov.w	r0, #4294967295
 800bb04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb08:	3501      	adds	r5, #1
 800bb0a:	e7c6      	b.n	800ba9a <_printf_common+0x3e>
 800bb0c:	18e1      	adds	r1, r4, r3
 800bb0e:	1c5a      	adds	r2, r3, #1
 800bb10:	2030      	movs	r0, #48	@ 0x30
 800bb12:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bb16:	4422      	add	r2, r4
 800bb18:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bb1c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bb20:	3302      	adds	r3, #2
 800bb22:	e7c7      	b.n	800bab4 <_printf_common+0x58>
 800bb24:	2301      	movs	r3, #1
 800bb26:	4622      	mov	r2, r4
 800bb28:	4641      	mov	r1, r8
 800bb2a:	4638      	mov	r0, r7
 800bb2c:	47c8      	blx	r9
 800bb2e:	3001      	adds	r0, #1
 800bb30:	d0e6      	beq.n	800bb00 <_printf_common+0xa4>
 800bb32:	3601      	adds	r6, #1
 800bb34:	e7d9      	b.n	800baea <_printf_common+0x8e>
	...

0800bb38 <_printf_i>:
 800bb38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bb3c:	7e0f      	ldrb	r7, [r1, #24]
 800bb3e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bb40:	2f78      	cmp	r7, #120	@ 0x78
 800bb42:	4691      	mov	r9, r2
 800bb44:	4680      	mov	r8, r0
 800bb46:	460c      	mov	r4, r1
 800bb48:	469a      	mov	sl, r3
 800bb4a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bb4e:	d807      	bhi.n	800bb60 <_printf_i+0x28>
 800bb50:	2f62      	cmp	r7, #98	@ 0x62
 800bb52:	d80a      	bhi.n	800bb6a <_printf_i+0x32>
 800bb54:	2f00      	cmp	r7, #0
 800bb56:	f000 80d1 	beq.w	800bcfc <_printf_i+0x1c4>
 800bb5a:	2f58      	cmp	r7, #88	@ 0x58
 800bb5c:	f000 80b8 	beq.w	800bcd0 <_printf_i+0x198>
 800bb60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bb64:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bb68:	e03a      	b.n	800bbe0 <_printf_i+0xa8>
 800bb6a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bb6e:	2b15      	cmp	r3, #21
 800bb70:	d8f6      	bhi.n	800bb60 <_printf_i+0x28>
 800bb72:	a101      	add	r1, pc, #4	@ (adr r1, 800bb78 <_printf_i+0x40>)
 800bb74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bb78:	0800bbd1 	.word	0x0800bbd1
 800bb7c:	0800bbe5 	.word	0x0800bbe5
 800bb80:	0800bb61 	.word	0x0800bb61
 800bb84:	0800bb61 	.word	0x0800bb61
 800bb88:	0800bb61 	.word	0x0800bb61
 800bb8c:	0800bb61 	.word	0x0800bb61
 800bb90:	0800bbe5 	.word	0x0800bbe5
 800bb94:	0800bb61 	.word	0x0800bb61
 800bb98:	0800bb61 	.word	0x0800bb61
 800bb9c:	0800bb61 	.word	0x0800bb61
 800bba0:	0800bb61 	.word	0x0800bb61
 800bba4:	0800bce3 	.word	0x0800bce3
 800bba8:	0800bc0f 	.word	0x0800bc0f
 800bbac:	0800bc9d 	.word	0x0800bc9d
 800bbb0:	0800bb61 	.word	0x0800bb61
 800bbb4:	0800bb61 	.word	0x0800bb61
 800bbb8:	0800bd05 	.word	0x0800bd05
 800bbbc:	0800bb61 	.word	0x0800bb61
 800bbc0:	0800bc0f 	.word	0x0800bc0f
 800bbc4:	0800bb61 	.word	0x0800bb61
 800bbc8:	0800bb61 	.word	0x0800bb61
 800bbcc:	0800bca5 	.word	0x0800bca5
 800bbd0:	6833      	ldr	r3, [r6, #0]
 800bbd2:	1d1a      	adds	r2, r3, #4
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	6032      	str	r2, [r6, #0]
 800bbd8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bbdc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bbe0:	2301      	movs	r3, #1
 800bbe2:	e09c      	b.n	800bd1e <_printf_i+0x1e6>
 800bbe4:	6833      	ldr	r3, [r6, #0]
 800bbe6:	6820      	ldr	r0, [r4, #0]
 800bbe8:	1d19      	adds	r1, r3, #4
 800bbea:	6031      	str	r1, [r6, #0]
 800bbec:	0606      	lsls	r6, r0, #24
 800bbee:	d501      	bpl.n	800bbf4 <_printf_i+0xbc>
 800bbf0:	681d      	ldr	r5, [r3, #0]
 800bbf2:	e003      	b.n	800bbfc <_printf_i+0xc4>
 800bbf4:	0645      	lsls	r5, r0, #25
 800bbf6:	d5fb      	bpl.n	800bbf0 <_printf_i+0xb8>
 800bbf8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bbfc:	2d00      	cmp	r5, #0
 800bbfe:	da03      	bge.n	800bc08 <_printf_i+0xd0>
 800bc00:	232d      	movs	r3, #45	@ 0x2d
 800bc02:	426d      	negs	r5, r5
 800bc04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bc08:	4858      	ldr	r0, [pc, #352]	@ (800bd6c <_printf_i+0x234>)
 800bc0a:	230a      	movs	r3, #10
 800bc0c:	e011      	b.n	800bc32 <_printf_i+0xfa>
 800bc0e:	6821      	ldr	r1, [r4, #0]
 800bc10:	6833      	ldr	r3, [r6, #0]
 800bc12:	0608      	lsls	r0, r1, #24
 800bc14:	f853 5b04 	ldr.w	r5, [r3], #4
 800bc18:	d402      	bmi.n	800bc20 <_printf_i+0xe8>
 800bc1a:	0649      	lsls	r1, r1, #25
 800bc1c:	bf48      	it	mi
 800bc1e:	b2ad      	uxthmi	r5, r5
 800bc20:	2f6f      	cmp	r7, #111	@ 0x6f
 800bc22:	4852      	ldr	r0, [pc, #328]	@ (800bd6c <_printf_i+0x234>)
 800bc24:	6033      	str	r3, [r6, #0]
 800bc26:	bf14      	ite	ne
 800bc28:	230a      	movne	r3, #10
 800bc2a:	2308      	moveq	r3, #8
 800bc2c:	2100      	movs	r1, #0
 800bc2e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bc32:	6866      	ldr	r6, [r4, #4]
 800bc34:	60a6      	str	r6, [r4, #8]
 800bc36:	2e00      	cmp	r6, #0
 800bc38:	db05      	blt.n	800bc46 <_printf_i+0x10e>
 800bc3a:	6821      	ldr	r1, [r4, #0]
 800bc3c:	432e      	orrs	r6, r5
 800bc3e:	f021 0104 	bic.w	r1, r1, #4
 800bc42:	6021      	str	r1, [r4, #0]
 800bc44:	d04b      	beq.n	800bcde <_printf_i+0x1a6>
 800bc46:	4616      	mov	r6, r2
 800bc48:	fbb5 f1f3 	udiv	r1, r5, r3
 800bc4c:	fb03 5711 	mls	r7, r3, r1, r5
 800bc50:	5dc7      	ldrb	r7, [r0, r7]
 800bc52:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bc56:	462f      	mov	r7, r5
 800bc58:	42bb      	cmp	r3, r7
 800bc5a:	460d      	mov	r5, r1
 800bc5c:	d9f4      	bls.n	800bc48 <_printf_i+0x110>
 800bc5e:	2b08      	cmp	r3, #8
 800bc60:	d10b      	bne.n	800bc7a <_printf_i+0x142>
 800bc62:	6823      	ldr	r3, [r4, #0]
 800bc64:	07df      	lsls	r7, r3, #31
 800bc66:	d508      	bpl.n	800bc7a <_printf_i+0x142>
 800bc68:	6923      	ldr	r3, [r4, #16]
 800bc6a:	6861      	ldr	r1, [r4, #4]
 800bc6c:	4299      	cmp	r1, r3
 800bc6e:	bfde      	ittt	le
 800bc70:	2330      	movle	r3, #48	@ 0x30
 800bc72:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bc76:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bc7a:	1b92      	subs	r2, r2, r6
 800bc7c:	6122      	str	r2, [r4, #16]
 800bc7e:	f8cd a000 	str.w	sl, [sp]
 800bc82:	464b      	mov	r3, r9
 800bc84:	aa03      	add	r2, sp, #12
 800bc86:	4621      	mov	r1, r4
 800bc88:	4640      	mov	r0, r8
 800bc8a:	f7ff fee7 	bl	800ba5c <_printf_common>
 800bc8e:	3001      	adds	r0, #1
 800bc90:	d14a      	bne.n	800bd28 <_printf_i+0x1f0>
 800bc92:	f04f 30ff 	mov.w	r0, #4294967295
 800bc96:	b004      	add	sp, #16
 800bc98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc9c:	6823      	ldr	r3, [r4, #0]
 800bc9e:	f043 0320 	orr.w	r3, r3, #32
 800bca2:	6023      	str	r3, [r4, #0]
 800bca4:	4832      	ldr	r0, [pc, #200]	@ (800bd70 <_printf_i+0x238>)
 800bca6:	2778      	movs	r7, #120	@ 0x78
 800bca8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bcac:	6823      	ldr	r3, [r4, #0]
 800bcae:	6831      	ldr	r1, [r6, #0]
 800bcb0:	061f      	lsls	r7, r3, #24
 800bcb2:	f851 5b04 	ldr.w	r5, [r1], #4
 800bcb6:	d402      	bmi.n	800bcbe <_printf_i+0x186>
 800bcb8:	065f      	lsls	r7, r3, #25
 800bcba:	bf48      	it	mi
 800bcbc:	b2ad      	uxthmi	r5, r5
 800bcbe:	6031      	str	r1, [r6, #0]
 800bcc0:	07d9      	lsls	r1, r3, #31
 800bcc2:	bf44      	itt	mi
 800bcc4:	f043 0320 	orrmi.w	r3, r3, #32
 800bcc8:	6023      	strmi	r3, [r4, #0]
 800bcca:	b11d      	cbz	r5, 800bcd4 <_printf_i+0x19c>
 800bccc:	2310      	movs	r3, #16
 800bcce:	e7ad      	b.n	800bc2c <_printf_i+0xf4>
 800bcd0:	4826      	ldr	r0, [pc, #152]	@ (800bd6c <_printf_i+0x234>)
 800bcd2:	e7e9      	b.n	800bca8 <_printf_i+0x170>
 800bcd4:	6823      	ldr	r3, [r4, #0]
 800bcd6:	f023 0320 	bic.w	r3, r3, #32
 800bcda:	6023      	str	r3, [r4, #0]
 800bcdc:	e7f6      	b.n	800bccc <_printf_i+0x194>
 800bcde:	4616      	mov	r6, r2
 800bce0:	e7bd      	b.n	800bc5e <_printf_i+0x126>
 800bce2:	6833      	ldr	r3, [r6, #0]
 800bce4:	6825      	ldr	r5, [r4, #0]
 800bce6:	6961      	ldr	r1, [r4, #20]
 800bce8:	1d18      	adds	r0, r3, #4
 800bcea:	6030      	str	r0, [r6, #0]
 800bcec:	062e      	lsls	r6, r5, #24
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	d501      	bpl.n	800bcf6 <_printf_i+0x1be>
 800bcf2:	6019      	str	r1, [r3, #0]
 800bcf4:	e002      	b.n	800bcfc <_printf_i+0x1c4>
 800bcf6:	0668      	lsls	r0, r5, #25
 800bcf8:	d5fb      	bpl.n	800bcf2 <_printf_i+0x1ba>
 800bcfa:	8019      	strh	r1, [r3, #0]
 800bcfc:	2300      	movs	r3, #0
 800bcfe:	6123      	str	r3, [r4, #16]
 800bd00:	4616      	mov	r6, r2
 800bd02:	e7bc      	b.n	800bc7e <_printf_i+0x146>
 800bd04:	6833      	ldr	r3, [r6, #0]
 800bd06:	1d1a      	adds	r2, r3, #4
 800bd08:	6032      	str	r2, [r6, #0]
 800bd0a:	681e      	ldr	r6, [r3, #0]
 800bd0c:	6862      	ldr	r2, [r4, #4]
 800bd0e:	2100      	movs	r1, #0
 800bd10:	4630      	mov	r0, r6
 800bd12:	f7f4 fa6d 	bl	80001f0 <memchr>
 800bd16:	b108      	cbz	r0, 800bd1c <_printf_i+0x1e4>
 800bd18:	1b80      	subs	r0, r0, r6
 800bd1a:	6060      	str	r0, [r4, #4]
 800bd1c:	6863      	ldr	r3, [r4, #4]
 800bd1e:	6123      	str	r3, [r4, #16]
 800bd20:	2300      	movs	r3, #0
 800bd22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bd26:	e7aa      	b.n	800bc7e <_printf_i+0x146>
 800bd28:	6923      	ldr	r3, [r4, #16]
 800bd2a:	4632      	mov	r2, r6
 800bd2c:	4649      	mov	r1, r9
 800bd2e:	4640      	mov	r0, r8
 800bd30:	47d0      	blx	sl
 800bd32:	3001      	adds	r0, #1
 800bd34:	d0ad      	beq.n	800bc92 <_printf_i+0x15a>
 800bd36:	6823      	ldr	r3, [r4, #0]
 800bd38:	079b      	lsls	r3, r3, #30
 800bd3a:	d413      	bmi.n	800bd64 <_printf_i+0x22c>
 800bd3c:	68e0      	ldr	r0, [r4, #12]
 800bd3e:	9b03      	ldr	r3, [sp, #12]
 800bd40:	4298      	cmp	r0, r3
 800bd42:	bfb8      	it	lt
 800bd44:	4618      	movlt	r0, r3
 800bd46:	e7a6      	b.n	800bc96 <_printf_i+0x15e>
 800bd48:	2301      	movs	r3, #1
 800bd4a:	4632      	mov	r2, r6
 800bd4c:	4649      	mov	r1, r9
 800bd4e:	4640      	mov	r0, r8
 800bd50:	47d0      	blx	sl
 800bd52:	3001      	adds	r0, #1
 800bd54:	d09d      	beq.n	800bc92 <_printf_i+0x15a>
 800bd56:	3501      	adds	r5, #1
 800bd58:	68e3      	ldr	r3, [r4, #12]
 800bd5a:	9903      	ldr	r1, [sp, #12]
 800bd5c:	1a5b      	subs	r3, r3, r1
 800bd5e:	42ab      	cmp	r3, r5
 800bd60:	dcf2      	bgt.n	800bd48 <_printf_i+0x210>
 800bd62:	e7eb      	b.n	800bd3c <_printf_i+0x204>
 800bd64:	2500      	movs	r5, #0
 800bd66:	f104 0619 	add.w	r6, r4, #25
 800bd6a:	e7f5      	b.n	800bd58 <_printf_i+0x220>
 800bd6c:	0800c6f8 	.word	0x0800c6f8
 800bd70:	0800c709 	.word	0x0800c709

0800bd74 <__sflush_r>:
 800bd74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bd78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd7c:	0716      	lsls	r6, r2, #28
 800bd7e:	4605      	mov	r5, r0
 800bd80:	460c      	mov	r4, r1
 800bd82:	d454      	bmi.n	800be2e <__sflush_r+0xba>
 800bd84:	684b      	ldr	r3, [r1, #4]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	dc02      	bgt.n	800bd90 <__sflush_r+0x1c>
 800bd8a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	dd48      	ble.n	800be22 <__sflush_r+0xae>
 800bd90:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bd92:	2e00      	cmp	r6, #0
 800bd94:	d045      	beq.n	800be22 <__sflush_r+0xae>
 800bd96:	2300      	movs	r3, #0
 800bd98:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bd9c:	682f      	ldr	r7, [r5, #0]
 800bd9e:	6a21      	ldr	r1, [r4, #32]
 800bda0:	602b      	str	r3, [r5, #0]
 800bda2:	d030      	beq.n	800be06 <__sflush_r+0x92>
 800bda4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bda6:	89a3      	ldrh	r3, [r4, #12]
 800bda8:	0759      	lsls	r1, r3, #29
 800bdaa:	d505      	bpl.n	800bdb8 <__sflush_r+0x44>
 800bdac:	6863      	ldr	r3, [r4, #4]
 800bdae:	1ad2      	subs	r2, r2, r3
 800bdb0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bdb2:	b10b      	cbz	r3, 800bdb8 <__sflush_r+0x44>
 800bdb4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bdb6:	1ad2      	subs	r2, r2, r3
 800bdb8:	2300      	movs	r3, #0
 800bdba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bdbc:	6a21      	ldr	r1, [r4, #32]
 800bdbe:	4628      	mov	r0, r5
 800bdc0:	47b0      	blx	r6
 800bdc2:	1c43      	adds	r3, r0, #1
 800bdc4:	89a3      	ldrh	r3, [r4, #12]
 800bdc6:	d106      	bne.n	800bdd6 <__sflush_r+0x62>
 800bdc8:	6829      	ldr	r1, [r5, #0]
 800bdca:	291d      	cmp	r1, #29
 800bdcc:	d82b      	bhi.n	800be26 <__sflush_r+0xb2>
 800bdce:	4a2a      	ldr	r2, [pc, #168]	@ (800be78 <__sflush_r+0x104>)
 800bdd0:	40ca      	lsrs	r2, r1
 800bdd2:	07d6      	lsls	r6, r2, #31
 800bdd4:	d527      	bpl.n	800be26 <__sflush_r+0xb2>
 800bdd6:	2200      	movs	r2, #0
 800bdd8:	6062      	str	r2, [r4, #4]
 800bdda:	04d9      	lsls	r1, r3, #19
 800bddc:	6922      	ldr	r2, [r4, #16]
 800bdde:	6022      	str	r2, [r4, #0]
 800bde0:	d504      	bpl.n	800bdec <__sflush_r+0x78>
 800bde2:	1c42      	adds	r2, r0, #1
 800bde4:	d101      	bne.n	800bdea <__sflush_r+0x76>
 800bde6:	682b      	ldr	r3, [r5, #0]
 800bde8:	b903      	cbnz	r3, 800bdec <__sflush_r+0x78>
 800bdea:	6560      	str	r0, [r4, #84]	@ 0x54
 800bdec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bdee:	602f      	str	r7, [r5, #0]
 800bdf0:	b1b9      	cbz	r1, 800be22 <__sflush_r+0xae>
 800bdf2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bdf6:	4299      	cmp	r1, r3
 800bdf8:	d002      	beq.n	800be00 <__sflush_r+0x8c>
 800bdfa:	4628      	mov	r0, r5
 800bdfc:	f7ff fbd6 	bl	800b5ac <_free_r>
 800be00:	2300      	movs	r3, #0
 800be02:	6363      	str	r3, [r4, #52]	@ 0x34
 800be04:	e00d      	b.n	800be22 <__sflush_r+0xae>
 800be06:	2301      	movs	r3, #1
 800be08:	4628      	mov	r0, r5
 800be0a:	47b0      	blx	r6
 800be0c:	4602      	mov	r2, r0
 800be0e:	1c50      	adds	r0, r2, #1
 800be10:	d1c9      	bne.n	800bda6 <__sflush_r+0x32>
 800be12:	682b      	ldr	r3, [r5, #0]
 800be14:	2b00      	cmp	r3, #0
 800be16:	d0c6      	beq.n	800bda6 <__sflush_r+0x32>
 800be18:	2b1d      	cmp	r3, #29
 800be1a:	d001      	beq.n	800be20 <__sflush_r+0xac>
 800be1c:	2b16      	cmp	r3, #22
 800be1e:	d11e      	bne.n	800be5e <__sflush_r+0xea>
 800be20:	602f      	str	r7, [r5, #0]
 800be22:	2000      	movs	r0, #0
 800be24:	e022      	b.n	800be6c <__sflush_r+0xf8>
 800be26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800be2a:	b21b      	sxth	r3, r3
 800be2c:	e01b      	b.n	800be66 <__sflush_r+0xf2>
 800be2e:	690f      	ldr	r7, [r1, #16]
 800be30:	2f00      	cmp	r7, #0
 800be32:	d0f6      	beq.n	800be22 <__sflush_r+0xae>
 800be34:	0793      	lsls	r3, r2, #30
 800be36:	680e      	ldr	r6, [r1, #0]
 800be38:	bf08      	it	eq
 800be3a:	694b      	ldreq	r3, [r1, #20]
 800be3c:	600f      	str	r7, [r1, #0]
 800be3e:	bf18      	it	ne
 800be40:	2300      	movne	r3, #0
 800be42:	eba6 0807 	sub.w	r8, r6, r7
 800be46:	608b      	str	r3, [r1, #8]
 800be48:	f1b8 0f00 	cmp.w	r8, #0
 800be4c:	dde9      	ble.n	800be22 <__sflush_r+0xae>
 800be4e:	6a21      	ldr	r1, [r4, #32]
 800be50:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800be52:	4643      	mov	r3, r8
 800be54:	463a      	mov	r2, r7
 800be56:	4628      	mov	r0, r5
 800be58:	47b0      	blx	r6
 800be5a:	2800      	cmp	r0, #0
 800be5c:	dc08      	bgt.n	800be70 <__sflush_r+0xfc>
 800be5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800be66:	81a3      	strh	r3, [r4, #12]
 800be68:	f04f 30ff 	mov.w	r0, #4294967295
 800be6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be70:	4407      	add	r7, r0
 800be72:	eba8 0800 	sub.w	r8, r8, r0
 800be76:	e7e7      	b.n	800be48 <__sflush_r+0xd4>
 800be78:	20400001 	.word	0x20400001

0800be7c <_fflush_r>:
 800be7c:	b538      	push	{r3, r4, r5, lr}
 800be7e:	690b      	ldr	r3, [r1, #16]
 800be80:	4605      	mov	r5, r0
 800be82:	460c      	mov	r4, r1
 800be84:	b913      	cbnz	r3, 800be8c <_fflush_r+0x10>
 800be86:	2500      	movs	r5, #0
 800be88:	4628      	mov	r0, r5
 800be8a:	bd38      	pop	{r3, r4, r5, pc}
 800be8c:	b118      	cbz	r0, 800be96 <_fflush_r+0x1a>
 800be8e:	6a03      	ldr	r3, [r0, #32]
 800be90:	b90b      	cbnz	r3, 800be96 <_fflush_r+0x1a>
 800be92:	f7ff f9e9 	bl	800b268 <__sinit>
 800be96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d0f3      	beq.n	800be86 <_fflush_r+0xa>
 800be9e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bea0:	07d0      	lsls	r0, r2, #31
 800bea2:	d404      	bmi.n	800beae <_fflush_r+0x32>
 800bea4:	0599      	lsls	r1, r3, #22
 800bea6:	d402      	bmi.n	800beae <_fflush_r+0x32>
 800bea8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800beaa:	f7ff fb50 	bl	800b54e <__retarget_lock_acquire_recursive>
 800beae:	4628      	mov	r0, r5
 800beb0:	4621      	mov	r1, r4
 800beb2:	f7ff ff5f 	bl	800bd74 <__sflush_r>
 800beb6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800beb8:	07da      	lsls	r2, r3, #31
 800beba:	4605      	mov	r5, r0
 800bebc:	d4e4      	bmi.n	800be88 <_fflush_r+0xc>
 800bebe:	89a3      	ldrh	r3, [r4, #12]
 800bec0:	059b      	lsls	r3, r3, #22
 800bec2:	d4e1      	bmi.n	800be88 <_fflush_r+0xc>
 800bec4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bec6:	f7ff fb43 	bl	800b550 <__retarget_lock_release_recursive>
 800beca:	e7dd      	b.n	800be88 <_fflush_r+0xc>

0800becc <fiprintf>:
 800becc:	b40e      	push	{r1, r2, r3}
 800bece:	b503      	push	{r0, r1, lr}
 800bed0:	4601      	mov	r1, r0
 800bed2:	ab03      	add	r3, sp, #12
 800bed4:	4805      	ldr	r0, [pc, #20]	@ (800beec <fiprintf+0x20>)
 800bed6:	f853 2b04 	ldr.w	r2, [r3], #4
 800beda:	6800      	ldr	r0, [r0, #0]
 800bedc:	9301      	str	r3, [sp, #4]
 800bede:	f000 f88f 	bl	800c000 <_vfiprintf_r>
 800bee2:	b002      	add	sp, #8
 800bee4:	f85d eb04 	ldr.w	lr, [sp], #4
 800bee8:	b003      	add	sp, #12
 800beea:	4770      	bx	lr
 800beec:	200002b8 	.word	0x200002b8

0800bef0 <memmove>:
 800bef0:	4288      	cmp	r0, r1
 800bef2:	b510      	push	{r4, lr}
 800bef4:	eb01 0402 	add.w	r4, r1, r2
 800bef8:	d902      	bls.n	800bf00 <memmove+0x10>
 800befa:	4284      	cmp	r4, r0
 800befc:	4623      	mov	r3, r4
 800befe:	d807      	bhi.n	800bf10 <memmove+0x20>
 800bf00:	1e43      	subs	r3, r0, #1
 800bf02:	42a1      	cmp	r1, r4
 800bf04:	d008      	beq.n	800bf18 <memmove+0x28>
 800bf06:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bf0a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bf0e:	e7f8      	b.n	800bf02 <memmove+0x12>
 800bf10:	4402      	add	r2, r0
 800bf12:	4601      	mov	r1, r0
 800bf14:	428a      	cmp	r2, r1
 800bf16:	d100      	bne.n	800bf1a <memmove+0x2a>
 800bf18:	bd10      	pop	{r4, pc}
 800bf1a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bf1e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bf22:	e7f7      	b.n	800bf14 <memmove+0x24>

0800bf24 <_sbrk_r>:
 800bf24:	b538      	push	{r3, r4, r5, lr}
 800bf26:	4d06      	ldr	r5, [pc, #24]	@ (800bf40 <_sbrk_r+0x1c>)
 800bf28:	2300      	movs	r3, #0
 800bf2a:	4604      	mov	r4, r0
 800bf2c:	4608      	mov	r0, r1
 800bf2e:	602b      	str	r3, [r5, #0]
 800bf30:	f7f8 f9a8 	bl	8004284 <_sbrk>
 800bf34:	1c43      	adds	r3, r0, #1
 800bf36:	d102      	bne.n	800bf3e <_sbrk_r+0x1a>
 800bf38:	682b      	ldr	r3, [r5, #0]
 800bf3a:	b103      	cbz	r3, 800bf3e <_sbrk_r+0x1a>
 800bf3c:	6023      	str	r3, [r4, #0]
 800bf3e:	bd38      	pop	{r3, r4, r5, pc}
 800bf40:	2000528c 	.word	0x2000528c

0800bf44 <abort>:
 800bf44:	b508      	push	{r3, lr}
 800bf46:	2006      	movs	r0, #6
 800bf48:	f000 fa2e 	bl	800c3a8 <raise>
 800bf4c:	2001      	movs	r0, #1
 800bf4e:	f7f8 f921 	bl	8004194 <_exit>

0800bf52 <_realloc_r>:
 800bf52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf56:	4607      	mov	r7, r0
 800bf58:	4614      	mov	r4, r2
 800bf5a:	460d      	mov	r5, r1
 800bf5c:	b921      	cbnz	r1, 800bf68 <_realloc_r+0x16>
 800bf5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bf62:	4611      	mov	r1, r2
 800bf64:	f7ff bb96 	b.w	800b694 <_malloc_r>
 800bf68:	b92a      	cbnz	r2, 800bf76 <_realloc_r+0x24>
 800bf6a:	f7ff fb1f 	bl	800b5ac <_free_r>
 800bf6e:	4625      	mov	r5, r4
 800bf70:	4628      	mov	r0, r5
 800bf72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf76:	f000 fa33 	bl	800c3e0 <_malloc_usable_size_r>
 800bf7a:	4284      	cmp	r4, r0
 800bf7c:	4606      	mov	r6, r0
 800bf7e:	d802      	bhi.n	800bf86 <_realloc_r+0x34>
 800bf80:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bf84:	d8f4      	bhi.n	800bf70 <_realloc_r+0x1e>
 800bf86:	4621      	mov	r1, r4
 800bf88:	4638      	mov	r0, r7
 800bf8a:	f7ff fb83 	bl	800b694 <_malloc_r>
 800bf8e:	4680      	mov	r8, r0
 800bf90:	b908      	cbnz	r0, 800bf96 <_realloc_r+0x44>
 800bf92:	4645      	mov	r5, r8
 800bf94:	e7ec      	b.n	800bf70 <_realloc_r+0x1e>
 800bf96:	42b4      	cmp	r4, r6
 800bf98:	4622      	mov	r2, r4
 800bf9a:	4629      	mov	r1, r5
 800bf9c:	bf28      	it	cs
 800bf9e:	4632      	movcs	r2, r6
 800bfa0:	f7ff fad7 	bl	800b552 <memcpy>
 800bfa4:	4629      	mov	r1, r5
 800bfa6:	4638      	mov	r0, r7
 800bfa8:	f7ff fb00 	bl	800b5ac <_free_r>
 800bfac:	e7f1      	b.n	800bf92 <_realloc_r+0x40>

0800bfae <__sfputc_r>:
 800bfae:	6893      	ldr	r3, [r2, #8]
 800bfb0:	3b01      	subs	r3, #1
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	b410      	push	{r4}
 800bfb6:	6093      	str	r3, [r2, #8]
 800bfb8:	da08      	bge.n	800bfcc <__sfputc_r+0x1e>
 800bfba:	6994      	ldr	r4, [r2, #24]
 800bfbc:	42a3      	cmp	r3, r4
 800bfbe:	db01      	blt.n	800bfc4 <__sfputc_r+0x16>
 800bfc0:	290a      	cmp	r1, #10
 800bfc2:	d103      	bne.n	800bfcc <__sfputc_r+0x1e>
 800bfc4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bfc8:	f000 b932 	b.w	800c230 <__swbuf_r>
 800bfcc:	6813      	ldr	r3, [r2, #0]
 800bfce:	1c58      	adds	r0, r3, #1
 800bfd0:	6010      	str	r0, [r2, #0]
 800bfd2:	7019      	strb	r1, [r3, #0]
 800bfd4:	4608      	mov	r0, r1
 800bfd6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bfda:	4770      	bx	lr

0800bfdc <__sfputs_r>:
 800bfdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfde:	4606      	mov	r6, r0
 800bfe0:	460f      	mov	r7, r1
 800bfe2:	4614      	mov	r4, r2
 800bfe4:	18d5      	adds	r5, r2, r3
 800bfe6:	42ac      	cmp	r4, r5
 800bfe8:	d101      	bne.n	800bfee <__sfputs_r+0x12>
 800bfea:	2000      	movs	r0, #0
 800bfec:	e007      	b.n	800bffe <__sfputs_r+0x22>
 800bfee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bff2:	463a      	mov	r2, r7
 800bff4:	4630      	mov	r0, r6
 800bff6:	f7ff ffda 	bl	800bfae <__sfputc_r>
 800bffa:	1c43      	adds	r3, r0, #1
 800bffc:	d1f3      	bne.n	800bfe6 <__sfputs_r+0xa>
 800bffe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c000 <_vfiprintf_r>:
 800c000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c004:	460d      	mov	r5, r1
 800c006:	b09d      	sub	sp, #116	@ 0x74
 800c008:	4614      	mov	r4, r2
 800c00a:	4698      	mov	r8, r3
 800c00c:	4606      	mov	r6, r0
 800c00e:	b118      	cbz	r0, 800c018 <_vfiprintf_r+0x18>
 800c010:	6a03      	ldr	r3, [r0, #32]
 800c012:	b90b      	cbnz	r3, 800c018 <_vfiprintf_r+0x18>
 800c014:	f7ff f928 	bl	800b268 <__sinit>
 800c018:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c01a:	07d9      	lsls	r1, r3, #31
 800c01c:	d405      	bmi.n	800c02a <_vfiprintf_r+0x2a>
 800c01e:	89ab      	ldrh	r3, [r5, #12]
 800c020:	059a      	lsls	r2, r3, #22
 800c022:	d402      	bmi.n	800c02a <_vfiprintf_r+0x2a>
 800c024:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c026:	f7ff fa92 	bl	800b54e <__retarget_lock_acquire_recursive>
 800c02a:	89ab      	ldrh	r3, [r5, #12]
 800c02c:	071b      	lsls	r3, r3, #28
 800c02e:	d501      	bpl.n	800c034 <_vfiprintf_r+0x34>
 800c030:	692b      	ldr	r3, [r5, #16]
 800c032:	b99b      	cbnz	r3, 800c05c <_vfiprintf_r+0x5c>
 800c034:	4629      	mov	r1, r5
 800c036:	4630      	mov	r0, r6
 800c038:	f000 f938 	bl	800c2ac <__swsetup_r>
 800c03c:	b170      	cbz	r0, 800c05c <_vfiprintf_r+0x5c>
 800c03e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c040:	07dc      	lsls	r4, r3, #31
 800c042:	d504      	bpl.n	800c04e <_vfiprintf_r+0x4e>
 800c044:	f04f 30ff 	mov.w	r0, #4294967295
 800c048:	b01d      	add	sp, #116	@ 0x74
 800c04a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c04e:	89ab      	ldrh	r3, [r5, #12]
 800c050:	0598      	lsls	r0, r3, #22
 800c052:	d4f7      	bmi.n	800c044 <_vfiprintf_r+0x44>
 800c054:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c056:	f7ff fa7b 	bl	800b550 <__retarget_lock_release_recursive>
 800c05a:	e7f3      	b.n	800c044 <_vfiprintf_r+0x44>
 800c05c:	2300      	movs	r3, #0
 800c05e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c060:	2320      	movs	r3, #32
 800c062:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c066:	f8cd 800c 	str.w	r8, [sp, #12]
 800c06a:	2330      	movs	r3, #48	@ 0x30
 800c06c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c21c <_vfiprintf_r+0x21c>
 800c070:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c074:	f04f 0901 	mov.w	r9, #1
 800c078:	4623      	mov	r3, r4
 800c07a:	469a      	mov	sl, r3
 800c07c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c080:	b10a      	cbz	r2, 800c086 <_vfiprintf_r+0x86>
 800c082:	2a25      	cmp	r2, #37	@ 0x25
 800c084:	d1f9      	bne.n	800c07a <_vfiprintf_r+0x7a>
 800c086:	ebba 0b04 	subs.w	fp, sl, r4
 800c08a:	d00b      	beq.n	800c0a4 <_vfiprintf_r+0xa4>
 800c08c:	465b      	mov	r3, fp
 800c08e:	4622      	mov	r2, r4
 800c090:	4629      	mov	r1, r5
 800c092:	4630      	mov	r0, r6
 800c094:	f7ff ffa2 	bl	800bfdc <__sfputs_r>
 800c098:	3001      	adds	r0, #1
 800c09a:	f000 80a7 	beq.w	800c1ec <_vfiprintf_r+0x1ec>
 800c09e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c0a0:	445a      	add	r2, fp
 800c0a2:	9209      	str	r2, [sp, #36]	@ 0x24
 800c0a4:	f89a 3000 	ldrb.w	r3, [sl]
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	f000 809f 	beq.w	800c1ec <_vfiprintf_r+0x1ec>
 800c0ae:	2300      	movs	r3, #0
 800c0b0:	f04f 32ff 	mov.w	r2, #4294967295
 800c0b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c0b8:	f10a 0a01 	add.w	sl, sl, #1
 800c0bc:	9304      	str	r3, [sp, #16]
 800c0be:	9307      	str	r3, [sp, #28]
 800c0c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c0c4:	931a      	str	r3, [sp, #104]	@ 0x68
 800c0c6:	4654      	mov	r4, sl
 800c0c8:	2205      	movs	r2, #5
 800c0ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c0ce:	4853      	ldr	r0, [pc, #332]	@ (800c21c <_vfiprintf_r+0x21c>)
 800c0d0:	f7f4 f88e 	bl	80001f0 <memchr>
 800c0d4:	9a04      	ldr	r2, [sp, #16]
 800c0d6:	b9d8      	cbnz	r0, 800c110 <_vfiprintf_r+0x110>
 800c0d8:	06d1      	lsls	r1, r2, #27
 800c0da:	bf44      	itt	mi
 800c0dc:	2320      	movmi	r3, #32
 800c0de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c0e2:	0713      	lsls	r3, r2, #28
 800c0e4:	bf44      	itt	mi
 800c0e6:	232b      	movmi	r3, #43	@ 0x2b
 800c0e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c0ec:	f89a 3000 	ldrb.w	r3, [sl]
 800c0f0:	2b2a      	cmp	r3, #42	@ 0x2a
 800c0f2:	d015      	beq.n	800c120 <_vfiprintf_r+0x120>
 800c0f4:	9a07      	ldr	r2, [sp, #28]
 800c0f6:	4654      	mov	r4, sl
 800c0f8:	2000      	movs	r0, #0
 800c0fa:	f04f 0c0a 	mov.w	ip, #10
 800c0fe:	4621      	mov	r1, r4
 800c100:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c104:	3b30      	subs	r3, #48	@ 0x30
 800c106:	2b09      	cmp	r3, #9
 800c108:	d94b      	bls.n	800c1a2 <_vfiprintf_r+0x1a2>
 800c10a:	b1b0      	cbz	r0, 800c13a <_vfiprintf_r+0x13a>
 800c10c:	9207      	str	r2, [sp, #28]
 800c10e:	e014      	b.n	800c13a <_vfiprintf_r+0x13a>
 800c110:	eba0 0308 	sub.w	r3, r0, r8
 800c114:	fa09 f303 	lsl.w	r3, r9, r3
 800c118:	4313      	orrs	r3, r2
 800c11a:	9304      	str	r3, [sp, #16]
 800c11c:	46a2      	mov	sl, r4
 800c11e:	e7d2      	b.n	800c0c6 <_vfiprintf_r+0xc6>
 800c120:	9b03      	ldr	r3, [sp, #12]
 800c122:	1d19      	adds	r1, r3, #4
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	9103      	str	r1, [sp, #12]
 800c128:	2b00      	cmp	r3, #0
 800c12a:	bfbb      	ittet	lt
 800c12c:	425b      	neglt	r3, r3
 800c12e:	f042 0202 	orrlt.w	r2, r2, #2
 800c132:	9307      	strge	r3, [sp, #28]
 800c134:	9307      	strlt	r3, [sp, #28]
 800c136:	bfb8      	it	lt
 800c138:	9204      	strlt	r2, [sp, #16]
 800c13a:	7823      	ldrb	r3, [r4, #0]
 800c13c:	2b2e      	cmp	r3, #46	@ 0x2e
 800c13e:	d10a      	bne.n	800c156 <_vfiprintf_r+0x156>
 800c140:	7863      	ldrb	r3, [r4, #1]
 800c142:	2b2a      	cmp	r3, #42	@ 0x2a
 800c144:	d132      	bne.n	800c1ac <_vfiprintf_r+0x1ac>
 800c146:	9b03      	ldr	r3, [sp, #12]
 800c148:	1d1a      	adds	r2, r3, #4
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	9203      	str	r2, [sp, #12]
 800c14e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c152:	3402      	adds	r4, #2
 800c154:	9305      	str	r3, [sp, #20]
 800c156:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c22c <_vfiprintf_r+0x22c>
 800c15a:	7821      	ldrb	r1, [r4, #0]
 800c15c:	2203      	movs	r2, #3
 800c15e:	4650      	mov	r0, sl
 800c160:	f7f4 f846 	bl	80001f0 <memchr>
 800c164:	b138      	cbz	r0, 800c176 <_vfiprintf_r+0x176>
 800c166:	9b04      	ldr	r3, [sp, #16]
 800c168:	eba0 000a 	sub.w	r0, r0, sl
 800c16c:	2240      	movs	r2, #64	@ 0x40
 800c16e:	4082      	lsls	r2, r0
 800c170:	4313      	orrs	r3, r2
 800c172:	3401      	adds	r4, #1
 800c174:	9304      	str	r3, [sp, #16]
 800c176:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c17a:	4829      	ldr	r0, [pc, #164]	@ (800c220 <_vfiprintf_r+0x220>)
 800c17c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c180:	2206      	movs	r2, #6
 800c182:	f7f4 f835 	bl	80001f0 <memchr>
 800c186:	2800      	cmp	r0, #0
 800c188:	d03f      	beq.n	800c20a <_vfiprintf_r+0x20a>
 800c18a:	4b26      	ldr	r3, [pc, #152]	@ (800c224 <_vfiprintf_r+0x224>)
 800c18c:	bb1b      	cbnz	r3, 800c1d6 <_vfiprintf_r+0x1d6>
 800c18e:	9b03      	ldr	r3, [sp, #12]
 800c190:	3307      	adds	r3, #7
 800c192:	f023 0307 	bic.w	r3, r3, #7
 800c196:	3308      	adds	r3, #8
 800c198:	9303      	str	r3, [sp, #12]
 800c19a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c19c:	443b      	add	r3, r7
 800c19e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c1a0:	e76a      	b.n	800c078 <_vfiprintf_r+0x78>
 800c1a2:	fb0c 3202 	mla	r2, ip, r2, r3
 800c1a6:	460c      	mov	r4, r1
 800c1a8:	2001      	movs	r0, #1
 800c1aa:	e7a8      	b.n	800c0fe <_vfiprintf_r+0xfe>
 800c1ac:	2300      	movs	r3, #0
 800c1ae:	3401      	adds	r4, #1
 800c1b0:	9305      	str	r3, [sp, #20]
 800c1b2:	4619      	mov	r1, r3
 800c1b4:	f04f 0c0a 	mov.w	ip, #10
 800c1b8:	4620      	mov	r0, r4
 800c1ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c1be:	3a30      	subs	r2, #48	@ 0x30
 800c1c0:	2a09      	cmp	r2, #9
 800c1c2:	d903      	bls.n	800c1cc <_vfiprintf_r+0x1cc>
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d0c6      	beq.n	800c156 <_vfiprintf_r+0x156>
 800c1c8:	9105      	str	r1, [sp, #20]
 800c1ca:	e7c4      	b.n	800c156 <_vfiprintf_r+0x156>
 800c1cc:	fb0c 2101 	mla	r1, ip, r1, r2
 800c1d0:	4604      	mov	r4, r0
 800c1d2:	2301      	movs	r3, #1
 800c1d4:	e7f0      	b.n	800c1b8 <_vfiprintf_r+0x1b8>
 800c1d6:	ab03      	add	r3, sp, #12
 800c1d8:	9300      	str	r3, [sp, #0]
 800c1da:	462a      	mov	r2, r5
 800c1dc:	4b12      	ldr	r3, [pc, #72]	@ (800c228 <_vfiprintf_r+0x228>)
 800c1de:	a904      	add	r1, sp, #16
 800c1e0:	4630      	mov	r0, r6
 800c1e2:	f3af 8000 	nop.w
 800c1e6:	4607      	mov	r7, r0
 800c1e8:	1c78      	adds	r0, r7, #1
 800c1ea:	d1d6      	bne.n	800c19a <_vfiprintf_r+0x19a>
 800c1ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c1ee:	07d9      	lsls	r1, r3, #31
 800c1f0:	d405      	bmi.n	800c1fe <_vfiprintf_r+0x1fe>
 800c1f2:	89ab      	ldrh	r3, [r5, #12]
 800c1f4:	059a      	lsls	r2, r3, #22
 800c1f6:	d402      	bmi.n	800c1fe <_vfiprintf_r+0x1fe>
 800c1f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c1fa:	f7ff f9a9 	bl	800b550 <__retarget_lock_release_recursive>
 800c1fe:	89ab      	ldrh	r3, [r5, #12]
 800c200:	065b      	lsls	r3, r3, #25
 800c202:	f53f af1f 	bmi.w	800c044 <_vfiprintf_r+0x44>
 800c206:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c208:	e71e      	b.n	800c048 <_vfiprintf_r+0x48>
 800c20a:	ab03      	add	r3, sp, #12
 800c20c:	9300      	str	r3, [sp, #0]
 800c20e:	462a      	mov	r2, r5
 800c210:	4b05      	ldr	r3, [pc, #20]	@ (800c228 <_vfiprintf_r+0x228>)
 800c212:	a904      	add	r1, sp, #16
 800c214:	4630      	mov	r0, r6
 800c216:	f7ff fc8f 	bl	800bb38 <_printf_i>
 800c21a:	e7e4      	b.n	800c1e6 <_vfiprintf_r+0x1e6>
 800c21c:	0800c6e7 	.word	0x0800c6e7
 800c220:	0800c6f1 	.word	0x0800c6f1
 800c224:	00000000 	.word	0x00000000
 800c228:	0800bfdd 	.word	0x0800bfdd
 800c22c:	0800c6ed 	.word	0x0800c6ed

0800c230 <__swbuf_r>:
 800c230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c232:	460e      	mov	r6, r1
 800c234:	4614      	mov	r4, r2
 800c236:	4605      	mov	r5, r0
 800c238:	b118      	cbz	r0, 800c242 <__swbuf_r+0x12>
 800c23a:	6a03      	ldr	r3, [r0, #32]
 800c23c:	b90b      	cbnz	r3, 800c242 <__swbuf_r+0x12>
 800c23e:	f7ff f813 	bl	800b268 <__sinit>
 800c242:	69a3      	ldr	r3, [r4, #24]
 800c244:	60a3      	str	r3, [r4, #8]
 800c246:	89a3      	ldrh	r3, [r4, #12]
 800c248:	071a      	lsls	r2, r3, #28
 800c24a:	d501      	bpl.n	800c250 <__swbuf_r+0x20>
 800c24c:	6923      	ldr	r3, [r4, #16]
 800c24e:	b943      	cbnz	r3, 800c262 <__swbuf_r+0x32>
 800c250:	4621      	mov	r1, r4
 800c252:	4628      	mov	r0, r5
 800c254:	f000 f82a 	bl	800c2ac <__swsetup_r>
 800c258:	b118      	cbz	r0, 800c262 <__swbuf_r+0x32>
 800c25a:	f04f 37ff 	mov.w	r7, #4294967295
 800c25e:	4638      	mov	r0, r7
 800c260:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c262:	6823      	ldr	r3, [r4, #0]
 800c264:	6922      	ldr	r2, [r4, #16]
 800c266:	1a98      	subs	r0, r3, r2
 800c268:	6963      	ldr	r3, [r4, #20]
 800c26a:	b2f6      	uxtb	r6, r6
 800c26c:	4283      	cmp	r3, r0
 800c26e:	4637      	mov	r7, r6
 800c270:	dc05      	bgt.n	800c27e <__swbuf_r+0x4e>
 800c272:	4621      	mov	r1, r4
 800c274:	4628      	mov	r0, r5
 800c276:	f7ff fe01 	bl	800be7c <_fflush_r>
 800c27a:	2800      	cmp	r0, #0
 800c27c:	d1ed      	bne.n	800c25a <__swbuf_r+0x2a>
 800c27e:	68a3      	ldr	r3, [r4, #8]
 800c280:	3b01      	subs	r3, #1
 800c282:	60a3      	str	r3, [r4, #8]
 800c284:	6823      	ldr	r3, [r4, #0]
 800c286:	1c5a      	adds	r2, r3, #1
 800c288:	6022      	str	r2, [r4, #0]
 800c28a:	701e      	strb	r6, [r3, #0]
 800c28c:	6962      	ldr	r2, [r4, #20]
 800c28e:	1c43      	adds	r3, r0, #1
 800c290:	429a      	cmp	r2, r3
 800c292:	d004      	beq.n	800c29e <__swbuf_r+0x6e>
 800c294:	89a3      	ldrh	r3, [r4, #12]
 800c296:	07db      	lsls	r3, r3, #31
 800c298:	d5e1      	bpl.n	800c25e <__swbuf_r+0x2e>
 800c29a:	2e0a      	cmp	r6, #10
 800c29c:	d1df      	bne.n	800c25e <__swbuf_r+0x2e>
 800c29e:	4621      	mov	r1, r4
 800c2a0:	4628      	mov	r0, r5
 800c2a2:	f7ff fdeb 	bl	800be7c <_fflush_r>
 800c2a6:	2800      	cmp	r0, #0
 800c2a8:	d0d9      	beq.n	800c25e <__swbuf_r+0x2e>
 800c2aa:	e7d6      	b.n	800c25a <__swbuf_r+0x2a>

0800c2ac <__swsetup_r>:
 800c2ac:	b538      	push	{r3, r4, r5, lr}
 800c2ae:	4b29      	ldr	r3, [pc, #164]	@ (800c354 <__swsetup_r+0xa8>)
 800c2b0:	4605      	mov	r5, r0
 800c2b2:	6818      	ldr	r0, [r3, #0]
 800c2b4:	460c      	mov	r4, r1
 800c2b6:	b118      	cbz	r0, 800c2c0 <__swsetup_r+0x14>
 800c2b8:	6a03      	ldr	r3, [r0, #32]
 800c2ba:	b90b      	cbnz	r3, 800c2c0 <__swsetup_r+0x14>
 800c2bc:	f7fe ffd4 	bl	800b268 <__sinit>
 800c2c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c2c4:	0719      	lsls	r1, r3, #28
 800c2c6:	d422      	bmi.n	800c30e <__swsetup_r+0x62>
 800c2c8:	06da      	lsls	r2, r3, #27
 800c2ca:	d407      	bmi.n	800c2dc <__swsetup_r+0x30>
 800c2cc:	2209      	movs	r2, #9
 800c2ce:	602a      	str	r2, [r5, #0]
 800c2d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c2d4:	81a3      	strh	r3, [r4, #12]
 800c2d6:	f04f 30ff 	mov.w	r0, #4294967295
 800c2da:	e033      	b.n	800c344 <__swsetup_r+0x98>
 800c2dc:	0758      	lsls	r0, r3, #29
 800c2de:	d512      	bpl.n	800c306 <__swsetup_r+0x5a>
 800c2e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c2e2:	b141      	cbz	r1, 800c2f6 <__swsetup_r+0x4a>
 800c2e4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c2e8:	4299      	cmp	r1, r3
 800c2ea:	d002      	beq.n	800c2f2 <__swsetup_r+0x46>
 800c2ec:	4628      	mov	r0, r5
 800c2ee:	f7ff f95d 	bl	800b5ac <_free_r>
 800c2f2:	2300      	movs	r3, #0
 800c2f4:	6363      	str	r3, [r4, #52]	@ 0x34
 800c2f6:	89a3      	ldrh	r3, [r4, #12]
 800c2f8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c2fc:	81a3      	strh	r3, [r4, #12]
 800c2fe:	2300      	movs	r3, #0
 800c300:	6063      	str	r3, [r4, #4]
 800c302:	6923      	ldr	r3, [r4, #16]
 800c304:	6023      	str	r3, [r4, #0]
 800c306:	89a3      	ldrh	r3, [r4, #12]
 800c308:	f043 0308 	orr.w	r3, r3, #8
 800c30c:	81a3      	strh	r3, [r4, #12]
 800c30e:	6923      	ldr	r3, [r4, #16]
 800c310:	b94b      	cbnz	r3, 800c326 <__swsetup_r+0x7a>
 800c312:	89a3      	ldrh	r3, [r4, #12]
 800c314:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c318:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c31c:	d003      	beq.n	800c326 <__swsetup_r+0x7a>
 800c31e:	4621      	mov	r1, r4
 800c320:	4628      	mov	r0, r5
 800c322:	f000 f88b 	bl	800c43c <__smakebuf_r>
 800c326:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c32a:	f013 0201 	ands.w	r2, r3, #1
 800c32e:	d00a      	beq.n	800c346 <__swsetup_r+0x9a>
 800c330:	2200      	movs	r2, #0
 800c332:	60a2      	str	r2, [r4, #8]
 800c334:	6962      	ldr	r2, [r4, #20]
 800c336:	4252      	negs	r2, r2
 800c338:	61a2      	str	r2, [r4, #24]
 800c33a:	6922      	ldr	r2, [r4, #16]
 800c33c:	b942      	cbnz	r2, 800c350 <__swsetup_r+0xa4>
 800c33e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c342:	d1c5      	bne.n	800c2d0 <__swsetup_r+0x24>
 800c344:	bd38      	pop	{r3, r4, r5, pc}
 800c346:	0799      	lsls	r1, r3, #30
 800c348:	bf58      	it	pl
 800c34a:	6962      	ldrpl	r2, [r4, #20]
 800c34c:	60a2      	str	r2, [r4, #8]
 800c34e:	e7f4      	b.n	800c33a <__swsetup_r+0x8e>
 800c350:	2000      	movs	r0, #0
 800c352:	e7f7      	b.n	800c344 <__swsetup_r+0x98>
 800c354:	200002b8 	.word	0x200002b8

0800c358 <_raise_r>:
 800c358:	291f      	cmp	r1, #31
 800c35a:	b538      	push	{r3, r4, r5, lr}
 800c35c:	4605      	mov	r5, r0
 800c35e:	460c      	mov	r4, r1
 800c360:	d904      	bls.n	800c36c <_raise_r+0x14>
 800c362:	2316      	movs	r3, #22
 800c364:	6003      	str	r3, [r0, #0]
 800c366:	f04f 30ff 	mov.w	r0, #4294967295
 800c36a:	bd38      	pop	{r3, r4, r5, pc}
 800c36c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c36e:	b112      	cbz	r2, 800c376 <_raise_r+0x1e>
 800c370:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c374:	b94b      	cbnz	r3, 800c38a <_raise_r+0x32>
 800c376:	4628      	mov	r0, r5
 800c378:	f000 f830 	bl	800c3dc <_getpid_r>
 800c37c:	4622      	mov	r2, r4
 800c37e:	4601      	mov	r1, r0
 800c380:	4628      	mov	r0, r5
 800c382:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c386:	f000 b817 	b.w	800c3b8 <_kill_r>
 800c38a:	2b01      	cmp	r3, #1
 800c38c:	d00a      	beq.n	800c3a4 <_raise_r+0x4c>
 800c38e:	1c59      	adds	r1, r3, #1
 800c390:	d103      	bne.n	800c39a <_raise_r+0x42>
 800c392:	2316      	movs	r3, #22
 800c394:	6003      	str	r3, [r0, #0]
 800c396:	2001      	movs	r0, #1
 800c398:	e7e7      	b.n	800c36a <_raise_r+0x12>
 800c39a:	2100      	movs	r1, #0
 800c39c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c3a0:	4620      	mov	r0, r4
 800c3a2:	4798      	blx	r3
 800c3a4:	2000      	movs	r0, #0
 800c3a6:	e7e0      	b.n	800c36a <_raise_r+0x12>

0800c3a8 <raise>:
 800c3a8:	4b02      	ldr	r3, [pc, #8]	@ (800c3b4 <raise+0xc>)
 800c3aa:	4601      	mov	r1, r0
 800c3ac:	6818      	ldr	r0, [r3, #0]
 800c3ae:	f7ff bfd3 	b.w	800c358 <_raise_r>
 800c3b2:	bf00      	nop
 800c3b4:	200002b8 	.word	0x200002b8

0800c3b8 <_kill_r>:
 800c3b8:	b538      	push	{r3, r4, r5, lr}
 800c3ba:	4d07      	ldr	r5, [pc, #28]	@ (800c3d8 <_kill_r+0x20>)
 800c3bc:	2300      	movs	r3, #0
 800c3be:	4604      	mov	r4, r0
 800c3c0:	4608      	mov	r0, r1
 800c3c2:	4611      	mov	r1, r2
 800c3c4:	602b      	str	r3, [r5, #0]
 800c3c6:	f7f7 fed5 	bl	8004174 <_kill>
 800c3ca:	1c43      	adds	r3, r0, #1
 800c3cc:	d102      	bne.n	800c3d4 <_kill_r+0x1c>
 800c3ce:	682b      	ldr	r3, [r5, #0]
 800c3d0:	b103      	cbz	r3, 800c3d4 <_kill_r+0x1c>
 800c3d2:	6023      	str	r3, [r4, #0]
 800c3d4:	bd38      	pop	{r3, r4, r5, pc}
 800c3d6:	bf00      	nop
 800c3d8:	2000528c 	.word	0x2000528c

0800c3dc <_getpid_r>:
 800c3dc:	f7f7 bec2 	b.w	8004164 <_getpid>

0800c3e0 <_malloc_usable_size_r>:
 800c3e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c3e4:	1f18      	subs	r0, r3, #4
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	bfbc      	itt	lt
 800c3ea:	580b      	ldrlt	r3, [r1, r0]
 800c3ec:	18c0      	addlt	r0, r0, r3
 800c3ee:	4770      	bx	lr

0800c3f0 <__swhatbuf_r>:
 800c3f0:	b570      	push	{r4, r5, r6, lr}
 800c3f2:	460c      	mov	r4, r1
 800c3f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c3f8:	2900      	cmp	r1, #0
 800c3fa:	b096      	sub	sp, #88	@ 0x58
 800c3fc:	4615      	mov	r5, r2
 800c3fe:	461e      	mov	r6, r3
 800c400:	da0d      	bge.n	800c41e <__swhatbuf_r+0x2e>
 800c402:	89a3      	ldrh	r3, [r4, #12]
 800c404:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c408:	f04f 0100 	mov.w	r1, #0
 800c40c:	bf14      	ite	ne
 800c40e:	2340      	movne	r3, #64	@ 0x40
 800c410:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c414:	2000      	movs	r0, #0
 800c416:	6031      	str	r1, [r6, #0]
 800c418:	602b      	str	r3, [r5, #0]
 800c41a:	b016      	add	sp, #88	@ 0x58
 800c41c:	bd70      	pop	{r4, r5, r6, pc}
 800c41e:	466a      	mov	r2, sp
 800c420:	f000 f848 	bl	800c4b4 <_fstat_r>
 800c424:	2800      	cmp	r0, #0
 800c426:	dbec      	blt.n	800c402 <__swhatbuf_r+0x12>
 800c428:	9901      	ldr	r1, [sp, #4]
 800c42a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c42e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c432:	4259      	negs	r1, r3
 800c434:	4159      	adcs	r1, r3
 800c436:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c43a:	e7eb      	b.n	800c414 <__swhatbuf_r+0x24>

0800c43c <__smakebuf_r>:
 800c43c:	898b      	ldrh	r3, [r1, #12]
 800c43e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c440:	079d      	lsls	r5, r3, #30
 800c442:	4606      	mov	r6, r0
 800c444:	460c      	mov	r4, r1
 800c446:	d507      	bpl.n	800c458 <__smakebuf_r+0x1c>
 800c448:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c44c:	6023      	str	r3, [r4, #0]
 800c44e:	6123      	str	r3, [r4, #16]
 800c450:	2301      	movs	r3, #1
 800c452:	6163      	str	r3, [r4, #20]
 800c454:	b003      	add	sp, #12
 800c456:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c458:	ab01      	add	r3, sp, #4
 800c45a:	466a      	mov	r2, sp
 800c45c:	f7ff ffc8 	bl	800c3f0 <__swhatbuf_r>
 800c460:	9f00      	ldr	r7, [sp, #0]
 800c462:	4605      	mov	r5, r0
 800c464:	4639      	mov	r1, r7
 800c466:	4630      	mov	r0, r6
 800c468:	f7ff f914 	bl	800b694 <_malloc_r>
 800c46c:	b948      	cbnz	r0, 800c482 <__smakebuf_r+0x46>
 800c46e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c472:	059a      	lsls	r2, r3, #22
 800c474:	d4ee      	bmi.n	800c454 <__smakebuf_r+0x18>
 800c476:	f023 0303 	bic.w	r3, r3, #3
 800c47a:	f043 0302 	orr.w	r3, r3, #2
 800c47e:	81a3      	strh	r3, [r4, #12]
 800c480:	e7e2      	b.n	800c448 <__smakebuf_r+0xc>
 800c482:	89a3      	ldrh	r3, [r4, #12]
 800c484:	6020      	str	r0, [r4, #0]
 800c486:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c48a:	81a3      	strh	r3, [r4, #12]
 800c48c:	9b01      	ldr	r3, [sp, #4]
 800c48e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c492:	b15b      	cbz	r3, 800c4ac <__smakebuf_r+0x70>
 800c494:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c498:	4630      	mov	r0, r6
 800c49a:	f000 f81d 	bl	800c4d8 <_isatty_r>
 800c49e:	b128      	cbz	r0, 800c4ac <__smakebuf_r+0x70>
 800c4a0:	89a3      	ldrh	r3, [r4, #12]
 800c4a2:	f023 0303 	bic.w	r3, r3, #3
 800c4a6:	f043 0301 	orr.w	r3, r3, #1
 800c4aa:	81a3      	strh	r3, [r4, #12]
 800c4ac:	89a3      	ldrh	r3, [r4, #12]
 800c4ae:	431d      	orrs	r5, r3
 800c4b0:	81a5      	strh	r5, [r4, #12]
 800c4b2:	e7cf      	b.n	800c454 <__smakebuf_r+0x18>

0800c4b4 <_fstat_r>:
 800c4b4:	b538      	push	{r3, r4, r5, lr}
 800c4b6:	4d07      	ldr	r5, [pc, #28]	@ (800c4d4 <_fstat_r+0x20>)
 800c4b8:	2300      	movs	r3, #0
 800c4ba:	4604      	mov	r4, r0
 800c4bc:	4608      	mov	r0, r1
 800c4be:	4611      	mov	r1, r2
 800c4c0:	602b      	str	r3, [r5, #0]
 800c4c2:	f7f7 feb7 	bl	8004234 <_fstat>
 800c4c6:	1c43      	adds	r3, r0, #1
 800c4c8:	d102      	bne.n	800c4d0 <_fstat_r+0x1c>
 800c4ca:	682b      	ldr	r3, [r5, #0]
 800c4cc:	b103      	cbz	r3, 800c4d0 <_fstat_r+0x1c>
 800c4ce:	6023      	str	r3, [r4, #0]
 800c4d0:	bd38      	pop	{r3, r4, r5, pc}
 800c4d2:	bf00      	nop
 800c4d4:	2000528c 	.word	0x2000528c

0800c4d8 <_isatty_r>:
 800c4d8:	b538      	push	{r3, r4, r5, lr}
 800c4da:	4d06      	ldr	r5, [pc, #24]	@ (800c4f4 <_isatty_r+0x1c>)
 800c4dc:	2300      	movs	r3, #0
 800c4de:	4604      	mov	r4, r0
 800c4e0:	4608      	mov	r0, r1
 800c4e2:	602b      	str	r3, [r5, #0]
 800c4e4:	f7f7 feb6 	bl	8004254 <_isatty>
 800c4e8:	1c43      	adds	r3, r0, #1
 800c4ea:	d102      	bne.n	800c4f2 <_isatty_r+0x1a>
 800c4ec:	682b      	ldr	r3, [r5, #0]
 800c4ee:	b103      	cbz	r3, 800c4f2 <_isatty_r+0x1a>
 800c4f0:	6023      	str	r3, [r4, #0]
 800c4f2:	bd38      	pop	{r3, r4, r5, pc}
 800c4f4:	2000528c 	.word	0x2000528c

0800c4f8 <_init>:
 800c4f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4fa:	bf00      	nop
 800c4fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c4fe:	bc08      	pop	{r3}
 800c500:	469e      	mov	lr, r3
 800c502:	4770      	bx	lr

0800c504 <_fini>:
 800c504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c506:	bf00      	nop
 800c508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c50a:	bc08      	pop	{r3}
 800c50c:	469e      	mov	lr, r3
 800c50e:	4770      	bx	lr
