
*** Running vivado
    with args -log top_level.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_level.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 21539 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_level' is not ideal for floorplanning, since the cellview 'tree_reduction' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc]
CRITICAL WARNING: [Vivado 12-2272] Clock names may not contain wildcard characters, as it confuses tcl. Skipping 'VecOut_mux[*]' [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc:2]
CRITICAL WARNING: [Vivado 12-2272] Clock names may not contain wildcard characters, as it confuses tcl. Skipping 'pixel[*]' [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc:3]
CRITICAL WARNING: [Vivado 12-2272] Clock names may not contain wildcard characters, as it confuses tcl. Skipping 'weight[*]' [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc:7]
get_clocks: Time (s): cpu = 00:01:08 ; elapsed = 00:00:34 . Memory (MB): peak = 2804.191 ; gain = 774.281 ; free physical = 99365 ; free virtual = 107917
Finished Parsing XDC File [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:02:52 ; elapsed = 00:02:04 . Memory (MB): peak = 2804.191 ; gain = 1797.836 ; free physical = 99291 ; free virtual = 107875
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design -directive ExploreWithRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreWithRemap
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2019.01' and will expire in -684 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2876.227 ; gain = 64.031 ; free physical = 99365 ; free virtual = 107870
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: bc1c4081

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15d440e31

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 98680 ; free virtual = 107205

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 316176 cells.
Phase 2 Constant propagation | Checksum: 84e74a07

Time (s): cpu = 00:35:24 ; elapsed = 00:35:34 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 100468 ; free virtual = 109016

Phase 3 BUFG optimization
INFO: [Opt 31-12] Eliminated 468218 unconnected nets.
INFO: [Opt 31-11] Eliminated 173194 unconnected cells.
Phase 3 BUFG optimization | Checksum: f1ceba6f

Time (s): cpu = 00:36:04 ; elapsed = 00:36:14 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 100351 ; free virtual = 108900

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 Sweep | Checksum: f1ceba6f

Time (s): cpu = 00:36:06 ; elapsed = 00:36:17 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 100351 ; free virtual = 108899

Phase 5 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 77494 cells.
Phase 5 Constant propagation | Checksum: dad357a1

Time (s): cpu = 00:37:56 ; elapsed = 00:38:06 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 99621 ; free virtual = 108237

Phase 6 Sweep
INFO: [Opt 31-12] Eliminated 96287 unconnected nets.
INFO: [Opt 31-11] Eliminated 40953 unconnected cells.
Phase 6 Sweep | Checksum: d58f433e

Time (s): cpu = 00:38:03 ; elapsed = 00:38:14 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 99476 ; free virtual = 108092

Phase 7 Remap
INFO: [Opt 31-9] Eliminated 5700 cells and 21975 terminals.
Phase 7 Remap | Checksum: c4f12ba9

Time (s): cpu = 00:38:08 ; elapsed = 00:38:19 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 99416 ; free virtual = 108032

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 99415 ; free virtual = 108031
Ending Logic Optimization Task | Checksum: c4f12ba9

Time (s): cpu = 00:38:09 ; elapsed = 00:38:19 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 99402 ; free virtual = 108017

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c4f12ba9

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 99408 ; free virtual = 108024
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:39:07 ; elapsed = 00:38:40 . Memory (MB): peak = 2876.227 ; gain = 72.035 ; free physical = 99407 ; free virtual = 108023
INFO: [Common 17-1381] The checkpoint '/users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_250/top_level_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_250/top_level_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2019.01' and will expire in -684 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 99323 ; free virtual = 107942
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 99313 ; free virtual = 107931

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: aff14830

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 99294 ; free virtual = 107912

Phase 1.2 Build Placer Netlist Model
INFO: [Place 30-896] Complex timing constraints detected. Disabling fast timing updates
Phase 1.2 Build Placer Netlist Model | Checksum: 188e31a0c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 99286 ; free virtual = 107905

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 188e31a0c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 99286 ; free virtual = 107905
Phase 1 Placer Initialization | Checksum: 188e31a0c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 99285 ; free virtual = 107903

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1590b0403

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 2939.281 ; gain = 63.055 ; free physical = 99261 ; free virtual = 107880

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1590b0403

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 2939.281 ; gain = 63.055 ; free physical = 99252 ; free virtual = 107871

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19fe3ebcd

Time (s): cpu = 00:00:51 ; elapsed = 00:00:24 . Memory (MB): peak = 2939.281 ; gain = 63.055 ; free physical = 99227 ; free virtual = 107879

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b76fa100

Time (s): cpu = 00:00:52 ; elapsed = 00:00:24 . Memory (MB): peak = 2939.281 ; gain = 63.055 ; free physical = 99225 ; free virtual = 107879

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b76fa100

Time (s): cpu = 00:00:52 ; elapsed = 00:00:24 . Memory (MB): peak = 2939.281 ; gain = 63.055 ; free physical = 99225 ; free virtual = 107880

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 14684c032

Time (s): cpu = 00:00:53 ; elapsed = 00:00:25 . Memory (MB): peak = 2939.281 ; gain = 63.055 ; free physical = 99223 ; free virtual = 107880

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1c63d0f99

Time (s): cpu = 00:00:59 ; elapsed = 00:00:30 . Memory (MB): peak = 2939.281 ; gain = 63.055 ; free physical = 99166 ; free virtual = 107872

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1b89ec74f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:32 . Memory (MB): peak = 2939.281 ; gain = 63.055 ; free physical = 99141 ; free virtual = 107852

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1b89ec74f

Time (s): cpu = 00:01:01 ; elapsed = 00:00:32 . Memory (MB): peak = 2939.281 ; gain = 63.055 ; free physical = 99138 ; free virtual = 107852
Phase 3 Detail Placement | Checksum: 1b89ec74f

Time (s): cpu = 00:01:01 ; elapsed = 00:00:32 . Memory (MB): peak = 2939.281 ; gain = 63.055 ; free physical = 99122 ; free virtual = 107837

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.273. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 236a051cf

Time (s): cpu = 00:01:11 ; elapsed = 00:00:35 . Memory (MB): peak = 2939.281 ; gain = 63.055 ; free physical = 99211 ; free virtual = 107849
Phase 4.1 Post Commit Optimization | Checksum: 236a051cf

Time (s): cpu = 00:01:11 ; elapsed = 00:00:35 . Memory (MB): peak = 2939.281 ; gain = 63.055 ; free physical = 99211 ; free virtual = 107849

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 236a051cf

Time (s): cpu = 00:01:11 ; elapsed = 00:00:36 . Memory (MB): peak = 2939.281 ; gain = 63.055 ; free physical = 99211 ; free virtual = 107849

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 236a051cf

Time (s): cpu = 00:01:12 ; elapsed = 00:00:36 . Memory (MB): peak = 2939.281 ; gain = 63.055 ; free physical = 99211 ; free virtual = 107849

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2529f18a2

Time (s): cpu = 00:01:12 ; elapsed = 00:00:36 . Memory (MB): peak = 2939.281 ; gain = 63.055 ; free physical = 99211 ; free virtual = 107849
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2529f18a2

Time (s): cpu = 00:01:12 ; elapsed = 00:00:36 . Memory (MB): peak = 2939.281 ; gain = 63.055 ; free physical = 99211 ; free virtual = 107849
Ending Placer Task | Checksum: 177761170

Time (s): cpu = 00:01:12 ; elapsed = 00:00:36 . Memory (MB): peak = 2939.281 ; gain = 63.055 ; free physical = 99207 ; free virtual = 107845
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:18 ; elapsed = 00:00:39 . Memory (MB): peak = 2939.281 ; gain = 63.055 ; free physical = 99199 ; free virtual = 107837
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2939.281 ; gain = 0.000 ; free physical = 99195 ; free virtual = 107851
INFO: [Common 17-1381] The checkpoint '/users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_250/top_level_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2939.281 ; gain = 0.000 ; free physical = 99184 ; free virtual = 107826
report_utilization: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2939.281 ; gain = 0.000 ; free physical = 99193 ; free virtual = 107835
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2939.281 ; gain = 0.000 ; free physical = 99194 ; free virtual = 107836
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2019.01' and will expire in -684 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a282c0eb ConstDB: 0 ShapeSum: d4f35085 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fa0b6516

Time (s): cpu = 00:01:55 ; elapsed = 00:01:30 . Memory (MB): peak = 2939.281 ; gain = 0.000 ; free physical = 104197 ; free virtual = 112930

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fa0b6516

Time (s): cpu = 00:01:55 ; elapsed = 00:01:30 . Memory (MB): peak = 2939.281 ; gain = 0.000 ; free physical = 104183 ; free virtual = 112922

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fa0b6516

Time (s): cpu = 00:01:55 ; elapsed = 00:01:31 . Memory (MB): peak = 2939.281 ; gain = 0.000 ; free physical = 104167 ; free virtual = 112919

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fa0b6516

Time (s): cpu = 00:01:55 ; elapsed = 00:01:31 . Memory (MB): peak = 2939.281 ; gain = 0.000 ; free physical = 104165 ; free virtual = 112917
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15c2d7edf

Time (s): cpu = 00:02:07 ; elapsed = 00:01:36 . Memory (MB): peak = 2939.281 ; gain = 0.000 ; free physical = 103665 ; free virtual = 112417
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.732  | TNS=0.000  | WHS=22.138 | THS=0.000  |

Phase 2 Router Initialization | Checksum: 18f5f0d23

Time (s): cpu = 00:02:13 ; elapsed = 00:01:37 . Memory (MB): peak = 2939.281 ; gain = 0.000 ; free physical = 103663 ; free virtual = 112415

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1404c3ce0

Time (s): cpu = 00:02:19 ; elapsed = 00:01:39 . Memory (MB): peak = 2939.281 ; gain = 0.000 ; free physical = 103544 ; free virtual = 112296

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1079
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 175725851

Time (s): cpu = 00:02:37 ; elapsed = 00:01:43 . Memory (MB): peak = 2939.281 ; gain = 0.000 ; free physical = 103511 ; free virtual = 112263
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.155  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19d5b99ff

Time (s): cpu = 00:02:38 ; elapsed = 00:01:43 . Memory (MB): peak = 2939.281 ; gain = 0.000 ; free physical = 103503 ; free virtual = 112255
Phase 4 Rip-up And Reroute | Checksum: 19d5b99ff

Time (s): cpu = 00:02:38 ; elapsed = 00:01:43 . Memory (MB): peak = 2939.281 ; gain = 0.000 ; free physical = 103500 ; free virtual = 112252

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19d5b99ff

Time (s): cpu = 00:02:38 ; elapsed = 00:01:43 . Memory (MB): peak = 2939.281 ; gain = 0.000 ; free physical = 103494 ; free virtual = 112246

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19d5b99ff

Time (s): cpu = 00:02:38 ; elapsed = 00:01:43 . Memory (MB): peak = 2939.281 ; gain = 0.000 ; free physical = 103513 ; free virtual = 112265
Phase 5 Delay and Skew Optimization | Checksum: 19d5b99ff

Time (s): cpu = 00:02:38 ; elapsed = 00:01:43 . Memory (MB): peak = 2939.281 ; gain = 0.000 ; free physical = 103514 ; free virtual = 112266

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1868c73c9

Time (s): cpu = 00:02:40 ; elapsed = 00:01:44 . Memory (MB): peak = 2939.281 ; gain = 0.000 ; free physical = 103513 ; free virtual = 112265
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.155  | TNS=0.000  | WHS=22.207 | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1868c73c9

Time (s): cpu = 00:02:40 ; elapsed = 00:01:44 . Memory (MB): peak = 2939.281 ; gain = 0.000 ; free physical = 103515 ; free virtual = 112267
Phase 6 Post Hold Fix | Checksum: 1868c73c9

Time (s): cpu = 00:02:40 ; elapsed = 00:01:44 . Memory (MB): peak = 2939.281 ; gain = 0.000 ; free physical = 103515 ; free virtual = 112267

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.534961 %
  Global Horizontal Routing Utilization  = 0.724098 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1687ea3f7

Time (s): cpu = 00:02:40 ; elapsed = 00:01:44 . Memory (MB): peak = 2939.281 ; gain = 0.000 ; free physical = 103514 ; free virtual = 112266

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1687ea3f7

Time (s): cpu = 00:02:41 ; elapsed = 00:01:44 . Memory (MB): peak = 2939.281 ; gain = 0.000 ; free physical = 103513 ; free virtual = 112265

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17be5a267

Time (s): cpu = 00:02:42 ; elapsed = 00:01:46 . Memory (MB): peak = 2939.281 ; gain = 0.000 ; free physical = 103504 ; free virtual = 112257

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.155  | TNS=0.000  | WHS=22.207 | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17be5a267

Time (s): cpu = 00:02:42 ; elapsed = 00:01:46 . Memory (MB): peak = 2939.281 ; gain = 0.000 ; free physical = 103504 ; free virtual = 112257
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:44 ; elapsed = 00:01:47 . Memory (MB): peak = 2939.281 ; gain = 0.000 ; free physical = 103503 ; free virtual = 112256

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:50 ; elapsed = 00:01:49 . Memory (MB): peak = 2939.281 ; gain = 0.000 ; free physical = 103504 ; free virtual = 112256
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2939.281 ; gain = 0.000 ; free physical = 103441 ; free virtual = 112215
INFO: [Common 17-1381] The checkpoint '/users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_250/top_level_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_250/top_level_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_250/top_level_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2939.281 ; gain = 0.000 ; free physical = 103276 ; free virtual = 112033
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
72 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Tue Dec 15 18:19:16 2020...
