INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital/vivado projects/traffic_light_controller/traffic_light_controller.srcs/sources_1/new/traffic_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_Light_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital/vivado projects/traffic_light_controller/traffic_light_controller.srcs/sim_1/new/testbench_traffic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_Light_Controller_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital/vivado projects/traffic_light_controller/traffic_light_controller.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
