[2021-09-09 09:06:46,080]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-09-09 09:06:46,080]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:06:49,423]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; ".

Peak memory: 15790080 bytes

[2021-09-09 09:06:49,424]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:06:49,634]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.01 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.01 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.01 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.01 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35938304 bytes

[2021-09-09 09:06:49,640]mapper_test.py:156:[INFO]: area: 447 level: 9
[2021-09-09 09:06:49,640]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:06:49,843]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :607
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :607
score:100
	Report mapping result:
		klut_size()     :819
		klut.num_gates():611
		max delay       :9
		max area        :607
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :43
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :464
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 13320192 bytes

[2021-09-09 09:06:49,843]mapper_test.py:220:[INFO]: area: 611 level: 9
[2021-09-09 10:54:36,073]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-09-09 10:54:36,073]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:54:39,009]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; ".

Peak memory: 15200256 bytes

[2021-09-09 10:54:39,010]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:54:39,176]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35938304 bytes

[2021-09-09 10:54:39,181]mapper_test.py:156:[INFO]: area: 447 level: 9
[2021-09-09 10:54:39,182]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:54:42,026]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:19
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :607
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :853
score:100
	Report mapping result:
		klut_size()     :819
		klut.num_gates():611
		max delay       :9
		max area        :607
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :43
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :464
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 29372416 bytes

[2021-09-09 10:54:42,026]mapper_test.py:220:[INFO]: area: 611 level: 9
[2021-09-09 12:23:39,568]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-09-09 12:23:39,569]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:23:42,778]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; ".

Peak memory: 15380480 bytes

[2021-09-09 12:23:42,779]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:23:42,995]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.01 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.01 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.01 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.01 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35602432 bytes

[2021-09-09 12:23:43,001]mapper_test.py:156:[INFO]: area: 447 level: 9
[2021-09-09 12:23:43,002]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:23:46,055]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:19
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :638
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :928
score:100
	Report mapping result:
		klut_size()     :850
		klut.num_gates():642
		max delay       :9
		max area        :638
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :69
		LUT fanins:3	 numbers :98
		LUT fanins:4	 numbers :474
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 29442048 bytes

[2021-09-09 12:23:46,055]mapper_test.py:220:[INFO]: area: 642 level: 9
[2021-09-09 14:52:03,128]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-09-09 14:52:03,128]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:52:03,129]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:52:03,298]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35676160 bytes

[2021-09-09 14:52:03,304]mapper_test.py:156:[INFO]: area: 447 level: 9
[2021-09-09 14:52:03,304]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:52:06,246]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:19
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :707
score:100
	Report mapping result:
		klut_size()     :919
		klut.num_gates():711
		max delay       :8
		max area        :707
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :155
		LUT fanins:3	 numbers :217
		LUT fanins:4	 numbers :338
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 29143040 bytes

[2021-09-09 14:52:06,246]mapper_test.py:220:[INFO]: area: 711 level: 8
[2021-09-09 15:21:04,401]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-09-09 15:21:04,402]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:21:04,402]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:21:04,642]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.01 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.01 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.01 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.01 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 36073472 bytes

[2021-09-09 15:21:04,648]mapper_test.py:156:[INFO]: area: 447 level: 9
[2021-09-09 15:21:04,649]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:21:07,739]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:19
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :707
score:100
	Report mapping result:
		klut_size()     :919
		klut.num_gates():711
		max delay       :8
		max area        :707
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :155
		LUT fanins:3	 numbers :217
		LUT fanins:4	 numbers :338
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 29134848 bytes

[2021-09-09 15:21:07,740]mapper_test.py:220:[INFO]: area: 711 level: 8
[2021-09-09 15:59:03,855]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-09-09 15:59:03,855]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:59:03,856]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:59:04,028]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35676160 bytes

[2021-09-09 15:59:04,034]mapper_test.py:156:[INFO]: area: 447 level: 9
[2021-09-09 15:59:04,034]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:59:07,055]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:19
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :707
score:100
	Report mapping result:
		klut_size()     :919
		klut.num_gates():711
		max delay       :8
		max area        :707
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :155
		LUT fanins:3	 numbers :217
		LUT fanins:4	 numbers :338
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 29380608 bytes

[2021-09-09 15:59:07,056]mapper_test.py:220:[INFO]: area: 711 level: 8
[2021-09-09 16:33:40,065]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-09-09 16:33:40,065]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:33:40,065]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:33:40,246]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35753984 bytes

[2021-09-09 16:33:40,252]mapper_test.py:156:[INFO]: area: 447 level: 9
[2021-09-09 16:33:40,252]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:33:43,413]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:19
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :707
score:100
	Report mapping result:
		klut_size()     :919
		klut.num_gates():711
		max delay       :8
		max area        :707
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :155
		LUT fanins:3	 numbers :217
		LUT fanins:4	 numbers :338
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 29212672 bytes

[2021-09-09 16:33:43,414]mapper_test.py:220:[INFO]: area: 711 level: 8
[2021-09-09 17:10:23,264]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-09-09 17:10:23,267]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:10:23,267]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:10:23,450]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 36171776 bytes

[2021-09-09 17:10:23,456]mapper_test.py:156:[INFO]: area: 447 level: 9
[2021-09-09 17:10:23,456]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:10:26,646]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:19
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :709
score:100
	Report mapping result:
		klut_size()     :921
		klut.num_gates():713
		max delay       :8
		max area        :709
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :156
		LUT fanins:3	 numbers :216
		LUT fanins:4	 numbers :340
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 29290496 bytes

[2021-09-09 17:10:26,646]mapper_test.py:220:[INFO]: area: 713 level: 8
[2021-09-13 23:18:37,330]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-09-13 23:18:37,330]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:18:37,330]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:18:37,541]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.01 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.01 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.01 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.01 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35536896 bytes

[2021-09-13 23:18:37,547]mapper_test.py:156:[INFO]: area: 447 level: 9
[2021-09-13 23:18:37,547]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:18:40,191]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:19
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :768
score:100
	Report mapping result:
		klut_size()     :968
		klut.num_gates():760
		max delay       :8
		max area        :768
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :161
		LUT fanins:3	 numbers :254
		LUT fanins:4	 numbers :344
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 26980352 bytes

[2021-09-13 23:18:40,192]mapper_test.py:220:[INFO]: area: 760 level: 8
[2021-09-13 23:39:58,384]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-09-13 23:39:58,384]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:39:58,384]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:39:58,549]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35381248 bytes

[2021-09-13 23:39:58,555]mapper_test.py:156:[INFO]: area: 447 level: 9
[2021-09-13 23:39:58,555]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:39:58,763]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
	Report mapping result:
		klut_size()     :778
		klut.num_gates():570
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :103
		LUT fanins:3	 numbers :202
		LUT fanins:4	 numbers :264
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 12623872 bytes

[2021-09-13 23:39:58,763]mapper_test.py:220:[INFO]: area: 570 level: 9
[2021-09-14 08:46:56,225]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-09-14 08:46:56,225]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:46:56,225]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:46:56,402]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35295232 bytes

[2021-09-14 08:46:56,408]mapper_test.py:156:[INFO]: area: 447 level: 9
[2021-09-14 08:46:56,408]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:46:59,143]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:19
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :709
score:100
	Report mapping result:
		klut_size()     :921
		klut.num_gates():713
		max delay       :8
		max area        :709
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :156
		LUT fanins:3	 numbers :216
		LUT fanins:4	 numbers :340
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 29581312 bytes

[2021-09-14 08:46:59,144]mapper_test.py:220:[INFO]: area: 713 level: 8
[2021-09-14 09:18:54,446]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-09-14 09:18:54,447]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:18:54,447]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:18:54,611]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35315712 bytes

[2021-09-14 09:18:54,616]mapper_test.py:156:[INFO]: area: 447 level: 9
[2021-09-14 09:18:54,617]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:18:54,784]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
	Report mapping result:
		klut_size()     :778
		klut.num_gates():570
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :103
		LUT fanins:3	 numbers :202
		LUT fanins:4	 numbers :264
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 13164544 bytes

[2021-09-14 09:18:54,784]mapper_test.py:220:[INFO]: area: 570 level: 9
[2021-09-15 15:22:53,986]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-09-15 15:22:53,986]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:22:53,986]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:22:54,137]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35487744 bytes

[2021-09-15 15:22:54,143]mapper_test.py:156:[INFO]: area: 447 level: 9
[2021-09-15 15:22:54,143]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:22:56,445]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:19
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :757
score:100
	Report mapping result:
		klut_size()     :968
		klut.num_gates():760
		max delay       :8
		max area        :757
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :162
		LUT fanins:3	 numbers :261
		LUT fanins:4	 numbers :336
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 24092672 bytes

[2021-09-15 15:22:56,446]mapper_test.py:220:[INFO]: area: 760 level: 8
[2021-09-15 15:52:33,645]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-09-15 15:52:33,645]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:52:33,646]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:52:33,807]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35446784 bytes

[2021-09-15 15:52:33,812]mapper_test.py:156:[INFO]: area: 447 level: 9
[2021-09-15 15:52:33,812]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:52:33,962]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
	Report mapping result:
		klut_size()     :778
		klut.num_gates():570
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :103
		LUT fanins:3	 numbers :202
		LUT fanins:4	 numbers :264
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 9154560 bytes

[2021-09-15 15:52:33,962]mapper_test.py:220:[INFO]: area: 570 level: 9
[2021-09-18 13:53:34,161]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-09-18 13:53:34,161]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:53:34,162]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:53:34,315]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35528704 bytes

[2021-09-18 13:53:34,321]mapper_test.py:156:[INFO]: area: 447 level: 9
[2021-09-18 13:53:34,322]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:53:36,681]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:19
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :717
score:100
	Report mapping result:
		klut_size()     :930
		klut.num_gates():722
		max delay       :8
		max area        :717
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :152
		LUT fanins:3	 numbers :219
		LUT fanins:4	 numbers :350
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 27086848 bytes

[2021-09-18 13:53:36,682]mapper_test.py:220:[INFO]: area: 722 level: 8
[2021-09-18 16:18:32,433]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-09-18 16:18:32,434]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:18:32,434]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:18:32,639]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.01 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.01 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.01 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.01 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35479552 bytes

[2021-09-18 16:18:32,645]mapper_test.py:156:[INFO]: area: 447 level: 9
[2021-09-18 16:18:32,645]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:18:35,025]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:19
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :718
score:100
	Report mapping result:
		klut_size()     :929
		klut.num_gates():721
		max delay       :8
		max area        :718
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :158
		LUT fanins:3	 numbers :224
		LUT fanins:4	 numbers :338
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 20758528 bytes

[2021-09-18 16:18:35,026]mapper_test.py:220:[INFO]: area: 721 level: 8
[2021-09-22 08:53:00,839]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-09-22 08:53:00,840]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:53:00,840]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:53:00,989]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35434496 bytes

[2021-09-22 08:53:00,995]mapper_test.py:156:[INFO]: area: 447 level: 9
[2021-09-22 08:53:00,995]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:53:02,191]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:20
	Report mapping result:
		klut_size()     :778
		klut.num_gates():570
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :103
		LUT fanins:3	 numbers :202
		LUT fanins:4	 numbers :264
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 15646720 bytes

[2021-09-22 08:53:02,191]mapper_test.py:220:[INFO]: area: 570 level: 9
[2021-09-22 11:17:23,252]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-09-22 11:17:23,252]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:17:23,252]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:17:23,467]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.01 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.01 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.01 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.01 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35717120 bytes

[2021-09-22 11:17:23,473]mapper_test.py:156:[INFO]: area: 447 level: 9
[2021-09-22 11:17:23,473]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:17:25,871]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:19
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :726
score:100
	Report mapping result:
		klut_size()     :934
		klut.num_gates():726
		max delay       :8
		max area        :726
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :164
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :329
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 16719872 bytes

[2021-09-22 11:17:25,872]mapper_test.py:220:[INFO]: area: 726 level: 8
[2021-09-23 16:35:15,982]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-09-23 16:35:15,982]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:35:15,982]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:35:16,193]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.01 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.01 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.01 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.01 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35414016 bytes

[2021-09-23 16:35:16,198]mapper_test.py:156:[INFO]: area: 447 level: 9
[2021-09-23 16:35:16,198]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:35:18,713]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
balancing!
	current map manager:
		current min nodes:1568
		current min depth:20
rewriting!
	current map manager:
		current min nodes:1568
		current min depth:20
balancing!
	current map manager:
		current min nodes:1568
		current min depth:19
rewriting!
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :726
score:100
	Report mapping result:
		klut_size()     :934
		klut.num_gates():726
		max delay       :8
		max area        :726
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :164
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :329
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 18038784 bytes

[2021-09-23 16:35:18,714]mapper_test.py:220:[INFO]: area: 726 level: 8
[2021-09-23 16:59:20,871]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-09-23 16:59:20,872]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:59:20,872]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:59:21,033]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35422208 bytes

[2021-09-23 16:59:21,039]mapper_test.py:156:[INFO]: area: 447 level: 9
[2021-09-23 16:59:21,039]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:59:23,415]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
balancing!
	current map manager:
		current min nodes:1568
		current min depth:20
rewriting!
	current map manager:
		current min nodes:1568
		current min depth:20
balancing!
	current map manager:
		current min nodes:1568
		current min depth:19
rewriting!
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :726
score:100
	Report mapping result:
		klut_size()     :934
		klut.num_gates():726
		max delay       :8
		max area        :726
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :164
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :329
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 16703488 bytes

[2021-09-23 16:59:23,415]mapper_test.py:220:[INFO]: area: 726 level: 8
[2021-09-23 17:40:28,290]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-09-23 17:40:28,291]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:40:28,291]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:40:28,438]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35352576 bytes

[2021-09-23 17:40:28,444]mapper_test.py:156:[INFO]: area: 447 level: 9
[2021-09-23 17:40:28,444]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:40:30,814]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
balancing!
	current map manager:
		current min nodes:1568
		current min depth:20
rewriting!
	current map manager:
		current min nodes:1568
		current min depth:20
balancing!
	current map manager:
		current min nodes:1568
		current min depth:19
rewriting!
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :726
score:100
	Report mapping result:
		klut_size()     :934
		klut.num_gates():726
		max delay       :8
		max area        :726
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :164
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :329
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 18092032 bytes

[2021-09-23 17:40:30,814]mapper_test.py:220:[INFO]: area: 726 level: 8
[2021-09-23 17:59:59,786]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-09-23 17:59:59,786]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:59:59,786]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:59:59,939]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35647488 bytes

[2021-09-23 17:59:59,945]mapper_test.py:156:[INFO]: area: 447 level: 9
[2021-09-23 17:59:59,945]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:00:02,313]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
balancing!
	current map manager:
		current min nodes:1568
		current min depth:20
rewriting!
	current map manager:
		current min nodes:1568
		current min depth:20
balancing!
	current map manager:
		current min nodes:1568
		current min depth:19
rewriting!
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :726
score:100
	Report mapping result:
		klut_size()     :934
		klut.num_gates():726
		max delay       :8
		max area        :726
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :164
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :329
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 17981440 bytes

[2021-09-23 18:00:02,313]mapper_test.py:220:[INFO]: area: 726 level: 8
[2021-09-27 16:27:26,100]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-09-27 16:27:26,100]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:27:26,101]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:27:26,254]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35446784 bytes

[2021-09-27 16:27:26,259]mapper_test.py:156:[INFO]: area: 447 level: 9
[2021-09-27 16:27:26,260]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:27:28,660]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
balancing!
	current map manager:
		current min nodes:1568
		current min depth:20
rewriting!
	current map manager:
		current min nodes:1568
		current min depth:20
balancing!
	current map manager:
		current min nodes:1568
		current min depth:19
rewriting!
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :726
score:100
	Report mapping result:
		klut_size()     :934
		klut.num_gates():726
		max delay       :8
		max area        :726
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :164
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :329
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 17313792 bytes

[2021-09-27 16:27:28,660]mapper_test.py:220:[INFO]: area: 726 level: 8
[2021-09-27 17:34:17,872]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-09-27 17:34:17,872]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:34:17,872]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:34:18,026]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35381248 bytes

[2021-09-27 17:34:18,032]mapper_test.py:156:[INFO]: area: 447 level: 9
[2021-09-27 17:34:18,032]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:34:20,331]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
balancing!
	current map manager:
		current min nodes:1568
		current min depth:20
rewriting!
	current map manager:
		current min nodes:1568
		current min depth:20
balancing!
	current map manager:
		current min nodes:1568
		current min depth:19
rewriting!
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :724
score:100
	Report mapping result:
		klut_size()     :933
		klut.num_gates():725
		max delay       :8
		max area        :724
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :162
		LUT fanins:3	 numbers :230
		LUT fanins:4	 numbers :332
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 17326080 bytes

[2021-09-27 17:34:20,332]mapper_test.py:220:[INFO]: area: 725 level: 8
[2021-09-28 02:00:28,517]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-09-28 02:00:28,517]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:00:28,518]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:00:28,668]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35512320 bytes

[2021-09-28 02:00:28,674]mapper_test.py:156:[INFO]: area: 447 level: 9
[2021-09-28 02:00:28,674]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:00:31,059]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:19
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :726
score:100
	Report mapping result:
		klut_size()     :934
		klut.num_gates():726
		max delay       :8
		max area        :726
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :164
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :329
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 17195008 bytes

[2021-09-28 02:00:31,060]mapper_test.py:220:[INFO]: area: 726 level: 8
[2021-09-28 16:40:28,452]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-09-28 16:40:28,453]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:40:28,453]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:40:28,635]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.01 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35540992 bytes

[2021-09-28 16:40:28,639]mapper_test.py:156:[INFO]: area: 447 level: 9
[2021-09-28 16:40:28,639]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:40:30,921]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:19
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :726
score:100
	Report mapping result:
		klut_size()     :934
		klut.num_gates():726
		max delay       :8
		max area        :726
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :164
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :329
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 16932864 bytes

[2021-09-28 16:40:30,921]mapper_test.py:220:[INFO]: area: 726 level: 8
[2021-09-28 17:19:23,580]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-09-28 17:19:23,580]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:19:23,581]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:19:23,745]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35418112 bytes

[2021-09-28 17:19:23,751]mapper_test.py:156:[INFO]: area: 447 level: 9
[2021-09-28 17:19:23,751]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:19:26,124]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:19
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :726
score:100
	Report mapping result:
		klut_size()     :934
		klut.num_gates():726
		max delay       :8
		max area        :726
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :164
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :329
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 25714688 bytes

[2021-09-28 17:19:26,125]mapper_test.py:220:[INFO]: area: 726 level: 8
[2021-10-09 10:37:19,699]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-10-09 10:37:19,699]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:37:19,700]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:37:19,857]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35311616 bytes

[2021-10-09 10:37:19,863]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-10-09 10:37:19,863]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:37:20,467]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :770
score:100
	Report mapping result:
		klut_size()     :778
		klut.num_gates():570
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :103
		LUT fanins:3	 numbers :202
		LUT fanins:4	 numbers :264
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 11317248 bytes

[2021-10-09 10:37:20,467]mapper_test.py:224:[INFO]: area: 570 level: 9
[2021-10-09 11:20:00,652]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-10-09 11:20:00,653]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:20:00,653]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:20:00,813]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35315712 bytes

[2021-10-09 11:20:00,819]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-10-09 11:20:00,819]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:20:01,342]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :771
score:100
	Report mapping result:
		klut_size()     :778
		klut.num_gates():570
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :103
		LUT fanins:3	 numbers :202
		LUT fanins:4	 numbers :264
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 10899456 bytes

[2021-10-09 11:20:01,343]mapper_test.py:224:[INFO]: area: 570 level: 9
[2021-10-09 16:28:34,167]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-10-09 16:28:34,169]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:28:34,169]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:28:34,331]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35500032 bytes

[2021-10-09 16:28:34,337]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-10-09 16:28:34,337]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:28:35,385]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
	Report mapping result:
		klut_size()     :778
		klut.num_gates():570
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :103
		LUT fanins:3	 numbers :202
		LUT fanins:4	 numbers :264
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 12959744 bytes

[2021-10-09 16:28:35,386]mapper_test.py:224:[INFO]: area: 570 level: 9
[2021-10-09 16:45:45,048]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-10-09 16:45:45,048]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:45:45,048]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:45:45,259]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.01 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.01 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.01 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.01 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35397632 bytes

[2021-10-09 16:45:45,264]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-10-09 16:45:45,265]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:45:46,315]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
	Report mapping result:
		klut_size()     :778
		klut.num_gates():570
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :103
		LUT fanins:3	 numbers :202
		LUT fanins:4	 numbers :264
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 12898304 bytes

[2021-10-09 16:45:46,315]mapper_test.py:224:[INFO]: area: 570 level: 9
[2021-10-12 10:50:12,658]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-10-12 10:50:12,659]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:50:12,659]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:50:12,864]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.01 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.01 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.01 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.01 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35737600 bytes

[2021-10-12 10:50:12,871]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-10-12 10:50:12,872]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:50:15,307]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:19
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :725
score:100
	Report mapping result:
		klut_size()     :934
		klut.num_gates():726
		max delay       :8
		max area        :725
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :165
		LUT fanins:3	 numbers :225
		LUT fanins:4	 numbers :335
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 15208448 bytes

[2021-10-12 10:50:15,307]mapper_test.py:224:[INFO]: area: 726 level: 8
[2021-10-12 11:13:54,180]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-10-12 11:13:54,180]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:13:54,180]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:13:54,342]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35500032 bytes

[2021-10-12 11:13:54,349]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-10-12 11:13:54,349]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:13:54,960]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :770
score:100
	Report mapping result:
		klut_size()     :778
		klut.num_gates():570
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :103
		LUT fanins:3	 numbers :202
		LUT fanins:4	 numbers :264
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 10706944 bytes

[2021-10-12 11:13:54,960]mapper_test.py:224:[INFO]: area: 570 level: 9
[2021-10-12 13:25:38,854]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-10-12 13:25:38,854]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:25:38,855]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:25:39,060]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.01 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.01 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.01 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.01 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35602432 bytes

[2021-10-12 13:25:39,065]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-10-12 13:25:39,065]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:25:41,528]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:19
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :725
score:100
	Report mapping result:
		klut_size()     :934
		klut.num_gates():726
		max delay       :8
		max area        :725
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :165
		LUT fanins:3	 numbers :225
		LUT fanins:4	 numbers :335
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 15151104 bytes

[2021-10-12 13:25:41,529]mapper_test.py:224:[INFO]: area: 726 level: 8
[2021-10-12 14:56:14,289]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-10-12 14:56:14,289]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 14:56:14,289]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 14:56:14,498]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.01 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.01 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.01 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.01 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35672064 bytes

[2021-10-12 14:56:14,504]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-10-12 14:56:14,504]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 14:56:16,918]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:19
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :725
score:100
	Report mapping result:
		klut_size()     :934
		klut.num_gates():726
		max delay       :8
		max area        :725
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :165
		LUT fanins:3	 numbers :225
		LUT fanins:4	 numbers :335
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 14520320 bytes

[2021-10-12 14:56:16,919]mapper_test.py:224:[INFO]: area: 726 level: 8
[2021-10-12 18:40:48,731]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-10-12 18:40:48,731]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:40:48,731]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:40:48,892]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35364864 bytes

[2021-10-12 18:40:48,897]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-10-12 18:40:48,898]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:40:51,352]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:19
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :723
score:100
	Report mapping result:
		klut_size()     :933
		klut.num_gates():725
		max delay       :8
		max area        :723
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :159
		LUT fanins:3	 numbers :239
		LUT fanins:4	 numbers :326
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 13852672 bytes

[2021-10-12 18:40:51,353]mapper_test.py:224:[INFO]: area: 725 level: 8
[2021-10-18 11:34:16,950]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-10-18 11:34:16,951]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:34:16,951]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:34:17,114]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35282944 bytes

[2021-10-18 11:34:17,120]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-10-18 11:34:17,120]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:34:19,551]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:19
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :723
score:100
	Report mapping result:
		klut_size()     :933
		klut.num_gates():725
		max delay       :8
		max area        :723
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :159
		LUT fanins:3	 numbers :239
		LUT fanins:4	 numbers :326
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 13746176 bytes

[2021-10-18 11:34:19,552]mapper_test.py:224:[INFO]: area: 725 level: 8
[2021-10-18 12:02:34,264]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-10-18 12:02:34,264]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:02:34,264]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:02:34,425]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35516416 bytes

[2021-10-18 12:02:34,431]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-10-18 12:02:34,431]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:02:34,535]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
	Report mapping result:
		klut_size()     :778
		klut.num_gates():570
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :103
		LUT fanins:3	 numbers :202
		LUT fanins:4	 numbers :264
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 7417856 bytes

[2021-10-18 12:02:34,536]mapper_test.py:224:[INFO]: area: 570 level: 9
[2021-10-19 14:10:31,670]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-10-19 14:10:31,671]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:10:31,671]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:10:31,829]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35176448 bytes

[2021-10-19 14:10:31,835]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-10-19 14:10:31,835]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:10:31,932]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
	Report mapping result:
		klut_size()     :778
		klut.num_gates():570
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :103
		LUT fanins:3	 numbers :202
		LUT fanins:4	 numbers :264
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 7483392 bytes

[2021-10-19 14:10:31,932]mapper_test.py:224:[INFO]: area: 570 level: 9
[2021-10-22 13:28:38,369]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-10-22 13:28:38,369]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:28:38,369]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:28:38,528]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35307520 bytes

[2021-10-22 13:28:38,534]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-10-22 13:28:38,535]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:28:38,892]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
	Report mapping result:
		klut_size()     :778
		klut.num_gates():570
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :103
		LUT fanins:3	 numbers :202
		LUT fanins:4	 numbers :264
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 10260480 bytes

[2021-10-22 13:28:38,893]mapper_test.py:224:[INFO]: area: 570 level: 9
[2021-10-22 13:49:31,143]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-10-22 13:49:31,143]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:49:31,143]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:49:31,297]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35561472 bytes

[2021-10-22 13:49:31,303]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-10-22 13:49:31,303]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:49:31,671]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
	Report mapping result:
		klut_size()     :778
		klut.num_gates():570
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :103
		LUT fanins:3	 numbers :202
		LUT fanins:4	 numbers :264
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 10358784 bytes

[2021-10-22 13:49:31,672]mapper_test.py:224:[INFO]: area: 570 level: 9
[2021-10-22 14:00:53,027]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-10-22 14:00:53,027]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:00:53,027]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:00:53,191]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35377152 bytes

[2021-10-22 14:00:53,197]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-10-22 14:00:53,197]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:00:53,299]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
	Report mapping result:
		klut_size()     :778
		klut.num_gates():570
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :103
		LUT fanins:3	 numbers :202
		LUT fanins:4	 numbers :264
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 7573504 bytes

[2021-10-22 14:00:53,300]mapper_test.py:224:[INFO]: area: 570 level: 9
[2021-10-22 14:04:13,574]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-10-22 14:04:13,575]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:13,575]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:13,731]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35454976 bytes

[2021-10-22 14:04:13,737]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-10-22 14:04:13,737]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:13,840]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
	Report mapping result:
		klut_size()     :778
		klut.num_gates():570
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :103
		LUT fanins:3	 numbers :202
		LUT fanins:4	 numbers :264
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 7340032 bytes

[2021-10-22 14:04:13,841]mapper_test.py:224:[INFO]: area: 570 level: 9
[2021-10-23 13:24:29,074]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-10-23 13:24:29,075]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:24:29,075]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:24:29,312]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.01 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.01 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.01 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.01 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35229696 bytes

[2021-10-23 13:24:29,317]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-10-23 13:24:29,317]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:24:31,808]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:19
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :723
score:100
	Report mapping result:
		klut_size()     :934
		klut.num_gates():726
		max delay       :8
		max area        :723
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :168
		LUT fanins:3	 numbers :230
		LUT fanins:4	 numbers :327
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 13778944 bytes

[2021-10-23 13:24:31,808]mapper_test.py:224:[INFO]: area: 726 level: 8
[2021-10-24 17:35:41,720]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-10-24 17:35:41,721]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:35:41,721]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:35:41,925]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.01 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.01 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.01 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.01 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35311616 bytes

[2021-10-24 17:35:41,930]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-10-24 17:35:41,931]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:35:44,405]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:19
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :723
score:100
	Report mapping result:
		klut_size()     :934
		klut.num_gates():726
		max delay       :8
		max area        :723
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :168
		LUT fanins:3	 numbers :230
		LUT fanins:4	 numbers :327
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 13852672 bytes

[2021-10-24 17:35:44,406]mapper_test.py:224:[INFO]: area: 726 level: 8
[2021-10-24 17:56:07,568]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-10-24 17:56:07,568]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:56:07,568]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:56:07,723]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35692544 bytes

[2021-10-24 17:56:07,730]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-10-24 17:56:07,730]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:56:10,124]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:20
	current map manager:
		current min nodes:1568
		current min depth:19
	current map manager:
		current min nodes:1568
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :564
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :723
score:100
	Report mapping result:
		klut_size()     :933
		klut.num_gates():725
		max delay       :8
		max area        :723
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :159
		LUT fanins:3	 numbers :239
		LUT fanins:4	 numbers :326
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 14004224 bytes

[2021-10-24 17:56:10,125]mapper_test.py:224:[INFO]: area: 725 level: 8
[2021-10-26 10:24:06,291]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-10-26 10:24:06,291]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:06,292]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:06,452]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35311616 bytes

[2021-10-26 10:24:06,458]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-10-26 10:24:06,458]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:06,587]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	current map manager:
		current min nodes:1568
		current min depth:24
	Report mapping result:
		klut_size()     :808
		klut.num_gates():600
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :73
		LUT fanins:3	 numbers :234
		LUT fanins:4	 numbers :292
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 7745536 bytes

[2021-10-26 10:24:06,588]mapper_test.py:224:[INFO]: area: 600 level: 9
[2021-10-26 10:53:23,783]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-10-26 10:53:23,784]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:53:23,784]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:53:23,990]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.01 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.01 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.01 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.01 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35348480 bytes

[2021-10-26 10:53:23,994]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-10-26 10:53:23,995]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:53:26,599]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :808
		klut.num_gates():600
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :73
		LUT fanins:3	 numbers :234
		LUT fanins:4	 numbers :292
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 13873152 bytes

[2021-10-26 10:53:26,600]mapper_test.py:224:[INFO]: area: 600 level: 9
[2021-10-26 11:15:09,248]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-10-26 11:15:09,248]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:15:09,249]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:15:09,404]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35323904 bytes

[2021-10-26 11:15:09,410]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-10-26 11:15:09,410]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:15:11,820]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :1067
		klut.num_gates():859
		max delay       :8
		max area        :723
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :118
		LUT fanins:3	 numbers :369
		LUT fanins:4	 numbers :371
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 14086144 bytes

[2021-10-26 11:15:11,821]mapper_test.py:224:[INFO]: area: 859 level: 8
[2021-10-26 12:13:14,518]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-10-26 12:13:14,518]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:13:14,518]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:13:14,672]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35479552 bytes

[2021-10-26 12:13:14,678]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-10-26 12:13:14,678]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:13:17,094]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :933
		klut.num_gates():725
		max delay       :8
		max area        :723
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :159
		LUT fanins:3	 numbers :239
		LUT fanins:4	 numbers :326
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 13930496 bytes

[2021-10-26 12:13:17,094]mapper_test.py:224:[INFO]: area: 725 level: 8
[2021-10-26 14:11:45,423]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-10-26 14:11:45,423]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:11:45,423]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:11:45,581]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35336192 bytes

[2021-10-26 14:11:45,587]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-10-26 14:11:45,587]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:11:45,751]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :808
		klut.num_gates():600
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :73
		LUT fanins:3	 numbers :234
		LUT fanins:4	 numbers :292
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 7475200 bytes

[2021-10-26 14:11:45,752]mapper_test.py:224:[INFO]: area: 600 level: 9
[2021-10-29 16:08:47,683]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-10-29 16:08:47,684]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:08:47,684]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:08:47,846]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35282944 bytes

[2021-10-29 16:08:47,852]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-10-29 16:08:47,852]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:08:47,965]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :1072
		klut.num_gates():864
		max delay       :9
		max area        :856
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :310
		LUT fanins:4	 numbers :404
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
Peak memory: 7663616 bytes

[2021-10-29 16:08:47,965]mapper_test.py:224:[INFO]: area: 864 level: 9
[2021-11-03 09:49:47,264]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-11-03 09:49:47,264]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:49:47,265]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:49:47,421]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35409920 bytes

[2021-11-03 09:49:47,427]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-11-03 09:49:47,427]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:49:47,624]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :1072
		klut.num_gates():864
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :310
		LUT fanins:4	 numbers :404
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig_output.v
	Peak memory: 8990720 bytes

[2021-11-03 09:49:47,625]mapper_test.py:226:[INFO]: area: 864 level: 9
[2021-11-03 10:01:46,581]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-11-03 10:01:46,581]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:01:46,582]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:01:46,743]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35188736 bytes

[2021-11-03 10:01:46,749]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-11-03 10:01:46,750]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:01:46,998]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :1109
		klut.num_gates():901
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :154
		LUT fanins:3	 numbers :243
		LUT fanins:4	 numbers :503
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig_output.v
	Peak memory: 9109504 bytes

[2021-11-03 10:01:46,999]mapper_test.py:226:[INFO]: area: 901 level: 9
[2021-11-03 13:41:47,168]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-11-03 13:41:47,169]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:41:47,169]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:41:47,334]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35344384 bytes

[2021-11-03 13:41:47,340]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-11-03 13:41:47,340]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:41:47,561]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :1109
		klut.num_gates():901
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :154
		LUT fanins:3	 numbers :243
		LUT fanins:4	 numbers :503
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig_output.v
	Peak memory: 9031680 bytes

[2021-11-03 13:41:47,561]mapper_test.py:226:[INFO]: area: 901 level: 9
[2021-11-03 13:48:02,548]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-11-03 13:48:02,548]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:48:02,548]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:48:02,731]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35192832 bytes

[2021-11-03 13:48:02,737]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-11-03 13:48:02,737]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:48:02,958]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :1109
		klut.num_gates():901
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :154
		LUT fanins:3	 numbers :243
		LUT fanins:4	 numbers :503
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig_output.v
	Peak memory: 9052160 bytes

[2021-11-03 13:48:02,959]mapper_test.py:226:[INFO]: area: 901 level: 9
[2021-11-04 15:54:53,201]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-11-04 15:54:53,202]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:54:53,202]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:54:53,367]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35229696 bytes

[2021-11-04 15:54:53,373]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-11-04 15:54:53,374]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:54:53,599]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :849
		klut.num_gates():641
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :82
		LUT fanins:3	 numbers :198
		LUT fanins:4	 numbers :360
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig_output.v
	Peak memory: 9105408 bytes

[2021-11-04 15:54:53,600]mapper_test.py:226:[INFO]: area: 641 level: 9
[2021-11-04 17:06:50,236]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-11-04 17:06:50,237]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 17:06:50,237]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 17:06:50,402]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35377152 bytes

[2021-11-04 17:06:50,408]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-11-04 17:06:50,409]mapper_test.py:205:[INFO]: run iFPGA flow...
[2021-11-04 17:06:50,632]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
Mapping time: 0.033753 secs
Mapping time: 0.032486 secs
	Report mapping result:
		klut_size()     :849
		klut.num_gates():641
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :82
		LUT fanins:3	 numbers :198
		LUT fanins:4	 numbers :360
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig_output.v
	Peak memory: 8994816 bytes

[2021-11-04 17:06:50,633]mapper_test.py:230:[INFO]: area: 641 level: 9
[2021-11-16 12:26:48,235]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-11-16 12:26:48,236]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:26:48,236]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:26:48,400]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35393536 bytes

[2021-11-16 12:26:48,406]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-11-16 12:26:48,407]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:26:48,531]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
Mapping time: 0.032357 secs
	Report mapping result:
		klut_size()     :849
		klut.num_gates():641
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :82
		LUT fanins:3	 numbers :198
		LUT fanins:4	 numbers :360
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
	Peak memory: 7520256 bytes

[2021-11-16 12:26:48,532]mapper_test.py:228:[INFO]: area: 641 level: 9
[2021-11-16 14:15:43,030]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-11-16 14:15:43,031]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:15:43,031]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:15:43,185]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35282944 bytes

[2021-11-16 14:15:43,191]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-11-16 14:15:43,191]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:15:43,316]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
Mapping time: 0.033599 secs
	Report mapping result:
		klut_size()     :849
		klut.num_gates():641
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :82
		LUT fanins:3	 numbers :198
		LUT fanins:4	 numbers :360
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
	Peak memory: 7421952 bytes

[2021-11-16 14:15:43,316]mapper_test.py:228:[INFO]: area: 641 level: 9
[2021-11-16 14:22:02,791]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-11-16 14:22:02,791]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:02,792]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:02,954]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35250176 bytes

[2021-11-16 14:22:02,959]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-11-16 14:22:02,960]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:03,149]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
Mapping time: 0.050939 secs
	Report mapping result:
		klut_size()     :849
		klut.num_gates():641
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :82
		LUT fanins:3	 numbers :198
		LUT fanins:4	 numbers :360
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
	Peak memory: 7450624 bytes

[2021-11-16 14:22:03,149]mapper_test.py:228:[INFO]: area: 641 level: 9
[2021-11-17 16:34:40,849]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-11-17 16:34:40,849]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:34:40,850]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:34:41,017]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35414016 bytes

[2021-11-17 16:34:41,023]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-11-17 16:34:41,024]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:34:41,146]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
Mapping time: 0.032448 secs
	Report mapping result:
		klut_size()     :778
		klut.num_gates():570
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :103
		LUT fanins:3	 numbers :202
		LUT fanins:4	 numbers :264
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
	Peak memory: 7503872 bytes

[2021-11-17 16:34:41,146]mapper_test.py:228:[INFO]: area: 570 level: 9
[2021-11-18 10:17:06,030]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-11-18 10:17:06,030]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:06,031]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:06,186]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35426304 bytes

[2021-11-18 10:17:06,192]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-11-18 10:17:06,192]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:06,335]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
Mapping time: 0.052625 secs
	Report mapping result:
		klut_size()     :778
		klut.num_gates():570
		max delay       :9
		max area        :570
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :103
		LUT fanins:3	 numbers :202
		LUT fanins:4	 numbers :264
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
	Peak memory: 8675328 bytes

[2021-11-18 10:17:06,336]mapper_test.py:228:[INFO]: area: 570 level: 9
[2021-11-23 16:09:56,742]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-11-23 16:09:56,743]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:09:56,743]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:09:56,904]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35495936 bytes

[2021-11-23 16:09:56,910]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-11-23 16:09:56,910]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:09:57,098]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
Mapping time: 0.057834 secs
	Report mapping result:
		klut_size()     :778
		klut.num_gates():570
		max delay       :9
		max area        :570
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :103
		LUT fanins:3	 numbers :202
		LUT fanins:4	 numbers :264
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
	Peak memory: 8519680 bytes

[2021-11-23 16:09:57,098]mapper_test.py:228:[INFO]: area: 570 level: 9
[2021-11-23 16:40:54,451]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-11-23 16:40:54,451]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:40:54,452]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:40:54,611]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35680256 bytes

[2021-11-23 16:40:54,617]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-11-23 16:40:54,617]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:40:54,837]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
Mapping time: 0.082796 secs
	Report mapping result:
		klut_size()     :778
		klut.num_gates():570
		max delay       :9
		max area        :570
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :103
		LUT fanins:3	 numbers :202
		LUT fanins:4	 numbers :264
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
	Peak memory: 8491008 bytes

[2021-11-23 16:40:54,838]mapper_test.py:228:[INFO]: area: 570 level: 9
[2021-11-24 11:37:44,413]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-11-24 11:37:44,413]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:37:44,413]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:37:44,575]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35479552 bytes

[2021-11-24 11:37:44,581]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-11-24 11:37:44,582]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:37:44,677]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
Mapping time: 0.001204 secs
	Report mapping result:
		klut_size()     :778
		klut.num_gates():570
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :103
		LUT fanins:3	 numbers :202
		LUT fanins:4	 numbers :264
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
	Peak memory: 7344128 bytes

[2021-11-24 11:37:44,677]mapper_test.py:228:[INFO]: area: 570 level: 9
[2021-11-24 12:00:59,221]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-11-24 12:00:59,221]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:00:59,222]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:00:59,373]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35618816 bytes

[2021-11-24 12:00:59,378]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-11-24 12:00:59,379]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:00:59,467]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
Mapping time: 0.001297 secs
	Report mapping result:
		klut_size()     :778
		klut.num_gates():570
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :103
		LUT fanins:3	 numbers :202
		LUT fanins:4	 numbers :264
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
	Peak memory: 7561216 bytes

[2021-11-24 12:00:59,467]mapper_test.py:228:[INFO]: area: 570 level: 9
[2021-11-24 12:04:26,023]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-11-24 12:04:26,023]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:04:26,023]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:04:26,184]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35450880 bytes

[2021-11-24 12:04:26,190]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-11-24 12:04:26,190]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:04:26,320]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
Mapping time: 0.033152 secs
	Report mapping result:
		klut_size()     :778
		klut.num_gates():570
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :103
		LUT fanins:3	 numbers :202
		LUT fanins:4	 numbers :264
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
	Peak memory: 7458816 bytes

[2021-11-24 12:04:26,321]mapper_test.py:228:[INFO]: area: 570 level: 9
[2021-11-24 12:10:18,331]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-11-24 12:10:18,331]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:18,332]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:18,491]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35201024 bytes

[2021-11-24 12:10:18,497]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-11-24 12:10:18,498]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:18,589]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
[i] total time =  0.01 secs
Mapping time: 0.01038 secs
	Report mapping result:
		klut_size()     :637
		klut.num_gates():429
		max delay       :15
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :269
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
	Peak memory: 10522624 bytes

[2021-11-24 12:10:18,590]mapper_test.py:228:[INFO]: area: 429 level: 15
[2021-11-24 12:56:24,672]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-11-24 12:56:24,673]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:56:24,673]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:56:24,832]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35450880 bytes

[2021-11-24 12:56:24,838]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-11-24 12:56:24,838]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:56:24,956]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
Mapping time: 0.032087 secs
	Report mapping result:
		klut_size()     :778
		klut.num_gates():570
		max delay       :9
		max area        :564
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :103
		LUT fanins:3	 numbers :202
		LUT fanins:4	 numbers :264
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
	Peak memory: 7524352 bytes

[2021-11-24 12:56:24,957]mapper_test.py:228:[INFO]: area: 570 level: 9
[2021-11-24 13:00:53,517]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-11-24 13:00:53,517]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:00:53,518]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:00:53,718]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.01 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.01 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.01 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.01 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35307520 bytes

[2021-11-24 13:00:53,723]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-11-24 13:00:53,724]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:00:56,341]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
Mapping time: 0.032476 secs
Mapping time: 0.042235 secs
	Report mapping result:
		klut_size()     :915
		klut.num_gates():707
		max delay       :8
		max area        :706
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :154
		LUT fanins:3	 numbers :231
		LUT fanins:4	 numbers :321
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
	Peak memory: 13811712 bytes

[2021-11-24 13:00:56,342]mapper_test.py:228:[INFO]: area: 707 level: 8
[2021-11-24 13:24:32,396]mapper_test.py:79:[INFO]: run case "C7552.iscas_comb"
[2021-11-24 13:24:32,396]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:24:32,397]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:24:32,556]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1361.  Ch =     0.  Total mem =    0.22 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =     558.0.  Edge =     1814.  Cut =    12500.  T =     0.00 sec
P:  Del =    9.00.  Ar =     494.0.  Edge =     1787.  Cut =    11254.  T =     0.00 sec
P:  Del =    9.00.  Ar =     500.0.  Edge =     1749.  Cut =    11505.  T =     0.00 sec
E:  Del =    9.00.  Ar =     486.0.  Edge =     1718.  Cut =    11505.  T =     0.00 sec
F:  Del =    9.00.  Ar =     458.0.  Edge =     1646.  Cut =    10019.  T =     0.00 sec
E:  Del =    9.00.  Ar =     455.0.  Edge =     1636.  Cut =    10019.  T =     0.00 sec
A:  Del =    9.00.  Ar =     449.0.  Edge =     1459.  Cut =     9980.  T =     0.01 sec
E:  Del =    9.00.  Ar =     447.0.  Edge =     1446.  Cut =     9980.  T =     0.00 sec
A:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.01 sec
E:  Del =    9.00.  Ar =     446.0.  Edge =     1443.  Cut =     9688.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 35332096 bytes

[2021-11-24 13:24:32,565]mapper_test.py:160:[INFO]: area: 447 level: 9
[2021-11-24 13:24:32,565]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:24:34,979]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
Mapping time: 0.001182 secs
Mapping time: 0.001439 secs
	Report mapping result:
		klut_size()     :915
		klut.num_gates():707
		max delay       :8
		max area        :706
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :154
		LUT fanins:3	 numbers :231
		LUT fanins:4	 numbers :321
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v
	Peak memory: 13803520 bytes

[2021-11-24 13:24:34,979]mapper_test.py:228:[INFO]: area: 707 level: 8
