InstMem.v,verilog,xil_defaultlib,../../../../PipelineCPU.gen/sources_1/ip/InstMem/sim/InstMem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
