Diff for ./tegra114-dalmore-a04/tegra114-dalmore/multi_v7_defconfig_log.txt
--- /tmp/fooa	2014-12-19 01:33:46.196692644 -0800
+++ /tmp/foob	2014-12-19 01:33:46.200692657 -0800
@@ -38,9 +38,9 @@
 	 #################################################################
 	 #################################################################
 	 ##
-	 2.9 MiB/s
+	 2.8 MiB/s
 done
-Bytes transferred = 5743512 (57a398 hex)
+Bytes transferred = 5743536 (57a3b0 hex)
 Tegra114 (Dalmore) # tftpboot 0x82000000 tegra114-dalmore.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.100
@@ -51,7 +51,7 @@
 done
 Bytes transferred = 34638 (874e hex)
 Tegra114 (Dalmore) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x57a398 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x57a3b0 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff4000, end 8ffff74d ... OK
@@ -59,7 +59,7 @@
 Starting kernel ...
 
 Booting Linux on physical CPU 0x0
-Linux version 3.18.0-next-20141218-106545-gcfaa3a9 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP Wed Dec 17 21:18:47 PST 2014
+Linux version 3.18.0-next-20141219-106686-g5224599 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP Fri Dec 19 01:18:44 PST 2014
 CPU: ARMv7 Processor [412fc0f2] revision 2 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, PIPT instruction cache
 Machine model: NVIDIA Tegra114 Dalmore evaluation board
@@ -67,7 +67,7 @@
 cma: Reserved 64 MiB at 0xfb800000
 Memory policy: Data cache writealloc
 On node 0 totalpages: 524032
-free_area_init_node: node 0, pgdat c0dfb5c0, node_mem_map ee7f8000
+free_area_init_node: node 0, pgdat c0dfb600, node_mem_map ee7f8000
   DMA zone: 1520 pages used for memmap
   DMA zone: 0 pages reserved
   DMA zone: 194560 pages, LIFO batch:31
@@ -90,8 +90,8 @@
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
       .text : 0xc0208000 - 0xc0c4e844   (10523 kB)
       .init : 0xc0c4f000 - 0xc0d0e000   ( 764 kB)
-      .data : 0xc0d0e000 - 0xc0dfd4a0   ( 958 kB)
-       .bss : 0xc0dfd4a0 - 0xc0e49f68   ( 307 kB)
+      .data : 0xc0d0e000 - 0xc0dfd4e0   ( 958 kB)
+       .bss : 0xc0dfd4e0 - 0xc0e49fa8   ( 307 kB)
 SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=4, Nodes=1
 Hierarchical RCU implementation.
 	RCU restricting CPUs from NR_CPUS=8 to nr_cpu_ids=4.
@@ -114,7 +114,7 @@
 /cpus/cpu@2 missing clock-frequency property
 /cpus/cpu@3 missing clock-frequency property
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x80910300 - 0x80910398
+Setting up static identity map for 0x80910350 - 0x809103e8
 Tegra Revision: A01 SKU: 0 CPU Process: 1 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
@@ -321,7 +321,7 @@
 host1x drm: registered panic notifier
 [drm] Initialized tegra 0.0.0 20120330 on minor 0
 input: gpio-keys as /devices/soc0/gpio-keys/input/input1
-palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-25 00:37:10 UTC (959215030)
+palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-26 04:37:16 UTC (959315836)
 vdd_cam_1v8_reg: disabling
 vdd_hdmi_5v0: disabling
 usb1_vbus: disabling
Diff for ./tegra114-dalmore-a04/tegra114-dalmore/tegra_defconfig_log.txt
--- /tmp/fooa	2014-12-19 01:33:46.204692656 -0800
+++ /tmp/foob	2014-12-19 01:33:46.208692648 -0800
@@ -39,18 +39,18 @@
 	 #
 	 2.8 MiB/s
 done
-Bytes transferred = 4780352 (48f140 hex)
+Bytes transferred = 4780664 (48f278 hex)
 Tegra114 (Dalmore) # tftpboot 0x82000000 tegra114-dalmore.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.100
 Filename 'tegra114-dalmore.dtb'.
 Load address: 0x82000000
 Loading: *###
-	 2.8 MiB/s
+	 2.5 MiB/s
 done
 Bytes transferred = 34638 (874e hex)
 Tegra114 (Dalmore) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x48f140 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x48f278 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff4000, end 8ffff74d ... OK
@@ -61,7 +61,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141218-67775-gcfaa3a9 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Wed Dec 17 21:17:40 PST 2014
+Linux version 3.18.0-next-20141219-67916-g5224599 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Fri Dec 19 01:17:40 PST 2014
 CPU: ARMv7 Processor [412fc0f2] revision 2 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, PIPT instruction cache
 Machine model: NVIDIA Tegra114 Dalmore evaluation board
@@ -69,7 +69,7 @@
 cma: Reserved 64 MiB at 0xfbc00000
 Memory policy: Data cache writealloc
 On node 0 totalpages: 524032
-free_area_init_node: node 0, pgdat c092f940, node_mem_map ee7f7000
+free_area_init_node: node 0, pgdat c092f980, node_mem_map ee7f7000
   Normal zone: 1520 pages used for memmap
   Normal zone: 0 pages reserved
   Normal zone: 194560 pages, LIFO batch:31
@@ -92,8 +92,8 @@
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
       .text : 0xc0008000 - 0xc088d0d4   (8725 kB)
       .init : 0xc088e000 - 0xc08da000   ( 304 kB)
-      .data : 0xc08da000 - 0xc0931440   ( 350 kB)
-       .bss : 0xc0931440 - 0xc0988ee4   ( 351 kB)
+      .data : 0xc08da000 - 0xc0931480   ( 350 kB)
+       .bss : 0xc0931480 - 0xc0988f24   ( 351 kB)
 Preemptible hierarchical RCU implementation.
 NR_IRQS:16 nr_irqs:16 16
 L2C: failed to init: -19
@@ -115,7 +115,7 @@
 /cpus/cpu@2 missing clock-frequency property
 /cpus/cpu@3 missing clock-frequency property
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x80633dc8 - 0x80633e60
+Setting up static identity map for 0x80633f58 - 0x80633ff0
 Tegra Revision: A01 SKU: 0 CPU Process: 1 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
@@ -315,7 +315,7 @@
 host1x drm: registered panic notifier
 [drm] Initialized tegra 0.0.0 20120330 on minor 0
 input: gpio-keys as /devices/soc0/gpio-keys/input/input1
-palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-25 00:36:26 UTC (959214986)
+palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-26 04:36:32 UTC (959315792)
 vdd_cam_1v8_reg: disabling
 vdd_hdmi_5v0: disabling
 usb1_vbus: disabling
Diff for ./tegra114-dalmore-a04/tegra114-dalmore/tegra_defconfig%tegra114_mergeconfig_log.txt
--- /tmp/fooa	2014-12-19 01:33:46.216692624 -0800
+++ /tmp/foob	2014-12-19 01:33:46.216692624 -0800
@@ -38,7 +38,7 @@
 	 ################################################################
 	 2.9 MiB/s
 done
-Bytes transferred = 4746952 (486ec8 hex)
+Bytes transferred = 4747752 (4871e8 hex)
 Tegra114 (Dalmore) # tftpboot 0x82000000 tegra114-dalmore.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.100
@@ -49,7 +49,7 @@
 done
 Bytes transferred = 34638 (874e hex)
 Tegra114 (Dalmore) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x486ec8 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x4871e8 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff4000, end 8ffff74d ... OK
@@ -60,7 +60,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141218-67775-gcfaa3a9 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Wed Dec 17 21:22:58 PST 2014
+Linux version 3.18.0-next-20141219-67916-g5224599 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Fri Dec 19 01:23:14 PST 2014
 CPU: ARMv7 Processor [412fc0f2] revision 2 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, PIPT instruction cache
 Machine model: NVIDIA Tegra114 Dalmore evaluation board
@@ -114,7 +114,7 @@
 /cpus/cpu@2 missing clock-frequency property
 /cpus/cpu@3 missing clock-frequency property
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x8062ecd8 - 0x8062ed70
+Setting up static identity map for 0x8062ee50 - 0x8062eee8
 Tegra Revision: A01 SKU: 0 CPU Process: 1 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
@@ -320,7 +320,7 @@
 tegra-snd-rt5640 sound: ASoC: CPU DAI (null) not registered
 tegra-snd-rt5640 sound: snd_soc_register_card failed (-517)
 platform sound: Driver tegra-snd-rt5640 requests probe deferral
-palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-25 00:41:19 UTC (959215279)
+palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-26 04:41:41 UTC (959316101)
 vdd_cam_1v8_reg: disabling
 vdd_hdmi_5v0: disabling
 usb1_vbus: disabling
Diff for ./tegra114-dalmore-a04/tegra114-dalmore/tegra_defconfig%tegra20,114_mergeconfig_log.txt
--- /tmp/fooa	2014-12-19 01:33:46.224692609 -0800
+++ /tmp/foob	2014-12-19 01:33:46.228692609 -0800
@@ -36,9 +36,9 @@
 	 #################################################################
 	 #################################################################
 	 #################################################################
-	 2.9 MiB/s
+	 2.8 MiB/s
 done
-Bytes transferred = 4765120 (48b5c0 hex)
+Bytes transferred = 4765376 (48b6c0 hex)
 Tegra114 (Dalmore) # tftpboot 0x82000000 tegra114-dalmore.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.100
@@ -49,7 +49,7 @@
 done
 Bytes transferred = 34638 (874e hex)
 Tegra114 (Dalmore) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x48b5c0 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x48b6c0 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff4000, end 8ffff74d ... OK
@@ -60,7 +60,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141218-106545-gcfaa3a9 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Wed Dec 17 21:24:53 PST 2014
+Linux version 3.18.0-next-20141219-106686-g5224599 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Fri Dec 19 01:24:47 PST 2014
 CPU: ARMv7 Processor [412fc0f2] revision 2 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, PIPT instruction cache
 Machine model: NVIDIA Tegra114 Dalmore evaluation board
@@ -68,7 +68,7 @@
 cma: Reserved 64 MiB at 0xfbc00000
 Memory policy: Data cache writealloc
 On node 0 totalpages: 524032
-free_area_init_node: node 0, pgdat c091fd80, node_mem_map ee7f7000
+free_area_init_node: node 0, pgdat c091fdc0, node_mem_map ee7f7000
   Normal zone: 1520 pages used for memmap
   Normal zone: 0 pages reserved
   Normal zone: 194560 pages, LIFO batch:31
@@ -91,8 +91,8 @@
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
       .text : 0xc0008000 - 0xc0882fac   (8684 kB)
       .init : 0xc0883000 - 0xc08cc000   ( 292 kB)
-      .data : 0xc08cc000 - 0xc0921880   ( 343 kB)
-       .bss : 0xc0921880 - 0xc09792e4   ( 351 kB)
+      .data : 0xc08cc000 - 0xc09218c0   ( 343 kB)
+       .bss : 0xc09218c0 - 0xc0979324   ( 351 kB)
 Preemptible hierarchical RCU implementation.
 NR_IRQS:16 nr_irqs:16 16
 L2C: failed to init: -19
@@ -114,7 +114,7 @@
 /cpus/cpu@2 missing clock-frequency property
 /cpus/cpu@3 missing clock-frequency property
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x80631c88 - 0x80631d20
+Setting up static identity map for 0x80631e20 - 0x80631eb8
 Tegra Revision: A01 SKU: 0 CPU Process: 1 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
@@ -320,7 +320,7 @@
 tegra-snd-rt5640 sound: ASoC: CPU DAI (null) not registered
 tegra-snd-rt5640 sound: snd_soc_register_card failed (-517)
 platform sound: Driver tegra-snd-rt5640 requests probe deferral
-palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-25 00:43:19 UTC (959215399)
+palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-26 04:43:16 UTC (959316196)
 vdd_cam_1v8_reg: disabling
 vdd_hdmi_5v0: disabling
 usb1_vbus: disabling
Diff for ./tegra114-dalmore-a04/tegra114-dalmore/tegra_defconfig%tegra30,114_mergeconfig_log.txt
--- /tmp/fooa	2014-12-19 01:33:46.292692559 -0800
+++ /tmp/foob	2014-12-19 01:33:46.292692559 -0800
@@ -36,20 +36,20 @@
 	 #################################################################
 	 #################################################################
 	 #################################################################
-	 2.9 MiB/s
+	 2.8 MiB/s
 done
-Bytes transferred = 4764024 (48b178 hex)
+Bytes transferred = 4765016 (48b558 hex)
 Tegra114 (Dalmore) # tftpboot 0x82000000 tegra114-dalmore.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.100
 Filename 'tegra114-dalmore.dtb'.
 Load address: 0x82000000
 Loading: *###
-	 2.5 MiB/s
+	 2.8 MiB/s
 done
 Bytes transferred = 34638 (874e hex)
 Tegra114 (Dalmore) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x48b178 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x48b558 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff4000, end 8ffff74d ... OK
@@ -60,7 +60,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141218-106545-gcfaa3a9 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Wed Dec 17 21:28:00 PST 2014
+Linux version 3.18.0-next-20141219-106686-g5224599 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Fri Dec 19 01:27:55 PST 2014
 CPU: ARMv7 Processor [412fc0f2] revision 2 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, PIPT instruction cache
 Machine model: NVIDIA Tegra114 Dalmore evaluation board
@@ -68,7 +68,7 @@
 cma: Reserved 64 MiB at 0xfbc00000
 Memory policy: Data cache writealloc
 On node 0 totalpages: 524032
-free_area_init_node: node 0, pgdat c0921a80, node_mem_map ee7f7000
+free_area_init_node: node 0, pgdat c0921ac0, node_mem_map ee7f7000
   Normal zone: 1520 pages used for memmap
   Normal zone: 0 pages reserved
   Normal zone: 194560 pages, LIFO batch:31
@@ -91,8 +91,8 @@
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
       .text : 0xc0008000 - 0xc0883e68   (8688 kB)
       .init : 0xc0884000 - 0xc08ce000   ( 296 kB)
-      .data : 0xc08ce000 - 0xc0923580   ( 342 kB)
-       .bss : 0xc0923580 - 0xc097afa4   ( 351 kB)
+      .data : 0xc08ce000 - 0xc09235c0   ( 342 kB)
+       .bss : 0xc09235c0 - 0xc097afe4   ( 351 kB)
 Preemptible hierarchical RCU implementation.
 NR_IRQS:16 nr_irqs:16 16
 L2C: failed to init: -19
@@ -114,7 +114,7 @@
 /cpus/cpu@2 missing clock-frequency property
 /cpus/cpu@3 missing clock-frequency property
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x80630ed0 - 0x80630f68
+Setting up static identity map for 0x80631068 - 0x80631100
 Tegra Revision: A01 SKU: 0 CPU Process: 1 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
@@ -314,7 +314,7 @@
 host1x drm: registered panic notifier
 [drm] Initialized tegra 0.0.0 20120330 on minor 0
 input: gpio-keys as /devices/soc0/gpio-keys/input/input1
-palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-25 00:46:26 UTC (959215586)
+palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-26 04:46:24 UTC (959316384)
 vdd_cam_1v8_reg: disabling
 vdd_hdmi_5v0: disabling
 usb1_vbus: disabling
Diff for ./tegra124-jetson-tk1/tegra124-jetson-tk1/multi_v7_defconfig_log.txt
--- /tmp/fooa	2014-12-19 01:33:46.300692553 -0800
+++ /tmp/foob	2014-12-19 01:33:46.300692553 -0800
@@ -40,9 +40,9 @@
 	 #################################################################
 	 #################################################################
 	 ##
-	 2.9 MiB/s
+	 2.8 MiB/s
 done
-Bytes transferred = 5743512 (57a398 hex)
+Bytes transferred = 5743536 (57a3b0 hex)
 Tegra124 (Jetson TK1) # tftpboot 0x82000000 tegra124-jetson-tk1.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.102
@@ -53,7 +53,7 @@
 done
 Bytes transferred = 48898 (bf02 hex)
 Tegra124 (Jetson TK1) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x57a398 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x57a3b0 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Using Device Tree in place at 82000000, end 8200ef01
@@ -61,7 +61,7 @@
 Starting kernel ...
 
 Booting Linux on physical CPU 0x0
-Linux version 3.18.0-next-20141218-106545-gcfaa3a9 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP Wed Dec 17 21:18:47 PST 2014
+Linux version 3.18.0-next-20141219-106686-g5224599 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP Fri Dec 19 01:18:44 PST 2014
 CPU: ARMv7 Processor [413fc0f3] revision 3 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, PIPT instruction cache
 Machine model: NVIDIA Tegra124 Jetson TK1
@@ -69,7 +69,7 @@
 cma: Reserved 64 MiB at 0xfb800000
 Memory policy: Data cache writealloc
 On node 0 totalpages: 524032
-free_area_init_node: node 0, pgdat c0dfb5c0, node_mem_map ee7f8000
+free_area_init_node: node 0, pgdat c0dfb600, node_mem_map ee7f8000
   DMA zone: 1520 pages used for memmap
   DMA zone: 0 pages reserved
   DMA zone: 194560 pages, LIFO batch:31
@@ -92,8 +92,8 @@
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
       .text : 0xc0208000 - 0xc0c4e844   (10523 kB)
       .init : 0xc0c4f000 - 0xc0d0e000   ( 764 kB)
-      .data : 0xc0d0e000 - 0xc0dfd4a0   ( 958 kB)
-       .bss : 0xc0dfd4a0 - 0xc0e49f68   ( 307 kB)
+      .data : 0xc0d0e000 - 0xc0dfd4e0   ( 958 kB)
+       .bss : 0xc0dfd4e0 - 0xc0e49fa8   ( 307 kB)
 SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=4, Nodes=1
 Hierarchical RCU implementation.
 	RCU restricting CPUs from NR_CPUS=8 to nr_cpu_ids=4.
@@ -116,7 +116,7 @@
 /cpus/cpu@2 missing clock-frequency property
 /cpus/cpu@3 missing clock-frequency property
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x80910300 - 0x80910398
+Setting up static identity map for 0x80910350 - 0x809103e8
 Tegra Revision: A01 SKU: 129 CPU Process: 1 Core Process: 1
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
Diff for ./tegra124-jetson-tk1/tegra124-jetson-tk1/tegra_defconfig_log.txt
--- /tmp/fooa	2014-12-19 01:33:46.308692546 -0800
+++ /tmp/foob	2014-12-19 01:33:46.312692543 -0800
@@ -29,7 +29,6 @@
 Tegra124 (Jetson TK1) # setenv bootargs 'ignore_loglevel console=ttyS0,115200n8 rw root=/dev/mmcblk0p1 rootwait gpt debug init=/bin/bash noinitrd'
 Tegra124 (Jetson TK1) # setenv ipaddr 192.168.100.102; setenv serverip 192.168.100.1; setenv tftpserverip 192.168.100.1
 Tegra124 (Jetson TK1) # tftpboot 0x81000000 zImage.tegra_defconfig
-Waiting for Ethernet connection... done.
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.102
 Filename 'zImage.tegra_defconfig'.
@@ -42,18 +41,18 @@
 	 #
 	 2.8 MiB/s
 done
-Bytes transferred = 4780352 (48f140 hex)
+Bytes transferred = 4780664 (48f278 hex)
 Tegra124 (Jetson TK1) # tftpboot 0x82000000 tegra124-jetson-tk1.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.102
 Filename 'tegra124-jetson-tk1.dtb'.
 Load address: 0x82000000
 Loading: *####
-	 2.6 MiB/s
+	 2.7 MiB/s
 done
 Bytes transferred = 48898 (bf02 hex)
 Tegra124 (Jetson TK1) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x48f140 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x48f278 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Using Device Tree in place at 82000000, end 8200ef01
@@ -64,7 +63,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141218-67775-gcfaa3a9 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Wed Dec 17 21:17:40 PST 2014
+Linux version 3.18.0-next-20141219-67916-g5224599 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Fri Dec 19 01:17:40 PST 2014
 CPU: ARMv7 Processor [413fc0f3] revision 3 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, PIPT instruction cache
 Machine model: NVIDIA Tegra124 Jetson TK1
@@ -72,7 +71,7 @@
 cma: Reserved 64 MiB at 0xfbc00000
 Memory policy: Data cache writealloc
 On node 0 totalpages: 524032
-free_area_init_node: node 0, pgdat c092f940, node_mem_map ee7f7000
+free_area_init_node: node 0, pgdat c092f980, node_mem_map ee7f7000
   Normal zone: 1520 pages used for memmap
   Normal zone: 0 pages reserved
   Normal zone: 194560 pages, LIFO batch:31
@@ -95,8 +94,8 @@
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
       .text : 0xc0008000 - 0xc088d0d4   (8725 kB)
       .init : 0xc088e000 - 0xc08da000   ( 304 kB)
-      .data : 0xc08da000 - 0xc0931440   ( 350 kB)
-       .bss : 0xc0931440 - 0xc0988ee4   ( 351 kB)
+      .data : 0xc08da000 - 0xc0931480   ( 350 kB)
+       .bss : 0xc0931480 - 0xc0988f24   ( 351 kB)
 Preemptible hierarchical RCU implementation.
 NR_IRQS:16 nr_irqs:16 16
 L2C: failed to init: -19
@@ -118,7 +117,7 @@
 /cpus/cpu@2 missing clock-frequency property
 /cpus/cpu@3 missing clock-frequency property
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x80633dc8 - 0x80633e60
+Setting up static identity map for 0x80633f58 - 0x80633ff0
 Tegra Revision: A01 SKU: 129 CPU Process: 1 Core Process: 1
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
@@ -373,7 +372,7 @@
 host1x drm: registered panic notifier
 [drm] Initialized tegra 0.0.0 20120330 on minor 0
 input: gpio-keys as /devices/soc0/gpio-keys/input/input1
-as3722-rtc as3722-rtc: setting system clock to 2000-02-01 00:00:18 UTC (949363218)
+as3722-rtc as3722-rtc: setting system clock to 2000-02-01 00:00:17 UTC (949363217)
 +1.05V_RUN_AVDD_HDMI_PLL: disabling
 +1.8V_RUN_VPP_FUSE: disabling
 +2.8V_RUN_CAM_AF: disabling
Diff for ./tegra124-jetson-tk1/tegra124-jetson-tk1/tegra_defconfig%tegra124_mergeconfig_log.txt
--- /tmp/fooa	2014-12-19 01:33:46.316692539 -0800
+++ /tmp/foob	2014-12-19 01:33:46.316692539 -0800
@@ -40,7 +40,7 @@
 	 ################################################################
 	 2.8 MiB/s
 done
-Bytes transferred = 4746952 (486ec8 hex)
+Bytes transferred = 4747760 (4871f0 hex)
 Tegra124 (Jetson TK1) # tftpboot 0x82000000 tegra124-jetson-tk1.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.102
@@ -51,7 +51,7 @@
 done
 Bytes transferred = 48898 (bf02 hex)
 Tegra124 (Jetson TK1) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x486ec8 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x4871f0 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Using Device Tree in place at 82000000, end 8200ef01
@@ -62,7 +62,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141218-67775-gcfaa3a9 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Wed Dec 17 21:28:12 PST 2014
+Linux version 3.18.0-next-20141219-67916-g5224599 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Fri Dec 19 01:28:30 PST 2014
 CPU: ARMv7 Processor [413fc0f3] revision 3 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, PIPT instruction cache
 Machine model: NVIDIA Tegra124 Jetson TK1
@@ -116,7 +116,7 @@
 /cpus/cpu@2 missing clock-frequency property
 /cpus/cpu@3 missing clock-frequency property
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x8062ecd8 - 0x8062ed70
+Setting up static identity map for 0x8062ee50 - 0x8062eee8
 Tegra Revision: A01 SKU: 129 CPU Process: 1 Core Process: 1
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
Diff for ./tegra30-beaver/tegra30-beaver/multi_v7_defconfig_log.txt
--- /tmp/fooa	2014-12-19 01:33:46.320692536 -0800
+++ /tmp/foob	2014-12-19 01:33:46.324692534 -0800
@@ -38,20 +38,20 @@
 	 #################################################################
 	 #################################################################
 	 ##
-	 2.9 MiB/s
+	 2.8 MiB/s
 done
-Bytes transferred = 5743512 (57a398 hex)
+Bytes transferred = 5743536 (57a3b0 hex)
 Tegra30 (Beaver) # tftpboot 0x82000000 tegra30-beaver.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.101
 Filename 'tegra30-beaver.dtb'.
 Load address: 0x82000000
 Loading: *##
-	 2.9 MiB/s
+	 2.3 MiB/s
 done
 Bytes transferred = 24641 (6041 hex)
 Tegra30 (Beaver) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x57a398 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x57a3b0 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff6000, end 8ffff040 ... OK
@@ -59,7 +59,7 @@
 Starting kernel ...
 
 Booting Linux on physical CPU 0x0
-Linux version 3.18.0-next-20141218-106545-gcfaa3a9 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP Wed Dec 17 21:18:47 PST 2014
+Linux version 3.18.0-next-20141219-106686-g5224599 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP Fri Dec 19 01:18:44 PST 2014
 CPU: ARMv7 Processor [412fc099] revision 9 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing instruction cache
 Machine model: NVIDIA Tegra30 Beaver evaluation board
@@ -67,7 +67,7 @@
 cma: Reserved 64 MiB at 0xfb800000
 Memory policy: Data cache writealloc
 On node 0 totalpages: 524032
-free_area_init_node: node 0, pgdat c0dfb5c0, node_mem_map ee7f8000
+free_area_init_node: node 0, pgdat c0dfb600, node_mem_map ee7f8000
   DMA zone: 1520 pages used for memmap
   DMA zone: 0 pages reserved
   DMA zone: 194560 pages, LIFO batch:31
@@ -90,8 +90,8 @@
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
       .text : 0xc0208000 - 0xc0c4e844   (10523 kB)
       .init : 0xc0c4f000 - 0xc0d0e000   ( 764 kB)
-      .data : 0xc0d0e000 - 0xc0dfd4a0   ( 958 kB)
-       .bss : 0xc0dfd4a0 - 0xc0e49f68   ( 307 kB)
+      .data : 0xc0d0e000 - 0xc0dfd4e0   ( 958 kB)
+       .bss : 0xc0dfd4e0 - 0xc0e49fa8   ( 307 kB)
 SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=4, Nodes=1
 Hierarchical RCU implementation.
 	RCU restricting CPUs from NR_CPUS=8 to nr_cpu_ids=4.
@@ -115,7 +115,7 @@
 Mountpoint-cache hash table entries: 2048 (order: 1, 8192 bytes)
 CPU: Testing write buffer coherency: ok
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x80910300 - 0x80910398
+Setting up static identity map for 0x80910350 - 0x809103e8
 Tegra Revision: A03 SKU: 128 CPU Process: 4 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
Diff for ./tegra30-beaver/tegra30-beaver/tegra_defconfig_log.txt
--- /tmp/fooa	2014-12-19 01:33:46.328692530 -0800
+++ /tmp/foob	2014-12-19 01:33:46.332692527 -0800
@@ -39,7 +39,7 @@
 	 #
 	 2.8 MiB/s
 done
-Bytes transferred = 4780352 (48f140 hex)
+Bytes transferred = 4780664 (48f278 hex)
 Tegra30 (Beaver) # tftpboot 0x82000000 tegra30-beaver.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.101
@@ -50,7 +50,7 @@
 done
 Bytes transferred = 24641 (6041 hex)
 Tegra30 (Beaver) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x48f140 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x48f278 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff6000, end 8ffff040 ... OK
@@ -61,7 +61,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141218-67775-gcfaa3a9 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Wed Dec 17 21:17:40 PST 2014
+Linux version 3.18.0-next-20141219-67916-g5224599 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Fri Dec 19 01:17:40 PST 2014
 CPU: ARMv7 Processor [412fc099] revision 9 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing instruction cache
 Machine model: NVIDIA Tegra30 Beaver evaluation board
@@ -69,7 +69,7 @@
 cma: Reserved 64 MiB at 0xfbc00000
 Memory policy: Data cache writealloc
 On node 0 totalpages: 524032
-free_area_init_node: node 0, pgdat c092f940, node_mem_map ee7f7000
+free_area_init_node: node 0, pgdat c092f980, node_mem_map ee7f7000
   Normal zone: 1520 pages used for memmap
   Normal zone: 0 pages reserved
   Normal zone: 194560 pages, LIFO batch:31
@@ -92,8 +92,8 @@
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
       .text : 0xc0008000 - 0xc088d0d4   (8725 kB)
       .init : 0xc088e000 - 0xc08da000   ( 304 kB)
-      .data : 0xc08da000 - 0xc0931440   ( 350 kB)
-       .bss : 0xc0931440 - 0xc0988ee4   ( 351 kB)
+      .data : 0xc08da000 - 0xc0931480   ( 350 kB)
+       .bss : 0xc0931480 - 0xc0988f24   ( 351 kB)
 Preemptible hierarchical RCU implementation.
 NR_IRQS:16 nr_irqs:16 16
 L2C: platform modifies aux control register: 0x02080000 -> 0x3e480001
@@ -116,7 +116,7 @@
 Initializing cgroup subsys debug
 CPU: Testing write buffer coherency: ok
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x80633dc8 - 0x80633e60
+Setting up static identity map for 0x80633f58 - 0x80633ff0
 Tegra Revision: A03 SKU: 128 CPU Process: 4 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
Diff for ./tegra30-beaver/tegra30-beaver/tegra_defconfig%tegra20,30_mergeconfig_log.txt
--- /tmp/fooa	2014-12-19 01:33:46.336692523 -0800
+++ /tmp/foob	2014-12-19 01:33:46.340692520 -0800
@@ -37,20 +37,20 @@
 	 #################################################################
 	 #################################################################
 	 #
-	 2.9 MiB/s
+	 2.8 MiB/s
 done
-Bytes transferred = 4774272 (48d980 hex)
+Bytes transferred = 4774000 (48d870 hex)
 Tegra30 (Beaver) # tftpboot 0x82000000 tegra30-beaver.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.101
 Filename 'tegra30-beaver.dtb'.
 Load address: 0x82000000
 Loading: *##
-	 2.6 MiB/s
+	 2.3 MiB/s
 done
 Bytes transferred = 24641 (6041 hex)
 Tegra30 (Beaver) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x48d980 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x48d870 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff6000, end 8ffff040 ... OK
@@ -61,7 +61,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141218-67775-gcfaa3a9 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Wed Dec 17 21:25:36 PST 2014
+Linux version 3.18.0-next-20141219-67916-g5224599 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Fri Dec 19 01:25:51 PST 2014
 CPU: ARMv7 Processor [412fc099] revision 9 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing instruction cache
 Machine model: NVIDIA Tegra30 Beaver evaluation board
@@ -69,7 +69,7 @@
 cma: Reserved 64 MiB at 0xfbc00000
 Memory policy: Data cache writealloc
 On node 0 totalpages: 524032
-free_area_init_node: node 0, pgdat c0926a40, node_mem_map ee7f7000
+free_area_init_node: node 0, pgdat c0926a80, node_mem_map ee7f7000
   Normal zone: 1520 pages used for memmap
   Normal zone: 0 pages reserved
   Normal zone: 194560 pages, LIFO batch:31
@@ -92,8 +92,8 @@
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
       .text : 0xc0008000 - 0xc088805c   (8705 kB)
       .init : 0xc0889000 - 0xc08d2000   ( 292 kB)
-      .data : 0xc08d2000 - 0xc0928540   ( 346 kB)
-       .bss : 0xc0928540 - 0xc097ffa4   ( 351 kB)
+      .data : 0xc08d2000 - 0xc0928580   ( 346 kB)
+       .bss : 0xc0928580 - 0xc097ffe4   ( 351 kB)
 Preemptible hierarchical RCU implementation.
 NR_IRQS:16 nr_irqs:16 16
 L2C: platform modifies aux control register: 0x02080000 -> 0x3e480001
@@ -116,7 +116,7 @@
 Initializing cgroup subsys debug
 CPU: Testing write buffer coherency: ok
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x80633948 - 0x806339e0
+Setting up static identity map for 0x80633ad8 - 0x80633b70
 Tegra Revision: A03 SKU: 128 CPU Process: 4 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
Diff for ./tegra30-beaver/tegra30-beaver/tegra_defconfig%tegra30,114_mergeconfig_log.txt
--- /tmp/fooa	2014-12-19 01:33:46.348692514 -0800
+++ /tmp/foob	2014-12-19 01:33:46.348692514 -0800
@@ -38,18 +38,18 @@
 	 #################################################################
 	 2.8 MiB/s
 done
-Bytes transferred = 4764024 (48b178 hex)
+Bytes transferred = 4765016 (48b558 hex)
 Tegra30 (Beaver) # tftpboot 0x82000000 tegra30-beaver.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.101
 Filename 'tegra30-beaver.dtb'.
 Load address: 0x82000000
 Loading: *##
-	 2.6 MiB/s
+	 2.3 MiB/s
 done
 Bytes transferred = 24641 (6041 hex)
 Tegra30 (Beaver) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x48b178 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x48b558 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff6000, end 8ffff040 ... OK
@@ -60,7 +60,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141218-106545-gcfaa3a9 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Wed Dec 17 21:28:00 PST 2014
+Linux version 3.18.0-next-20141219-106686-g5224599 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Fri Dec 19 01:27:55 PST 2014
 CPU: ARMv7 Processor [412fc099] revision 9 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing instruction cache
 Machine model: NVIDIA Tegra30 Beaver evaluation board
@@ -68,7 +68,7 @@
 cma: Reserved 64 MiB at 0xfbc00000
 Memory policy: Data cache writealloc
 On node 0 totalpages: 524032
-free_area_init_node: node 0, pgdat c0921a80, node_mem_map ee7f7000
+free_area_init_node: node 0, pgdat c0921ac0, node_mem_map ee7f7000
   Normal zone: 1520 pages used for memmap
   Normal zone: 0 pages reserved
   Normal zone: 194560 pages, LIFO batch:31
@@ -91,8 +91,8 @@
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
       .text : 0xc0008000 - 0xc0883e68   (8688 kB)
       .init : 0xc0884000 - 0xc08ce000   ( 296 kB)
-      .data : 0xc08ce000 - 0xc0923580   ( 342 kB)
-       .bss : 0xc0923580 - 0xc097afa4   ( 351 kB)
+      .data : 0xc08ce000 - 0xc09235c0   ( 342 kB)
+       .bss : 0xc09235c0 - 0xc097afe4   ( 351 kB)
 Preemptible hierarchical RCU implementation.
 NR_IRQS:16 nr_irqs:16 16
 L2C: platform modifies aux control register: 0x02080000 -> 0x3e480001
@@ -115,7 +115,7 @@
 Initializing cgroup subsys debug
 CPU: Testing write buffer coherency: ok
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x80630ed0 - 0x80630f68
+Setting up static identity map for 0x80631068 - 0x80631100
 Tegra Revision: A03 SKU: 128 CPU Process: 4 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
Diff for ./tegra30-beaver/tegra30-beaver/tegra_defconfig%tegra30_mergeconfig_log.txt
--- /tmp/fooa	2014-12-19 01:33:46.356692507 -0800
+++ /tmp/foob	2014-12-19 01:33:46.356692507 -0800
@@ -36,9 +36,9 @@
 	 #################################################################
 	 #################################################################
 	 #################################################################
-	 2.9 MiB/s
+	 2.8 MiB/s
 done
-Bytes transferred = 4759256 (489ed8 hex)
+Bytes transferred = 4759400 (489f68 hex)
 Tegra30 (Beaver) # tftpboot 0x82000000 tegra30-beaver.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.101
@@ -49,7 +49,7 @@
 done
 Bytes transferred = 24641 (6041 hex)
 Tegra30 (Beaver) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x489ed8 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x489f68 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff6000, end 8ffff040 ... OK
@@ -60,7 +60,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141218-106545-gcfaa3a9 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Wed Dec 17 21:21:48 PST 2014
+Linux version 3.18.0-next-20141219-106686-g5224599 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Fri Dec 19 01:21:43 PST 2014
 CPU: ARMv7 Processor [412fc099] revision 9 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing instruction cache
 Machine model: NVIDIA Tegra30 Beaver evaluation board
@@ -68,7 +68,7 @@
 cma: Reserved 64 MiB at 0xfbc00000
 Memory policy: Data cache writealloc
 On node 0 totalpages: 524032
-free_area_init_node: node 0, pgdat c0918b80, node_mem_map ee7f7000
+free_area_init_node: node 0, pgdat c0918bc0, node_mem_map ee7f7000
   Normal zone: 1520 pages used for memmap
   Normal zone: 0 pages reserved
   Normal zone: 194560 pages, LIFO batch:31
@@ -91,8 +91,8 @@
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
       .text : 0xc0008000 - 0xc087edf0   (8668 kB)
       .init : 0xc087f000 - 0xc08c6000   ( 284 kB)
-      .data : 0xc08c6000 - 0xc091a680   ( 338 kB)
-       .bss : 0xc091a680 - 0xc09720a4   ( 351 kB)
+      .data : 0xc08c6000 - 0xc091a6c0   ( 338 kB)
+       .bss : 0xc091a6c0 - 0xc09720e4   ( 351 kB)
 Preemptible hierarchical RCU implementation.
 NR_IRQS:16 nr_irqs:16 16
 L2C: platform modifies aux control register: 0x02080000 -> 0x3e480001
@@ -115,7 +115,7 @@
 Initializing cgroup subsys debug
 CPU: Testing write buffer coherency: ok
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x80630a58 - 0x80630af0
+Setting up static identity map for 0x80630bc8 - 0x80630c60
 Tegra Revision: A03 SKU: 128 CPU Process: 4 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
