# Single-stage-pipeline-reg-in-SV-using-standard-handshake
This is the implementation of a single stage pipeline register in System Verilog using standard valid/ready handshake. The module is located in between the input and output.interface
<img width="1493" height="841" alt="image" src="https://github.com/user-attachments/assets/e1e9f074-9405-42c3-8ea5-3bfa475a0fbf" />
