

================================================================
== Vivado HLS Report for 'cnn_conv_d6x6_k3x3'
================================================================
* Date:           Wed Apr 07 17:43:35 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        cnn_conv_d6x6_k3x3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.97|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   65|   65|   66|   66|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+-----+-----+-----+-----+----------+
        |                            |                 |  Latency  |  Interval | Pipeline |
        |          Instance          |      Module     | min | max | min | max |   Type   |
        +----------------------------+-----------------+-----+-----+-----+-----+----------+
        |grp_fixed_point_mul_fu_517  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_524  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_531  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_538  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_545  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_553  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_561  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_568  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_576  |fixed_point_mul  |    7|    7|    1|    1| function |
        +----------------------------+-----------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          1|          1|     2|    yes   |
        |- Loop 2  |    6|    6|         2|          1|          1|     6|    yes   |
        |- Loop 3  |    4|    4|         2|          1|          1|     4|    yes   |
        |- Loop 4  |   45|   45|        11|          1|          1|    36|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 22
* Pipeline: 4
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 2, States = { 8 9 }
  Pipeline-3: II = 1, D = 11, States = { 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	7  / (exitcond4)
	6  / (!exitcond4)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	10  / (exitcond_flatten)
	9  / (!exitcond_flatten)
9 --> 
	8  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	22  / (exitcond_flatten8)
	13  / (!exitcond_flatten8)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	11  / true
22 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: StgValue_23 (25)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_8), !map !65

ST_1: StgValue_24 (26)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_7), !map !71

ST_1: StgValue_25 (27)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_6), !map !77

ST_1: StgValue_26 (28)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_5), !map !83

ST_1: StgValue_27 (29)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_4), !map !89

ST_1: StgValue_28 (30)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_3), !map !95

ST_1: StgValue_29 (31)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_2), !map !101

ST_1: StgValue_30 (32)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_1), !map !107

ST_1: StgValue_31 (33)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_0), !map !113

ST_1: StgValue_32 (34)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %inStream_V_data_V), !map !119

ST_1: StgValue_33 (35)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_keep_V), !map !123

ST_1: StgValue_34 (36)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_strb_V), !map !127

ST_1: StgValue_35 (37)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !131

ST_1: StgValue_36 (38)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !135

ST_1: StgValue_37 (39)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !139

ST_1: StgValue_38 (40)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !143

ST_1: StgValue_39 (41)  [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStream_V_data_V), !map !147

ST_1: StgValue_40 (42)  [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_keep_V), !map !151

ST_1: StgValue_41 (43)  [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_strb_V), !map !155

ST_1: StgValue_42 (44)  [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !159

ST_1: StgValue_43 (45)  [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !163

ST_1: StgValue_44 (46)  [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !167

ST_1: StgValue_45 (47)  [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !171

ST_1: StgValue_46 (48)  [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ctrl), !map !175

ST_1: StgValue_47 (49)  [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @cnn_conv_d6x6_k3x3_s) nounwind

ST_1: ctrl_read (50)  [1/1] 1.00ns
:25  %ctrl_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ctrl)

ST_1: lineBuffer_0 (51)  [1/1] 2.39ns  loc: cnn_conv_d6x6_k3x3/core.cpp:89
:26  %lineBuffer_0 = alloca [6 x i32], align 4

ST_1: lineBuffer_1 (52)  [1/1] 2.39ns  loc: cnn_conv_d6x6_k3x3/core.cpp:89
:27  %lineBuffer_1 = alloca [6 x i32], align 4

ST_1: StgValue_51 (53)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:81
:28  call void (...)* @_ssdm_op_SpecInterface(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_52 (54)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:82
:29  call void (...)* @_ssdm_op_SpecInterface(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_53 (55)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:83
:30  call void (...)* @_ssdm_op_SpecInterface(i32 %ctrl, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_54 (56)  [1/1] 0.00ns
:31  call void (...)* @_ssdm_op_SpecInterface(i32* %kernel_0, i32* %kernel_1, i32* %kernel_2, i32* %kernel_3, i32* %kernel_4, i32* %kernel_5, i32* %kernel_6, i32* %kernel_7, i32* %kernel_8, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_55 (57)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:85
:32  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_56 (58)  [1/1] 1.57ns  loc: cnn_conv_d6x6_k3x3/core.cpp:97
:33  br label %1


 <State 2>: 2.99ns
ST_2: x (60)  [1/1] 0.00ns
:0  %x = phi i3 [ -4, %0 ], [ %x_1, %2 ]

ST_2: exitcond1 (61)  [1/1] 1.62ns  loc: cnn_conv_d6x6_k3x3/core.cpp:97
:1  %exitcond1 = icmp eq i3 %x, -2

ST_2: StgValue_59 (62)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:97
:2  br i1 %exitcond1, label %.preheader86.0.preheader, label %2

ST_2: empty_5 (68)  [2/2] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:99
:4  %empty_5 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_2: x_1 (73)  [1/1] 0.80ns  loc: cnn_conv_d6x6_k3x3/core.cpp:97
:9  %x_1 = add i3 %x, 1


 <State 3>: 2.39ns
ST_3: x_cast (64)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:97
:0  %x_cast = zext i3 %x to i32

ST_3: empty (65)  [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_3: tmp (66)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:97
:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_3: StgValue_65 (67)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:98
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_3: empty_5 (68)  [1/2] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:99
:4  %empty_5 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_3: tmp_data_V (69)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:99
:5  %tmp_data_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_5, 0

ST_3: lineBuffer_0_addr (70)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:97
:6  %lineBuffer_0_addr = getelementptr [6 x i32]* %lineBuffer_0, i32 0, i32 %x_cast

ST_3: StgValue_69 (71)  [1/1] 2.39ns  loc: cnn_conv_d6x6_k3x3/core.cpp:100
:7  store i32 %tmp_data_V, i32* %lineBuffer_0_addr, align 4

ST_3: empty_6 (72)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:101
:8  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)

ST_3: StgValue_71 (74)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:97
:10  br label %1


 <State 4>: 1.57ns
ST_4: StgValue_72 (76)  [1/1] 1.57ns  loc: cnn_conv_d6x6_k3x3/core.cpp:105
.preheader86.0.preheader:0  br label %.preheader86.0


 <State 5>: 2.99ns
ST_5: x1 (78)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:105
.preheader86.0:0  %x1 = phi i3 [ %x_2, %3 ], [ 0, %.preheader86.0.preheader ]

ST_5: exitcond4 (79)  [1/1] 1.62ns  loc: cnn_conv_d6x6_k3x3/core.cpp:105
.preheader86.0:1  %exitcond4 = icmp eq i3 %x1, -2

ST_5: x_2 (80)  [1/1] 0.80ns  loc: cnn_conv_d6x6_k3x3/core.cpp:105
.preheader86.0:2  %x_2 = add i3 %x1, 1

ST_5: StgValue_76 (81)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:105
.preheader86.0:3  br i1 %exitcond4, label %.preheader84.preheader, label %3

ST_5: empty_8 (87)  [2/2] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:107
:4  %empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)


 <State 6>: 2.39ns
ST_6: x1_cast (83)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:105
:0  %x1_cast = zext i3 %x1 to i32

ST_6: empty_7 (84)  [1/1] 0.00ns
:1  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_6: tmp_1 (85)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:105
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

ST_6: StgValue_81 (86)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:106
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_6: empty_8 (87)  [1/2] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:107
:4  %empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_6: tmp_data_V_1 (88)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:107
:5  %tmp_data_V_1 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_8, 0

ST_6: lineBuffer_1_addr (89)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:105
:6  %lineBuffer_1_addr = getelementptr [6 x i32]* %lineBuffer_1, i32 0, i32 %x1_cast

ST_6: StgValue_85 (90)  [1/1] 2.39ns  loc: cnn_conv_d6x6_k3x3/core.cpp:108
:7  store i32 %tmp_data_V_1, i32* %lineBuffer_1_addr, align 4

ST_6: empty_9 (91)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:109
:8  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_1)

ST_6: StgValue_87 (92)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:105
:9  br label %.preheader86.0


 <State 7>: 1.57ns
ST_7: window_2_2 (94)  [1/1] 0.00ns
.preheader84.preheader:0  %window_2_2 = alloca i32

ST_7: StgValue_89 (95)  [1/1] 1.57ns
.preheader84.preheader:1  br label %.preheader84


 <State 8>: 5.92ns
ST_8: indvar_flatten (97)  [1/1] 0.00ns
.preheader84:0  %indvar_flatten = phi i3 [ %indvar_flatten_next, %.preheader85 ], [ 0, %.preheader84.preheader ]

ST_8: y3 (98)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119
.preheader84:1  %y3 = phi i2 [ %tmp_2_mid2_v, %.preheader85 ], [ 1, %.preheader84.preheader ]

ST_8: window_2_1_1 (99)  [1/1] 0.00ns
.preheader84:2  %window_2_1_1 = phi i32 [ %window_2_2_7, %.preheader85 ], [ undef, %.preheader84.preheader ]

ST_8: window_1_2_1 (100)  [1/1] 0.00ns
.preheader84:3  %window_1_2_1 = phi i32 [ %window_2_2_8, %.preheader85 ], [ undef, %.preheader84.preheader ]

ST_8: window_1_1_1 (101)  [1/1] 0.00ns
.preheader84:4  %window_1_1_1 = phi i32 [ %window_2_2_9, %.preheader85 ], [ undef, %.preheader84.preheader ]

ST_8: x4 (102)  [1/1] 0.00ns
.preheader84:5  %x4 = phi i2 [ %x_3, %.preheader85 ], [ 1, %.preheader84.preheader ]

ST_8: exitcond_flatten (103)  [1/1] 1.62ns
.preheader84:6  %exitcond_flatten = icmp eq i3 %indvar_flatten, -4

ST_8: indvar_flatten_next (104)  [1/1] 0.80ns
.preheader84:7  %indvar_flatten_next = add i3 %indvar_flatten, 1

ST_8: StgValue_98 (105)  [1/1] 0.00ns
.preheader84:8  br i1 %exitcond_flatten, label %.preheader83.preheader, label %.preheader85

ST_8: exitcond (109)  [1/1] 1.36ns  loc: cnn_conv_d6x6_k3x3/core.cpp:117
.preheader85:2  %exitcond = icmp eq i2 %x4, -1

ST_8: x4_mid2 (110)  [1/1] 1.37ns  loc: cnn_conv_d6x6_k3x3/core.cpp:117
.preheader85:3  %x4_mid2 = select i1 %exitcond, i2 1, i2 %x4

ST_8: y9 (111)  [1/1] 0.80ns  loc: cnn_conv_d6x6_k3x3/core.cpp:116
.preheader85:4  %y9 = add i2 1, %y3

ST_8: tmp_2_mid2_v (112)  [1/1] 1.37ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119
.preheader85:5  %tmp_2_mid2_v = select i1 %exitcond, i2 %y9, i2 %y3

ST_8: tmp_9 (113)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119
.preheader85:6  %tmp_9 = trunc i2 %tmp_2_mid2_v to i1

ST_8: cond_mid1 (114)  [1/1] 1.36ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119
.preheader85:7  %cond_mid1 = icmp eq i2 %y3, 0

ST_8: cond (115)  [1/1] 1.36ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119
.preheader85:8  %cond = icmp eq i2 %y3, 1

ST_8: cond_mid2 (116)  [1/1] 1.37ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119
.preheader85:9  %cond_mid2 = select i1 %exitcond, i1 %cond_mid1, i1 %cond

ST_8: x4_cast (117)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:117
.preheader85:10  %x4_cast = zext i2 %x4_mid2 to i3

ST_8: tmp_s (120)  [1/1] 0.80ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119
.preheader85:13  %tmp_s = add i3 3, %x4_cast

ST_8: tmp_cast (121)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119
.preheader85:14  %tmp_cast = zext i3 %tmp_s to i32

ST_8: lineBuffer_0_addr_1 (122)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119
.preheader85:15  %lineBuffer_0_addr_1 = getelementptr [6 x i32]* %lineBuffer_0, i32 0, i32 %tmp_cast

ST_8: lineBuffer_1_addr_1 (123)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119
.preheader85:16  %lineBuffer_1_addr_1 = getelementptr [6 x i32]* %lineBuffer_1, i32 0, i32 %tmp_cast

ST_8: lineBuffer_0_load (124)  [2/2] 2.39ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119
.preheader85:17  %lineBuffer_0_load = load i32* %lineBuffer_0_addr_1, align 4

ST_8: lineBuffer_1_load (125)  [2/2] 2.39ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119
.preheader85:18  %lineBuffer_1_load = load i32* %lineBuffer_1_addr_1, align 4

ST_8: cond1 (127)  [1/1] 1.36ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119
.preheader85:20  %cond1 = icmp eq i2 %x4_mid2, 1

ST_8: x_3 (137)  [1/1] 0.80ns  loc: cnn_conv_d6x6_k3x3/core.cpp:117
.preheader85:30  %x_3 = add i2 1, %x4_mid2


 <State 9>: 5.13ns
ST_9: window_2_2_load_1 (107)  [1/1] 0.00ns
.preheader85:0  %window_2_2_load_1 = load i32* %window_2_2

ST_9: empty_10 (108)  [1/1] 0.00ns
.preheader85:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_9: tmp_4 (118)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:117
.preheader85:11  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

ST_9: StgValue_119 (119)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:118
.preheader85:12  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_9: lineBuffer_0_load (124)  [1/2] 2.39ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119
.preheader85:17  %lineBuffer_0_load = load i32* %lineBuffer_0_addr_1, align 4

ST_9: lineBuffer_1_load (125)  [1/2] 2.39ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119
.preheader85:18  %lineBuffer_1_load = load i32* %lineBuffer_1_addr_1, align 4

ST_9: window_1_1_2 (126)  [1/1] 1.37ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119
.preheader85:19  %window_1_1_2 = select i1 %tmp_9, i32 %lineBuffer_0_load, i32 %lineBuffer_1_load

ST_9: window_2_2_1 (128)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119 (grouped into LUT with out node window_2_2_8)
.preheader85:21  %window_2_2_1 = select i1 %cond1, i32 %window_1_2_1, i32 %window_1_1_2

ST_9: window_2_2_2 (129)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119 (grouped into LUT with out node window_2_2_9)
.preheader85:22  %window_2_2_2 = select i1 %cond1, i32 %window_1_1_2, i32 %window_1_1_1

ST_9: window_2_2_4 (130)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119 (grouped into LUT with out node window_2_2_6)
.preheader85:23  %window_2_2_4 = select i1 %cond1, i32 %window_2_2_load_1, i32 %window_1_1_2

ST_9: window_2_2_5 (131)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119 (grouped into LUT with out node window_2_2_7)
.preheader85:24  %window_2_2_5 = select i1 %cond1, i32 %window_1_1_2, i32 %window_2_1_1

ST_9: window_2_2_6 (132)  [1/1] 1.37ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119 (out node of the LUT)
.preheader85:25  %window_2_2_6 = select i1 %cond_mid2, i32 %window_2_2_load_1, i32 %window_2_2_4

ST_9: window_2_2_7 (133)  [1/1] 1.37ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119 (out node of the LUT)
.preheader85:26  %window_2_2_7 = select i1 %cond_mid2, i32 %window_2_1_1, i32 %window_2_2_5

ST_9: window_2_2_8 (134)  [1/1] 1.37ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119 (out node of the LUT)
.preheader85:27  %window_2_2_8 = select i1 %cond_mid2, i32 %window_2_2_1, i32 %window_1_2_1

ST_9: window_2_2_9 (135)  [1/1] 1.37ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119 (out node of the LUT)
.preheader85:28  %window_2_2_9 = select i1 %cond_mid2, i32 %window_2_2_2, i32 %window_1_1_1

ST_9: empty_11 (136)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:120
.preheader85:29  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_4)

ST_9: StgValue_132 (138)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119
.preheader85:31  store i32 %window_2_2_6, i32* %window_2_2

ST_9: StgValue_133 (139)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:117
.preheader85:32  br label %.preheader84


 <State 10>: 1.57ns
ST_10: window_0_0_read_as (141)  [1/1] 0.00ns
.preheader83.preheader:0  %window_0_0_read_as = alloca i32

ST_10: window_0_0 (142)  [1/1] 0.00ns
.preheader83.preheader:1  %window_0_0 = alloca i32

ST_10: window_0_1 (143)  [1/1] 0.00ns
.preheader83.preheader:2  %window_0_1 = alloca i32

ST_10: window_1_0_read_as (144)  [1/1] 0.00ns
.preheader83.preheader:3  %window_1_0_read_as = alloca i32

ST_10: window_2_0_read_as (145)  [1/1] 0.00ns
.preheader83.preheader:4  %window_2_0_read_as = alloca i32

ST_10: window_2_2_load (146)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119
.preheader83.preheader:5  %window_2_2_load = load i32* %window_2_2

ST_10: window_2_1 (147)  [1/1] 0.00ns
.preheader83.preheader:6  %window_2_1 = alloca i32

ST_10: writeCount_1 (148)  [1/1] 0.00ns
.preheader83.preheader:7  %writeCount_1 = alloca i32

ST_10: readCount_1 (149)  [1/1] 0.00ns
.preheader83.preheader:8  %readCount_1 = alloca i32

ST_10: tmp_8 (150)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:58->cnn_conv_d6x6_k3x3/core.cpp:135
.preheader83.preheader:9  %tmp_8 = trunc i32 %ctrl_read to i1

ST_10: StgValue_144 (151)  [1/1] 1.57ns
.preheader83.preheader:10  store i32 8, i32* %readCount_1

ST_10: StgValue_145 (152)  [1/1] 1.57ns
.preheader83.preheader:11  store i32 0, i32* %writeCount_1

ST_10: StgValue_146 (153)  [1/1] 1.57ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119
.preheader83.preheader:12  store i32 %window_2_2_load, i32* %window_2_1

ST_10: StgValue_147 (154)  [1/1] 1.57ns  loc: cnn_conv_d6x6_k3x3/core.cpp:124
.preheader83.preheader:13  br label %.preheader82


 <State 11>: 7.35ns
ST_11: indvar_flatten6 (156)  [1/1] 0.00ns
.preheader82:0  %indvar_flatten6 = phi i6 [ 0, %.preheader83.preheader ], [ %indvar_flatten_next7, %._crit_edge88 ]

ST_11: y_assign (157)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:125
.preheader82:1  %y_assign = phi i3 [ 0, %.preheader83.preheader ], [ %y_assign_mid2, %._crit_edge88 ]

ST_11: x_assign (161)  [1/1] 0.00ns
.preheader82:5  %x_assign = phi i3 [ 0, %.preheader83.preheader ], [ %x_4, %._crit_edge88 ]

ST_11: exitcond_flatten8 (168)  [1/1] 1.94ns
.preheader82:12  %exitcond_flatten8 = icmp eq i6 %indvar_flatten6, -28

ST_11: indvar_flatten_next7 (169)  [1/1] 1.72ns
.preheader82:13  %indvar_flatten_next7 = add i6 %indvar_flatten6, 1

ST_11: empty_14 (176)  [1/1] 0.00ns
.preheader83:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36)

ST_11: exitcond2 (177)  [1/1] 1.62ns  loc: cnn_conv_d6x6_k3x3/core.cpp:125
.preheader83:1  %exitcond2 = icmp eq i3 %x_assign, -2

ST_11: x_assign_mid2 (178)  [1/1] 1.37ns  loc: cnn_conv_d6x6_k3x3/core.cpp:125
.preheader83:2  %x_assign_mid2 = select i1 %exitcond2, i3 0, i3 %x_assign

ST_11: y_s (179)  [1/1] 0.80ns  loc: cnn_conv_d6x6_k3x3/core.cpp:124
.preheader83:3  %y_s = add i3 %y_assign, 1

ST_11: tmp_i_mid1 (180)  [1/1] 1.62ns  loc: cnn_conv_d6x6_k3x3/core.cpp:40->cnn_conv_d6x6_k3x3/core.cpp:129
.preheader83:4  %tmp_i_mid1 = icmp eq i3 %y_s, 0

ST_11: tmp_i (181)  [1/1] 1.62ns  loc: cnn_conv_d6x6_k3x3/core.cpp:40->cnn_conv_d6x6_k3x3/core.cpp:129
.preheader83:5  %tmp_i = icmp eq i3 %y_assign, 0

ST_11: tmp_i_mid2 (182)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:40->cnn_conv_d6x6_k3x3/core.cpp:129 (grouped into LUT with out node tmp2)
.preheader83:6  %tmp_i_mid2 = select i1 %exitcond2, i1 %tmp_i_mid1, i1 %tmp_i

ST_11: tmp_2_i_mid1 (183)  [1/1] 1.62ns  loc: cnn_conv_d6x6_k3x3/core.cpp:40->cnn_conv_d6x6_k3x3/core.cpp:129
.preheader83:7  %tmp_2_i_mid1 = icmp ugt i3 %y_s, -4

ST_11: tmp_2_i (184)  [1/1] 1.62ns  loc: cnn_conv_d6x6_k3x3/core.cpp:40->cnn_conv_d6x6_k3x3/core.cpp:129
.preheader83:8  %tmp_2_i = icmp ugt i3 %y_assign, -4

ST_11: tmp_2_i_mid2 (185)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:40->cnn_conv_d6x6_k3x3/core.cpp:129 (grouped into LUT with out node p_i)
.preheader83:9  %tmp_2_i_mid2 = select i1 %exitcond2, i1 %tmp_2_i_mid1, i1 %tmp_2_i

ST_11: y_assign_mid2 (186)  [1/1] 1.37ns  loc: cnn_conv_d6x6_k3x3/core.cpp:125
.preheader83:10  %y_assign_mid2 = select i1 %exitcond2, i3 %y_s, i3 %y_assign

ST_11: x_assign_cast (187)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:125
.preheader83:11  %x_assign_cast = zext i3 %x_assign_mid2 to i32

ST_11: tmp_3 (188)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:125
.preheader83:12  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

ST_11: StgValue_166 (189)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:126
.preheader83:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_11: tmp_i_15 (190)  [1/1] 1.62ns  loc: cnn_conv_d6x6_k3x3/core.cpp:40->cnn_conv_d6x6_k3x3/core.cpp:129
.preheader83:14  %tmp_i_15 = icmp eq i3 %x_assign_mid2, 0

ST_11: tmp_1_i (191)  [1/1] 1.62ns  loc: cnn_conv_d6x6_k3x3/core.cpp:40->cnn_conv_d6x6_k3x3/core.cpp:129
.preheader83:15  %tmp_1_i = icmp ugt i3 %x_assign_mid2, -4

ST_11: tmp2 (192)  [1/1] 1.37ns  loc: cnn_conv_d6x6_k3x3/core.cpp:40->cnn_conv_d6x6_k3x3/core.cpp:129 (out node of the LUT)
.preheader83:16  %tmp2 = or i1 %tmp_i_15, %tmp_i_mid2

ST_11: tmp3 (193)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:40->cnn_conv_d6x6_k3x3/core.cpp:129 (grouped into LUT with out node p_i)
.preheader83:17  %tmp3 = or i1 %tmp_1_i, %tmp_2_i_mid2

ST_11: p_i (194)  [1/1] 1.37ns  loc: cnn_conv_d6x6_k3x3/core.cpp:40->cnn_conv_d6x6_k3x3/core.cpp:129 (out node of the LUT)
.preheader83:18  %p_i = or i1 %tmp3, %tmp2

ST_11: StgValue_172 (195)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:129
.preheader83:19  br i1 %p_i, label %._crit_edge, label %_ifconv1

ST_11: readCount_1_load (253)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:154
._crit_edge:0  %readCount_1_load = load i32* %readCount_1

ST_11: lineBuffer_0_addr_2 (254)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:125
._crit_edge:1  %lineBuffer_0_addr_2 = getelementptr [6 x i32]* %lineBuffer_0, i32 0, i32 %x_assign_cast

ST_11: windowRightCol_0 (255)  [2/2] 2.39ns  loc: cnn_conv_d6x6_k3x3/core.cpp:147
._crit_edge:2  %windowRightCol_0 = load i32* %lineBuffer_0_addr_2, align 4

ST_11: lineBuffer_1_addr_2 (256)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:125
._crit_edge:3  %lineBuffer_1_addr_2 = getelementptr [6 x i32]* %lineBuffer_1, i32 0, i32 %x_assign_cast

ST_11: windowRightCol_1 (257)  [2/2] 2.39ns  loc: cnn_conv_d6x6_k3x3/core.cpp:149
._crit_edge:4  %windowRightCol_1 = load i32* %lineBuffer_1_addr_2, align 4

ST_11: tmp_5 (259)  [1/1] 2.52ns  loc: cnn_conv_d6x6_k3x3/core.cpp:154
._crit_edge:6  %tmp_5 = icmp slt i32 %readCount_1_load, 36

ST_11: StgValue_179 (261)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:154
._crit_edge:8  br i1 %tmp_5, label %4, label %._crit_edge88

ST_11: empty_12 (263)  [2/2] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:155
:0  %empty_12 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_11: readCount (265)  [1/1] 2.44ns  loc: cnn_conv_d6x6_k3x3/core.cpp:156
:2  %readCount = add nsw i32 %readCount_1_load, 1

ST_11: StgValue_182 (266)  [1/1] 1.57ns  loc: cnn_conv_d6x6_k3x3/core.cpp:156
:3  store i32 %readCount, i32* %readCount_1

ST_11: x_4 (273)  [1/1] 0.80ns  loc: cnn_conv_d6x6_k3x3/core.cpp:125
._crit_edge88:3  %x_4 = add i3 %x_assign_mid2, 1


 <State 12>: 4.81ns
ST_12: window_2_0 (158)  [1/1] 0.00ns
.preheader82:2  %window_2_0 = phi i32 [ %window_2_1_1, %.preheader83.preheader ], [ %window_2_1_2, %._crit_edge88 ]

ST_12: window_1_1 (159)  [1/1] 0.00ns
.preheader82:3  %window_1_1 = phi i32 [ %window_1_2_1, %.preheader83.preheader ], [ %windowRightCol_1, %._crit_edge88 ]

ST_12: window_1_0 (160)  [1/1] 0.00ns
.preheader82:4  %window_1_0 = phi i32 [ %window_1_1_1, %.preheader83.preheader ], [ %window_1_1, %._crit_edge88 ]

ST_12: window_0_0_read_as_1 (162)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
.preheader82:6  %window_0_0_read_as_1 = load i32* %window_0_0_read_as

ST_12: window_0_0_load (163)  [1/1] 0.00ns
.preheader82:7  %window_0_0_load = load i32* %window_0_0

ST_12: window_0_1_load (164)  [1/1] 0.00ns
.preheader82:8  %window_0_1_load = load i32* %window_0_1

ST_12: window_1_0_read_as_1 (165)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
.preheader82:9  %window_1_0_read_as_1 = load i32* %window_1_0_read_as

ST_12: window_2_0_read_as_1 (166)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
.preheader82:10  %window_2_0_read_as_1 = load i32* %window_2_0_read_as

ST_12: window_2_1_2 (167)  [1/1] 0.00ns
.preheader82:11  %window_2_1_2 = load i32* %window_2_1

ST_12: StgValue_193 (170)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119
.preheader82:14  store i32 %window_2_0, i32* %window_2_0_read_as

ST_12: StgValue_194 (171)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:119
.preheader82:15  store i32 %window_1_0, i32* %window_1_0_read_as

ST_12: StgValue_195 (172)  [1/1] 0.00ns
.preheader82:16  store i32 %window_0_1_load, i32* %window_0_0

ST_12: StgValue_196 (173)  [1/1] 0.00ns
.preheader82:17  store i32 %window_0_0_load, i32* %window_0_0_read_as

ST_12: StgValue_197 (174)  [1/1] 0.00ns
.preheader82:18  br i1 %exitcond_flatten8, label %5, label %.preheader83

ST_12: window_0_1_load_1 (197)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:0  %window_0_1_load_1 = load i32* %window_0_1

ST_12: kernel_0_read (200)  [1/1] 1.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:3  %kernel_0_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_0)

ST_12: kernel_1_read (201)  [1/1] 1.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:4  %kernel_1_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_1)

ST_12: kernel_2_read (202)  [1/1] 1.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:5  %kernel_2_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_2)

ST_12: kernel_3_read (203)  [1/1] 1.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:6  %kernel_3_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_3)

ST_12: kernel_4_read (204)  [1/1] 1.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:7  %kernel_4_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_4)

ST_12: kernel_5_read (205)  [1/1] 1.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:8  %kernel_5_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_5)

ST_12: kernel_6_read (206)  [1/1] 1.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:9  %kernel_6_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_6)

ST_12: kernel_7_read (207)  [1/1] 1.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:10  %kernel_7_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_7)

ST_12: kernel_8_read (208)  [1/1] 1.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:11  %kernel_8_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_8)

ST_12: tmp_9_0_i (209)  [8/8] 3.81ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_12: tmp_9_0_1_i (210)  [8/8] 3.81ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_12: tmp_9_0_2_i (211)  [8/8] 3.81ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_12: tmp_9_1_i (212)  [8/8] 3.81ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_12: tmp_9_1_1_i (213)  [8/8] 3.81ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_12: tmp_9_1_2_i (214)  [8/8] 3.81ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_12: tmp_9_2_i (215)  [8/8] 3.81ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_12: tmp_9_2_1_i (216)  [8/8] 3.81ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_12: tmp_9_2_2_i (217)  [8/8] 3.81ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)

ST_12: windowRightCol_0 (255)  [1/2] 2.39ns  loc: cnn_conv_d6x6_k3x3/core.cpp:147
._crit_edge:2  %windowRightCol_0 = load i32* %lineBuffer_0_addr_2, align 4

ST_12: windowRightCol_1 (257)  [1/2] 2.39ns  loc: cnn_conv_d6x6_k3x3/core.cpp:149
._crit_edge:4  %windowRightCol_1 = load i32* %lineBuffer_1_addr_2, align 4

ST_12: StgValue_219 (258)  [1/1] 2.39ns  loc: cnn_conv_d6x6_k3x3/core.cpp:149
._crit_edge:5  store i32 %windowRightCol_1, i32* %lineBuffer_0_addr_2, align 4

ST_12: StgValue_220 (260)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:147
._crit_edge:7  store i32 %windowRightCol_0, i32* %window_0_1

ST_12: empty_12 (263)  [1/2] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:155
:0  %empty_12 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_12: tmp_data_V_4 (264)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:155
:1  %tmp_data_V_4 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_12, 0

ST_12: StgValue_223 (267)  [1/1] 1.57ns  loc: cnn_conv_d6x6_k3x3/core.cpp:155
:4  store i32 %tmp_data_V_4, i32* %window_2_1

ST_12: StgValue_224 (268)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:157
:5  br label %._crit_edge88


 <State 13>: 6.08ns
ST_13: tmp_9_0_i (209)  [7/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_13: tmp_9_0_1_i (210)  [7/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_13: tmp_9_0_2_i (211)  [7/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_13: tmp_9_1_i (212)  [7/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_13: tmp_9_1_1_i (213)  [7/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_13: tmp_9_1_2_i (214)  [7/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_13: tmp_9_2_i (215)  [7/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_13: tmp_9_2_1_i (216)  [7/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_13: tmp_9_2_2_i (217)  [7/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)

ST_13: window_2_2_10 (270)  [1/1] 0.00ns
._crit_edge88:0  %window_2_2_10 = load i32* %window_2_1

ST_13: StgValue_235 (271)  [1/1] 2.39ns  loc: cnn_conv_d6x6_k3x3/core.cpp:158
._crit_edge88:1  store i32 %window_2_2_10, i32* %lineBuffer_1_addr_2, align 4

ST_13: empty_13 (272)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:171
._crit_edge88:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_3)

ST_13: StgValue_237 (274)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:125
._crit_edge88:4  br label %.preheader82


 <State 14>: 6.08ns
ST_14: tmp_9_0_i (209)  [6/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_14: tmp_9_0_1_i (210)  [6/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_14: tmp_9_0_2_i (211)  [6/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_14: tmp_9_1_i (212)  [6/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_14: tmp_9_1_1_i (213)  [6/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_14: tmp_9_1_2_i (214)  [6/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_14: tmp_9_2_i (215)  [6/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_14: tmp_9_2_1_i (216)  [6/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_14: tmp_9_2_2_i (217)  [6/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)


 <State 15>: 6.08ns
ST_15: tmp_9_0_i (209)  [5/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_15: tmp_9_0_1_i (210)  [5/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_15: tmp_9_0_2_i (211)  [5/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_15: tmp_9_1_i (212)  [5/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_15: tmp_9_1_1_i (213)  [5/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_15: tmp_9_1_2_i (214)  [5/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_15: tmp_9_2_i (215)  [5/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_15: tmp_9_2_1_i (216)  [5/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_15: tmp_9_2_2_i (217)  [5/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)


 <State 16>: 6.08ns
ST_16: tmp_9_0_i (209)  [4/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_16: tmp_9_0_1_i (210)  [4/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_16: tmp_9_0_2_i (211)  [4/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_16: tmp_9_1_i (212)  [4/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_16: tmp_9_1_1_i (213)  [4/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_16: tmp_9_1_2_i (214)  [4/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_16: tmp_9_2_i (215)  [4/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_16: tmp_9_2_1_i (216)  [4/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_16: tmp_9_2_2_i (217)  [4/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)


 <State 17>: 6.08ns
ST_17: tmp_9_0_i (209)  [3/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_17: tmp_9_0_1_i (210)  [3/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_17: tmp_9_0_2_i (211)  [3/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_17: tmp_9_1_i (212)  [3/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_17: tmp_9_1_1_i (213)  [3/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_17: tmp_9_1_2_i (214)  [3/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_17: tmp_9_2_i (215)  [3/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_17: tmp_9_2_1_i (216)  [3/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_17: tmp_9_2_2_i (217)  [3/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)


 <State 18>: 6.08ns
ST_18: tmp_9_0_i (209)  [2/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_18: tmp_9_0_1_i (210)  [2/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_18: tmp_9_0_2_i (211)  [2/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_18: tmp_9_1_i (212)  [2/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_18: tmp_9_1_1_i (213)  [2/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_18: tmp_9_1_2_i (214)  [2/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_18: tmp_9_2_i (215)  [2/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_18: tmp_9_2_1_i (216)  [2/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_18: tmp_9_2_2_i (217)  [2/8] 6.08ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)


 <State 19>: 7.97ns
ST_19: tmp_9_0_i (209)  [1/8] 3.57ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_19: tmp_9_0_1_i (210)  [1/8] 3.57ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_19: tmp_9_0_2_i (211)  [1/8] 3.57ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_19: tmp_9_1_i (212)  [1/8] 3.57ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_19: tmp_9_1_1_i (213)  [1/8] 3.57ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_19: tmp_9_1_2_i (214)  [1/8] 3.57ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_19: tmp_9_2_i (215)  [1/8] 3.57ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_19: tmp_9_2_1_i (216)  [1/8] 3.57ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_19: tmp_9_2_2_i (217)  [1/8] 3.57ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)

ST_19: tmp11_trunc_ext_cast (218)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:21  %tmp11_trunc_ext_cast = sext i23 %tmp_9_2_i to i24

ST_19: tmp11_trunc24_ext_ca (219)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:22  %tmp11_trunc24_ext_ca = sext i23 %tmp_9_2_1_i to i24

ST_19: tmp1 (220)  [1/1] 2.20ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:23  %tmp1 = add i24 %tmp11_trunc24_ext_ca, %tmp11_trunc_ext_cast

ST_19: tmp11_cast (221)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:24  %tmp11_cast = sext i24 %tmp1 to i25

ST_19: tmp12_trunc_ext_cast (222)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:25  %tmp12_trunc_ext_cast = sext i23 %tmp_9_1_1_i to i24

ST_19: tmp12_trunc23_ext_ca (223)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:26  %tmp12_trunc23_ext_ca = sext i23 %tmp_9_1_2_i to i24

ST_19: tmp4 (224)  [1/1] 2.20ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:27  %tmp4 = add i24 %tmp12_trunc_ext_cast, %tmp12_trunc23_ext_ca

ST_19: tmp12_cast (225)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:28  %tmp12_cast = sext i24 %tmp4 to i25

ST_19: tmp5 (226)  [1/1] 2.20ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:29  %tmp5 = add i25 %tmp11_cast, %tmp12_cast

ST_19: tmp14_trunc_ext_cast (228)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:31  %tmp14_trunc_ext_cast = sext i23 %tmp_9_0_i to i24

ST_19: tmp14_trunc22_ext_ca (229)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:32  %tmp14_trunc22_ext_ca = sext i23 %tmp_9_0_1_i to i24

ST_19: tmp6 (230)  [1/1] 2.20ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:33  %tmp6 = add i24 %tmp14_trunc22_ext_ca, %tmp14_trunc_ext_cast

ST_19: tmp16_trunc_ext_cast (232)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:35  %tmp16_trunc_ext_cast = sext i23 %tmp_9_0_2_i to i24

ST_19: tmp16_trunc25_ext_ca (233)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:36  %tmp16_trunc25_ext_ca = sext i23 %tmp_9_2_2_i to i24

ST_19: tmp7 (234)  [1/1] 2.20ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:37  %tmp7 = add i24 %tmp16_trunc25_ext_ca, %tmp16_trunc_ext_cast

ST_19: tmp16_cast (235)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:38  %tmp16_cast = sext i24 %tmp7 to i25

ST_19: tmp15_trunc_ext_cast (236)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:39  %tmp15_trunc_ext_cast = sext i23 %tmp_9_1_i to i25

ST_19: tmp8 (237)  [1/1] 2.20ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:40  %tmp8 = add i25 %tmp15_trunc_ext_cast, %tmp16_cast


 <State 20>: 6.01ns
ST_20: writeCount_1_load (198)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:133
_ifconv1:1  %writeCount_1_load = load i32* %writeCount_1

ST_20: writeCount (199)  [1/1] 2.44ns  loc: cnn_conv_d6x6_k3x3/core.cpp:133
_ifconv1:2  %writeCount = add nsw i32 %writeCount_1_load, 1

ST_20: tmp10_cast (227)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:30  %tmp10_cast = sext i25 %tmp5 to i27

ST_20: tmp14_cast (231)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:34  %tmp14_cast = sext i24 %tmp6 to i26

ST_20: tmp15_cast (238)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:41  %tmp15_cast = sext i25 %tmp8 to i26

ST_20: tmp9 (239)  [1/1] 2.32ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:42  %tmp9 = add i26 %tmp14_cast, %tmp15_cast

ST_20: tmp13_cast (240)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:43  %tmp13_cast = sext i26 %tmp9 to i27

ST_20: result_4_2_2_i (241)  [1/1] 2.32ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135
_ifconv1:44  %result_4_2_2_i = add i27 %tmp10_cast, %tmp13_cast

ST_20: result_4_2_2_i_cast1 (242)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:53->cnn_conv_d6x6_k3x3/core.cpp:135 (grouped into LUT with out node tmp_data_V_2)
_ifconv1:45  %result_4_2_2_i_cast1 = sext i27 %result_4_2_2_i to i32

ST_20: tmp_10 (243)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:59->cnn_conv_d6x6_k3x3/core.cpp:135 (grouped into LUT with out node tmp_data_V_2)
_ifconv1:46  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %result_4_2_2_i, i32 26)

ST_20: result (244)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:59->cnn_conv_d6x6_k3x3/core.cpp:135 (grouped into LUT with out node tmp_data_V_2)
_ifconv1:47  %result = select i1 %tmp_10, i27 0, i27 %result_4_2_2_i

ST_20: result_cast1 (245)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:59->cnn_conv_d6x6_k3x3/core.cpp:135 (grouped into LUT with out node tmp_data_V_2)
_ifconv1:48  %result_cast1 = sext i27 %result to i31

ST_20: result_cast (246)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:59->cnn_conv_d6x6_k3x3/core.cpp:135 (grouped into LUT with out node tmp_data_V_2)
_ifconv1:49  %result_cast = zext i31 %result_cast1 to i32

ST_20: tmp_data_V_2 (247)  [1/1] 1.37ns  loc: cnn_conv_d6x6_k3x3/core.cpp:143 (out node of the LUT)
_ifconv1:50  %tmp_data_V_2 = select i1 %tmp_8, i32 %result_cast, i32 %result_4_2_2_i_cast1

ST_20: tmp_last_V (248)  [1/1] 2.52ns  loc: cnn_conv_d6x6_k3x3/core.cpp:66->cnn_conv_d6x6_k3x3/core.cpp:141
_ifconv1:51  %tmp_last_V = icmp eq i32 %writeCount, 16

ST_20: StgValue_325 (249)  [2/2] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:143
_ifconv1:52  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_2, i4 -1, i4 0, i2 0, i1 %tmp_last_V, i5 0, i6 0)

ST_20: StgValue_326 (250)  [1/1] 1.57ns  loc: cnn_conv_d6x6_k3x3/core.cpp:65->cnn_conv_d6x6_k3x3/core.cpp:141
_ifconv1:53  store i32 %writeCount, i32* %writeCount_1


 <State 21>: 0.00ns
ST_21: StgValue_327 (249)  [1/2] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:143
_ifconv1:52  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_2, i4 -1, i4 0, i2 0, i1 %tmp_last_V, i5 0, i6 0)

ST_21: StgValue_328 (251)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:144
_ifconv1:54  br label %._crit_edge


 <State 22>: 0.00ns
ST_22: StgValue_329 (276)  [1/1] 0.00ns  loc: cnn_conv_d6x6_k3x3/core.cpp:173
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ctrl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_23          (specbitsmap      ) [ 00000000000000000000000]
StgValue_24          (specbitsmap      ) [ 00000000000000000000000]
StgValue_25          (specbitsmap      ) [ 00000000000000000000000]
StgValue_26          (specbitsmap      ) [ 00000000000000000000000]
StgValue_27          (specbitsmap      ) [ 00000000000000000000000]
StgValue_28          (specbitsmap      ) [ 00000000000000000000000]
StgValue_29          (specbitsmap      ) [ 00000000000000000000000]
StgValue_30          (specbitsmap      ) [ 00000000000000000000000]
StgValue_31          (specbitsmap      ) [ 00000000000000000000000]
StgValue_32          (specbitsmap      ) [ 00000000000000000000000]
StgValue_33          (specbitsmap      ) [ 00000000000000000000000]
StgValue_34          (specbitsmap      ) [ 00000000000000000000000]
StgValue_35          (specbitsmap      ) [ 00000000000000000000000]
StgValue_36          (specbitsmap      ) [ 00000000000000000000000]
StgValue_37          (specbitsmap      ) [ 00000000000000000000000]
StgValue_38          (specbitsmap      ) [ 00000000000000000000000]
StgValue_39          (specbitsmap      ) [ 00000000000000000000000]
StgValue_40          (specbitsmap      ) [ 00000000000000000000000]
StgValue_41          (specbitsmap      ) [ 00000000000000000000000]
StgValue_42          (specbitsmap      ) [ 00000000000000000000000]
StgValue_43          (specbitsmap      ) [ 00000000000000000000000]
StgValue_44          (specbitsmap      ) [ 00000000000000000000000]
StgValue_45          (specbitsmap      ) [ 00000000000000000000000]
StgValue_46          (specbitsmap      ) [ 00000000000000000000000]
StgValue_47          (spectopmodule    ) [ 00000000000000000000000]
ctrl_read            (read             ) [ 00111111111000000000000]
lineBuffer_0         (alloca           ) [ 00111111111111111111110]
lineBuffer_1         (alloca           ) [ 00111111111111111111110]
StgValue_51          (specinterface    ) [ 00000000000000000000000]
StgValue_52          (specinterface    ) [ 00000000000000000000000]
StgValue_53          (specinterface    ) [ 00000000000000000000000]
StgValue_54          (specinterface    ) [ 00000000000000000000000]
StgValue_55          (specinterface    ) [ 00000000000000000000000]
StgValue_56          (br               ) [ 01110000000000000000000]
x                    (phi              ) [ 00110000000000000000000]
exitcond1            (icmp             ) [ 00110000000000000000000]
StgValue_59          (br               ) [ 00000000000000000000000]
x_1                  (add              ) [ 01110000000000000000000]
x_cast               (zext             ) [ 00000000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000]
tmp                  (specregionbegin  ) [ 00000000000000000000000]
StgValue_65          (specpipeline     ) [ 00000000000000000000000]
empty_5              (read             ) [ 00000000000000000000000]
tmp_data_V           (extractvalue     ) [ 00000000000000000000000]
lineBuffer_0_addr    (getelementptr    ) [ 00000000000000000000000]
StgValue_69          (store            ) [ 00000000000000000000000]
empty_6              (specregionend    ) [ 00000000000000000000000]
StgValue_71          (br               ) [ 01110000000000000000000]
StgValue_72          (br               ) [ 00001110000000000000000]
x1                   (phi              ) [ 00000110000000000000000]
exitcond4            (icmp             ) [ 00000110000000000000000]
x_2                  (add              ) [ 00001110000000000000000]
StgValue_76          (br               ) [ 00000000000000000000000]
x1_cast              (zext             ) [ 00000000000000000000000]
empty_7              (speclooptripcount) [ 00000000000000000000000]
tmp_1                (specregionbegin  ) [ 00000000000000000000000]
StgValue_81          (specpipeline     ) [ 00000000000000000000000]
empty_8              (read             ) [ 00000000000000000000000]
tmp_data_V_1         (extractvalue     ) [ 00000000000000000000000]
lineBuffer_1_addr    (getelementptr    ) [ 00000000000000000000000]
StgValue_85          (store            ) [ 00000000000000000000000]
empty_9              (specregionend    ) [ 00000000000000000000000]
StgValue_87          (br               ) [ 00001110000000000000000]
window_2_2           (alloca           ) [ 00000000111000000000000]
StgValue_89          (br               ) [ 00000001110000000000000]
indvar_flatten       (phi              ) [ 00000000100000000000000]
y3                   (phi              ) [ 00000000100000000000000]
window_2_1_1         (phi              ) [ 00000000111111111111110]
window_1_2_1         (phi              ) [ 00000000111111111111110]
window_1_1_1         (phi              ) [ 00000000111111111111110]
x4                   (phi              ) [ 00000000100000000000000]
exitcond_flatten     (icmp             ) [ 00000000110000000000000]
indvar_flatten_next  (add              ) [ 00000001110000000000000]
StgValue_98          (br               ) [ 00000000000000000000000]
exitcond             (icmp             ) [ 00000000000000000000000]
x4_mid2              (select           ) [ 00000000000000000000000]
y9                   (add              ) [ 00000000000000000000000]
tmp_2_mid2_v         (select           ) [ 00000001110000000000000]
tmp_9                (trunc            ) [ 00000000110000000000000]
cond_mid1            (icmp             ) [ 00000000000000000000000]
cond                 (icmp             ) [ 00000000000000000000000]
cond_mid2            (select           ) [ 00000000110000000000000]
x4_cast              (zext             ) [ 00000000000000000000000]
tmp_s                (add              ) [ 00000000000000000000000]
tmp_cast             (zext             ) [ 00000000000000000000000]
lineBuffer_0_addr_1  (getelementptr    ) [ 00000000110000000000000]
lineBuffer_1_addr_1  (getelementptr    ) [ 00000000110000000000000]
cond1                (icmp             ) [ 00000000110000000000000]
x_3                  (add              ) [ 00000001110000000000000]
window_2_2_load_1    (load             ) [ 00000000000000000000000]
empty_10             (speclooptripcount) [ 00000000000000000000000]
tmp_4                (specregionbegin  ) [ 00000000000000000000000]
StgValue_119         (specpipeline     ) [ 00000000000000000000000]
lineBuffer_0_load    (load             ) [ 00000000000000000000000]
lineBuffer_1_load    (load             ) [ 00000000000000000000000]
window_1_1_2         (select           ) [ 00000000000000000000000]
window_2_2_1         (select           ) [ 00000000000000000000000]
window_2_2_2         (select           ) [ 00000000000000000000000]
window_2_2_4         (select           ) [ 00000000000000000000000]
window_2_2_5         (select           ) [ 00000000000000000000000]
window_2_2_6         (select           ) [ 00000000000000000000000]
window_2_2_7         (select           ) [ 00000001110000000000000]
window_2_2_8         (select           ) [ 00000001110000000000000]
window_2_2_9         (select           ) [ 00000001110000000000000]
empty_11             (specregionend    ) [ 00000000000000000000000]
StgValue_132         (store            ) [ 00000000000000000000000]
StgValue_133         (br               ) [ 00000001110000000000000]
window_0_0_read_as   (alloca           ) [ 00000000000111111111110]
window_0_0           (alloca           ) [ 00000000000111111111110]
window_0_1           (alloca           ) [ 00000000000111111111110]
window_1_0_read_as   (alloca           ) [ 00000000000111111111110]
window_2_0_read_as   (alloca           ) [ 00000000000111111111110]
window_2_2_load      (load             ) [ 00000000000000000000000]
window_2_1           (alloca           ) [ 00000000001111111111110]
writeCount_1         (alloca           ) [ 00000000001111111111110]
readCount_1          (alloca           ) [ 00000000001111111111110]
tmp_8                (trunc            ) [ 00000000000111111111110]
StgValue_144         (store            ) [ 00000000000000000000000]
StgValue_145         (store            ) [ 00000000000000000000000]
StgValue_146         (store            ) [ 00000000000000000000000]
StgValue_147         (br               ) [ 00000000001111111111110]
indvar_flatten6      (phi              ) [ 00000000000100111111110]
y_assign             (phi              ) [ 00000000000100111111110]
x_assign             (phi              ) [ 00000000000100111111110]
exitcond_flatten8    (icmp             ) [ 00000000000111111111110]
indvar_flatten_next7 (add              ) [ 00000000001111111111110]
empty_14             (speclooptripcount) [ 00000000000000000000000]
exitcond2            (icmp             ) [ 00000000000000000000000]
x_assign_mid2        (select           ) [ 00000000000000000000000]
y_s                  (add              ) [ 00000000000000000000000]
tmp_i_mid1           (icmp             ) [ 00000000000000000000000]
tmp_i                (icmp             ) [ 00000000000000000000000]
tmp_i_mid2           (select           ) [ 00000000000000000000000]
tmp_2_i_mid1         (icmp             ) [ 00000000000000000000000]
tmp_2_i              (icmp             ) [ 00000000000000000000000]
tmp_2_i_mid2         (select           ) [ 00000000000000000000000]
y_assign_mid2        (select           ) [ 00000000001111111111110]
x_assign_cast        (zext             ) [ 00000000000000000000000]
tmp_3                (specregionbegin  ) [ 00000000000111000000000]
StgValue_166         (specpipeline     ) [ 00000000000000000000000]
tmp_i_15             (icmp             ) [ 00000000000000000000000]
tmp_1_i              (icmp             ) [ 00000000000000000000000]
tmp2                 (or               ) [ 00000000000000000000000]
tmp3                 (or               ) [ 00000000000000000000000]
p_i                  (or               ) [ 00000000000111111111110]
StgValue_172         (br               ) [ 00000000000000000000000]
readCount_1_load     (load             ) [ 00000000000000000000000]
lineBuffer_0_addr_2  (getelementptr    ) [ 00000000000110000000000]
lineBuffer_1_addr_2  (getelementptr    ) [ 00000000000111000000000]
tmp_5                (icmp             ) [ 00000000000111111111110]
StgValue_179         (br               ) [ 00000000000000000000000]
readCount            (add              ) [ 00000000000000000000000]
StgValue_182         (store            ) [ 00000000000000000000000]
x_4                  (add              ) [ 00000000001111111111110]
window_2_0           (phi              ) [ 00000000000110111111110]
window_1_1           (phi              ) [ 00000000001111111111110]
window_1_0           (phi              ) [ 00000000000110111111110]
window_0_0_read_as_1 (load             ) [ 00000000000000000000000]
window_0_0_load      (load             ) [ 00000000000000000000000]
window_0_1_load      (load             ) [ 00000000000000000000000]
window_1_0_read_as_1 (load             ) [ 00000000000000000000000]
window_2_0_read_as_1 (load             ) [ 00000000000000000000000]
window_2_1_2         (load             ) [ 00000000001111111111110]
StgValue_193         (store            ) [ 00000000000000000000000]
StgValue_194         (store            ) [ 00000000000000000000000]
StgValue_195         (store            ) [ 00000000000000000000000]
StgValue_196         (store            ) [ 00000000000000000000000]
StgValue_197         (br               ) [ 00000000000000000000000]
window_0_1_load_1    (load             ) [ 00000000000000000000000]
kernel_0_read        (read             ) [ 00000000000000000000000]
kernel_1_read        (read             ) [ 00000000000000000000000]
kernel_2_read        (read             ) [ 00000000000000000000000]
kernel_3_read        (read             ) [ 00000000000000000000000]
kernel_4_read        (read             ) [ 00000000000000000000000]
kernel_5_read        (read             ) [ 00000000000000000000000]
kernel_6_read        (read             ) [ 00000000000000000000000]
kernel_7_read        (read             ) [ 00000000000000000000000]
kernel_8_read        (read             ) [ 00000000000000000000000]
windowRightCol_0     (load             ) [ 00000000000000000000000]
windowRightCol_1     (load             ) [ 00000000001111111111110]
StgValue_219         (store            ) [ 00000000000000000000000]
StgValue_220         (store            ) [ 00000000000000000000000]
empty_12             (read             ) [ 00000000000000000000000]
tmp_data_V_4         (extractvalue     ) [ 00000000000000000000000]
StgValue_223         (store            ) [ 00000000000000000000000]
StgValue_224         (br               ) [ 00000000000000000000000]
window_2_2_10        (load             ) [ 00000000000000000000000]
StgValue_235         (store            ) [ 00000000000000000000000]
empty_13             (specregionend    ) [ 00000000000000000000000]
StgValue_237         (br               ) [ 00000000001111111111110]
tmp_9_0_i            (call             ) [ 00000000000000000000000]
tmp_9_0_1_i          (call             ) [ 00000000000000000000000]
tmp_9_0_2_i          (call             ) [ 00000000000000000000000]
tmp_9_1_i            (call             ) [ 00000000000000000000000]
tmp_9_1_1_i          (call             ) [ 00000000000000000000000]
tmp_9_1_2_i          (call             ) [ 00000000000000000000000]
tmp_9_2_i            (call             ) [ 00000000000000000000000]
tmp_9_2_1_i          (call             ) [ 00000000000000000000000]
tmp_9_2_2_i          (call             ) [ 00000000000000000000000]
tmp11_trunc_ext_cast (sext             ) [ 00000000000000000000000]
tmp11_trunc24_ext_ca (sext             ) [ 00000000000000000000000]
tmp1                 (add              ) [ 00000000000000000000000]
tmp11_cast           (sext             ) [ 00000000000000000000000]
tmp12_trunc_ext_cast (sext             ) [ 00000000000000000000000]
tmp12_trunc23_ext_ca (sext             ) [ 00000000000000000000000]
tmp4                 (add              ) [ 00000000000000000000000]
tmp12_cast           (sext             ) [ 00000000000000000000000]
tmp5                 (add              ) [ 00000000000100000000100]
tmp14_trunc_ext_cast (sext             ) [ 00000000000000000000000]
tmp14_trunc22_ext_ca (sext             ) [ 00000000000000000000000]
tmp6                 (add              ) [ 00000000000100000000100]
tmp16_trunc_ext_cast (sext             ) [ 00000000000000000000000]
tmp16_trunc25_ext_ca (sext             ) [ 00000000000000000000000]
tmp7                 (add              ) [ 00000000000000000000000]
tmp16_cast           (sext             ) [ 00000000000000000000000]
tmp15_trunc_ext_cast (sext             ) [ 00000000000000000000000]
tmp8                 (add              ) [ 00000000000100000000100]
writeCount_1_load    (load             ) [ 00000000000000000000000]
writeCount           (add              ) [ 00000000000000000000000]
tmp10_cast           (sext             ) [ 00000000000000000000000]
tmp14_cast           (sext             ) [ 00000000000000000000000]
tmp15_cast           (sext             ) [ 00000000000000000000000]
tmp9                 (add              ) [ 00000000000000000000000]
tmp13_cast           (sext             ) [ 00000000000000000000000]
result_4_2_2_i       (add              ) [ 00000000000000000000000]
result_4_2_2_i_cast1 (sext             ) [ 00000000000000000000000]
tmp_10               (bitselect        ) [ 00000000000000000000000]
result               (select           ) [ 00000000000000000000000]
result_cast1         (sext             ) [ 00000000000000000000000]
result_cast          (zext             ) [ 00000000000000000000000]
tmp_data_V_2         (select           ) [ 00000000000100000000010]
tmp_last_V           (icmp             ) [ 00000000000100000000010]
StgValue_326         (store            ) [ 00000000000000000000000]
StgValue_327         (write            ) [ 00000000000000000000000]
StgValue_328         (br               ) [ 00000000000000000000000]
StgValue_329         (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ctrl">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_4">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_5">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_6">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_7">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_8">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_conv_d6x6_k3x3_s"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fixed_point_mul"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i27.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="lineBuffer_0_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuffer_0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="lineBuffer_1_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuffer_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="window_2_2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_2/7 "/>
</bind>
</comp>

<comp id="160" class="1004" name="window_0_0_read_as_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_0_read_as/10 "/>
</bind>
</comp>

<comp id="164" class="1004" name="window_0_0_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_0/10 "/>
</bind>
</comp>

<comp id="168" class="1004" name="window_0_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_1/10 "/>
</bind>
</comp>

<comp id="172" class="1004" name="window_1_0_read_as_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_1_0_read_as/10 "/>
</bind>
</comp>

<comp id="176" class="1004" name="window_2_0_read_as_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_0_read_as/10 "/>
</bind>
</comp>

<comp id="180" class="1004" name="window_2_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_1/10 "/>
</bind>
</comp>

<comp id="184" class="1004" name="writeCount_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="writeCount_1/10 "/>
</bind>
</comp>

<comp id="188" class="1004" name="readCount_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="readCount_1/10 "/>
</bind>
</comp>

<comp id="192" class="1004" name="ctrl_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="54" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="0" index="3" bw="4" slack="0"/>
<pin id="203" dir="0" index="4" bw="2" slack="0"/>
<pin id="204" dir="0" index="5" bw="1" slack="0"/>
<pin id="205" dir="0" index="6" bw="5" slack="0"/>
<pin id="206" dir="0" index="7" bw="6" slack="0"/>
<pin id="207" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_5/2 empty_8/5 empty_12/11 "/>
</bind>
</comp>

<comp id="216" class="1004" name="kernel_0_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_0_read/12 "/>
</bind>
</comp>

<comp id="222" class="1004" name="kernel_1_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_1_read/12 "/>
</bind>
</comp>

<comp id="228" class="1004" name="kernel_2_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_2_read/12 "/>
</bind>
</comp>

<comp id="234" class="1004" name="kernel_3_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_3_read/12 "/>
</bind>
</comp>

<comp id="240" class="1004" name="kernel_4_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_4_read/12 "/>
</bind>
</comp>

<comp id="246" class="1004" name="kernel_5_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_5_read/12 "/>
</bind>
</comp>

<comp id="252" class="1004" name="kernel_6_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_6_read/12 "/>
</bind>
</comp>

<comp id="258" class="1004" name="kernel_7_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_7_read/12 "/>
</bind>
</comp>

<comp id="264" class="1004" name="kernel_8_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_8_read/12 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_write_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="0" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="0" index="2" bw="4" slack="0"/>
<pin id="274" dir="0" index="3" bw="4" slack="0"/>
<pin id="275" dir="0" index="4" bw="2" slack="0"/>
<pin id="276" dir="0" index="5" bw="1" slack="0"/>
<pin id="277" dir="0" index="6" bw="5" slack="0"/>
<pin id="278" dir="0" index="7" bw="6" slack="0"/>
<pin id="279" dir="0" index="8" bw="32" slack="0"/>
<pin id="280" dir="0" index="9" bw="1" slack="0"/>
<pin id="281" dir="0" index="10" bw="1" slack="0"/>
<pin id="282" dir="0" index="11" bw="1" slack="0"/>
<pin id="283" dir="0" index="12" bw="1" slack="0"/>
<pin id="284" dir="0" index="13" bw="1" slack="0"/>
<pin id="285" dir="0" index="14" bw="1" slack="0"/>
<pin id="286" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_325/20 "/>
</bind>
</comp>

<comp id="300" class="1004" name="lineBuffer_0_addr_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="3" slack="0"/>
<pin id="304" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_0_addr/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="0" index="3" bw="3" slack="1"/>
<pin id="351" dir="0" index="4" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="32" slack="0"/>
<pin id="352" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_69/3 lineBuffer_0_load/8 windowRightCol_0/11 StgValue_219/12 "/>
</bind>
</comp>

<comp id="311" class="1004" name="lineBuffer_1_addr_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="3" slack="0"/>
<pin id="315" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_1_addr/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="0" index="3" bw="3" slack="2"/>
<pin id="355" dir="0" index="4" bw="32" slack="0"/>
<pin id="320" dir="1" index="2" bw="32" slack="0"/>
<pin id="356" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_85/6 lineBuffer_1_load/8 windowRightCol_1/11 StgValue_235/13 "/>
</bind>
</comp>

<comp id="322" class="1004" name="lineBuffer_0_addr_1_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="3" slack="0"/>
<pin id="326" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_0_addr_1/8 "/>
</bind>
</comp>

<comp id="328" class="1004" name="lineBuffer_1_addr_1_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="3" slack="0"/>
<pin id="332" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_1_addr_1/8 "/>
</bind>
</comp>

<comp id="336" class="1004" name="lineBuffer_0_addr_2_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="3" slack="0"/>
<pin id="340" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_0_addr_2/11 "/>
</bind>
</comp>

<comp id="343" class="1004" name="lineBuffer_1_addr_2_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="3" slack="0"/>
<pin id="347" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_1_addr_2/11 "/>
</bind>
</comp>

<comp id="357" class="1005" name="x_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="3" slack="1"/>
<pin id="359" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="x_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="1"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="3" slack="0"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="369" class="1005" name="x1_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="1"/>
<pin id="371" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x1 (phireg) "/>
</bind>
</comp>

<comp id="373" class="1004" name="x1_phi_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="3" slack="0"/>
<pin id="375" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="1" slack="1"/>
<pin id="377" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x1/5 "/>
</bind>
</comp>

<comp id="381" class="1005" name="indvar_flatten_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="1"/>
<pin id="383" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="385" class="1004" name="indvar_flatten_phi_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="3" slack="0"/>
<pin id="387" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="1" slack="1"/>
<pin id="389" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/8 "/>
</bind>
</comp>

<comp id="392" class="1005" name="y3_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="2" slack="1"/>
<pin id="394" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="y3 (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="y3_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="0"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="1" slack="1"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y3/8 "/>
</bind>
</comp>

<comp id="403" class="1005" name="window_2_1_1_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_1_1 (phireg) "/>
</bind>
</comp>

<comp id="407" class="1004" name="window_2_1_1_phi_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="1" slack="1"/>
<pin id="411" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_2_1_1/8 "/>
</bind>
</comp>

<comp id="415" class="1005" name="window_1_2_1_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_2_1 (phireg) "/>
</bind>
</comp>

<comp id="419" class="1004" name="window_1_2_1_phi_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="1" slack="1"/>
<pin id="423" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_2_1/8 "/>
</bind>
</comp>

<comp id="427" class="1005" name="window_1_1_1_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_1_1 (phireg) "/>
</bind>
</comp>

<comp id="431" class="1004" name="window_1_1_1_phi_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="434" dir="0" index="2" bw="1" slack="1"/>
<pin id="435" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="436" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_1_1/8 "/>
</bind>
</comp>

<comp id="439" class="1005" name="x4_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="2" slack="1"/>
<pin id="441" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="x4 (phireg) "/>
</bind>
</comp>

<comp id="443" class="1004" name="x4_phi_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="2" slack="0"/>
<pin id="445" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="1" slack="1"/>
<pin id="447" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x4/8 "/>
</bind>
</comp>

<comp id="450" class="1005" name="indvar_flatten6_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="1"/>
<pin id="452" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="454" class="1004" name="indvar_flatten6_phi_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="2" bw="6" slack="0"/>
<pin id="458" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/11 "/>
</bind>
</comp>

<comp id="461" class="1005" name="y_assign_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="3" slack="1"/>
<pin id="463" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y_assign (phireg) "/>
</bind>
</comp>

<comp id="465" class="1004" name="y_assign_phi_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="1"/>
<pin id="467" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="468" dir="0" index="2" bw="3" slack="0"/>
<pin id="469" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="470" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_assign/11 "/>
</bind>
</comp>

<comp id="472" class="1005" name="x_assign_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="3" slack="1"/>
<pin id="474" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_assign (phireg) "/>
</bind>
</comp>

<comp id="476" class="1004" name="x_assign_phi_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="1"/>
<pin id="478" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="479" dir="0" index="2" bw="3" slack="0"/>
<pin id="480" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="481" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_assign/11 "/>
</bind>
</comp>

<comp id="483" class="1005" name="window_2_0_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="window_2_0 (phireg) "/>
</bind>
</comp>

<comp id="486" class="1004" name="window_2_0_phi_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="3"/>
<pin id="488" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="489" dir="0" index="2" bw="32" slack="0"/>
<pin id="490" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="491" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_2_0/12 "/>
</bind>
</comp>

<comp id="494" class="1005" name="window_1_1_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_1_1 (phireg) "/>
</bind>
</comp>

<comp id="497" class="1004" name="window_1_1_phi_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="3"/>
<pin id="499" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="500" dir="0" index="2" bw="32" slack="0"/>
<pin id="501" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="502" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_1/12 "/>
</bind>
</comp>

<comp id="505" class="1005" name="window_1_0_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="window_1_0 (phireg) "/>
</bind>
</comp>

<comp id="508" class="1004" name="window_1_0_phi_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="3"/>
<pin id="510" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="511" dir="0" index="2" bw="32" slack="0"/>
<pin id="512" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="513" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_0/12 "/>
</bind>
</comp>

<comp id="517" class="1004" name="grp_fixed_point_mul_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="23" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="0" index="2" bw="32" slack="0"/>
<pin id="521" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_0_i/12 "/>
</bind>
</comp>

<comp id="524" class="1004" name="grp_fixed_point_mul_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="23" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="0" index="2" bw="32" slack="0"/>
<pin id="528" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_0_1_i/12 "/>
</bind>
</comp>

<comp id="531" class="1004" name="grp_fixed_point_mul_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="23" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="0"/>
<pin id="534" dir="0" index="2" bw="32" slack="0"/>
<pin id="535" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_0_2_i/12 "/>
</bind>
</comp>

<comp id="538" class="1004" name="grp_fixed_point_mul_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="23" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="0" index="2" bw="32" slack="0"/>
<pin id="542" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_1_i/12 "/>
</bind>
</comp>

<comp id="545" class="1004" name="grp_fixed_point_mul_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="23" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="0"/>
<pin id="548" dir="0" index="2" bw="32" slack="0"/>
<pin id="549" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_1_1_i/12 "/>
</bind>
</comp>

<comp id="553" class="1004" name="grp_fixed_point_mul_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="23" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="0"/>
<pin id="556" dir="0" index="2" bw="32" slack="0"/>
<pin id="557" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_1_2_i/12 "/>
</bind>
</comp>

<comp id="561" class="1004" name="grp_fixed_point_mul_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="23" slack="0"/>
<pin id="563" dir="0" index="1" bw="32" slack="0"/>
<pin id="564" dir="0" index="2" bw="32" slack="0"/>
<pin id="565" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_2_i/12 "/>
</bind>
</comp>

<comp id="568" class="1004" name="grp_fixed_point_mul_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="23" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="0"/>
<pin id="571" dir="0" index="2" bw="32" slack="0"/>
<pin id="572" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_2_1_i/12 "/>
</bind>
</comp>

<comp id="576" class="1004" name="grp_fixed_point_mul_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="23" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="0"/>
<pin id="579" dir="0" index="2" bw="32" slack="0"/>
<pin id="580" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_2_2_i/12 "/>
</bind>
</comp>

<comp id="583" class="1004" name="grp_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="54" slack="0"/>
<pin id="585" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/3 tmp_data_V_1/6 tmp_data_V_4/12 "/>
</bind>
</comp>

<comp id="589" class="1004" name="grp_load_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="2"/>
<pin id="591" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_2_load_1/9 window_2_2_load/10 "/>
</bind>
</comp>

<comp id="592" class="1004" name="exitcond1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="3" slack="0"/>
<pin id="594" dir="0" index="1" bw="2" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="x_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="3" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="x_cast_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="3" slack="1"/>
<pin id="606" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="exitcond4_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="3" slack="0"/>
<pin id="611" dir="0" index="1" bw="2" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="x_2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="3" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/5 "/>
</bind>
</comp>

<comp id="621" class="1004" name="x1_cast_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="3" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x1_cast/6 "/>
</bind>
</comp>

<comp id="626" class="1004" name="exitcond_flatten_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="3" slack="0"/>
<pin id="628" dir="0" index="1" bw="3" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/8 "/>
</bind>
</comp>

<comp id="632" class="1004" name="indvar_flatten_next_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="3" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/8 "/>
</bind>
</comp>

<comp id="638" class="1004" name="exitcond_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="2" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="644" class="1004" name="x4_mid2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="0" index="2" bw="2" slack="0"/>
<pin id="648" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x4_mid2/8 "/>
</bind>
</comp>

<comp id="652" class="1004" name="y9_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="2" slack="0"/>
<pin id="655" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y9/8 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_2_mid2_v_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="2" slack="0"/>
<pin id="661" dir="0" index="2" bw="2" slack="0"/>
<pin id="662" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_mid2_v/8 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_9_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="2" slack="0"/>
<pin id="668" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="670" class="1004" name="cond_mid1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="2" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond_mid1/8 "/>
</bind>
</comp>

<comp id="676" class="1004" name="cond_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="2" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/8 "/>
</bind>
</comp>

<comp id="682" class="1004" name="cond_mid2_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="0" index="2" bw="1" slack="0"/>
<pin id="686" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond_mid2/8 "/>
</bind>
</comp>

<comp id="690" class="1004" name="x4_cast_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="2" slack="0"/>
<pin id="692" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x4_cast/8 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_s_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="3" slack="0"/>
<pin id="696" dir="0" index="1" bw="2" slack="0"/>
<pin id="697" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_cast_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="3" slack="0"/>
<pin id="702" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/8 "/>
</bind>
</comp>

<comp id="706" class="1004" name="cond1_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="2" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond1/8 "/>
</bind>
</comp>

<comp id="712" class="1004" name="x_3_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="2" slack="0"/>
<pin id="715" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_3/8 "/>
</bind>
</comp>

<comp id="718" class="1004" name="window_1_1_2_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="1"/>
<pin id="720" dir="0" index="1" bw="32" slack="0"/>
<pin id="721" dir="0" index="2" bw="32" slack="0"/>
<pin id="722" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_1_1_2/9 "/>
</bind>
</comp>

<comp id="725" class="1004" name="window_2_2_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="1"/>
<pin id="727" dir="0" index="1" bw="32" slack="1"/>
<pin id="728" dir="0" index="2" bw="32" slack="0"/>
<pin id="729" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_1/9 "/>
</bind>
</comp>

<comp id="732" class="1004" name="window_2_2_2_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="1"/>
<pin id="734" dir="0" index="1" bw="32" slack="0"/>
<pin id="735" dir="0" index="2" bw="32" slack="1"/>
<pin id="736" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_2/9 "/>
</bind>
</comp>

<comp id="739" class="1004" name="window_2_2_4_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="1"/>
<pin id="741" dir="0" index="1" bw="32" slack="0"/>
<pin id="742" dir="0" index="2" bw="32" slack="0"/>
<pin id="743" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_4/9 "/>
</bind>
</comp>

<comp id="746" class="1004" name="window_2_2_5_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="1"/>
<pin id="748" dir="0" index="1" bw="32" slack="0"/>
<pin id="749" dir="0" index="2" bw="32" slack="1"/>
<pin id="750" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_5/9 "/>
</bind>
</comp>

<comp id="753" class="1004" name="window_2_2_6_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="1"/>
<pin id="755" dir="0" index="1" bw="32" slack="0"/>
<pin id="756" dir="0" index="2" bw="32" slack="0"/>
<pin id="757" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_6/9 "/>
</bind>
</comp>

<comp id="760" class="1004" name="window_2_2_7_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="1"/>
<pin id="762" dir="0" index="1" bw="32" slack="1"/>
<pin id="763" dir="0" index="2" bw="32" slack="0"/>
<pin id="764" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_7/9 "/>
</bind>
</comp>

<comp id="767" class="1004" name="window_2_2_8_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="1"/>
<pin id="769" dir="0" index="1" bw="32" slack="0"/>
<pin id="770" dir="0" index="2" bw="32" slack="1"/>
<pin id="771" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_8/9 "/>
</bind>
</comp>

<comp id="774" class="1004" name="window_2_2_9_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="1"/>
<pin id="776" dir="0" index="1" bw="32" slack="0"/>
<pin id="777" dir="0" index="2" bw="32" slack="1"/>
<pin id="778" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_9/9 "/>
</bind>
</comp>

<comp id="781" class="1004" name="StgValue_132_store_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="0"/>
<pin id="783" dir="0" index="1" bw="32" slack="2"/>
<pin id="784" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_132/9 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_8_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="6"/>
<pin id="788" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="789" class="1004" name="StgValue_144_store_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="5" slack="0"/>
<pin id="791" dir="0" index="1" bw="32" slack="0"/>
<pin id="792" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_144/10 "/>
</bind>
</comp>

<comp id="794" class="1004" name="StgValue_145_store_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="32" slack="0"/>
<pin id="797" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_145/10 "/>
</bind>
</comp>

<comp id="799" class="1004" name="StgValue_146_store_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="0"/>
<pin id="801" dir="0" index="1" bw="32" slack="0"/>
<pin id="802" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_146/10 "/>
</bind>
</comp>

<comp id="804" class="1004" name="exitcond_flatten8_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="6" slack="0"/>
<pin id="806" dir="0" index="1" bw="6" slack="0"/>
<pin id="807" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten8/11 "/>
</bind>
</comp>

<comp id="810" class="1004" name="indvar_flatten_next7_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="6" slack="0"/>
<pin id="812" dir="0" index="1" bw="1" slack="0"/>
<pin id="813" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next7/11 "/>
</bind>
</comp>

<comp id="816" class="1004" name="exitcond2_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="3" slack="0"/>
<pin id="818" dir="0" index="1" bw="2" slack="0"/>
<pin id="819" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/11 "/>
</bind>
</comp>

<comp id="822" class="1004" name="x_assign_mid2_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="1" slack="0"/>
<pin id="825" dir="0" index="2" bw="3" slack="0"/>
<pin id="826" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_assign_mid2/11 "/>
</bind>
</comp>

<comp id="830" class="1004" name="y_s_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="3" slack="0"/>
<pin id="832" dir="0" index="1" bw="1" slack="0"/>
<pin id="833" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_s/11 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_i_mid1_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="3" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_mid1/11 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_i_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="3" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/11 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_i_mid2_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="0"/>
<pin id="850" dir="0" index="1" bw="1" slack="0"/>
<pin id="851" dir="0" index="2" bw="1" slack="0"/>
<pin id="852" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i_mid2/11 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_2_i_mid1_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="3" slack="0"/>
<pin id="858" dir="0" index="1" bw="3" slack="0"/>
<pin id="859" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i_mid1/11 "/>
</bind>
</comp>

<comp id="862" class="1004" name="tmp_2_i_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="3" slack="0"/>
<pin id="864" dir="0" index="1" bw="3" slack="0"/>
<pin id="865" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i/11 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp_2_i_mid2_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="1" slack="0"/>
<pin id="871" dir="0" index="2" bw="1" slack="0"/>
<pin id="872" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_i_mid2/11 "/>
</bind>
</comp>

<comp id="876" class="1004" name="y_assign_mid2_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="0"/>
<pin id="878" dir="0" index="1" bw="3" slack="0"/>
<pin id="879" dir="0" index="2" bw="3" slack="0"/>
<pin id="880" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_assign_mid2/11 "/>
</bind>
</comp>

<comp id="884" class="1004" name="x_assign_cast_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="3" slack="0"/>
<pin id="886" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_assign_cast/11 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_i_15_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="3" slack="0"/>
<pin id="892" dir="0" index="1" bw="1" slack="0"/>
<pin id="893" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_15/11 "/>
</bind>
</comp>

<comp id="896" class="1004" name="tmp_1_i_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="3" slack="0"/>
<pin id="898" dir="0" index="1" bw="3" slack="0"/>
<pin id="899" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_i/11 "/>
</bind>
</comp>

<comp id="902" class="1004" name="tmp2_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="0"/>
<pin id="904" dir="0" index="1" bw="1" slack="0"/>
<pin id="905" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2/11 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp3_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="0"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp3/11 "/>
</bind>
</comp>

<comp id="914" class="1004" name="p_i_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="0" index="1" bw="1" slack="0"/>
<pin id="917" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_i/11 "/>
</bind>
</comp>

<comp id="920" class="1004" name="readCount_1_load_load_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="1"/>
<pin id="922" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="readCount_1_load/11 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_5_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="0"/>
<pin id="925" dir="0" index="1" bw="7" slack="0"/>
<pin id="926" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/11 "/>
</bind>
</comp>

<comp id="929" class="1004" name="readCount_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="0"/>
<pin id="931" dir="0" index="1" bw="1" slack="0"/>
<pin id="932" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="readCount/11 "/>
</bind>
</comp>

<comp id="935" class="1004" name="StgValue_182_store_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="0"/>
<pin id="937" dir="0" index="1" bw="32" slack="1"/>
<pin id="938" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_182/11 "/>
</bind>
</comp>

<comp id="940" class="1004" name="x_4_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="3" slack="0"/>
<pin id="942" dir="0" index="1" bw="1" slack="0"/>
<pin id="943" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4/11 "/>
</bind>
</comp>

<comp id="946" class="1004" name="window_0_0_read_as_1_load_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="2"/>
<pin id="948" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_0_read_as_1/12 "/>
</bind>
</comp>

<comp id="950" class="1004" name="window_0_0_load_load_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="2"/>
<pin id="952" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_0_load/12 "/>
</bind>
</comp>

<comp id="954" class="1004" name="window_0_1_load_load_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="2"/>
<pin id="956" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_1_load/12 "/>
</bind>
</comp>

<comp id="957" class="1004" name="window_1_0_read_as_1_load_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="2"/>
<pin id="959" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_1_0_read_as_1/12 "/>
</bind>
</comp>

<comp id="961" class="1004" name="window_2_0_read_as_1_load_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="2"/>
<pin id="963" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_0_read_as_1/12 "/>
</bind>
</comp>

<comp id="965" class="1004" name="window_2_1_2_load_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="32" slack="2"/>
<pin id="967" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_1_2/12 "/>
</bind>
</comp>

<comp id="969" class="1004" name="StgValue_193_store_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="0"/>
<pin id="971" dir="0" index="1" bw="32" slack="2"/>
<pin id="972" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_193/12 "/>
</bind>
</comp>

<comp id="974" class="1004" name="StgValue_194_store_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="0"/>
<pin id="976" dir="0" index="1" bw="32" slack="2"/>
<pin id="977" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_194/12 "/>
</bind>
</comp>

<comp id="979" class="1004" name="StgValue_195_store_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="0"/>
<pin id="981" dir="0" index="1" bw="32" slack="2"/>
<pin id="982" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_195/12 "/>
</bind>
</comp>

<comp id="984" class="1004" name="StgValue_196_store_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="0"/>
<pin id="986" dir="0" index="1" bw="32" slack="2"/>
<pin id="987" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_196/12 "/>
</bind>
</comp>

<comp id="989" class="1004" name="window_0_1_load_1_load_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="2"/>
<pin id="991" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_1_load_1/12 "/>
</bind>
</comp>

<comp id="993" class="1004" name="StgValue_220_store_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="0"/>
<pin id="995" dir="0" index="1" bw="32" slack="2"/>
<pin id="996" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_220/12 "/>
</bind>
</comp>

<comp id="998" class="1004" name="StgValue_223_store_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="0"/>
<pin id="1000" dir="0" index="1" bw="32" slack="2"/>
<pin id="1001" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_223/12 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="window_2_2_10_load_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="3"/>
<pin id="1005" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_2_10/13 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="tmp11_trunc_ext_cast_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="23" slack="0"/>
<pin id="1009" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp11_trunc_ext_cast/19 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="tmp11_trunc24_ext_ca_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="23" slack="0"/>
<pin id="1013" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp11_trunc24_ext_ca/19 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="tmp1_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="23" slack="0"/>
<pin id="1017" dir="0" index="1" bw="23" slack="0"/>
<pin id="1018" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/19 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="tmp11_cast_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="24" slack="0"/>
<pin id="1023" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp11_cast/19 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="tmp12_trunc_ext_cast_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="23" slack="0"/>
<pin id="1027" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp12_trunc_ext_cast/19 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="tmp12_trunc23_ext_ca_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="23" slack="0"/>
<pin id="1031" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp12_trunc23_ext_ca/19 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="tmp4_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="23" slack="0"/>
<pin id="1035" dir="0" index="1" bw="23" slack="0"/>
<pin id="1036" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/19 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="tmp12_cast_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="24" slack="0"/>
<pin id="1041" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp12_cast/19 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="tmp5_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="24" slack="0"/>
<pin id="1045" dir="0" index="1" bw="24" slack="0"/>
<pin id="1046" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/19 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="tmp14_trunc_ext_cast_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="23" slack="0"/>
<pin id="1051" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp14_trunc_ext_cast/19 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="tmp14_trunc22_ext_ca_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="23" slack="0"/>
<pin id="1055" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp14_trunc22_ext_ca/19 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="tmp6_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="23" slack="0"/>
<pin id="1059" dir="0" index="1" bw="23" slack="0"/>
<pin id="1060" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/19 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="tmp16_trunc_ext_cast_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="23" slack="0"/>
<pin id="1065" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp16_trunc_ext_cast/19 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="tmp16_trunc25_ext_ca_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="23" slack="0"/>
<pin id="1069" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp16_trunc25_ext_ca/19 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="tmp7_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="23" slack="0"/>
<pin id="1073" dir="0" index="1" bw="23" slack="0"/>
<pin id="1074" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/19 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="tmp16_cast_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="24" slack="0"/>
<pin id="1079" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp16_cast/19 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="tmp15_trunc_ext_cast_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="23" slack="0"/>
<pin id="1083" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp15_trunc_ext_cast/19 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="tmp8_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="23" slack="0"/>
<pin id="1087" dir="0" index="1" bw="24" slack="0"/>
<pin id="1088" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/19 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="writeCount_1_load_load_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="32" slack="10"/>
<pin id="1093" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="writeCount_1_load/20 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="writeCount_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="32" slack="0"/>
<pin id="1096" dir="0" index="1" bw="1" slack="0"/>
<pin id="1097" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="writeCount/20 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="tmp10_cast_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="25" slack="1"/>
<pin id="1102" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp10_cast/20 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="tmp14_cast_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="24" slack="1"/>
<pin id="1105" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp14_cast/20 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="tmp15_cast_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="25" slack="1"/>
<pin id="1108" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp15_cast/20 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="tmp9_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="24" slack="0"/>
<pin id="1111" dir="0" index="1" bw="25" slack="0"/>
<pin id="1112" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/20 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="tmp13_cast_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="26" slack="0"/>
<pin id="1117" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp13_cast/20 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="result_4_2_2_i_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="25" slack="0"/>
<pin id="1121" dir="0" index="1" bw="26" slack="0"/>
<pin id="1122" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_4_2_2_i/20 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="result_4_2_2_i_cast1_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="27" slack="0"/>
<pin id="1127" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="result_4_2_2_i_cast1/20 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="tmp_10_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131" dir="0" index="1" bw="27" slack="0"/>
<pin id="1132" dir="0" index="2" bw="6" slack="0"/>
<pin id="1133" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/20 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="result_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139" dir="0" index="1" bw="1" slack="0"/>
<pin id="1140" dir="0" index="2" bw="27" slack="0"/>
<pin id="1141" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result/20 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="result_cast1_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="27" slack="0"/>
<pin id="1147" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="result_cast1/20 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="result_cast_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="27" slack="0"/>
<pin id="1151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="result_cast/20 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="tmp_data_V_2_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="1" slack="10"/>
<pin id="1155" dir="0" index="1" bw="31" slack="0"/>
<pin id="1156" dir="0" index="2" bw="27" slack="0"/>
<pin id="1157" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_V_2/20 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="tmp_last_V_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="32" slack="0"/>
<pin id="1163" dir="0" index="1" bw="6" slack="0"/>
<pin id="1164" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/20 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="StgValue_326_store_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="32" slack="0"/>
<pin id="1170" dir="0" index="1" bw="32" slack="10"/>
<pin id="1171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_326/20 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="ctrl_read_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="32" slack="6"/>
<pin id="1175" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="ctrl_read "/>
</bind>
</comp>

<comp id="1178" class="1005" name="exitcond1_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="1"/>
<pin id="1180" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="x_1_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="3" slack="0"/>
<pin id="1184" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="exitcond4_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="1"/>
<pin id="1189" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="x_2_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="3" slack="0"/>
<pin id="1193" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="window_2_2_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="32" slack="2"/>
<pin id="1198" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_2_2 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="exitcond_flatten_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="1"/>
<pin id="1204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1206" class="1005" name="indvar_flatten_next_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="3" slack="0"/>
<pin id="1208" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1211" class="1005" name="tmp_2_mid2_v_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="2" slack="0"/>
<pin id="1213" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_2_mid2_v "/>
</bind>
</comp>

<comp id="1216" class="1005" name="tmp_9_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="1" slack="1"/>
<pin id="1218" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="cond_mid2_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="1" slack="1"/>
<pin id="1223" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond_mid2 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="lineBuffer_0_addr_1_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="3" slack="1"/>
<pin id="1231" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_0_addr_1 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="lineBuffer_1_addr_1_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="3" slack="1"/>
<pin id="1236" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_addr_1 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="cond1_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="1" slack="1"/>
<pin id="1241" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond1 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="x_3_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="2" slack="0"/>
<pin id="1249" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="x_3 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="window_2_2_7_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="32" slack="1"/>
<pin id="1254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_7 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="window_2_2_8_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="32" slack="1"/>
<pin id="1259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_8 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="window_2_2_9_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="32" slack="1"/>
<pin id="1264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_9 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="window_0_0_read_as_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="32" slack="2"/>
<pin id="1269" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_0_read_as "/>
</bind>
</comp>

<comp id="1273" class="1005" name="window_0_0_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="32" slack="2"/>
<pin id="1275" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_0 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="window_0_1_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="32" slack="2"/>
<pin id="1281" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_1 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="window_1_0_read_as_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="32" slack="2"/>
<pin id="1288" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_1_0_read_as "/>
</bind>
</comp>

<comp id="1292" class="1005" name="window_2_0_read_as_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="32" slack="2"/>
<pin id="1294" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_2_0_read_as "/>
</bind>
</comp>

<comp id="1298" class="1005" name="window_2_1_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="32" slack="0"/>
<pin id="1300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_2_1 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="writeCount_1_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="32" slack="0"/>
<pin id="1308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="writeCount_1 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="readCount_1_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="32" slack="0"/>
<pin id="1315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="readCount_1 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="tmp_8_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="1" slack="10"/>
<pin id="1322" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="exitcond_flatten8_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="1" slack="1"/>
<pin id="1327" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten8 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="indvar_flatten_next7_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="6" slack="0"/>
<pin id="1331" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next7 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="y_assign_mid2_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="3" slack="0"/>
<pin id="1336" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="y_assign_mid2 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="p_i_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="1" slack="1"/>
<pin id="1341" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_i "/>
</bind>
</comp>

<comp id="1343" class="1005" name="lineBuffer_0_addr_2_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="3" slack="1"/>
<pin id="1345" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_0_addr_2 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="lineBuffer_1_addr_2_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="3" slack="1"/>
<pin id="1351" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_addr_2 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="tmp_5_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="1" slack="1"/>
<pin id="1357" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="x_4_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="3" slack="0"/>
<pin id="1361" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_4 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="window_2_1_2_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="32" slack="0"/>
<pin id="1366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_2_1_2 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="windowRightCol_1_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="32" slack="0"/>
<pin id="1372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="windowRightCol_1 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="tmp5_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="25" slack="1"/>
<pin id="1377" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="tmp6_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="24" slack="1"/>
<pin id="1382" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="tmp8_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="25" slack="1"/>
<pin id="1387" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="tmp_data_V_2_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="32" slack="1"/>
<pin id="1392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="tmp_last_V_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="1" slack="1"/>
<pin id="1397" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="151"><net_src comp="56" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="56" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="56" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="56" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="56" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="56" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="56" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="56" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="56" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="56" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="56" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="54" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="208"><net_src comp="76" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="2" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="4" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="212"><net_src comp="6" pin="0"/><net_sink comp="198" pin=4"/></net>

<net id="213"><net_src comp="8" pin="0"/><net_sink comp="198" pin=5"/></net>

<net id="214"><net_src comp="10" pin="0"/><net_sink comp="198" pin=6"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="198" pin=7"/></net>

<net id="220"><net_src comp="128" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="128" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="128" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="128" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="36" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="128" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="128" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="40" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="128" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="42" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="128" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="44" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="128" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="46" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="287"><net_src comp="140" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="288"><net_src comp="14" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="289"><net_src comp="16" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="290"><net_src comp="18" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="291"><net_src comp="20" pin="0"/><net_sink comp="270" pin=4"/></net>

<net id="292"><net_src comp="22" pin="0"/><net_sink comp="270" pin=5"/></net>

<net id="293"><net_src comp="24" pin="0"/><net_sink comp="270" pin=6"/></net>

<net id="294"><net_src comp="26" pin="0"/><net_sink comp="270" pin=7"/></net>

<net id="295"><net_src comp="142" pin="0"/><net_sink comp="270" pin=9"/></net>

<net id="296"><net_src comp="144" pin="0"/><net_sink comp="270" pin=10"/></net>

<net id="297"><net_src comp="106" pin="0"/><net_sink comp="270" pin=11"/></net>

<net id="298"><net_src comp="146" pin="0"/><net_sink comp="270" pin=13"/></net>

<net id="299"><net_src comp="116" pin="0"/><net_sink comp="270" pin=14"/></net>

<net id="305"><net_src comp="64" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="300" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="64" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="311" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="64" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="64" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="334"><net_src comp="322" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="335"><net_src comp="328" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="341"><net_src comp="64" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="342"><net_src comp="336" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="348"><net_src comp="64" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="349"><net_src comp="343" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="353"><net_src comp="317" pin="2"/><net_sink comp="306" pin=4"/></net>

<net id="360"><net_src comp="72" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="357" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="361" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="372"><net_src comp="94" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="369" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="380"><net_src comp="373" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="384"><net_src comp="94" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="395"><net_src comp="100" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="392" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="406"><net_src comp="102" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="414"><net_src comp="407" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="418"><net_src comp="102" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="415" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="426"><net_src comp="419" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="430"><net_src comp="102" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="437"><net_src comp="427" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="438"><net_src comp="431" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="442"><net_src comp="100" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="449"><net_src comp="439" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="453"><net_src comp="116" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="460"><net_src comp="450" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="464"><net_src comp="94" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="471"><net_src comp="461" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="475"><net_src comp="94" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="482"><net_src comp="472" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="492"><net_src comp="403" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="486" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="503"><net_src comp="415" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="497" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="514"><net_src comp="427" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="494" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="516"><net_src comp="508" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="522"><net_src comp="130" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="216" pin="2"/><net_sink comp="517" pin=2"/></net>

<net id="529"><net_src comp="130" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="222" pin="2"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="130" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="228" pin="2"/><net_sink comp="531" pin=2"/></net>

<net id="543"><net_src comp="130" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="234" pin="2"/><net_sink comp="538" pin=2"/></net>

<net id="550"><net_src comp="130" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="508" pin="4"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="240" pin="2"/><net_sink comp="545" pin=2"/></net>

<net id="558"><net_src comp="130" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="497" pin="4"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="246" pin="2"/><net_sink comp="553" pin=2"/></net>

<net id="566"><net_src comp="130" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="252" pin="2"/><net_sink comp="561" pin=2"/></net>

<net id="573"><net_src comp="130" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="486" pin="4"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="258" pin="2"/><net_sink comp="568" pin=2"/></net>

<net id="581"><net_src comp="130" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="264" pin="2"/><net_sink comp="576" pin=2"/></net>

<net id="586"><net_src comp="198" pin="8"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="596"><net_src comp="361" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="74" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="361" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="78" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="357" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="613"><net_src comp="373" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="74" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="373" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="78" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="369" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="630"><net_src comp="385" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="72" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="385" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="78" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="443" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="104" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="649"><net_src comp="638" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="100" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="443" pin="4"/><net_sink comp="644" pin=2"/></net>

<net id="656"><net_src comp="100" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="396" pin="4"/><net_sink comp="652" pin=1"/></net>

<net id="663"><net_src comp="638" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="652" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="396" pin="4"/><net_sink comp="658" pin=2"/></net>

<net id="669"><net_src comp="658" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="396" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="106" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="396" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="100" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="687"><net_src comp="638" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="670" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="676" pin="2"/><net_sink comp="682" pin=2"/></net>

<net id="693"><net_src comp="644" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="108" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="690" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="703"><net_src comp="694" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="710"><net_src comp="644" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="100" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="100" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="644" pin="3"/><net_sink comp="712" pin=1"/></net>

<net id="723"><net_src comp="306" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="724"><net_src comp="317" pin="2"/><net_sink comp="718" pin=2"/></net>

<net id="730"><net_src comp="415" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="731"><net_src comp="718" pin="3"/><net_sink comp="725" pin=2"/></net>

<net id="737"><net_src comp="718" pin="3"/><net_sink comp="732" pin=1"/></net>

<net id="738"><net_src comp="427" pin="1"/><net_sink comp="732" pin=2"/></net>

<net id="744"><net_src comp="589" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="745"><net_src comp="718" pin="3"/><net_sink comp="739" pin=2"/></net>

<net id="751"><net_src comp="718" pin="3"/><net_sink comp="746" pin=1"/></net>

<net id="752"><net_src comp="403" pin="1"/><net_sink comp="746" pin=2"/></net>

<net id="758"><net_src comp="589" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="759"><net_src comp="739" pin="3"/><net_sink comp="753" pin=2"/></net>

<net id="765"><net_src comp="403" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="766"><net_src comp="746" pin="3"/><net_sink comp="760" pin=2"/></net>

<net id="772"><net_src comp="725" pin="3"/><net_sink comp="767" pin=1"/></net>

<net id="773"><net_src comp="415" pin="1"/><net_sink comp="767" pin=2"/></net>

<net id="779"><net_src comp="732" pin="3"/><net_sink comp="774" pin=1"/></net>

<net id="780"><net_src comp="427" pin="1"/><net_sink comp="774" pin=2"/></net>

<net id="785"><net_src comp="753" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="793"><net_src comp="114" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="798"><net_src comp="64" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="803"><net_src comp="589" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="808"><net_src comp="454" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="118" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="814"><net_src comp="454" pin="4"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="120" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="820"><net_src comp="476" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="74" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="827"><net_src comp="816" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="828"><net_src comp="94" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="829"><net_src comp="476" pin="4"/><net_sink comp="822" pin=2"/></net>

<net id="834"><net_src comp="465" pin="4"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="78" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="830" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="94" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="465" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="94" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="853"><net_src comp="816" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="854"><net_src comp="836" pin="2"/><net_sink comp="848" pin=1"/></net>

<net id="855"><net_src comp="842" pin="2"/><net_sink comp="848" pin=2"/></net>

<net id="860"><net_src comp="830" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="72" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="866"><net_src comp="465" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="72" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="873"><net_src comp="816" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="874"><net_src comp="856" pin="2"/><net_sink comp="868" pin=1"/></net>

<net id="875"><net_src comp="862" pin="2"/><net_sink comp="868" pin=2"/></net>

<net id="881"><net_src comp="816" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="882"><net_src comp="830" pin="2"/><net_sink comp="876" pin=1"/></net>

<net id="883"><net_src comp="465" pin="4"/><net_sink comp="876" pin=2"/></net>

<net id="887"><net_src comp="822" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="894"><net_src comp="822" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="94" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="900"><net_src comp="822" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="72" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="906"><net_src comp="890" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="848" pin="3"/><net_sink comp="902" pin=1"/></net>

<net id="912"><net_src comp="896" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="868" pin="3"/><net_sink comp="908" pin=1"/></net>

<net id="918"><net_src comp="908" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="902" pin="2"/><net_sink comp="914" pin=1"/></net>

<net id="927"><net_src comp="920" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="126" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="933"><net_src comp="920" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="56" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="939"><net_src comp="929" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="944"><net_src comp="822" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="78" pin="0"/><net_sink comp="940" pin=1"/></net>

<net id="949"><net_src comp="946" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="953"><net_src comp="950" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="960"><net_src comp="957" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="964"><net_src comp="961" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="968"><net_src comp="965" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="973"><net_src comp="486" pin="4"/><net_sink comp="969" pin=0"/></net>

<net id="978"><net_src comp="508" pin="4"/><net_sink comp="974" pin=0"/></net>

<net id="983"><net_src comp="954" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="988"><net_src comp="950" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="992"><net_src comp="989" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="997"><net_src comp="306" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="1002"><net_src comp="583" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1006"><net_src comp="1003" pin="1"/><net_sink comp="317" pin=4"/></net>

<net id="1010"><net_src comp="561" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1014"><net_src comp="568" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1019"><net_src comp="1011" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="1007" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1024"><net_src comp="1015" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1028"><net_src comp="545" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1032"><net_src comp="553" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1037"><net_src comp="1025" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="1029" pin="1"/><net_sink comp="1033" pin=1"/></net>

<net id="1042"><net_src comp="1033" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1047"><net_src comp="1021" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1048"><net_src comp="1039" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="1052"><net_src comp="517" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1056"><net_src comp="524" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1061"><net_src comp="1053" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1062"><net_src comp="1049" pin="1"/><net_sink comp="1057" pin=1"/></net>

<net id="1066"><net_src comp="531" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1070"><net_src comp="576" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1075"><net_src comp="1067" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="1063" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1080"><net_src comp="1071" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1084"><net_src comp="538" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1089"><net_src comp="1081" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1090"><net_src comp="1077" pin="1"/><net_sink comp="1085" pin=1"/></net>

<net id="1098"><net_src comp="1091" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1099"><net_src comp="56" pin="0"/><net_sink comp="1094" pin=1"/></net>

<net id="1113"><net_src comp="1103" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="1106" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1118"><net_src comp="1109" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1123"><net_src comp="1100" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1124"><net_src comp="1115" pin="1"/><net_sink comp="1119" pin=1"/></net>

<net id="1128"><net_src comp="1119" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1134"><net_src comp="132" pin="0"/><net_sink comp="1129" pin=0"/></net>

<net id="1135"><net_src comp="1119" pin="2"/><net_sink comp="1129" pin=1"/></net>

<net id="1136"><net_src comp="134" pin="0"/><net_sink comp="1129" pin=2"/></net>

<net id="1142"><net_src comp="1129" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1143"><net_src comp="136" pin="0"/><net_sink comp="1137" pin=1"/></net>

<net id="1144"><net_src comp="1119" pin="2"/><net_sink comp="1137" pin=2"/></net>

<net id="1148"><net_src comp="1137" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1152"><net_src comp="1145" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1158"><net_src comp="1149" pin="1"/><net_sink comp="1153" pin=1"/></net>

<net id="1159"><net_src comp="1125" pin="1"/><net_sink comp="1153" pin=2"/></net>

<net id="1160"><net_src comp="1153" pin="3"/><net_sink comp="270" pin=8"/></net>

<net id="1165"><net_src comp="1094" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1166"><net_src comp="138" pin="0"/><net_sink comp="1161" pin=1"/></net>

<net id="1167"><net_src comp="1161" pin="2"/><net_sink comp="270" pin=12"/></net>

<net id="1172"><net_src comp="1094" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1176"><net_src comp="192" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1181"><net_src comp="592" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1185"><net_src comp="598" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="1190"><net_src comp="609" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1194"><net_src comp="615" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="1199"><net_src comp="156" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1201"><net_src comp="1196" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="1205"><net_src comp="626" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1209"><net_src comp="632" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="1214"><net_src comp="658" pin="3"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1219"><net_src comp="666" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="1224"><net_src comp="682" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1226"><net_src comp="1221" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1227"><net_src comp="1221" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="1228"><net_src comp="1221" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1232"><net_src comp="322" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1237"><net_src comp="328" pin="3"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1242"><net_src comp="706" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1244"><net_src comp="1239" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1245"><net_src comp="1239" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1246"><net_src comp="1239" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1250"><net_src comp="712" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="1255"><net_src comp="760" pin="3"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="1260"><net_src comp="767" pin="3"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1265"><net_src comp="774" pin="3"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="1270"><net_src comp="160" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="1272"><net_src comp="1267" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="1276"><net_src comp="164" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1278"><net_src comp="1273" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="1282"><net_src comp="168" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1284"><net_src comp="1279" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="1285"><net_src comp="1279" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="1289"><net_src comp="172" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="1291"><net_src comp="1286" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="1295"><net_src comp="176" pin="1"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1297"><net_src comp="1292" pin="1"/><net_sink comp="969" pin=1"/></net>

<net id="1301"><net_src comp="180" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="1303"><net_src comp="1298" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="1304"><net_src comp="1298" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1305"><net_src comp="1298" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1309"><net_src comp="184" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="1311"><net_src comp="1306" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1312"><net_src comp="1306" pin="1"/><net_sink comp="1168" pin=1"/></net>

<net id="1316"><net_src comp="188" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="1318"><net_src comp="1313" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="1319"><net_src comp="1313" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="1323"><net_src comp="786" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1328"><net_src comp="804" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1332"><net_src comp="810" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="1337"><net_src comp="876" pin="3"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="1342"><net_src comp="914" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1346"><net_src comp="336" pin="3"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1348"><net_src comp="1343" pin="1"/><net_sink comp="306" pin=3"/></net>

<net id="1352"><net_src comp="343" pin="3"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1354"><net_src comp="1349" pin="1"/><net_sink comp="317" pin=3"/></net>

<net id="1358"><net_src comp="923" pin="2"/><net_sink comp="1355" pin=0"/></net>

<net id="1362"><net_src comp="940" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="1367"><net_src comp="965" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="1369"><net_src comp="1364" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="1373"><net_src comp="317" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="1378"><net_src comp="1043" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1383"><net_src comp="1057" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1388"><net_src comp="1085" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1393"><net_src comp="1153" pin="3"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="270" pin=8"/></net>

<net id="1398"><net_src comp="1161" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="270" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {21 }
	Port: outStream_V_keep_V | {21 }
	Port: outStream_V_strb_V | {21 }
	Port: outStream_V_user_V | {21 }
	Port: outStream_V_last_V | {21 }
	Port: outStream_V_id_V | {21 }
	Port: outStream_V_dest_V | {21 }
 - Input state : 
	Port: cnn_conv_d6x6_k3x3 : inStream_V_data_V | {2 5 11 }
	Port: cnn_conv_d6x6_k3x3 : inStream_V_keep_V | {2 5 11 }
	Port: cnn_conv_d6x6_k3x3 : inStream_V_strb_V | {2 5 11 }
	Port: cnn_conv_d6x6_k3x3 : inStream_V_user_V | {2 5 11 }
	Port: cnn_conv_d6x6_k3x3 : inStream_V_last_V | {2 5 11 }
	Port: cnn_conv_d6x6_k3x3 : inStream_V_id_V | {2 5 11 }
	Port: cnn_conv_d6x6_k3x3 : inStream_V_dest_V | {2 5 11 }
	Port: cnn_conv_d6x6_k3x3 : ctrl | {1 }
	Port: cnn_conv_d6x6_k3x3 : kernel_0 | {12 }
	Port: cnn_conv_d6x6_k3x3 : kernel_1 | {12 }
	Port: cnn_conv_d6x6_k3x3 : kernel_2 | {12 }
	Port: cnn_conv_d6x6_k3x3 : kernel_3 | {12 }
	Port: cnn_conv_d6x6_k3x3 : kernel_4 | {12 }
	Port: cnn_conv_d6x6_k3x3 : kernel_5 | {12 }
	Port: cnn_conv_d6x6_k3x3 : kernel_6 | {12 }
	Port: cnn_conv_d6x6_k3x3 : kernel_7 | {12 }
	Port: cnn_conv_d6x6_k3x3 : kernel_8 | {12 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		StgValue_59 : 2
		x_1 : 1
	State 3
		lineBuffer_0_addr : 1
		StgValue_69 : 1
		empty_6 : 1
	State 4
	State 5
		exitcond4 : 1
		x_2 : 1
		StgValue_76 : 2
	State 6
		lineBuffer_1_addr : 1
		StgValue_85 : 1
		empty_9 : 1
	State 7
	State 8
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_98 : 2
		exitcond : 1
		x4_mid2 : 2
		y9 : 1
		tmp_2_mid2_v : 2
		tmp_9 : 3
		cond_mid1 : 1
		cond : 1
		cond_mid2 : 2
		x4_cast : 3
		tmp_s : 4
		tmp_cast : 5
		lineBuffer_0_addr_1 : 6
		lineBuffer_1_addr_1 : 6
		lineBuffer_0_load : 7
		lineBuffer_1_load : 7
		cond1 : 3
		x_3 : 3
	State 9
		window_1_1_2 : 1
		window_2_2_1 : 2
		window_2_2_2 : 2
		window_2_2_4 : 2
		window_2_2_5 : 2
		window_2_2_6 : 3
		window_2_2_7 : 3
		window_2_2_8 : 3
		window_2_2_9 : 3
		empty_11 : 1
		StgValue_132 : 4
	State 10
		StgValue_144 : 1
		StgValue_145 : 1
		StgValue_146 : 1
	State 11
		exitcond_flatten8 : 1
		indvar_flatten_next7 : 1
		exitcond2 : 1
		x_assign_mid2 : 2
		y_s : 1
		tmp_i_mid1 : 2
		tmp_i : 1
		tmp_i_mid2 : 3
		tmp_2_i_mid1 : 2
		tmp_2_i : 1
		tmp_2_i_mid2 : 3
		y_assign_mid2 : 2
		x_assign_cast : 3
		tmp_i_15 : 3
		tmp_1_i : 3
		tmp2 : 4
		tmp3 : 4
		p_i : 4
		StgValue_172 : 4
		lineBuffer_0_addr_2 : 4
		windowRightCol_0 : 5
		lineBuffer_1_addr_2 : 4
		windowRightCol_1 : 5
		tmp_5 : 1
		StgValue_179 : 2
		readCount : 1
		StgValue_182 : 2
		x_4 : 3
	State 12
		StgValue_193 : 1
		StgValue_194 : 1
		StgValue_195 : 1
		StgValue_196 : 1
		StgValue_219 : 1
		StgValue_220 : 1
		StgValue_223 : 1
	State 13
		StgValue_235 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		tmp11_trunc_ext_cast : 1
		tmp11_trunc24_ext_ca : 1
		tmp1 : 2
		tmp11_cast : 3
		tmp12_trunc_ext_cast : 1
		tmp12_trunc23_ext_ca : 1
		tmp4 : 2
		tmp12_cast : 3
		tmp5 : 4
		tmp14_trunc_ext_cast : 1
		tmp14_trunc22_ext_ca : 1
		tmp6 : 2
		tmp16_trunc_ext_cast : 1
		tmp16_trunc25_ext_ca : 1
		tmp7 : 2
		tmp16_cast : 3
		tmp15_trunc_ext_cast : 1
		tmp8 : 4
	State 20
		writeCount : 1
		tmp9 : 1
		tmp13_cast : 2
		result_4_2_2_i : 3
		result_4_2_2_i_cast1 : 4
		tmp_10 : 4
		result : 5
		result_cast1 : 6
		result_cast : 7
		tmp_data_V_2 : 8
		tmp_last_V : 2
		StgValue_325 : 9
		StgValue_326 : 2
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |  grp_fixed_point_mul_fu_517  |    4    |   150   |   217   |
|          |  grp_fixed_point_mul_fu_524  |    4    |   150   |   217   |
|          |  grp_fixed_point_mul_fu_531  |    4    |   150   |   217   |
|          |  grp_fixed_point_mul_fu_538  |    4    |   150   |   217   |
|   call   |  grp_fixed_point_mul_fu_545  |    4    |   150   |   217   |
|          |  grp_fixed_point_mul_fu_553  |    4    |   150   |   217   |
|          |  grp_fixed_point_mul_fu_561  |    4    |   150   |   217   |
|          |  grp_fixed_point_mul_fu_568  |    4    |   150   |   217   |
|          |  grp_fixed_point_mul_fu_576  |    4    |   150   |   217   |
|----------|------------------------------|---------|---------|---------|
|          |        x4_mid2_fu_644        |    0    |    0    |    2    |
|          |      tmp_2_mid2_v_fu_658     |    0    |    0    |    2    |
|          |       cond_mid2_fu_682       |    0    |    0    |    1    |
|          |      window_1_1_2_fu_718     |    0    |    0    |    32   |
|          |      window_2_2_1_fu_725     |    0    |    0    |    32   |
|          |      window_2_2_2_fu_732     |    0    |    0    |    32   |
|          |      window_2_2_4_fu_739     |    0    |    0    |    32   |
|          |      window_2_2_5_fu_746     |    0    |    0    |    32   |
|  select  |      window_2_2_6_fu_753     |    0    |    0    |    32   |
|          |      window_2_2_7_fu_760     |    0    |    0    |    32   |
|          |      window_2_2_8_fu_767     |    0    |    0    |    32   |
|          |      window_2_2_9_fu_774     |    0    |    0    |    32   |
|          |     x_assign_mid2_fu_822     |    0    |    0    |    3    |
|          |       tmp_i_mid2_fu_848      |    0    |    0    |    1    |
|          |      tmp_2_i_mid2_fu_868     |    0    |    0    |    1    |
|          |     y_assign_mid2_fu_876     |    0    |    0    |    3    |
|          |        result_fu_1137        |    0    |    0    |    27   |
|          |     tmp_data_V_2_fu_1153     |    0    |    0    |    31   |
|----------|------------------------------|---------|---------|---------|
|          |          x_1_fu_598          |    0    |    0    |    3    |
|          |          x_2_fu_615          |    0    |    0    |    3    |
|          |  indvar_flatten_next_fu_632  |    0    |    0    |    3    |
|          |           y9_fu_652          |    0    |    0    |    2    |
|          |         tmp_s_fu_694         |    0    |    0    |    3    |
|          |          x_3_fu_712          |    0    |    0    |    2    |
|          |  indvar_flatten_next7_fu_810 |    0    |    0    |    6    |
|          |          y_s_fu_830          |    0    |    0    |    3    |
|          |       readCount_fu_929       |    0    |    0    |    32   |
|    add   |          x_4_fu_940          |    0    |    0    |    3    |
|          |         tmp1_fu_1015         |    0    |    0    |    23   |
|          |         tmp4_fu_1033         |    0    |    0    |    23   |
|          |         tmp5_fu_1043         |    0    |    0    |    24   |
|          |         tmp6_fu_1057         |    0    |    0    |    23   |
|          |         tmp7_fu_1071         |    0    |    0    |    23   |
|          |         tmp8_fu_1085         |    0    |    0    |    24   |
|          |      writeCount_fu_1094      |    0    |    0    |    32   |
|          |         tmp9_fu_1109         |    0    |    0    |    25   |
|          |    result_4_2_2_i_fu_1119    |    0    |    0    |    26   |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond1_fu_592       |    0    |    0    |    2    |
|          |       exitcond4_fu_609       |    0    |    0    |    2    |
|          |    exitcond_flatten_fu_626   |    0    |    0    |    2    |
|          |        exitcond_fu_638       |    0    |    0    |    1    |
|          |       cond_mid1_fu_670       |    0    |    0    |    1    |
|          |          cond_fu_676         |    0    |    0    |    1    |
|          |         cond1_fu_706         |    0    |    0    |    1    |
|          |   exitcond_flatten8_fu_804   |    0    |    0    |    3    |
|   icmp   |       exitcond2_fu_816       |    0    |    0    |    2    |
|          |       tmp_i_mid1_fu_836      |    0    |    0    |    2    |
|          |         tmp_i_fu_842         |    0    |    0    |    2    |
|          |      tmp_2_i_mid1_fu_856     |    0    |    0    |    2    |
|          |        tmp_2_i_fu_862        |    0    |    0    |    2    |
|          |        tmp_i_15_fu_890       |    0    |    0    |    2    |
|          |        tmp_1_i_fu_896        |    0    |    0    |    2    |
|          |         tmp_5_fu_923         |    0    |    0    |    11   |
|          |      tmp_last_V_fu_1161      |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|          |          tmp2_fu_902         |    0    |    0    |    1    |
|    or    |          tmp3_fu_908         |    0    |    0    |    1    |
|          |          p_i_fu_914          |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|          |     ctrl_read_read_fu_192    |    0    |    0    |    0    |
|          |        grp_read_fu_198       |    0    |    0    |    0    |
|          |   kernel_0_read_read_fu_216  |    0    |    0    |    0    |
|          |   kernel_1_read_read_fu_222  |    0    |    0    |    0    |
|          |   kernel_2_read_read_fu_228  |    0    |    0    |    0    |
|   read   |   kernel_3_read_read_fu_234  |    0    |    0    |    0    |
|          |   kernel_4_read_read_fu_240  |    0    |    0    |    0    |
|          |   kernel_5_read_read_fu_246  |    0    |    0    |    0    |
|          |   kernel_6_read_read_fu_252  |    0    |    0    |    0    |
|          |   kernel_7_read_read_fu_258  |    0    |    0    |    0    |
|          |   kernel_8_read_read_fu_264  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |       grp_write_fu_270       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|extractvalue|          grp_fu_583          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         x_cast_fu_604        |    0    |    0    |    0    |
|          |        x1_cast_fu_621        |    0    |    0    |    0    |
|   zext   |        x4_cast_fu_690        |    0    |    0    |    0    |
|          |        tmp_cast_fu_700       |    0    |    0    |    0    |
|          |     x_assign_cast_fu_884     |    0    |    0    |    0    |
|          |      result_cast_fu_1149     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |         tmp_9_fu_666         |    0    |    0    |    0    |
|          |         tmp_8_fu_786         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          | tmp11_trunc_ext_cast_fu_1007 |    0    |    0    |    0    |
|          | tmp11_trunc24_ext_ca_fu_1011 |    0    |    0    |    0    |
|          |      tmp11_cast_fu_1021      |    0    |    0    |    0    |
|          | tmp12_trunc_ext_cast_fu_1025 |    0    |    0    |    0    |
|          | tmp12_trunc23_ext_ca_fu_1029 |    0    |    0    |    0    |
|          |      tmp12_cast_fu_1039      |    0    |    0    |    0    |
|          | tmp14_trunc_ext_cast_fu_1049 |    0    |    0    |    0    |
|          | tmp14_trunc22_ext_ca_fu_1053 |    0    |    0    |    0    |
|   sext   | tmp16_trunc_ext_cast_fu_1063 |    0    |    0    |    0    |
|          | tmp16_trunc25_ext_ca_fu_1067 |    0    |    0    |    0    |
|          |      tmp16_cast_fu_1077      |    0    |    0    |    0    |
|          | tmp15_trunc_ext_cast_fu_1081 |    0    |    0    |    0    |
|          |      tmp10_cast_fu_1100      |    0    |    0    |    0    |
|          |      tmp14_cast_fu_1103      |    0    |    0    |    0    |
|          |      tmp15_cast_fu_1106      |    0    |    0    |    0    |
|          |      tmp13_cast_fu_1115      |    0    |    0    |    0    |
|          | result_4_2_2_i_cast1_fu_1125 |    0    |    0    |    0    |
|          |     result_cast1_fu_1145     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|        tmp_10_fu_1129        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    36   |   1350  |   2647  |
|----------|------------------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|lineBuffer_0|    2   |    0   |    0   |
|lineBuffer_1|    2   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    4   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        cond1_reg_1239       |    1   |
|      cond_mid2_reg_1221     |    1   |
|      ctrl_read_reg_1173     |   32   |
|      exitcond1_reg_1178     |    1   |
|      exitcond4_reg_1187     |    1   |
|  exitcond_flatten8_reg_1325 |    1   |
|  exitcond_flatten_reg_1202  |    1   |
|   indvar_flatten6_reg_450   |    6   |
|indvar_flatten_next7_reg_1329|    6   |
| indvar_flatten_next_reg_1206|    3   |
|    indvar_flatten_reg_381   |    3   |
| lineBuffer_0_addr_1_reg_1229|    3   |
| lineBuffer_0_addr_2_reg_1343|    3   |
| lineBuffer_1_addr_1_reg_1234|    3   |
| lineBuffer_1_addr_2_reg_1349|    3   |
|         p_i_reg_1339        |    1   |
|     readCount_1_reg_1313    |   32   |
|        tmp5_reg_1375        |   25   |
|        tmp6_reg_1380        |   24   |
|        tmp8_reg_1385        |   25   |
|    tmp_2_mid2_v_reg_1211    |    2   |
|        tmp_5_reg_1355       |    1   |
|        tmp_8_reg_1320       |    1   |
|        tmp_9_reg_1216       |    1   |
|    tmp_data_V_2_reg_1390    |   32   |
|     tmp_last_V_reg_1395     |    1   |
|  windowRightCol_1_reg_1370  |   32   |
| window_0_0_read_as_reg_1267 |   32   |
|     window_0_0_reg_1273     |   32   |
|     window_0_1_reg_1279     |   32   |
| window_1_0_read_as_reg_1286 |   32   |
|      window_1_0_reg_505     |   32   |
|     window_1_1_1_reg_427    |   32   |
|      window_1_1_reg_494     |   32   |
|     window_1_2_1_reg_415    |   32   |
| window_2_0_read_as_reg_1292 |   32   |
|      window_2_0_reg_483     |   32   |
|     window_2_1_1_reg_403    |   32   |
|    window_2_1_2_reg_1364    |   32   |
|     window_2_1_reg_1298     |   32   |
|    window_2_2_7_reg_1252    |   32   |
|    window_2_2_8_reg_1257    |   32   |
|    window_2_2_9_reg_1262    |   32   |
|     window_2_2_reg_1196     |   32   |
|    writeCount_1_reg_1306    |   32   |
|          x1_reg_369         |    3   |
|          x4_reg_439         |    2   |
|         x_1_reg_1182        |    3   |
|         x_2_reg_1191        |    3   |
|         x_3_reg_1247        |    2   |
|         x_4_reg_1359        |    3   |
|       x_assign_reg_472      |    3   |
|          x_reg_357          |    3   |
|          y3_reg_392         |    2   |
|    y_assign_mid2_reg_1334   |    3   |
|       y_assign_reg_461      |    3   |
+-----------------------------+--------+
|            Total            |   851  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
|      grp_write_fu_270      |  p8  |   2  |  32  |   64   ||    32   |
|      grp_write_fu_270      |  p12 |   2  |   1  |    2   ||    1    |
|      grp_access_fu_306     |  p0  |   5  |   3  |   15   ||    3    |
|      grp_access_fu_317     |  p0  |   5  |   3  |   15   ||    3    |
|          x_reg_357         |  p0  |   2  |   3  |    6   ||    3    |
|         x1_reg_369         |  p0  |   2  |   3  |    6   ||    3    |
|    window_2_1_1_reg_403    |  p0  |   2  |  32  |   64   ||    32   |
|    window_1_2_1_reg_415    |  p0  |   2  |  32  |   64   ||    32   |
|    window_1_1_1_reg_427    |  p0  |   2  |  32  |   64   ||    32   |
| grp_fixed_point_mul_fu_576 |  p1  |   2  |  32  |   64   ||    32   |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |   364  ||  16.446 ||   173   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   36   |    -   |  1350  |  2647  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   16   |    -   |   173  |
|  Register |    -   |    -   |    -   |   851  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   36   |   16   |  2201  |  2820  |
+-----------+--------+--------+--------+--------+--------+
