0.6
2016.3
Oct 10 2016
19:46:48
C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.sim/sim_1/synth/timing/tb_time_synth.v,1498687723,verilog,,,,blk_mem_gen_0;blk_mem_gen_0_blk_mem_gen_generic_cstr;blk_mem_gen_0_blk_mem_gen_prim_width;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init;blk_mem_gen_0_blk_mem_gen_top;blk_mem_gen_0_blk_mem_gen_v8_3_4;blk_mem_gen_0_blk_mem_gen_v8_3_4_synth;glbl;top,,,,,,,,
C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sim_1/new/tb.v,1498687717,verilog,,,,tb,,,,,,,,
