
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1775861                       # Simulator instruction rate (inst/s)
host_mem_usage                              201486912                       # Number of bytes of host memory used
host_op_rate                                  1987236                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1613.14                       # Real time elapsed on the host
host_tick_rate                              660736445                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2864705599                       # Number of instructions simulated
sim_ops                                    3205682030                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.065858                       # Number of seconds simulated
sim_ticks                                1065857839061                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    53                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       849865                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1699703                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 155849408                       # Number of branches fetched
system.switch_cpus.committedInsts           864705598                       # Number of instructions committed
system.switch_cpus.committedOps             965738214                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2556014002                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2556014002                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    279820227                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    272939640                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    124792036                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            13981703                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     794027250                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            794027250                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1349666062                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    696607542                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           175956924                       # Number of load instructions
system.switch_cpus.num_mem_refs             301617835                       # number of memory refs
system.switch_cpus.num_store_insts          125660911                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     127733901                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            127733901                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    159269504                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     93687821                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         563965993     58.40%     58.40% # Class of executed instruction
system.switch_cpus.op_class::IntMult         27564664      2.85%     61.25% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     61.25% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        14304083      1.48%     62.73% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         9460997      0.98%     63.71% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         3893829      0.40%     64.12% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       12901248      1.34%     65.45% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     15526092      1.61%     67.06% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         2172754      0.22%     67.28% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       13470724      1.39%     68.68% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           860048      0.09%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::MemRead        175956924     18.22%     86.99% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       125660911     13.01%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          965738267                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2296408                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1852                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4592816                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1852                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             849396                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       304325                       # Transaction distribution
system.membus.trans_dist::CleanEvict           545512                       # Transaction distribution
system.membus.trans_dist::ReadExReq               470                       # Transaction distribution
system.membus.trans_dist::ReadExResp              470                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        849396                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1274223                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1275346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2549569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2549569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     73796608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     73939840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    147736448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               147736448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            849866                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  849866    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              849866                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2460091442                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2466050859                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8085030165                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2295192                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       873199                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2274002                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1216                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1216                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2295192                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6889224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6889224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    366756096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              366756096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          850793                       # Total snoops (count)
system.tol2bus.snoopTraffic                  38953600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3147201                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000597                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024434                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3145321     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1880      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3147201                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2864086104                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4788010680                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data     54366848                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          54366848                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     19429760                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       19429760                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       424741                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             424741                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       151795                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            151795                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     51007598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             51007598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      18229223                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            18229223                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      18229223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     51007598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            69236821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    303590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    846905.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000902854176                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        16948                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        16948                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1694663                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            286812                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     424741                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    151795                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   849482                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  303590                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  2577                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            58884                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            56146                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            46998                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            49613                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            46600                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            47758                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            50083                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            47114                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            43160                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            40226                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           44256                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           61849                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           74623                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           71078                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           56371                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           52146                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            24115                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            19256                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            12338                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            14092                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            13848                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            14278                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            17410                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            15594                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            15124                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            13004                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           20826                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           35306                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           28850                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           27078                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           15958                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           16482                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.06                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 18616524251                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                4234525000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            34495993001                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21981.83                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40731.83                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  435233                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 163522                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                51.39                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               53.86                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               849482                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              303590                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 423521                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 423384                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 16140                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 16159                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 16954                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 16956                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 16951                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 16950                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 16950                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 16951                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 16950                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 16949                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 16950                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 16952                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 16953                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 16972                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 16970                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 16949                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 16948                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 16948                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    22                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       551704                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   133.457303                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   129.365028                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    41.133909                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        24810      4.50%      4.50% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       499498     90.54%     95.03% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        22930      4.16%     99.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         3449      0.63%     99.82% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          780      0.14%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          188      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           36      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            7      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       551704                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        16948                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     49.966663                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    47.339859                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    16.244093                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15            36      0.21%      0.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23          364      2.15%      2.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         1376      8.12%     10.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         2760     16.29%     26.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         3393     20.02%     46.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         3226     19.03%     65.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         2451     14.46%     80.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         1593      9.40%     89.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79          903      5.33%     95.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87          418      2.47%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          257      1.52%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103           93      0.55%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111           50      0.30%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           16      0.09%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127            8      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135            4      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        16948                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        16948                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.911199                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.905554                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.435716                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             790      4.66%      4.66% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              19      0.11%      4.77% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           16083     94.90%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              19      0.11%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              36      0.21%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        16948                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              54201920                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 164928                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               19427776                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               54366848                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            19429760                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       50.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       18.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    51.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    18.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.54                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1065846967644                       # Total gap between requests
system.mem_ctrls0.avgGap                   1848708.44                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     54201920                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     19427776                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 50852860.497560195625                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 18227361.368487462401                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       849482                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       303590                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  34495993001                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24569502289540                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     40608.27                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  80929880.07                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   52.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          2068772160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1099570890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         3168082260                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         901118160                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    250145885100                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    198637253760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      540158137290                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       506.782535                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 513863785226                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 516402913835                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1870430100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           994145790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         2878819440                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         683459820                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    239596892820                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    207520615680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      537681818610                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       504.459224                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 537039914852                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 493226784209                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data     54416000                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          54416000                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     19523840                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       19523840                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       425125                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             425125                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       152530                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            152530                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     51053713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             51053713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      18317490                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            18317490                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      18317490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     51053713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            69371203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    305060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    847670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000936959254                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        17024                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        17024                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1696534                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            288219                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     425125                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    152530                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   850250                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  305060                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  2580                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            60076                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            58263                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            49868                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            48280                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            48024                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            47412                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            49892                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            46962                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            43491                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            37894                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           43321                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           59764                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           75449                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           72192                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           54750                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           52032                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            24338                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            20180                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            12916                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            13484                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            13600                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            15006                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            17676                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            15477                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            15132                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            13142                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           20300                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           34764                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           28940                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           27578                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           15890                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           16614                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.05                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 18689289511                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                4238350000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            34583102011                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    22047.84                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40797.84                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  435708                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 164072                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                51.40                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               53.78                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               850250                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              305060                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 423895                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 423775                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 16255                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 16283                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 17026                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 17030                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 17029                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 17026                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 17025                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 17025                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 17024                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 17027                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 17028                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 17033                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 17036                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 17050                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 17046                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 17024                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 17024                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 17024                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    30                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       552923                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   133.423164                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   129.332782                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    41.196958                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        24892      4.50%      4.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       500791     90.57%     95.07% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        22762      4.12%     99.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         3405      0.62%     99.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639          846      0.15%     99.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          180      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           32      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           11      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       552923                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        17024                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     49.791941                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    47.186398                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    16.161769                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-7              1      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15            28      0.16%      0.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23          356      2.09%      2.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         1469      8.63%     10.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         2700     15.86%     26.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         3528     20.72%     47.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         3179     18.67%     66.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         2452     14.40%     80.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         1572      9.23%     89.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79          887      5.21%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87          462      2.71%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          231      1.36%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103           97      0.57%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111           37      0.22%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           14      0.08%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127            7      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        17024                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        17024                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.918057                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.912674                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.425822                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             742      4.36%      4.36% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              28      0.16%      4.52% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           16181     95.05%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              29      0.17%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              44      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        17024                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              54250880                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 165120                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               19522368                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               54416000                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            19523840                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       50.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       18.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    51.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    18.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.54                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1065854896899                       # Total gap between requests
system.mem_ctrls1.avgGap                   1845140.95                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     54250880                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     19522368                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 50898795.328834816813                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 18316108.663420654833                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       850250                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       305060                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  34583102011                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24595651552369                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     40674.04                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  80625619.72                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   52.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          2053992360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1091719035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         3133696020                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         899719200                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    248854804320                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    199726439040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      539897824935                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       506.538307                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 516704693992                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 513562005069                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1893906420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1006623750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         2918667780                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         692573940                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    241234689210                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    206141418720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      538025334780                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       504.781515                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 533439174223                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 496827524838                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1446542                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1446542                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1446542                       # number of overall hits
system.l2.overall_hits::total                 1446542                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data       849866                       # number of demand (read+write) misses
system.l2.demand_misses::total                 849866                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data       849866                       # number of overall misses
system.l2.overall_misses::total                849866                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  77783917809                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      77783917809                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  77783917809                       # number of overall miss cycles
system.l2.overall_miss_latency::total     77783917809                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2296408                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2296408                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2296408                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2296408                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.370085                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.370085                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.370085                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.370085                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 91524.920174                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91524.920174                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91524.920174                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91524.920174                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              304325                       # number of writebacks
system.l2.writebacks::total                    304325                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data       849866                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            849866                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       849866                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           849866                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  70509419420                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  70509419420                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  70509419420                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  70509419420                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.370085                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.370085                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.370085                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.370085                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82965.337383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82965.337383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82965.337383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82965.337383                       # average overall mshr miss latency
system.l2.replacements                         850793                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       568874                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           568874                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       568874                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       568874                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          896                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           896                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          746                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   746                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          470                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 470                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     39420261                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      39420261                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1216                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1216                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.386513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.386513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83872.895745                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83872.895745                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          470                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            470                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     35407176                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     35407176                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.386513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.386513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75334.417021                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75334.417021                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1445796                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1445796                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       849396                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          849396                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  77744497548                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  77744497548                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2295192                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2295192                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.370076                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.370076                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91529.154303                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91529.154303                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       849396                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       849396                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  70474012244                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  70474012244                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.370076                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.370076                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82969.559833                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82969.559833                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     7749199                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    852841                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.086335                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.651883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       147.510181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1895.837935                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.072026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.925702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          727                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1007                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          227                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  74335401                       # Number of tag accesses
system.l2.tags.data_accesses                 74335401                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    934142160939                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1065857839061                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204350                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    864705652                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2864910002                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204350                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    864705652                       # number of overall hits
system.cpu.icache.overall_hits::total      2864910002                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          903                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            903                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          903                       # number of overall misses
system.cpu.icache.overall_misses::total           903                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205253                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    864705652                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2864910905                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205253                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    864705652                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2864910905                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          279                       # number of writebacks
system.cpu.icache.writebacks::total               279                       # number of writebacks
system.cpu.icache.replacements                    279                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204350                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    864705652                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2864910002                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          903                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           903                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205253                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    864705652                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2864910905                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.899901                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2864910905                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               903                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3172658.809524                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.899901                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      111731526198                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     111731526198                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    663547831                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    285640656                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        949188487                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    663547831                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    285640656                       # number of overall hits
system.cpu.dcache.overall_hits::total       949188487                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5964630                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2296318                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8260948                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5964630                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2296318                       # number of overall misses
system.cpu.dcache.overall_misses::total       8260948                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  95265659940                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  95265659940                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  95265659940                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  95265659940                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    669512461                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    287936974                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    957449435                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    669512461                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    287936974                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    957449435                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008909                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.007975                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008628                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008909                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.007975                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008628                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 41486.266249                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11532.049341                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 41486.266249                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11532.049341                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2618492                       # number of writebacks
system.cpu.dcache.writebacks::total           2618492                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2296318                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2296318                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2296318                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2296318                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  93350530728                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  93350530728                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  93350530728                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  93350530728                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007975                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002398                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007975                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002398                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 40652.266249                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40652.266249                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 40652.266249                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40652.266249                       # average overall mshr miss latency
system.cpu.dcache.replacements                8262837                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    387830992                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    167721682                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       555552674                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5295495                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2295102                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7590597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  95217081525                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  95217081525                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    393126487                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    170016784                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    563143271                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013470                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013499                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013479                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 41487.080542                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12544.083361                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2295102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2295102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  93302966457                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  93302966457                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013499                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 40653.080542                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40653.080542                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    275716839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    117918974                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      393635813                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       669135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         1216                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       670351                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     48578415                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     48578415                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    276385974                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    117920190                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    394306164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002421                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000010                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001700                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 39949.354441                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    72.467133                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1216                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1216                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     47564271                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     47564271                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 39115.354441                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39115.354441                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16758098                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      7740631                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     24498729                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2055                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           90                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2145                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      5139525                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      5139525                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16760153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      7740721                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     24500874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000123                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000088                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 57105.833333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  2396.048951                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           90                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           90                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      5064465                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      5064465                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000012                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 56271.833333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56271.833333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16760153                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      7740721                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     24500874                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16760153                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      7740721                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     24500874                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999306                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1006451183                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8263093                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.800781                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   144.360648                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   111.638658                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.563909                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.436089                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       32214700949                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      32214700949                       # Number of data accesses

---------- End Simulation Statistics   ----------
