
theremin.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a8d4  080002b0  080002b0  000102b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ad4  0800ab84  0800ab84  0001ab84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b658  0800b658  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800b658  0800b658  0001b658  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b660  0800b660  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b660  0800b660  0001b660  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b664  0800b664  0001b664  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  24000000  0800b668  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000028c  24000078  0800b6e0  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24000304  0800b6e0  00020304  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025c80  00000000  00000000  000200a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003d9f  00000000  00000000  00045d26  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001758  00000000  00000000  00049ac8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000015c0  00000000  00000000  0004b220  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00034060  00000000  00000000  0004c7e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001553e  00000000  00000000  00080840  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00157562  00000000  00000000  00095d7e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000eb  00000000  00000000  001ed2e0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a34  00000000  00000000  001ed3cc  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00000b35  00000000  00000000  001f3e00  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	; (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	; (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	; (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	24000078 	.word	0x24000078
 80002cc:	00000000 	.word	0x00000000
 80002d0:	0800ab6c 	.word	0x0800ab6c

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	; (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	; (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	; (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	2400007c 	.word	0x2400007c
 80002ec:	0800ab6c 	.word	0x0800ab6c

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b090      	sub	sp, #64	; 0x40
 80005f4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f6:	f001 f8e7 	bl	80017c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005fa:	f000 f8eb 	bl	80007d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005fe:	f000 fb25 	bl	8000c4c <MX_GPIO_Init>
  MX_DMA_Init();
 8000602:	f000 faeb 	bl	8000bdc <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000606:	f000 fa95 	bl	8000b34 <MX_USART3_UART_Init>
  MX_USB_OTG_HS_USB_Init();
 800060a:	f000 fadf 	bl	8000bcc <MX_USB_OTG_HS_USB_Init>
  MX_ADC1_Init();
 800060e:	f000 f9b1 	bl	8000974 <MX_ADC1_Init>
  MX_DAC1_Init();
 8000612:	f000 fa27 	bl	8000a64 <MX_DAC1_Init>
  MX_TIM6_Init();
 8000616:	f000 fa57 	bl	8000ac8 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
//  s_ref = init_nco(250. / 4550., 0);
  blocksize = get_blocksize();
 800061a:	f000 fcd1 	bl	8000fc0 <get_blocksize>
 800061e:	6338      	str	r0, [r7, #48]	; 0x30

  s_ref = init_nco(250. / 4000., 0);
 8000620:	eddf 0a60 	vldr	s1, [pc, #384]	; 80007a4 <main+0x1b4>
 8000624:	ed9f 0a60 	vldr	s0, [pc, #384]	; 80007a8 <main+0x1b8>
 8000628:	f000 fc42 	bl	8000eb0 <init_nco>
 800062c:	62f8      	str	r0, [r7, #44]	; 0x2c
  s_2 = init_nco(251. / 4000., 0);
 800062e:	eddf 0a5d 	vldr	s1, [pc, #372]	; 80007a4 <main+0x1b4>
 8000632:	ed9f 0a5e 	vldr	s0, [pc, #376]	; 80007ac <main+0x1bc>
 8000636:	f000 fc3b 	bl	8000eb0 <init_nco>
 800063a:	62b8      	str	r0, [r7, #40]	; 0x28

  sin_buffer = calloc(blocksize, sizeof(float));
 800063c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800063e:	2104      	movs	r1, #4
 8000640:	4618      	mov	r0, r3
 8000642:	f009 fdc7 	bl	800a1d4 <calloc>
 8000646:	4603      	mov	r3, r0
 8000648:	627b      	str	r3, [r7, #36]	; 0x24
  sin2_buffer = calloc(blocksize, sizeof(float));
 800064a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800064c:	2104      	movs	r1, #4
 800064e:	4618      	mov	r0, r3
 8000650:	f009 fdc0 	bl	800a1d4 <calloc>
 8000654:	4603      	mov	r3, r0
 8000656:	623b      	str	r3, [r7, #32]
  dac_test = calloc(blocksize, sizeof(uint16_t));
 8000658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800065a:	2102      	movs	r1, #2
 800065c:	4618      	mov	r0, r3
 800065e:	f009 fdb9 	bl	800a1d4 <calloc>
 8000662:	4603      	mov	r3, r0
 8000664:	461a      	mov	r2, r3
 8000666:	4b52      	ldr	r3, [pc, #328]	; (80007b0 <main+0x1c0>)
 8000668:	601a      	str	r2, [r3, #0]
  adc_float = calloc(blocksize, sizeof(float));
 800066a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800066c:	2104      	movs	r1, #4
 800066e:	4618      	mov	r0, r3
 8000670:	f009 fdb0 	bl	800a1d4 <calloc>
 8000674:	4603      	mov	r3, r0
 8000676:	61fb      	str	r3, [r7, #28]
  mixed_out = calloc(blocksize, sizeof(float));
 8000678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800067a:	2104      	movs	r1, #4
 800067c:	4618      	mov	r0, r3
 800067e:	f009 fda9 	bl	800a1d4 <calloc>
 8000682:	4603      	mov	r3, r0
 8000684:	61bb      	str	r3, [r7, #24]
  fir_out = calloc(blocksize, sizeof(float));
 8000686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000688:	2104      	movs	r1, #4
 800068a:	4618      	mov	r0, r3
 800068c:	f009 fda2 	bl	800a1d4 <calloc>
 8000690:	4603      	mov	r3, r0
 8000692:	617b      	str	r3, [r7, #20]

  fir_state = malloc(sizeof(float)*(blocksize+fir_coefs_len-1));
 8000694:	227a      	movs	r2, #122	; 0x7a
 8000696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000698:	4413      	add	r3, r2
 800069a:	3b01      	subs	r3, #1
 800069c:	009b      	lsls	r3, r3, #2
 800069e:	4618      	mov	r0, r3
 80006a0:	f009 fdde 	bl	800a260 <malloc>
 80006a4:	4603      	mov	r3, r0
 80006a6:	613b      	str	r3, [r7, #16]

  adc_buff = (uint16_t *) malloc(sizeof(uint16_t)*blocksize*2);
 80006a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80006aa:	009b      	lsls	r3, r3, #2
 80006ac:	4618      	mov	r0, r3
 80006ae:	f009 fdd7 	bl	800a260 <malloc>
 80006b2:	4603      	mov	r3, r0
 80006b4:	461a      	mov	r2, r3
 80006b6:	4b3f      	ldr	r3, [pc, #252]	; (80007b4 <main+0x1c4>)
 80006b8:	601a      	str	r2, [r3, #0]
  dac_buff = (uint16_t *) malloc(sizeof(uint16_t)*blocksize*2);
 80006ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80006bc:	009b      	lsls	r3, r3, #2
 80006be:	4618      	mov	r0, r3
 80006c0:	f009 fdce 	bl	800a260 <malloc>
 80006c4:	4603      	mov	r3, r0
 80006c6:	461a      	mov	r2, r3
 80006c8:	4b3b      	ldr	r3, [pc, #236]	; (80007b8 <main+0x1c8>)
 80006ca:	601a      	str	r2, [r3, #0]

  if ((adc_buff == NULL) || (dac_buff == NULL)) {
 80006cc:	4b39      	ldr	r3, [pc, #228]	; (80007b4 <main+0x1c4>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d003      	beq.n	80006dc <main+0xec>
 80006d4:	4b38      	ldr	r3, [pc, #224]	; (80007b8 <main+0x1c8>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d105      	bne.n	80006e8 <main+0xf8>
	  printf("Failed to allocate memory for arrays\n");
 80006dc:	4837      	ldr	r0, [pc, #220]	; (80007bc <main+0x1cc>)
 80006de:	f009 fee1 	bl	800a4a4 <puts>
	  exit(EXIT_FAILURE);
 80006e2:	2001      	movs	r0, #1
 80006e4:	f009 fd84 	bl	800a1f0 <exit>
  }

  //Start ADC with DMA
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buff, blocksize);
 80006e8:	4b32      	ldr	r3, [pc, #200]	; (80007b4 <main+0x1c4>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80006ee:	4619      	mov	r1, r3
 80006f0:	4833      	ldr	r0, [pc, #204]	; (80007c0 <main+0x1d0>)
 80006f2:	f001 fc5f 	bl	8001fb4 <HAL_ADC_Start_DMA>

  //Start TIM6 and DAC with DMA
  HAL_TIM_Base_Start(&htim6);
 80006f6:	4833      	ldr	r0, [pc, #204]	; (80007c4 <main+0x1d4>)
 80006f8:	f008 f818 	bl	800872c <HAL_TIM_Base_Start>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 80006fc:	2100      	movs	r1, #0
 80006fe:	4832      	ldr	r0, [pc, #200]	; (80007c8 <main+0x1d8>)
 8000700:	f002 fb75 	bl	8002dee <HAL_DAC_Start>

//  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)adc_buf, blocksize, DAC_ALIGN_12B_R);
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)dac_buff, blocksize, DAC_ALIGN_12B_R);
 8000704:	4b2c      	ldr	r3, [pc, #176]	; (80007b8 <main+0x1c8>)
 8000706:	681a      	ldr	r2, [r3, #0]
 8000708:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800070a:	2300      	movs	r3, #0
 800070c:	9300      	str	r3, [sp, #0]
 800070e:	460b      	mov	r3, r1
 8000710:	2100      	movs	r1, #0
 8000712:	482d      	ldr	r0, [pc, #180]	; (80007c8 <main+0x1d8>)
 8000714:	f002 fbbe 	bl	8002e94 <HAL_DAC_Start_DMA>

  arm_fir_init_f32(&fir_struct, fir_coefs_len, fir_coefs, fir_state, blocksize);
 8000718:	237a      	movs	r3, #122	; 0x7a
 800071a:	b299      	uxth	r1, r3
 800071c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800071e:	1d38      	adds	r0, r7, #4
 8000720:	9300      	str	r3, [sp, #0]
 8000722:	693b      	ldr	r3, [r7, #16]
 8000724:	4a29      	ldr	r2, [pc, #164]	; (80007cc <main+0x1dc>)
 8000726:	f009 fad5 	bl	8009cd4 <arm_fir_init_f32>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 800072a:	2101      	movs	r1, #1
 800072c:	4828      	ldr	r0, [pc, #160]	; (80007d0 <main+0x1e0>)
 800072e:	f005 f98c 	bl	8005a4a <HAL_GPIO_TogglePin>
	nco_get_samples(s_ref, sin_buffer, blocksize);
 8000732:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000734:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000736:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8000738:	f000 fc02 	bl	8000f40 <nco_get_samples>
	nco_get_samples(s_2, sin2_buffer, blocksize);
 800073c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800073e:	6a39      	ldr	r1, [r7, #32]
 8000740:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000742:	f000 fbfd 	bl	8000f40 <nco_get_samples>
	get_adc_buff(adc_float);
 8000746:	69f8      	ldr	r0, [r7, #28]
 8000748:	f000 fc46 	bl	8000fd8 <get_adc_buff>
	for (i = 0; i < blocksize; i++) {
 800074c:	2300      	movs	r3, #0
 800074e:	637b      	str	r3, [r7, #52]	; 0x34
 8000750:	e016      	b.n	8000780 <main+0x190>
		mixed_out[i] = sin_buffer[i] * adc_float[i];
 8000752:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000754:	009b      	lsls	r3, r3, #2
 8000756:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000758:	4413      	add	r3, r2
 800075a:	ed93 7a00 	vldr	s14, [r3]
 800075e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000760:	009b      	lsls	r3, r3, #2
 8000762:	69fa      	ldr	r2, [r7, #28]
 8000764:	4413      	add	r3, r2
 8000766:	edd3 7a00 	vldr	s15, [r3]
 800076a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800076c:	009b      	lsls	r3, r3, #2
 800076e:	69ba      	ldr	r2, [r7, #24]
 8000770:	4413      	add	r3, r2
 8000772:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000776:	edc3 7a00 	vstr	s15, [r3]
	for (i = 0; i < blocksize; i++) {
 800077a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800077c:	3301      	adds	r3, #1
 800077e:	637b      	str	r3, [r7, #52]	; 0x34
 8000780:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000782:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000784:	429a      	cmp	r2, r3
 8000786:	dbe4      	blt.n	8000752 <main+0x162>
//		dac_test[i] = adc_buf[i];
	}
	HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8000788:	2101      	movs	r1, #1
 800078a:	4811      	ldr	r0, [pc, #68]	; (80007d0 <main+0x1e0>)
 800078c:	f005 f95d 	bl	8005a4a <HAL_GPIO_TogglePin>

	arm_fir_f32(&fir_struct, mixed_out, fir_out, blocksize);
 8000790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000792:	1d38      	adds	r0, r7, #4
 8000794:	697a      	ldr	r2, [r7, #20]
 8000796:	69b9      	ldr	r1, [r7, #24]
 8000798:	f009 faae 	bl	8009cf8 <arm_fir_f32>
	set_dac_buff(mixed_out);
 800079c:	69b8      	ldr	r0, [r7, #24]
 800079e:	f000 fc7f 	bl	80010a0 <set_dac_buff>
	HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 80007a2:	e7c2      	b.n	800072a <main+0x13a>
 80007a4:	00000000 	.word	0x00000000
 80007a8:	3d800000 	.word	0x3d800000
 80007ac:	3d808312 	.word	0x3d808312
 80007b0:	24000094 	.word	0x24000094
 80007b4:	240002f4 	.word	0x240002f4
 80007b8:	240002f8 	.word	0x240002f8
 80007bc:	0800ab84 	.word	0x0800ab84
 80007c0:	240001c8 	.word	0x240001c8
 80007c4:	240002a4 	.word	0x240002a4
 80007c8:	240000b0 	.word	0x240000b0
 80007cc:	0800abdc 	.word	0x0800abdc
 80007d0:	58020400 	.word	0x58020400

080007d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b0ca      	sub	sp, #296	; 0x128
 80007d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007da:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80007de:	224c      	movs	r2, #76	; 0x4c
 80007e0:	2100      	movs	r1, #0
 80007e2:	4618      	mov	r0, r3
 80007e4:	f009 fd44 	bl	800a270 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007e8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80007ec:	2220      	movs	r2, #32
 80007ee:	2100      	movs	r1, #0
 80007f0:	4618      	mov	r0, r3
 80007f2:	f009 fd3d 	bl	800a270 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007f6:	1d3b      	adds	r3, r7, #4
 80007f8:	4618      	mov	r0, r3
 80007fa:	23b8      	movs	r3, #184	; 0xb8
 80007fc:	461a      	mov	r2, r3
 80007fe:	2100      	movs	r1, #0
 8000800:	f009 fd36 	bl	800a270 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000804:	2004      	movs	r0, #4
 8000806:	f005 f93b 	bl	8005a80 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800080a:	463b      	mov	r3, r7
 800080c:	2200      	movs	r2, #0
 800080e:	601a      	str	r2, [r3, #0]
 8000810:	4b55      	ldr	r3, [pc, #340]	; (8000968 <SystemClock_Config+0x194>)
 8000812:	699b      	ldr	r3, [r3, #24]
 8000814:	4a54      	ldr	r2, [pc, #336]	; (8000968 <SystemClock_Config+0x194>)
 8000816:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800081a:	6193      	str	r3, [r2, #24]
 800081c:	4b52      	ldr	r3, [pc, #328]	; (8000968 <SystemClock_Config+0x194>)
 800081e:	699b      	ldr	r3, [r3, #24]
 8000820:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 8000824:	463b      	mov	r3, r7
 8000826:	601a      	str	r2, [r3, #0]
 8000828:	463b      	mov	r3, r7
 800082a:	681b      	ldr	r3, [r3, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800082c:	bf00      	nop
 800082e:	4b4e      	ldr	r3, [pc, #312]	; (8000968 <SystemClock_Config+0x194>)
 8000830:	699b      	ldr	r3, [r3, #24]
 8000832:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000836:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800083a:	d1f8      	bne.n	800082e <SystemClock_Config+0x5a>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 800083c:	4b4b      	ldr	r3, [pc, #300]	; (800096c <SystemClock_Config+0x198>)
 800083e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000840:	f023 0303 	bic.w	r3, r3, #3
 8000844:	4a49      	ldr	r2, [pc, #292]	; (800096c <SystemClock_Config+0x198>)
 8000846:	f043 0302 	orr.w	r3, r3, #2
 800084a:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_LSI
 800084c:	2329      	movs	r3, #41	; 0x29
 800084e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000852:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000856:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800085a:	2301      	movs	r3, #1
 800085c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000860:	2301      	movs	r3, #1
 8000862:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000866:	2302      	movs	r3, #2
 8000868:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800086c:	2302      	movs	r3, #2
 800086e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000872:	2301      	movs	r3, #1
 8000874:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
  RCC_OscInitStruct.PLL.PLLN = 24;
 8000878:	2318      	movs	r3, #24
 800087a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  RCC_OscInitStruct.PLL.PLLP = 2;
 800087e:	2302      	movs	r3, #2
 8000880:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000884:	2304      	movs	r3, #4
 8000886:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  RCC_OscInitStruct.PLL.PLLR = 2;
 800088a:	2302      	movs	r3, #2
 800088c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000890:	230c      	movs	r3, #12
 8000892:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000896:	2300      	movs	r3, #0
 8000898:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800089c:	2300      	movs	r3, #0
 800089e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008a2:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80008a6:	4618      	mov	r0, r3
 80008a8:	f005 f944 	bl	8005b34 <HAL_RCC_OscConfig>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 80008b2:	f000 faf5 	bl	8000ea0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008b6:	233f      	movs	r3, #63	; 0x3f
 80008b8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008bc:	2303      	movs	r3, #3
 80008be:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80008c2:	2300      	movs	r3, #0
 80008c4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80008c8:	2300      	movs	r3, #0
 80008ca:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80008ce:	2300      	movs	r3, #0
 80008d0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80008d4:	2300      	movs	r3, #0
 80008d6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80008da:	2300      	movs	r3, #0
 80008dc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80008e0:	2300      	movs	r3, #0
 80008e2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008e6:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80008ea:	2102      	movs	r1, #2
 80008ec:	4618      	mov	r0, r3
 80008ee:	f005 fd09 	bl	8006304 <HAL_RCC_ClockConfig>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d001      	beq.n	80008fc <SystemClock_Config+0x128>
  {
    Error_Handler();
 80008f8:	f000 fad2 	bl	8000ea0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_ADC
 80008fc:	1d3b      	adds	r3, r7, #4
 80008fe:	4a1c      	ldr	r2, [pc, #112]	; (8000970 <SystemClock_Config+0x19c>)
 8000900:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_USB;
  PeriphClkInitStruct.PLL2.PLL2M = 1;
 8000902:	1d3b      	adds	r3, r7, #4
 8000904:	2201      	movs	r2, #1
 8000906:	605a      	str	r2, [r3, #4]
  PeriphClkInitStruct.PLL2.PLL2N = 16;
 8000908:	1d3b      	adds	r3, r7, #4
 800090a:	2210      	movs	r2, #16
 800090c:	609a      	str	r2, [r3, #8]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 800090e:	1d3b      	adds	r3, r7, #4
 8000910:	2202      	movs	r2, #2
 8000912:	60da      	str	r2, [r3, #12]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000914:	1d3b      	adds	r3, r7, #4
 8000916:	2202      	movs	r2, #2
 8000918:	611a      	str	r2, [r3, #16]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 800091a:	1d3b      	adds	r3, r7, #4
 800091c:	2202      	movs	r2, #2
 800091e:	615a      	str	r2, [r3, #20]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000920:	1d3b      	adds	r3, r7, #4
 8000922:	22c0      	movs	r2, #192	; 0xc0
 8000924:	619a      	str	r2, [r3, #24]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000926:	1d3b      	adds	r3, r7, #4
 8000928:	2200      	movs	r2, #0
 800092a:	61da      	str	r2, [r3, #28]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800092c:	1d3b      	adds	r3, r7, #4
 800092e:	2200      	movs	r2, #0
 8000930:	621a      	str	r2, [r3, #32]
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000932:	1d3b      	adds	r3, r7, #4
 8000934:	2200      	movs	r2, #0
 8000936:	67da      	str	r2, [r3, #124]	; 0x7c
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8000938:	1d3b      	adds	r3, r7, #4
 800093a:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 800093e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000942:	1d3b      	adds	r3, r7, #4
 8000944:	2200      	movs	r2, #0
 8000946:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800094a:	1d3b      	adds	r3, r7, #4
 800094c:	4618      	mov	r0, r3
 800094e:	f006 f85d 	bl	8006a0c <HAL_RCCEx_PeriphCLKConfig>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <SystemClock_Config+0x188>
  {
    Error_Handler();
 8000958:	f000 faa2 	bl	8000ea0 <Error_Handler>
  }
}
 800095c:	bf00      	nop
 800095e:	f507 7794 	add.w	r7, r7, #296	; 0x128
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	58024800 	.word	0x58024800
 800096c:	58024400 	.word	0x58024400
 8000970:	000c0002 	.word	0x000c0002

08000974 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b08a      	sub	sp, #40	; 0x28
 8000978:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800097a:	f107 031c 	add.w	r3, r7, #28
 800097e:	2200      	movs	r2, #0
 8000980:	601a      	str	r2, [r3, #0]
 8000982:	605a      	str	r2, [r3, #4]
 8000984:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000986:	463b      	mov	r3, r7
 8000988:	2200      	movs	r2, #0
 800098a:	601a      	str	r2, [r3, #0]
 800098c:	605a      	str	r2, [r3, #4]
 800098e:	609a      	str	r2, [r3, #8]
 8000990:	60da      	str	r2, [r3, #12]
 8000992:	611a      	str	r2, [r3, #16]
 8000994:	615a      	str	r2, [r3, #20]
 8000996:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000998:	4b2f      	ldr	r3, [pc, #188]	; (8000a58 <MX_ADC1_Init+0xe4>)
 800099a:	4a30      	ldr	r2, [pc, #192]	; (8000a5c <MX_ADC1_Init+0xe8>)
 800099c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800099e:	4b2e      	ldr	r3, [pc, #184]	; (8000a58 <MX_ADC1_Init+0xe4>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80009a4:	4b2c      	ldr	r3, [pc, #176]	; (8000a58 <MX_ADC1_Init+0xe4>)
 80009a6:	2208      	movs	r2, #8
 80009a8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80009aa:	4b2b      	ldr	r3, [pc, #172]	; (8000a58 <MX_ADC1_Init+0xe4>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009b0:	4b29      	ldr	r3, [pc, #164]	; (8000a58 <MX_ADC1_Init+0xe4>)
 80009b2:	2204      	movs	r2, #4
 80009b4:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80009b6:	4b28      	ldr	r3, [pc, #160]	; (8000a58 <MX_ADC1_Init+0xe4>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80009bc:	4b26      	ldr	r3, [pc, #152]	; (8000a58 <MX_ADC1_Init+0xe4>)
 80009be:	2201      	movs	r2, #1
 80009c0:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 80009c2:	4b25      	ldr	r3, [pc, #148]	; (8000a58 <MX_ADC1_Init+0xe4>)
 80009c4:	2201      	movs	r2, #1
 80009c6:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009c8:	4b23      	ldr	r3, [pc, #140]	; (8000a58 <MX_ADC1_Init+0xe4>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009ce:	4b22      	ldr	r3, [pc, #136]	; (8000a58 <MX_ADC1_Init+0xe4>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009d4:	4b20      	ldr	r3, [pc, #128]	; (8000a58 <MX_ADC1_Init+0xe4>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80009da:	4b1f      	ldr	r3, [pc, #124]	; (8000a58 <MX_ADC1_Init+0xe4>)
 80009dc:	2203      	movs	r2, #3
 80009de:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80009e0:	4b1d      	ldr	r3, [pc, #116]	; (8000a58 <MX_ADC1_Init+0xe4>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80009e6:	4b1c      	ldr	r3, [pc, #112]	; (8000a58 <MX_ADC1_Init+0xe4>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80009ec:	4b1a      	ldr	r3, [pc, #104]	; (8000a58 <MX_ADC1_Init+0xe4>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009f4:	4818      	ldr	r0, [pc, #96]	; (8000a58 <MX_ADC1_Init+0xe4>)
 80009f6:	f001 f983 	bl	8001d00 <HAL_ADC_Init>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d001      	beq.n	8000a04 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000a00:	f000 fa4e 	bl	8000ea0 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000a04:	2300      	movs	r3, #0
 8000a06:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000a08:	f107 031c 	add.w	r3, r7, #28
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	4812      	ldr	r0, [pc, #72]	; (8000a58 <MX_ADC1_Init+0xe4>)
 8000a10:	f002 f824 	bl	8002a5c <HAL_ADCEx_MultiModeConfigChannel>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d001      	beq.n	8000a1e <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000a1a:	f000 fa41 	bl	8000ea0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000a1e:	4b10      	ldr	r3, [pc, #64]	; (8000a60 <MX_ADC1_Init+0xec>)
 8000a20:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a22:	2306      	movs	r3, #6
 8000a24:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000a26:	2300      	movs	r3, #0
 8000a28:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000a2a:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000a2e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000a30:	2304      	movs	r3, #4
 8000a32:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000a34:	2300      	movs	r3, #0
 8000a36:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a3c:	463b      	mov	r3, r7
 8000a3e:	4619      	mov	r1, r3
 8000a40:	4805      	ldr	r0, [pc, #20]	; (8000a58 <MX_ADC1_Init+0xe4>)
 8000a42:	f001 fb75 	bl	8002130 <HAL_ADC_ConfigChannel>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d001      	beq.n	8000a50 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8000a4c:	f000 fa28 	bl	8000ea0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a50:	bf00      	nop
 8000a52:	3728      	adds	r7, #40	; 0x28
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	240001c8 	.word	0x240001c8
 8000a5c:	40022000 	.word	0x40022000
 8000a60:	14f00020 	.word	0x14f00020

08000a64 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b08a      	sub	sp, #40	; 0x28
 8000a68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000a6a:	1d3b      	adds	r3, r7, #4
 8000a6c:	2224      	movs	r2, #36	; 0x24
 8000a6e:	2100      	movs	r1, #0
 8000a70:	4618      	mov	r0, r3
 8000a72:	f009 fbfd 	bl	800a270 <memset>
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000a76:	4b12      	ldr	r3, [pc, #72]	; (8000ac0 <MX_DAC1_Init+0x5c>)
 8000a78:	4a12      	ldr	r2, [pc, #72]	; (8000ac4 <MX_DAC1_Init+0x60>)
 8000a7a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000a7c:	4810      	ldr	r0, [pc, #64]	; (8000ac0 <MX_DAC1_Init+0x5c>)
 8000a7e:	f002 f994 	bl	8002daa <HAL_DAC_Init>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000a88:	f000 fa0a 	bl	8000ea0 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8000a90:	2316      	movs	r3, #22
 8000a92:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000a94:	2300      	movs	r3, #0
 8000a96:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_ENABLE;
 8000a98:	2302      	movs	r3, #2
 8000a9a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000aa0:	1d3b      	adds	r3, r7, #4
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	4806      	ldr	r0, [pc, #24]	; (8000ac0 <MX_DAC1_Init+0x5c>)
 8000aa8:	f002 fad0 	bl	800304c <HAL_DAC_ConfigChannel>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8000ab2:	f000 f9f5 	bl	8000ea0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000ab6:	bf00      	nop
 8000ab8:	3728      	adds	r7, #40	; 0x28
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	240000b0 	.word	0x240000b0
 8000ac4:	40007400 	.word	0x40007400

08000ac8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b084      	sub	sp, #16
 8000acc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ace:	1d3b      	adds	r3, r7, #4
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	601a      	str	r2, [r3, #0]
 8000ad4:	605a      	str	r2, [r3, #4]
 8000ad6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000ad8:	4b14      	ldr	r3, [pc, #80]	; (8000b2c <MX_TIM6_Init+0x64>)
 8000ada:	4a15      	ldr	r2, [pc, #84]	; (8000b30 <MX_TIM6_Init+0x68>)
 8000adc:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8000ade:	4b13      	ldr	r3, [pc, #76]	; (8000b2c <MX_TIM6_Init+0x64>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ae4:	4b11      	ldr	r3, [pc, #68]	; (8000b2c <MX_TIM6_Init+0x64>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 23;
 8000aea:	4b10      	ldr	r3, [pc, #64]	; (8000b2c <MX_TIM6_Init+0x64>)
 8000aec:	2217      	movs	r2, #23
 8000aee:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000af0:	4b0e      	ldr	r3, [pc, #56]	; (8000b2c <MX_TIM6_Init+0x64>)
 8000af2:	2280      	movs	r2, #128	; 0x80
 8000af4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000af6:	480d      	ldr	r0, [pc, #52]	; (8000b2c <MX_TIM6_Init+0x64>)
 8000af8:	f007 fdc0 	bl	800867c <HAL_TIM_Base_Init>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d001      	beq.n	8000b06 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8000b02:	f000 f9cd 	bl	8000ea0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000b06:	2320      	movs	r3, #32
 8000b08:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000b0e:	1d3b      	adds	r3, r7, #4
 8000b10:	4619      	mov	r1, r3
 8000b12:	4806      	ldr	r0, [pc, #24]	; (8000b2c <MX_TIM6_Init+0x64>)
 8000b14:	f007 fed2 	bl	80088bc <HAL_TIMEx_MasterConfigSynchronization>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8000b1e:	f000 f9bf 	bl	8000ea0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000b22:	bf00      	nop
 8000b24:	3710      	adds	r7, #16
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	240002a4 	.word	0x240002a4
 8000b30:	40001000 	.word	0x40001000

08000b34 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b38:	4b22      	ldr	r3, [pc, #136]	; (8000bc4 <MX_USART3_UART_Init+0x90>)
 8000b3a:	4a23      	ldr	r2, [pc, #140]	; (8000bc8 <MX_USART3_UART_Init+0x94>)
 8000b3c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b3e:	4b21      	ldr	r3, [pc, #132]	; (8000bc4 <MX_USART3_UART_Init+0x90>)
 8000b40:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b44:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b46:	4b1f      	ldr	r3, [pc, #124]	; (8000bc4 <MX_USART3_UART_Init+0x90>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b4c:	4b1d      	ldr	r3, [pc, #116]	; (8000bc4 <MX_USART3_UART_Init+0x90>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b52:	4b1c      	ldr	r3, [pc, #112]	; (8000bc4 <MX_USART3_UART_Init+0x90>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b58:	4b1a      	ldr	r3, [pc, #104]	; (8000bc4 <MX_USART3_UART_Init+0x90>)
 8000b5a:	220c      	movs	r2, #12
 8000b5c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b5e:	4b19      	ldr	r3, [pc, #100]	; (8000bc4 <MX_USART3_UART_Init+0x90>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b64:	4b17      	ldr	r3, [pc, #92]	; (8000bc4 <MX_USART3_UART_Init+0x90>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b6a:	4b16      	ldr	r3, [pc, #88]	; (8000bc4 <MX_USART3_UART_Init+0x90>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b70:	4b14      	ldr	r3, [pc, #80]	; (8000bc4 <MX_USART3_UART_Init+0x90>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b76:	4b13      	ldr	r3, [pc, #76]	; (8000bc4 <MX_USART3_UART_Init+0x90>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b7c:	4811      	ldr	r0, [pc, #68]	; (8000bc4 <MX_USART3_UART_Init+0x90>)
 8000b7e:	f007 ff25 	bl	80089cc <HAL_UART_Init>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d001      	beq.n	8000b8c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000b88:	f000 f98a 	bl	8000ea0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b8c:	2100      	movs	r1, #0
 8000b8e:	480d      	ldr	r0, [pc, #52]	; (8000bc4 <MX_USART3_UART_Init+0x90>)
 8000b90:	f008 ffbb 	bl	8009b0a <HAL_UARTEx_SetTxFifoThreshold>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d001      	beq.n	8000b9e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000b9a:	f000 f981 	bl	8000ea0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	4808      	ldr	r0, [pc, #32]	; (8000bc4 <MX_USART3_UART_Init+0x90>)
 8000ba2:	f008 fff0 	bl	8009b86 <HAL_UARTEx_SetRxFifoThreshold>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d001      	beq.n	8000bb0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000bac:	f000 f978 	bl	8000ea0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000bb0:	4804      	ldr	r0, [pc, #16]	; (8000bc4 <MX_USART3_UART_Init+0x90>)
 8000bb2:	f008 ff71 	bl	8009a98 <HAL_UARTEx_DisableFifoMode>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d001      	beq.n	8000bc0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000bbc:	f000 f970 	bl	8000ea0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000bc0:	bf00      	nop
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	240000c4 	.word	0x240000c4
 8000bc8:	40004800 	.word	0x40004800

08000bcc <MX_USB_OTG_HS_USB_Init>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_USB_Init(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 1 */
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8000bd0:	bf00      	nop
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
	...

08000bdc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000be2:	4b19      	ldr	r3, [pc, #100]	; (8000c48 <MX_DMA_Init+0x6c>)
 8000be4:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000be8:	4a17      	ldr	r2, [pc, #92]	; (8000c48 <MX_DMA_Init+0x6c>)
 8000bea:	f043 0301 	orr.w	r3, r3, #1
 8000bee:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
 8000bf2:	4b15      	ldr	r3, [pc, #84]	; (8000c48 <MX_DMA_Init+0x6c>)
 8000bf4:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000bf8:	f003 0301 	and.w	r3, r3, #1
 8000bfc:	607b      	str	r3, [r7, #4]
 8000bfe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000c00:	4b11      	ldr	r3, [pc, #68]	; (8000c48 <MX_DMA_Init+0x6c>)
 8000c02:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000c06:	4a10      	ldr	r2, [pc, #64]	; (8000c48 <MX_DMA_Init+0x6c>)
 8000c08:	f043 0302 	orr.w	r3, r3, #2
 8000c0c:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
 8000c10:	4b0d      	ldr	r3, [pc, #52]	; (8000c48 <MX_DMA_Init+0x6c>)
 8000c12:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000c16:	f003 0302 	and.w	r3, r3, #2
 8000c1a:	603b      	str	r3, [r7, #0]
 8000c1c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000c1e:	2200      	movs	r2, #0
 8000c20:	2100      	movs	r1, #0
 8000c22:	200b      	movs	r0, #11
 8000c24:	f002 f88d 	bl	8002d42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000c28:	200b      	movs	r0, #11
 8000c2a:	f002 f8a4 	bl	8002d76 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000c2e:	2200      	movs	r2, #0
 8000c30:	2100      	movs	r1, #0
 8000c32:	2038      	movs	r0, #56	; 0x38
 8000c34:	f002 f885 	bl	8002d42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000c38:	2038      	movs	r0, #56	; 0x38
 8000c3a:	f002 f89c 	bl	8002d76 <HAL_NVIC_EnableIRQ>

}
 8000c3e:	bf00      	nop
 8000c40:	3708      	adds	r7, #8
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	58024400 	.word	0x58024400

08000c4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b08e      	sub	sp, #56	; 0x38
 8000c50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c56:	2200      	movs	r2, #0
 8000c58:	601a      	str	r2, [r3, #0]
 8000c5a:	605a      	str	r2, [r3, #4]
 8000c5c:	609a      	str	r2, [r3, #8]
 8000c5e:	60da      	str	r2, [r3, #12]
 8000c60:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c62:	4b87      	ldr	r3, [pc, #540]	; (8000e80 <MX_GPIO_Init+0x234>)
 8000c64:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c68:	4a85      	ldr	r2, [pc, #532]	; (8000e80 <MX_GPIO_Init+0x234>)
 8000c6a:	f043 0304 	orr.w	r3, r3, #4
 8000c6e:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000c72:	4b83      	ldr	r3, [pc, #524]	; (8000e80 <MX_GPIO_Init+0x234>)
 8000c74:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c78:	f003 0304 	and.w	r3, r3, #4
 8000c7c:	623b      	str	r3, [r7, #32]
 8000c7e:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c80:	4b7f      	ldr	r3, [pc, #508]	; (8000e80 <MX_GPIO_Init+0x234>)
 8000c82:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c86:	4a7e      	ldr	r2, [pc, #504]	; (8000e80 <MX_GPIO_Init+0x234>)
 8000c88:	f043 0320 	orr.w	r3, r3, #32
 8000c8c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000c90:	4b7b      	ldr	r3, [pc, #492]	; (8000e80 <MX_GPIO_Init+0x234>)
 8000c92:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c96:	f003 0320 	and.w	r3, r3, #32
 8000c9a:	61fb      	str	r3, [r7, #28]
 8000c9c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c9e:	4b78      	ldr	r3, [pc, #480]	; (8000e80 <MX_GPIO_Init+0x234>)
 8000ca0:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000ca4:	4a76      	ldr	r2, [pc, #472]	; (8000e80 <MX_GPIO_Init+0x234>)
 8000ca6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000caa:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000cae:	4b74      	ldr	r3, [pc, #464]	; (8000e80 <MX_GPIO_Init+0x234>)
 8000cb0:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000cb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cb8:	61bb      	str	r3, [r7, #24]
 8000cba:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cbc:	4b70      	ldr	r3, [pc, #448]	; (8000e80 <MX_GPIO_Init+0x234>)
 8000cbe:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000cc2:	4a6f      	ldr	r2, [pc, #444]	; (8000e80 <MX_GPIO_Init+0x234>)
 8000cc4:	f043 0301 	orr.w	r3, r3, #1
 8000cc8:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000ccc:	4b6c      	ldr	r3, [pc, #432]	; (8000e80 <MX_GPIO_Init+0x234>)
 8000cce:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000cd2:	f003 0301 	and.w	r3, r3, #1
 8000cd6:	617b      	str	r3, [r7, #20]
 8000cd8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cda:	4b69      	ldr	r3, [pc, #420]	; (8000e80 <MX_GPIO_Init+0x234>)
 8000cdc:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000ce0:	4a67      	ldr	r2, [pc, #412]	; (8000e80 <MX_GPIO_Init+0x234>)
 8000ce2:	f043 0302 	orr.w	r3, r3, #2
 8000ce6:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000cea:	4b65      	ldr	r3, [pc, #404]	; (8000e80 <MX_GPIO_Init+0x234>)
 8000cec:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000cf0:	f003 0302 	and.w	r3, r3, #2
 8000cf4:	613b      	str	r3, [r7, #16]
 8000cf6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cf8:	4b61      	ldr	r3, [pc, #388]	; (8000e80 <MX_GPIO_Init+0x234>)
 8000cfa:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000cfe:	4a60      	ldr	r2, [pc, #384]	; (8000e80 <MX_GPIO_Init+0x234>)
 8000d00:	f043 0308 	orr.w	r3, r3, #8
 8000d04:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000d08:	4b5d      	ldr	r3, [pc, #372]	; (8000e80 <MX_GPIO_Init+0x234>)
 8000d0a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000d0e:	f003 0308 	and.w	r3, r3, #8
 8000d12:	60fb      	str	r3, [r7, #12]
 8000d14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d16:	4b5a      	ldr	r3, [pc, #360]	; (8000e80 <MX_GPIO_Init+0x234>)
 8000d18:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000d1c:	4a58      	ldr	r2, [pc, #352]	; (8000e80 <MX_GPIO_Init+0x234>)
 8000d1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d22:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000d26:	4b56      	ldr	r3, [pc, #344]	; (8000e80 <MX_GPIO_Init+0x234>)
 8000d28:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000d2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d30:	60bb      	str	r3, [r7, #8]
 8000d32:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d34:	4b52      	ldr	r3, [pc, #328]	; (8000e80 <MX_GPIO_Init+0x234>)
 8000d36:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000d3a:	4a51      	ldr	r2, [pc, #324]	; (8000e80 <MX_GPIO_Init+0x234>)
 8000d3c:	f043 0310 	orr.w	r3, r3, #16
 8000d40:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000d44:	4b4e      	ldr	r3, [pc, #312]	; (8000e80 <MX_GPIO_Init+0x234>)
 8000d46:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000d4a:	f003 0310 	and.w	r3, r3, #16
 8000d4e:	607b      	str	r3, [r7, #4]
 8000d50:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_FS_PWR_EN_GPIO_Port, USB_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000d52:	2200      	movs	r2, #0
 8000d54:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d58:	484a      	ldr	r0, [pc, #296]	; (8000e84 <MX_GPIO_Init+0x238>)
 8000d5a:	f004 fe5d 	bl	8005a18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000d5e:	2200      	movs	r2, #0
 8000d60:	f244 0101 	movw	r1, #16385	; 0x4001
 8000d64:	4848      	ldr	r0, [pc, #288]	; (8000e88 <MX_GPIO_Init+0x23c>)
 8000d66:	f004 fe57 	bl	8005a18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	2102      	movs	r1, #2
 8000d6e:	4847      	ldr	r0, [pc, #284]	; (8000e8c <MX_GPIO_Init+0x240>)
 8000d70:	f004 fe52 	bl	8005a18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d74:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d78:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d86:	4619      	mov	r1, r3
 8000d88:	4841      	ldr	r0, [pc, #260]	; (8000e90 <MX_GPIO_Init+0x244>)
 8000d8a:	f004 fc95 	bl	80056b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin;
 8000d8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d92:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d94:	2301      	movs	r3, #1
 8000d96:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000da0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000da4:	4619      	mov	r1, r3
 8000da6:	4837      	ldr	r0, [pc, #220]	; (8000e84 <MX_GPIO_Init+0x238>)
 8000da8:	f004 fc86 	bl	80056b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000dac:	f244 0301 	movw	r3, #16385	; 0x4001
 8000db0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000db2:	2301      	movs	r3, #1
 8000db4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db6:	2300      	movs	r3, #0
 8000db8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dbe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	4830      	ldr	r0, [pc, #192]	; (8000e88 <MX_GPIO_Init+0x23c>)
 8000dc6:	f004 fc77 	bl	80056b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 8000dca:	2380      	movs	r3, #128	; 0x80
 8000dcc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000dce:	4b31      	ldr	r3, [pc, #196]	; (8000e94 <MX_GPIO_Init+0x248>)
 8000dd0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000dd6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dda:	4619      	mov	r1, r3
 8000ddc:	482e      	ldr	r0, [pc, #184]	; (8000e98 <MX_GPIO_Init+0x24c>)
 8000dde:	f004 fc6b 	bl	80056b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_FS_VBUS_Pin;
 8000de2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000de6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000de8:	2300      	movs	r3, #0
 8000dea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dec:	2300      	movs	r3, #0
 8000dee:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000df0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000df4:	4619      	mov	r1, r3
 8000df6:	4829      	ldr	r0, [pc, #164]	; (8000e9c <MX_GPIO_Init+0x250>)
 8000df8:	f004 fc5e 	bl	80056b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_ID_Pin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 8000dfc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e00:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e02:	2302      	movs	r3, #2
 8000e04:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e06:	2300      	movs	r3, #0
 8000e08:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8000e0e:	230a      	movs	r3, #10
 8000e10:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 8000e12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e16:	4619      	mov	r1, r3
 8000e18:	4820      	ldr	r0, [pc, #128]	; (8000e9c <MX_GPIO_Init+0x250>)
 8000e1a:	f004 fc4d 	bl	80056b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_N_Pin USB_FS_P_Pin */
  GPIO_InitStruct.Pin = USB_FS_N_Pin|USB_FS_P_Pin;
 8000e1e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000e22:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e24:	2302      	movs	r3, #2
 8000e26:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e34:	4619      	mov	r1, r3
 8000e36:	4819      	ldr	r0, [pc, #100]	; (8000e9c <MX_GPIO_Init+0x250>)
 8000e38:	f004 fc3e 	bl	80056b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e3c:	23c0      	movs	r3, #192	; 0xc0
 8000e3e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e40:	2302      	movs	r3, #2
 8000e42:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e44:	2300      	movs	r3, #0
 8000e46:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000e4c:	2307      	movs	r3, #7
 8000e4e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e54:	4619      	mov	r1, r3
 8000e56:	480c      	ldr	r0, [pc, #48]	; (8000e88 <MX_GPIO_Init+0x23c>)
 8000e58:	f004 fc2e 	bl	80056b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000e5c:	2302      	movs	r3, #2
 8000e5e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e60:	2301      	movs	r3, #1
 8000e62:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e64:	2300      	movs	r3, #0
 8000e66:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000e6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e70:	4619      	mov	r1, r3
 8000e72:	4806      	ldr	r0, [pc, #24]	; (8000e8c <MX_GPIO_Init+0x240>)
 8000e74:	f004 fc20 	bl	80056b8 <HAL_GPIO_Init>

}
 8000e78:	bf00      	nop
 8000e7a:	3738      	adds	r7, #56	; 0x38
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	58024400 	.word	0x58024400
 8000e84:	58021400 	.word	0x58021400
 8000e88:	58020400 	.word	0x58020400
 8000e8c:	58021000 	.word	0x58021000
 8000e90:	58020800 	.word	0x58020800
 8000e94:	11110000 	.word	0x11110000
 8000e98:	58021800 	.word	0x58021800
 8000e9c:	58020000 	.word	0x58020000

08000ea0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000ea4:	bf00      	nop
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr
	...

08000eb0 <init_nco>:
 * @returns pointer to an initialized structure of type #NCO_T which may
 * be used to get NCO samples.
 */

NCO_T *init_nco(  float f0,            //!< [in] Frequency in cycles per sample
                  float theta){        //!< [in] Offset angle in radians
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b084      	sub	sp, #16
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	ed87 0a01 	vstr	s0, [r7, #4]
 8000eba:	edc7 0a00 	vstr	s1, [r7]

    //Allocate memory for s
    NCO_T *s = malloc(sizeof(NCO_T));
 8000ebe:	200c      	movs	r0, #12
 8000ec0:	f009 f9ce 	bl	800a260 <malloc>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	60fb      	str	r3, [r7, #12]
    if (s == NULL) {
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d105      	bne.n	8000eda <init_nco+0x2a>
        printf("Failed to allocate memory for s\n");
 8000ece:	481a      	ldr	r0, [pc, #104]	; (8000f38 <init_nco+0x88>)
 8000ed0:	f009 fae8 	bl	800a4a4 <puts>
        exit(EXIT_FAILURE);
 8000ed4:	2001      	movs	r0, #1
 8000ed6:	f009 f98b 	bl	800a1f0 <exit>
    }

    //Initialize struct variables
    s->f0 = (int)(f0 * 2 * (1u << 31));
 8000eda:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ede:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000ee2:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8000f3c <init_nco+0x8c>
 8000ee6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000eea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000eee:	ee17 2a90 	vmov	r2, s15
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	601a      	str	r2, [r3, #0]
    s->theta = (int)((theta * 2 * (1u << 31))/(2.*PI));
 8000ef6:	edd7 7a00 	vldr	s15, [r7]
 8000efa:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000efe:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8000f3c <init_nco+0x8c>
 8000f02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f06:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000f0a:	ed9f 5b09 	vldr	d5, [pc, #36]	; 8000f30 <init_nco+0x80>
 8000f0e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000f12:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000f16:	ee17 2a90 	vmov	r2, s15
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	605a      	str	r2, [r3, #4]
    s->acc = 0;
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	2200      	movs	r2, #0
 8000f22:	609a      	str	r2, [r3, #8]

    //Return pointer to struct NCO_T
    return s;
 8000f24:	68fb      	ldr	r3, [r7, #12]
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	3710      	adds	r7, #16
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	53c8d4f1 	.word	0x53c8d4f1
 8000f34:	401921fb 	.word	0x401921fb
 8000f38:	0800abac 	.word	0x0800abac
 8000f3c:	4f000000 	.word	0x4f000000

08000f40 <nco_get_samples>:
 * phase discontinuities from one call to the next.
 */

void nco_get_samples(NCO_T *s,         //!< [in,out] Pointer to NCO_T struct.
                     float *y,         //!< [out] Pointer to an array for storage of output samples.
                     int n_samples){   //!< [in] Number of NCO output samples to generate.
 8000f40:	b480      	push	{r7}
 8000f42:	b089      	sub	sp, #36	; 0x24
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	60f8      	str	r0, [r7, #12]
 8000f48:	60b9      	str	r1, [r7, #8]
 8000f4a:	607a      	str	r2, [r7, #4]
	unsigned int i;
	unsigned int kprime;
	unsigned int index;

	for (i = 0; i < n_samples; i++) {
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	61fb      	str	r3, [r7, #28]
 8000f50:	e02a      	b.n	8000fa8 <nco_get_samples+0x68>

        if ((i == 0) && (s->acc == 0)) {
 8000f52:	69fb      	ldr	r3, [r7, #28]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d107      	bne.n	8000f68 <nco_get_samples+0x28>
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	689b      	ldr	r3, [r3, #8]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d103      	bne.n	8000f68 <nco_get_samples+0x28>
            s->acc = 0;
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	2200      	movs	r2, #0
 8000f64:	609a      	str	r2, [r3, #8]
 8000f66:	e008      	b.n	8000f7a <nco_get_samples+0x3a>
        } else {
            // k1prime[n]
            s->acc += s->f0;
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	689b      	ldr	r3, [r3, #8]
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	4413      	add	r3, r2
 8000f74:	461a      	mov	r2, r3
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	609a      	str	r2, [r3, #8]
        }
        //kprime[n]
        kprime = s->acc + s->theta;
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	689b      	ldr	r3, [r3, #8]
 8000f7e:	461a      	mov	r2, r3
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	4413      	add	r3, r2
 8000f86:	61bb      	str	r3, [r7, #24]

        index = kprime >> 23;
 8000f88:	69bb      	ldr	r3, [r7, #24]
 8000f8a:	0ddb      	lsrs	r3, r3, #23
 8000f8c:	617b      	str	r3, [r7, #20]
//        	y[i] = index;
//        }
//		y[i] = index;
//        y[i] = (int)((cosine[i / 2] * 2048)/2 + 2047);
//        y[i] = (unsigned int)((cosine[index] * 2048)/2 + 2047);
        y[i] = cosine[index];
 8000f8e:	69fb      	ldr	r3, [r7, #28]
 8000f90:	009b      	lsls	r3, r3, #2
 8000f92:	68ba      	ldr	r2, [r7, #8]
 8000f94:	4413      	add	r3, r2
 8000f96:	4909      	ldr	r1, [pc, #36]	; (8000fbc <nco_get_samples+0x7c>)
 8000f98:	697a      	ldr	r2, [r7, #20]
 8000f9a:	0092      	lsls	r2, r2, #2
 8000f9c:	440a      	add	r2, r1
 8000f9e:	6812      	ldr	r2, [r2, #0]
 8000fa0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < n_samples; i++) {
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	3301      	adds	r3, #1
 8000fa6:	61fb      	str	r3, [r7, #28]
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	69fa      	ldr	r2, [r7, #28]
 8000fac:	429a      	cmp	r2, r3
 8000fae:	d3d0      	bcc.n	8000f52 <nco_get_samples+0x12>
	}
}
 8000fb0:	bf00      	nop
 8000fb2:	3724      	adds	r7, #36	; 0x24
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr
 8000fbc:	0800adc4 	.word	0x0800adc4

08000fc0 <get_blocksize>:
//0: wait for buffer
//1:
volatile enum status{STARTUP, PROCESS, WAIT_FOR_BUFFER};
enum status volatile current_status;

int get_blocksize() {
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
	return ADC_block_len;
 8000fc4:	4b03      	ldr	r3, [pc, #12]	; (8000fd4 <get_blocksize+0x14>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	24000000 	.word	0x24000000

08000fd8 <get_adc_buff>:
void set_blocksize( uint32_t new_blocksize) {
	ADC_block_len = new_blocksize;
	ADC_buffer_len = 2 * new_blocksize;
}

void get_adc_buff(float * ret_adc) {
 8000fd8:	b480      	push	{r7}
 8000fda:	b085      	sub	sp, #20
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
	uint32_t i;

	current_status = WAIT_FOR_BUFFER;
 8000fe0:	4b27      	ldr	r3, [pc, #156]	; (8001080 <get_adc_buff+0xa8>)
 8000fe2:	2202      	movs	r2, #2
 8000fe4:	701a      	strb	r2, [r3, #0]
	while (current_status == WAIT_FOR_BUFFER)
 8000fe6:	e000      	b.n	8000fea <get_adc_buff+0x12>
		__WFI(); //Wait for interrupts to change current_status
 8000fe8:	bf30      	wfi
	while (current_status == WAIT_FOR_BUFFER)
 8000fea:	4b25      	ldr	r3, [pc, #148]	; (8001080 <get_adc_buff+0xa8>)
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	b2db      	uxtb	r3, r3
 8000ff0:	2b02      	cmp	r3, #2
 8000ff2:	d0f9      	beq.n	8000fe8 <get_adc_buff+0x10>

	if (Half_Done) {
 8000ff4:	4b23      	ldr	r3, [pc, #140]	; (8001084 <get_adc_buff+0xac>)
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d008      	beq.n	8001010 <get_adc_buff+0x38>
		input_buff = adc_buff;
 8000ffe:	4b22      	ldr	r3, [pc, #136]	; (8001088 <get_adc_buff+0xb0>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4a22      	ldr	r2, [pc, #136]	; (800108c <get_adc_buff+0xb4>)
 8001004:	6013      	str	r3, [r2, #0]
		output_buff = dac_buff;
 8001006:	4b22      	ldr	r3, [pc, #136]	; (8001090 <get_adc_buff+0xb8>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	4a22      	ldr	r2, [pc, #136]	; (8001094 <get_adc_buff+0xbc>)
 800100c:	6013      	str	r3, [r2, #0]
 800100e:	e00f      	b.n	8001030 <get_adc_buff+0x58>
	}
	else {
		input_buff = &(adc_buff[ADC_block_len]);
 8001010:	4b1d      	ldr	r3, [pc, #116]	; (8001088 <get_adc_buff+0xb0>)
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	4b20      	ldr	r3, [pc, #128]	; (8001098 <get_adc_buff+0xc0>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	005b      	lsls	r3, r3, #1
 800101a:	4413      	add	r3, r2
 800101c:	4a1b      	ldr	r2, [pc, #108]	; (800108c <get_adc_buff+0xb4>)
 800101e:	6013      	str	r3, [r2, #0]
		output_buff = &(dac_buff[ADC_block_len]);
 8001020:	4b1b      	ldr	r3, [pc, #108]	; (8001090 <get_adc_buff+0xb8>)
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	4b1c      	ldr	r3, [pc, #112]	; (8001098 <get_adc_buff+0xc0>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	005b      	lsls	r3, r3, #1
 800102a:	4413      	add	r3, r2
 800102c:	4a19      	ldr	r2, [pc, #100]	; (8001094 <get_adc_buff+0xbc>)
 800102e:	6013      	str	r3, [r2, #0]
	}

	for (i = 0; i < ADC_block_len; i++) {
 8001030:	2300      	movs	r3, #0
 8001032:	60fb      	str	r3, [r7, #12]
 8001034:	e019      	b.n	800106a <get_adc_buff+0x92>
		ret_adc[i] = (float)(input_buff[i] - 2047) / 2048.;
 8001036:	4b15      	ldr	r3, [pc, #84]	; (800108c <get_adc_buff+0xb4>)
 8001038:	681a      	ldr	r2, [r3, #0]
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	005b      	lsls	r3, r3, #1
 800103e:	4413      	add	r3, r2
 8001040:	881b      	ldrh	r3, [r3, #0]
 8001042:	b29b      	uxth	r3, r3
 8001044:	f2a3 73ff 	subw	r3, r3, #2047	; 0x7ff
 8001048:	ee07 3a90 	vmov	s15, r3
 800104c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	687a      	ldr	r2, [r7, #4]
 8001056:	4413      	add	r3, r2
 8001058:	eddf 6a10 	vldr	s13, [pc, #64]	; 800109c <get_adc_buff+0xc4>
 800105c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001060:	edc3 7a00 	vstr	s15, [r3]
	for (i = 0; i < ADC_block_len; i++) {
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	3301      	adds	r3, #1
 8001068:	60fb      	str	r3, [r7, #12]
 800106a:	4b0b      	ldr	r3, [pc, #44]	; (8001098 <get_adc_buff+0xc0>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	68fa      	ldr	r2, [r7, #12]
 8001070:	429a      	cmp	r2, r3
 8001072:	d3e0      	bcc.n	8001036 <get_adc_buff+0x5e>
	}
}
 8001074:	bf00      	nop
 8001076:	3714      	adds	r7, #20
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	240002f0 	.word	0x240002f0
 8001084:	24000098 	.word	0x24000098
 8001088:	240002f4 	.word	0x240002f4
 800108c:	2400009c 	.word	0x2400009c
 8001090:	240002f8 	.word	0x240002f8
 8001094:	240000a0 	.word	0x240000a0
 8001098:	24000000 	.word	0x24000000
 800109c:	45000000 	.word	0x45000000

080010a0 <set_dac_buff>:

void set_dac_buff(float * input_dac) {
 80010a0:	b480      	push	{r7}
 80010a2:	b085      	sub	sp, #20
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
	uint32_t i;

	for (i = 0; i < ADC_block_len; i++) {
 80010a8:	2300      	movs	r3, #0
 80010aa:	60fb      	str	r3, [r7, #12]
 80010ac:	e020      	b.n	80010f0 <set_dac_buff+0x50>
		output_buff[i] = (int)((input_dac[i] + 1.) * 2048.) & 0xFFF;
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	009b      	lsls	r3, r3, #2
 80010b2:	687a      	ldr	r2, [r7, #4]
 80010b4:	4413      	add	r3, r2
 80010b6:	edd3 7a00 	vldr	s15, [r3]
 80010ba:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80010be:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80010c2:	ee37 7b06 	vadd.f64	d7, d7, d6
 80010c6:	ed9f 6b10 	vldr	d6, [pc, #64]	; 8001108 <set_dac_buff+0x68>
 80010ca:	ee27 7b06 	vmul.f64	d7, d7, d6
 80010ce:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80010d2:	ee17 3a90 	vmov	r3, s15
 80010d6:	b29a      	uxth	r2, r3
 80010d8:	4b0d      	ldr	r3, [pc, #52]	; (8001110 <set_dac_buff+0x70>)
 80010da:	6819      	ldr	r1, [r3, #0]
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	005b      	lsls	r3, r3, #1
 80010e0:	440b      	add	r3, r1
 80010e2:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80010e6:	b292      	uxth	r2, r2
 80010e8:	801a      	strh	r2, [r3, #0]
	for (i = 0; i < ADC_block_len; i++) {
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	3301      	adds	r3, #1
 80010ee:	60fb      	str	r3, [r7, #12]
 80010f0:	4b08      	ldr	r3, [pc, #32]	; (8001114 <set_dac_buff+0x74>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	68fa      	ldr	r2, [r7, #12]
 80010f6:	429a      	cmp	r2, r3
 80010f8:	d3d9      	bcc.n	80010ae <set_dac_buff+0xe>
	}
}
 80010fa:	bf00      	nop
 80010fc:	3714      	adds	r7, #20
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop
 8001108:	00000000 	.word	0x00000000
 800110c:	40a00000 	.word	0x40a00000
 8001110:	240000a0 	.word	0x240000a0
 8001114:	24000000 	.word	0x24000000

08001118 <HAL_ADC_ConvHalfCpltCallback>:
//	for (i = 0; i < ADC_block_len; i++) {
//		output_buff[i]
//	}
//}

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc) {
 8001118:	b480      	push	{r7}
 800111a:	b083      	sub	sp, #12
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
	Half_Done = 1;
 8001120:	4b09      	ldr	r3, [pc, #36]	; (8001148 <HAL_ADC_ConvHalfCpltCallback+0x30>)
 8001122:	2201      	movs	r2, #1
 8001124:	701a      	strb	r2, [r3, #0]

	if (current_status == WAIT_FOR_BUFFER) {
 8001126:	4b09      	ldr	r3, [pc, #36]	; (800114c <HAL_ADC_ConvHalfCpltCallback+0x34>)
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	b2db      	uxtb	r3, r3
 800112c:	2b02      	cmp	r3, #2
 800112e:	d103      	bne.n	8001138 <HAL_ADC_ConvHalfCpltCallback+0x20>
		current_status = PROCESS;
 8001130:	4b06      	ldr	r3, [pc, #24]	; (800114c <HAL_ADC_ConvHalfCpltCallback+0x34>)
 8001132:	2201      	movs	r2, #1
 8001134:	701a      	strb	r2, [r3, #0]
	else if (current_status != STARTUP) {
//		printf("Overrun by samples\n");
//		exit(EXIT_FAILURE);
//		while(1);
	}
}
 8001136:	e001      	b.n	800113c <HAL_ADC_ConvHalfCpltCallback+0x24>
	else if (current_status != STARTUP) {
 8001138:	4b04      	ldr	r3, [pc, #16]	; (800114c <HAL_ADC_ConvHalfCpltCallback+0x34>)
 800113a:	781b      	ldrb	r3, [r3, #0]
}
 800113c:	bf00      	nop
 800113e:	370c      	adds	r7, #12
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr
 8001148:	24000098 	.word	0x24000098
 800114c:	240002f0 	.word	0x240002f0

08001150 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
	Half_Done = 0;
 8001158:	4b09      	ldr	r3, [pc, #36]	; (8001180 <HAL_ADC_ConvCpltCallback+0x30>)
 800115a:	2200      	movs	r2, #0
 800115c:	701a      	strb	r2, [r3, #0]

	if (current_status == WAIT_FOR_BUFFER) {
 800115e:	4b09      	ldr	r3, [pc, #36]	; (8001184 <HAL_ADC_ConvCpltCallback+0x34>)
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	b2db      	uxtb	r3, r3
 8001164:	2b02      	cmp	r3, #2
 8001166:	d103      	bne.n	8001170 <HAL_ADC_ConvCpltCallback+0x20>
			current_status = PROCESS;
 8001168:	4b06      	ldr	r3, [pc, #24]	; (8001184 <HAL_ADC_ConvCpltCallback+0x34>)
 800116a:	2201      	movs	r2, #1
 800116c:	701a      	strb	r2, [r3, #0]
	else if (current_status != STARTUP) {
//		printf("Overrun by samples\n");
//		exit(1);
//		while(1); //REMOVE THIS
	}
}
 800116e:	e001      	b.n	8001174 <HAL_ADC_ConvCpltCallback+0x24>
	else if (current_status != STARTUP) {
 8001170:	4b04      	ldr	r3, [pc, #16]	; (8001184 <HAL_ADC_ConvCpltCallback+0x34>)
 8001172:	781b      	ldrb	r3, [r3, #0]
}
 8001174:	bf00      	nop
 8001176:	370c      	adds	r7, #12
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr
 8001180:	24000098 	.word	0x24000098
 8001184:	240002f0 	.word	0x240002f0

08001188 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001188:	b480      	push	{r7}
 800118a:	b083      	sub	sp, #12
 800118c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800118e:	4b0a      	ldr	r3, [pc, #40]	; (80011b8 <HAL_MspInit+0x30>)
 8001190:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8001194:	4a08      	ldr	r2, [pc, #32]	; (80011b8 <HAL_MspInit+0x30>)
 8001196:	f043 0302 	orr.w	r3, r3, #2
 800119a:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 800119e:	4b06      	ldr	r3, [pc, #24]	; (80011b8 <HAL_MspInit+0x30>)
 80011a0:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80011a4:	f003 0302 	and.w	r3, r3, #2
 80011a8:	607b      	str	r3, [r7, #4]
 80011aa:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011ac:	bf00      	nop
 80011ae:	370c      	adds	r7, #12
 80011b0:	46bd      	mov	sp, r7
 80011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b6:	4770      	bx	lr
 80011b8:	58024400 	.word	0x58024400

080011bc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b08a      	sub	sp, #40	; 0x28
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c4:	f107 0314 	add.w	r3, r7, #20
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	605a      	str	r2, [r3, #4]
 80011ce:	609a      	str	r2, [r3, #8]
 80011d0:	60da      	str	r2, [r3, #12]
 80011d2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a30      	ldr	r2, [pc, #192]	; (800129c <HAL_ADC_MspInit+0xe0>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d159      	bne.n	8001292 <HAL_ADC_MspInit+0xd6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80011de:	4b30      	ldr	r3, [pc, #192]	; (80012a0 <HAL_ADC_MspInit+0xe4>)
 80011e0:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 80011e4:	4a2e      	ldr	r2, [pc, #184]	; (80012a0 <HAL_ADC_MspInit+0xe4>)
 80011e6:	f043 0320 	orr.w	r3, r3, #32
 80011ea:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
 80011ee:	4b2c      	ldr	r3, [pc, #176]	; (80012a0 <HAL_ADC_MspInit+0xe4>)
 80011f0:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 80011f4:	f003 0320 	and.w	r3, r3, #32
 80011f8:	613b      	str	r3, [r7, #16]
 80011fa:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011fc:	4b28      	ldr	r3, [pc, #160]	; (80012a0 <HAL_ADC_MspInit+0xe4>)
 80011fe:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001202:	4a27      	ldr	r2, [pc, #156]	; (80012a0 <HAL_ADC_MspInit+0xe4>)
 8001204:	f043 0302 	orr.w	r3, r3, #2
 8001208:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800120c:	4b24      	ldr	r3, [pc, #144]	; (80012a0 <HAL_ADC_MspInit+0xe4>)
 800120e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001212:	f003 0302 	and.w	r3, r3, #2
 8001216:	60fb      	str	r3, [r7, #12]
 8001218:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800121a:	2302      	movs	r3, #2
 800121c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800121e:	2303      	movs	r3, #3
 8001220:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001222:	2300      	movs	r3, #0
 8001224:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001226:	f107 0314 	add.w	r3, r7, #20
 800122a:	4619      	mov	r1, r3
 800122c:	481d      	ldr	r0, [pc, #116]	; (80012a4 <HAL_ADC_MspInit+0xe8>)
 800122e:	f004 fa43 	bl	80056b8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8001232:	4b1d      	ldr	r3, [pc, #116]	; (80012a8 <HAL_ADC_MspInit+0xec>)
 8001234:	4a1d      	ldr	r2, [pc, #116]	; (80012ac <HAL_ADC_MspInit+0xf0>)
 8001236:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001238:	4b1b      	ldr	r3, [pc, #108]	; (80012a8 <HAL_ADC_MspInit+0xec>)
 800123a:	2209      	movs	r2, #9
 800123c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800123e:	4b1a      	ldr	r3, [pc, #104]	; (80012a8 <HAL_ADC_MspInit+0xec>)
 8001240:	2200      	movs	r2, #0
 8001242:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001244:	4b18      	ldr	r3, [pc, #96]	; (80012a8 <HAL_ADC_MspInit+0xec>)
 8001246:	2200      	movs	r2, #0
 8001248:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800124a:	4b17      	ldr	r3, [pc, #92]	; (80012a8 <HAL_ADC_MspInit+0xec>)
 800124c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001250:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001252:	4b15      	ldr	r3, [pc, #84]	; (80012a8 <HAL_ADC_MspInit+0xec>)
 8001254:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001258:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800125a:	4b13      	ldr	r3, [pc, #76]	; (80012a8 <HAL_ADC_MspInit+0xec>)
 800125c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001260:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001262:	4b11      	ldr	r3, [pc, #68]	; (80012a8 <HAL_ADC_MspInit+0xec>)
 8001264:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001268:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800126a:	4b0f      	ldr	r3, [pc, #60]	; (80012a8 <HAL_ADC_MspInit+0xec>)
 800126c:	2200      	movs	r2, #0
 800126e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001270:	4b0d      	ldr	r3, [pc, #52]	; (80012a8 <HAL_ADC_MspInit+0xec>)
 8001272:	2200      	movs	r2, #0
 8001274:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001276:	480c      	ldr	r0, [pc, #48]	; (80012a8 <HAL_ADC_MspInit+0xec>)
 8001278:	f002 f8a2 	bl	80033c0 <HAL_DMA_Init>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <HAL_ADC_MspInit+0xca>
    {
      Error_Handler();
 8001282:	f7ff fe0d 	bl	8000ea0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4a07      	ldr	r2, [pc, #28]	; (80012a8 <HAL_ADC_MspInit+0xec>)
 800128a:	64da      	str	r2, [r3, #76]	; 0x4c
 800128c:	4a06      	ldr	r2, [pc, #24]	; (80012a8 <HAL_ADC_MspInit+0xec>)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001292:	bf00      	nop
 8001294:	3728      	adds	r7, #40	; 0x28
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	40022000 	.word	0x40022000
 80012a0:	58024400 	.word	0x58024400
 80012a4:	58020400 	.word	0x58020400
 80012a8:	2400022c 	.word	0x2400022c
 80012ac:	40020010 	.word	0x40020010

080012b0 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b08a      	sub	sp, #40	; 0x28
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b8:	f107 0314 	add.w	r3, r7, #20
 80012bc:	2200      	movs	r2, #0
 80012be:	601a      	str	r2, [r3, #0]
 80012c0:	605a      	str	r2, [r3, #4]
 80012c2:	609a      	str	r2, [r3, #8]
 80012c4:	60da      	str	r2, [r3, #12]
 80012c6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a30      	ldr	r2, [pc, #192]	; (8001390 <HAL_DAC_MspInit+0xe0>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d159      	bne.n	8001386 <HAL_DAC_MspInit+0xd6>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 80012d2:	4b30      	ldr	r3, [pc, #192]	; (8001394 <HAL_DAC_MspInit+0xe4>)
 80012d4:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80012d8:	4a2e      	ldr	r2, [pc, #184]	; (8001394 <HAL_DAC_MspInit+0xe4>)
 80012da:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80012de:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 80012e2:	4b2c      	ldr	r3, [pc, #176]	; (8001394 <HAL_DAC_MspInit+0xe4>)
 80012e4:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80012e8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80012ec:	613b      	str	r3, [r7, #16]
 80012ee:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012f0:	4b28      	ldr	r3, [pc, #160]	; (8001394 <HAL_DAC_MspInit+0xe4>)
 80012f2:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80012f6:	4a27      	ldr	r2, [pc, #156]	; (8001394 <HAL_DAC_MspInit+0xe4>)
 80012f8:	f043 0301 	orr.w	r3, r3, #1
 80012fc:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001300:	4b24      	ldr	r3, [pc, #144]	; (8001394 <HAL_DAC_MspInit+0xe4>)
 8001302:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001306:	f003 0301 	and.w	r3, r3, #1
 800130a:	60fb      	str	r3, [r7, #12]
 800130c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800130e:	2310      	movs	r3, #16
 8001310:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001312:	2303      	movs	r3, #3
 8001314:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001316:	2300      	movs	r3, #0
 8001318:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800131a:	f107 0314 	add.w	r3, r7, #20
 800131e:	4619      	mov	r1, r3
 8001320:	481d      	ldr	r0, [pc, #116]	; (8001398 <HAL_DAC_MspInit+0xe8>)
 8001322:	f004 f9c9 	bl	80056b8 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA2_Stream0;
 8001326:	4b1d      	ldr	r3, [pc, #116]	; (800139c <HAL_DAC_MspInit+0xec>)
 8001328:	4a1d      	ldr	r2, [pc, #116]	; (80013a0 <HAL_DAC_MspInit+0xf0>)
 800132a:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 800132c:	4b1b      	ldr	r3, [pc, #108]	; (800139c <HAL_DAC_MspInit+0xec>)
 800132e:	2243      	movs	r2, #67	; 0x43
 8001330:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001332:	4b1a      	ldr	r3, [pc, #104]	; (800139c <HAL_DAC_MspInit+0xec>)
 8001334:	2240      	movs	r2, #64	; 0x40
 8001336:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001338:	4b18      	ldr	r3, [pc, #96]	; (800139c <HAL_DAC_MspInit+0xec>)
 800133a:	2200      	movs	r2, #0
 800133c:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800133e:	4b17      	ldr	r3, [pc, #92]	; (800139c <HAL_DAC_MspInit+0xec>)
 8001340:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001344:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001346:	4b15      	ldr	r3, [pc, #84]	; (800139c <HAL_DAC_MspInit+0xec>)
 8001348:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800134c:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800134e:	4b13      	ldr	r3, [pc, #76]	; (800139c <HAL_DAC_MspInit+0xec>)
 8001350:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001354:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8001356:	4b11      	ldr	r3, [pc, #68]	; (800139c <HAL_DAC_MspInit+0xec>)
 8001358:	f44f 7280 	mov.w	r2, #256	; 0x100
 800135c:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800135e:	4b0f      	ldr	r3, [pc, #60]	; (800139c <HAL_DAC_MspInit+0xec>)
 8001360:	2200      	movs	r2, #0
 8001362:	621a      	str	r2, [r3, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001364:	4b0d      	ldr	r3, [pc, #52]	; (800139c <HAL_DAC_MspInit+0xec>)
 8001366:	2200      	movs	r2, #0
 8001368:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 800136a:	480c      	ldr	r0, [pc, #48]	; (800139c <HAL_DAC_MspInit+0xec>)
 800136c:	f002 f828 	bl	80033c0 <HAL_DMA_Init>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 8001376:	f7ff fd93 	bl	8000ea0 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4a07      	ldr	r2, [pc, #28]	; (800139c <HAL_DAC_MspInit+0xec>)
 800137e:	609a      	str	r2, [r3, #8]
 8001380:	4a06      	ldr	r2, [pc, #24]	; (800139c <HAL_DAC_MspInit+0xec>)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8001386:	bf00      	nop
 8001388:	3728      	adds	r7, #40	; 0x28
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	40007400 	.word	0x40007400
 8001394:	58024400 	.word	0x58024400
 8001398:	58020000 	.word	0x58020000
 800139c:	24000150 	.word	0x24000150
 80013a0:	40020410 	.word	0x40020410

080013a4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b085      	sub	sp, #20
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a0b      	ldr	r2, [pc, #44]	; (80013e0 <HAL_TIM_Base_MspInit+0x3c>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d10e      	bne.n	80013d4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80013b6:	4b0b      	ldr	r3, [pc, #44]	; (80013e4 <HAL_TIM_Base_MspInit+0x40>)
 80013b8:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80013bc:	4a09      	ldr	r2, [pc, #36]	; (80013e4 <HAL_TIM_Base_MspInit+0x40>)
 80013be:	f043 0310 	orr.w	r3, r3, #16
 80013c2:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 80013c6:	4b07      	ldr	r3, [pc, #28]	; (80013e4 <HAL_TIM_Base_MspInit+0x40>)
 80013c8:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80013cc:	f003 0310 	and.w	r3, r3, #16
 80013d0:	60fb      	str	r3, [r7, #12]
 80013d2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80013d4:	bf00      	nop
 80013d6:	3714      	adds	r7, #20
 80013d8:	46bd      	mov	sp, r7
 80013da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013de:	4770      	bx	lr
 80013e0:	40001000 	.word	0x40001000
 80013e4:	58024400 	.word	0x58024400

080013e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b08a      	sub	sp, #40	; 0x28
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f0:	f107 0314 	add.w	r3, r7, #20
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	605a      	str	r2, [r3, #4]
 80013fa:	609a      	str	r2, [r3, #8]
 80013fc:	60da      	str	r2, [r3, #12]
 80013fe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a1a      	ldr	r2, [pc, #104]	; (8001470 <HAL_UART_MspInit+0x88>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d12e      	bne.n	8001468 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800140a:	4b1a      	ldr	r3, [pc, #104]	; (8001474 <HAL_UART_MspInit+0x8c>)
 800140c:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8001410:	4a18      	ldr	r2, [pc, #96]	; (8001474 <HAL_UART_MspInit+0x8c>)
 8001412:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001416:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 800141a:	4b16      	ldr	r3, [pc, #88]	; (8001474 <HAL_UART_MspInit+0x8c>)
 800141c:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8001420:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001424:	613b      	str	r3, [r7, #16]
 8001426:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001428:	4b12      	ldr	r3, [pc, #72]	; (8001474 <HAL_UART_MspInit+0x8c>)
 800142a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800142e:	4a11      	ldr	r2, [pc, #68]	; (8001474 <HAL_UART_MspInit+0x8c>)
 8001430:	f043 0308 	orr.w	r3, r3, #8
 8001434:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001438:	4b0e      	ldr	r3, [pc, #56]	; (8001474 <HAL_UART_MspInit+0x8c>)
 800143a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800143e:	f003 0308 	and.w	r3, r3, #8
 8001442:	60fb      	str	r3, [r7, #12]
 8001444:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001446:	f44f 7340 	mov.w	r3, #768	; 0x300
 800144a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800144c:	2302      	movs	r3, #2
 800144e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001450:	2300      	movs	r3, #0
 8001452:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001454:	2300      	movs	r3, #0
 8001456:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001458:	2307      	movs	r3, #7
 800145a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800145c:	f107 0314 	add.w	r3, r7, #20
 8001460:	4619      	mov	r1, r3
 8001462:	4805      	ldr	r0, [pc, #20]	; (8001478 <HAL_UART_MspInit+0x90>)
 8001464:	f004 f928 	bl	80056b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001468:	bf00      	nop
 800146a:	3728      	adds	r7, #40	; 0x28
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	40004800 	.word	0x40004800
 8001474:	58024400 	.word	0x58024400
 8001478:	58020c00 	.word	0x58020c00

0800147c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001480:	bf00      	nop
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr

0800148a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800148a:	b480      	push	{r7}
 800148c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800148e:	e7fe      	b.n	800148e <HardFault_Handler+0x4>

08001490 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001494:	e7fe      	b.n	8001494 <MemManage_Handler+0x4>

08001496 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001496:	b480      	push	{r7}
 8001498:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800149a:	e7fe      	b.n	800149a <BusFault_Handler+0x4>

0800149c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014a0:	e7fe      	b.n	80014a0 <UsageFault_Handler+0x4>

080014a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014a2:	b480      	push	{r7}
 80014a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014a6:	bf00      	nop
 80014a8:	46bd      	mov	sp, r7
 80014aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ae:	4770      	bx	lr

080014b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014b4:	bf00      	nop
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr

080014be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014be:	b480      	push	{r7}
 80014c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014c2:	bf00      	nop
 80014c4:	46bd      	mov	sp, r7
 80014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ca:	4770      	bx	lr

080014cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014d0:	f000 f9ec 	bl	80018ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014d4:	bf00      	nop
 80014d6:	bd80      	pop	{r7, pc}

080014d8 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80014dc:	4802      	ldr	r0, [pc, #8]	; (80014e8 <DMA1_Stream0_IRQHandler+0x10>)
 80014de:	f002 fd69 	bl	8003fb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80014e2:	bf00      	nop
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	2400022c 	.word	0x2400022c

080014ec <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80014f0:	4802      	ldr	r0, [pc, #8]	; (80014fc <DMA2_Stream0_IRQHandler+0x10>)
 80014f2:	f002 fd5f 	bl	8003fb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80014f6:	bf00      	nop
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	24000150 	.word	0x24000150

08001500 <_kill>:
{
	return 1;
}

int _kill(int pid, int sig)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
 8001508:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800150a:	f008 fe6b 	bl	800a1e4 <__errno>
 800150e:	4602      	mov	r2, r0
 8001510:	2316      	movs	r3, #22
 8001512:	6013      	str	r3, [r2, #0]
	return -1;
 8001514:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001518:	4618      	mov	r0, r3
 800151a:	3708      	adds	r7, #8
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}

08001520 <_exit>:

void _exit (int status)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001528:	f04f 31ff 	mov.w	r1, #4294967295
 800152c:	6878      	ldr	r0, [r7, #4]
 800152e:	f7ff ffe7 	bl	8001500 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001532:	e7fe      	b.n	8001532 <_exit+0x12>

08001534 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b086      	sub	sp, #24
 8001538:	af00      	add	r7, sp, #0
 800153a:	60f8      	str	r0, [r7, #12]
 800153c:	60b9      	str	r1, [r7, #8]
 800153e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001540:	2300      	movs	r3, #0
 8001542:	617b      	str	r3, [r7, #20]
 8001544:	e00a      	b.n	800155c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001546:	f3af 8000 	nop.w
 800154a:	4601      	mov	r1, r0
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	1c5a      	adds	r2, r3, #1
 8001550:	60ba      	str	r2, [r7, #8]
 8001552:	b2ca      	uxtb	r2, r1
 8001554:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	3301      	adds	r3, #1
 800155a:	617b      	str	r3, [r7, #20]
 800155c:	697a      	ldr	r2, [r7, #20]
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	429a      	cmp	r2, r3
 8001562:	dbf0      	blt.n	8001546 <_read+0x12>
	}

return len;
 8001564:	687b      	ldr	r3, [r7, #4]
}
 8001566:	4618      	mov	r0, r3
 8001568:	3718      	adds	r7, #24
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}

0800156e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800156e:	b580      	push	{r7, lr}
 8001570:	b086      	sub	sp, #24
 8001572:	af00      	add	r7, sp, #0
 8001574:	60f8      	str	r0, [r7, #12]
 8001576:	60b9      	str	r1, [r7, #8]
 8001578:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800157a:	2300      	movs	r3, #0
 800157c:	617b      	str	r3, [r7, #20]
 800157e:	e009      	b.n	8001594 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	1c5a      	adds	r2, r3, #1
 8001584:	60ba      	str	r2, [r7, #8]
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	4618      	mov	r0, r3
 800158a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	3301      	adds	r3, #1
 8001592:	617b      	str	r3, [r7, #20]
 8001594:	697a      	ldr	r2, [r7, #20]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	429a      	cmp	r2, r3
 800159a:	dbf1      	blt.n	8001580 <_write+0x12>
	}
	return len;
 800159c:	687b      	ldr	r3, [r7, #4]
}
 800159e:	4618      	mov	r0, r3
 80015a0:	3718      	adds	r7, #24
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}

080015a6 <_close>:

int _close(int file)
{
 80015a6:	b480      	push	{r7}
 80015a8:	b083      	sub	sp, #12
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	6078      	str	r0, [r7, #4]
	return -1;
 80015ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	370c      	adds	r7, #12
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr

080015be <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015be:	b480      	push	{r7}
 80015c0:	b083      	sub	sp, #12
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	6078      	str	r0, [r7, #4]
 80015c6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015ce:	605a      	str	r2, [r3, #4]
	return 0;
 80015d0:	2300      	movs	r3, #0
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	370c      	adds	r7, #12
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr

080015de <_isatty>:

int _isatty(int file)
{
 80015de:	b480      	push	{r7}
 80015e0:	b083      	sub	sp, #12
 80015e2:	af00      	add	r7, sp, #0
 80015e4:	6078      	str	r0, [r7, #4]
	return 1;
 80015e6:	2301      	movs	r3, #1
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	370c      	adds	r7, #12
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr

080015f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b085      	sub	sp, #20
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	60f8      	str	r0, [r7, #12]
 80015fc:	60b9      	str	r1, [r7, #8]
 80015fe:	607a      	str	r2, [r7, #4]
	return 0;
 8001600:	2300      	movs	r3, #0
}
 8001602:	4618      	mov	r0, r3
 8001604:	3714      	adds	r7, #20
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
	...

08001610 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b086      	sub	sp, #24
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001618:	4a14      	ldr	r2, [pc, #80]	; (800166c <_sbrk+0x5c>)
 800161a:	4b15      	ldr	r3, [pc, #84]	; (8001670 <_sbrk+0x60>)
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001624:	4b13      	ldr	r3, [pc, #76]	; (8001674 <_sbrk+0x64>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d102      	bne.n	8001632 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800162c:	4b11      	ldr	r3, [pc, #68]	; (8001674 <_sbrk+0x64>)
 800162e:	4a12      	ldr	r2, [pc, #72]	; (8001678 <_sbrk+0x68>)
 8001630:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001632:	4b10      	ldr	r3, [pc, #64]	; (8001674 <_sbrk+0x64>)
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	4413      	add	r3, r2
 800163a:	693a      	ldr	r2, [r7, #16]
 800163c:	429a      	cmp	r2, r3
 800163e:	d207      	bcs.n	8001650 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001640:	f008 fdd0 	bl	800a1e4 <__errno>
 8001644:	4602      	mov	r2, r0
 8001646:	230c      	movs	r3, #12
 8001648:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800164a:	f04f 33ff 	mov.w	r3, #4294967295
 800164e:	e009      	b.n	8001664 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001650:	4b08      	ldr	r3, [pc, #32]	; (8001674 <_sbrk+0x64>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001656:	4b07      	ldr	r3, [pc, #28]	; (8001674 <_sbrk+0x64>)
 8001658:	681a      	ldr	r2, [r3, #0]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	4413      	add	r3, r2
 800165e:	4a05      	ldr	r2, [pc, #20]	; (8001674 <_sbrk+0x64>)
 8001660:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001662:	68fb      	ldr	r3, [r7, #12]
}
 8001664:	4618      	mov	r0, r3
 8001666:	3718      	adds	r7, #24
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	24100000 	.word	0x24100000
 8001670:	00000400 	.word	0x00000400
 8001674:	240000a4 	.word	0x240000a4
 8001678:	24000308 	.word	0x24000308

0800167c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001680:	4b34      	ldr	r3, [pc, #208]	; (8001754 <SystemInit+0xd8>)
 8001682:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001686:	4a33      	ldr	r2, [pc, #204]	; (8001754 <SystemInit+0xd8>)
 8001688:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800168c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001690:	4b31      	ldr	r3, [pc, #196]	; (8001758 <SystemInit+0xdc>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f003 030f 	and.w	r3, r3, #15
 8001698:	2b02      	cmp	r3, #2
 800169a:	d807      	bhi.n	80016ac <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800169c:	4b2e      	ldr	r3, [pc, #184]	; (8001758 <SystemInit+0xdc>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f023 030f 	bic.w	r3, r3, #15
 80016a4:	4a2c      	ldr	r2, [pc, #176]	; (8001758 <SystemInit+0xdc>)
 80016a6:	f043 0303 	orr.w	r3, r3, #3
 80016aa:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80016ac:	4b2b      	ldr	r3, [pc, #172]	; (800175c <SystemInit+0xe0>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a2a      	ldr	r2, [pc, #168]	; (800175c <SystemInit+0xe0>)
 80016b2:	f043 0301 	orr.w	r3, r3, #1
 80016b6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80016b8:	4b28      	ldr	r3, [pc, #160]	; (800175c <SystemInit+0xe0>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80016be:	4b27      	ldr	r3, [pc, #156]	; (800175c <SystemInit+0xe0>)
 80016c0:	681a      	ldr	r2, [r3, #0]
 80016c2:	4926      	ldr	r1, [pc, #152]	; (800175c <SystemInit+0xe0>)
 80016c4:	4b26      	ldr	r3, [pc, #152]	; (8001760 <SystemInit+0xe4>)
 80016c6:	4013      	ands	r3, r2
 80016c8:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80016ca:	4b23      	ldr	r3, [pc, #140]	; (8001758 <SystemInit+0xdc>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f003 030f 	and.w	r3, r3, #15
 80016d2:	2b03      	cmp	r3, #3
 80016d4:	d907      	bls.n	80016e6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80016d6:	4b20      	ldr	r3, [pc, #128]	; (8001758 <SystemInit+0xdc>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f023 030f 	bic.w	r3, r3, #15
 80016de:	4a1e      	ldr	r2, [pc, #120]	; (8001758 <SystemInit+0xdc>)
 80016e0:	f043 0303 	orr.w	r3, r3, #3
 80016e4:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 80016e6:	4b1d      	ldr	r3, [pc, #116]	; (800175c <SystemInit+0xe0>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 80016ec:	4b1b      	ldr	r3, [pc, #108]	; (800175c <SystemInit+0xe0>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 80016f2:	4b1a      	ldr	r3, [pc, #104]	; (800175c <SystemInit+0xe0>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80016f8:	4b18      	ldr	r3, [pc, #96]	; (800175c <SystemInit+0xe0>)
 80016fa:	4a1a      	ldr	r2, [pc, #104]	; (8001764 <SystemInit+0xe8>)
 80016fc:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80016fe:	4b17      	ldr	r3, [pc, #92]	; (800175c <SystemInit+0xe0>)
 8001700:	4a19      	ldr	r2, [pc, #100]	; (8001768 <SystemInit+0xec>)
 8001702:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001704:	4b15      	ldr	r3, [pc, #84]	; (800175c <SystemInit+0xe0>)
 8001706:	4a19      	ldr	r2, [pc, #100]	; (800176c <SystemInit+0xf0>)
 8001708:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800170a:	4b14      	ldr	r3, [pc, #80]	; (800175c <SystemInit+0xe0>)
 800170c:	2200      	movs	r2, #0
 800170e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001710:	4b12      	ldr	r3, [pc, #72]	; (800175c <SystemInit+0xe0>)
 8001712:	4a16      	ldr	r2, [pc, #88]	; (800176c <SystemInit+0xf0>)
 8001714:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001716:	4b11      	ldr	r3, [pc, #68]	; (800175c <SystemInit+0xe0>)
 8001718:	2200      	movs	r2, #0
 800171a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800171c:	4b0f      	ldr	r3, [pc, #60]	; (800175c <SystemInit+0xe0>)
 800171e:	4a13      	ldr	r2, [pc, #76]	; (800176c <SystemInit+0xf0>)
 8001720:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001722:	4b0e      	ldr	r3, [pc, #56]	; (800175c <SystemInit+0xe0>)
 8001724:	2200      	movs	r2, #0
 8001726:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001728:	4b0c      	ldr	r3, [pc, #48]	; (800175c <SystemInit+0xe0>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a0b      	ldr	r2, [pc, #44]	; (800175c <SystemInit+0xe0>)
 800172e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001732:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001734:	4b09      	ldr	r3, [pc, #36]	; (800175c <SystemInit+0xe0>)
 8001736:	2200      	movs	r2, #0
 8001738:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800173a:	4b0d      	ldr	r3, [pc, #52]	; (8001770 <SystemInit+0xf4>)
 800173c:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001740:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001742:	4b04      	ldr	r3, [pc, #16]	; (8001754 <SystemInit+0xd8>)
 8001744:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001748:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 800174a:	bf00      	nop
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr
 8001754:	e000ed00 	.word	0xe000ed00
 8001758:	52002000 	.word	0x52002000
 800175c:	58024400 	.word	0x58024400
 8001760:	eaf6ed7f 	.word	0xeaf6ed7f
 8001764:	02020200 	.word	0x02020200
 8001768:	01ff0000 	.word	0x01ff0000
 800176c:	01010280 	.word	0x01010280
 8001770:	52004000 	.word	0x52004000

08001774 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001774:	f8df d034 	ldr.w	sp, [pc, #52]	; 80017ac <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001778:	f7ff ff80 	bl	800167c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 800177c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800177e:	e003      	b.n	8001788 <LoopCopyDataInit>

08001780 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001780:	4b0b      	ldr	r3, [pc, #44]	; (80017b0 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 8001782:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001784:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001786:	3104      	adds	r1, #4

08001788 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001788:	480a      	ldr	r0, [pc, #40]	; (80017b4 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 800178a:	4b0b      	ldr	r3, [pc, #44]	; (80017b8 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 800178c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800178e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001790:	d3f6      	bcc.n	8001780 <CopyDataInit>
  ldr  r2, =_sbss
 8001792:	4a0a      	ldr	r2, [pc, #40]	; (80017bc <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 8001794:	e002      	b.n	800179c <LoopFillZerobss>

08001796 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8001796:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001798:	f842 3b04 	str.w	r3, [r2], #4

0800179c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800179c:	4b08      	ldr	r3, [pc, #32]	; (80017c0 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 800179e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80017a0:	d3f9      	bcc.n	8001796 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80017a2:	f008 fd39 	bl	800a218 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017a6:	f7fe ff23 	bl	80005f0 <main>
  bx  lr
 80017aa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80017ac:	24100000 	.word	0x24100000
  ldr  r3, =_sidata
 80017b0:	0800b668 	.word	0x0800b668
  ldr  r0, =_sdata
 80017b4:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 80017b8:	24000078 	.word	0x24000078
  ldr  r2, =_sbss
 80017bc:	24000078 	.word	0x24000078
  ldr  r3, = _ebss
 80017c0:	24000304 	.word	0x24000304

080017c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017c4:	e7fe      	b.n	80017c4 <ADC_IRQHandler>
	...

080017c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017ce:	2003      	movs	r0, #3
 80017d0:	f001 faac 	bl	8002d2c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80017d4:	f004 ff4c 	bl	8006670 <HAL_RCC_GetSysClockFreq>
 80017d8:	4601      	mov	r1, r0
 80017da:	4b15      	ldr	r3, [pc, #84]	; (8001830 <HAL_Init+0x68>)
 80017dc:	699b      	ldr	r3, [r3, #24]
 80017de:	0a1b      	lsrs	r3, r3, #8
 80017e0:	f003 030f 	and.w	r3, r3, #15
 80017e4:	4a13      	ldr	r2, [pc, #76]	; (8001834 <HAL_Init+0x6c>)
 80017e6:	5cd3      	ldrb	r3, [r2, r3]
 80017e8:	f003 031f 	and.w	r3, r3, #31
 80017ec:	fa21 f303 	lsr.w	r3, r1, r3
 80017f0:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80017f2:	4b0f      	ldr	r3, [pc, #60]	; (8001830 <HAL_Init+0x68>)
 80017f4:	699b      	ldr	r3, [r3, #24]
 80017f6:	f003 030f 	and.w	r3, r3, #15
 80017fa:	4a0e      	ldr	r2, [pc, #56]	; (8001834 <HAL_Init+0x6c>)
 80017fc:	5cd3      	ldrb	r3, [r2, r3]
 80017fe:	f003 031f 	and.w	r3, r3, #31
 8001802:	687a      	ldr	r2, [r7, #4]
 8001804:	fa22 f303 	lsr.w	r3, r2, r3
 8001808:	4a0b      	ldr	r2, [pc, #44]	; (8001838 <HAL_Init+0x70>)
 800180a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800180c:	4a0b      	ldr	r2, [pc, #44]	; (800183c <HAL_Init+0x74>)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001812:	2000      	movs	r0, #0
 8001814:	f000 f814 	bl	8001840 <HAL_InitTick>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e002      	b.n	8001828 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001822:	f7ff fcb1 	bl	8001188 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001826:	2300      	movs	r3, #0
}
 8001828:	4618      	mov	r0, r3
 800182a:	3708      	adds	r7, #8
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	58024400 	.word	0x58024400
 8001834:	0800b5c4 	.word	0x0800b5c4
 8001838:	24000008 	.word	0x24000008
 800183c:	24000004 	.word	0x24000004

08001840 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001848:	4b15      	ldr	r3, [pc, #84]	; (80018a0 <HAL_InitTick+0x60>)
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d101      	bne.n	8001854 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001850:	2301      	movs	r3, #1
 8001852:	e021      	b.n	8001898 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001854:	4b13      	ldr	r3, [pc, #76]	; (80018a4 <HAL_InitTick+0x64>)
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	4b11      	ldr	r3, [pc, #68]	; (80018a0 <HAL_InitTick+0x60>)
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	4619      	mov	r1, r3
 800185e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001862:	fbb3 f3f1 	udiv	r3, r3, r1
 8001866:	fbb2 f3f3 	udiv	r3, r2, r3
 800186a:	4618      	mov	r0, r3
 800186c:	f001 fa91 	bl	8002d92 <HAL_SYSTICK_Config>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001876:	2301      	movs	r3, #1
 8001878:	e00e      	b.n	8001898 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2b0f      	cmp	r3, #15
 800187e:	d80a      	bhi.n	8001896 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001880:	2200      	movs	r2, #0
 8001882:	6879      	ldr	r1, [r7, #4]
 8001884:	f04f 30ff 	mov.w	r0, #4294967295
 8001888:	f001 fa5b 	bl	8002d42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800188c:	4a06      	ldr	r2, [pc, #24]	; (80018a8 <HAL_InitTick+0x68>)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001892:	2300      	movs	r3, #0
 8001894:	e000      	b.n	8001898 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001896:	2301      	movs	r3, #1
}
 8001898:	4618      	mov	r0, r3
 800189a:	3708      	adds	r7, #8
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	24000010 	.word	0x24000010
 80018a4:	24000004 	.word	0x24000004
 80018a8:	2400000c 	.word	0x2400000c

080018ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80018b0:	4b06      	ldr	r3, [pc, #24]	; (80018cc <HAL_IncTick+0x20>)
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	461a      	mov	r2, r3
 80018b6:	4b06      	ldr	r3, [pc, #24]	; (80018d0 <HAL_IncTick+0x24>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4413      	add	r3, r2
 80018bc:	4a04      	ldr	r2, [pc, #16]	; (80018d0 <HAL_IncTick+0x24>)
 80018be:	6013      	str	r3, [r2, #0]
}
 80018c0:	bf00      	nop
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	24000010 	.word	0x24000010
 80018d0:	240002fc 	.word	0x240002fc

080018d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  return uwTick;
 80018d8:	4b03      	ldr	r3, [pc, #12]	; (80018e8 <HAL_GetTick+0x14>)
 80018da:	681b      	ldr	r3, [r3, #0]
}
 80018dc:	4618      	mov	r0, r3
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop
 80018e8:	240002fc 	.word	0x240002fc

080018ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b084      	sub	sp, #16
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018f4:	f7ff ffee 	bl	80018d4 <HAL_GetTick>
 80018f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001904:	d005      	beq.n	8001912 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001906:	4b09      	ldr	r3, [pc, #36]	; (800192c <HAL_Delay+0x40>)
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	461a      	mov	r2, r3
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	4413      	add	r3, r2
 8001910:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001912:	bf00      	nop
 8001914:	f7ff ffde 	bl	80018d4 <HAL_GetTick>
 8001918:	4602      	mov	r2, r0
 800191a:	68bb      	ldr	r3, [r7, #8]
 800191c:	1ad3      	subs	r3, r2, r3
 800191e:	68fa      	ldr	r2, [r7, #12]
 8001920:	429a      	cmp	r2, r3
 8001922:	d8f7      	bhi.n	8001914 <HAL_Delay+0x28>
  {
  }
}
 8001924:	bf00      	nop
 8001926:	3710      	adds	r7, #16
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	24000010 	.word	0x24000010

08001930 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
 8001938:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	689b      	ldr	r3, [r3, #8]
 800193e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	431a      	orrs	r2, r3
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	609a      	str	r2, [r3, #8]
}
 800194a:	bf00      	nop
 800194c:	370c      	adds	r7, #12
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr

08001956 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001956:	b480      	push	{r7}
 8001958:	b083      	sub	sp, #12
 800195a:	af00      	add	r7, sp, #0
 800195c:	6078      	str	r0, [r7, #4]
 800195e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	689b      	ldr	r3, [r3, #8]
 8001964:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	431a      	orrs	r2, r3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	609a      	str	r2, [r3, #8]
}
 8001970:	bf00      	nop
 8001972:	370c      	adds	r7, #12
 8001974:	46bd      	mov	sp, r7
 8001976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197a:	4770      	bx	lr

0800197c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800198c:	4618      	mov	r0, r3
 800198e:	370c      	adds	r7, #12
 8001990:	46bd      	mov	sp, r7
 8001992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001996:	4770      	bx	lr

08001998 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001998:	b480      	push	{r7}
 800199a:	b087      	sub	sp, #28
 800199c:	af00      	add	r7, sp, #0
 800199e:	60f8      	str	r0, [r7, #12]
 80019a0:	60b9      	str	r1, [r7, #8]
 80019a2:	607a      	str	r2, [r7, #4]
 80019a4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	3360      	adds	r3, #96	; 0x60
 80019aa:	461a      	mov	r2, r3
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	009b      	lsls	r3, r3, #2
 80019b0:	4413      	add	r3, r2
 80019b2:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	430b      	orrs	r3, r1
 80019c6:	431a      	orrs	r2, r3
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80019cc:	bf00      	nop
 80019ce:	371c      	adds	r7, #28
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr

080019d8 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 80019d8:	b480      	push	{r7}
 80019da:	b085      	sub	sp, #20
 80019dc:	af00      	add	r7, sp, #0
 80019de:	60f8      	str	r0, [r7, #12]
 80019e0:	60b9      	str	r1, [r7, #8]
 80019e2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	691b      	ldr	r3, [r3, #16]
 80019e8:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	f003 031f 	and.w	r3, r3, #31
 80019f2:	6879      	ldr	r1, [r7, #4]
 80019f4:	fa01 f303 	lsl.w	r3, r1, r3
 80019f8:	431a      	orrs	r2, r3
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	611a      	str	r2, [r3, #16]
}
 80019fe:	bf00      	nop
 8001a00:	3714      	adds	r7, #20
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr

08001a0a <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001a0a:	b480      	push	{r7}
 8001a0c:	b087      	sub	sp, #28
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	60f8      	str	r0, [r7, #12]
 8001a12:	60b9      	str	r1, [r7, #8]
 8001a14:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	3360      	adds	r3, #96	; 0x60
 8001a1a:	461a      	mov	r2, r3
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	009b      	lsls	r3, r3, #2
 8001a20:	4413      	add	r3, r2
 8001a22:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	431a      	orrs	r2, r3
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	601a      	str	r2, [r3, #0]
  }
}
 8001a34:	bf00      	nop
 8001a36:	371c      	adds	r7, #28
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr

08001a40 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b083      	sub	sp, #12
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	68db      	ldr	r3, [r3, #12]
 8001a4c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d101      	bne.n	8001a58 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001a54:	2301      	movs	r3, #1
 8001a56:	e000      	b.n	8001a5a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001a58:	2300      	movs	r3, #0
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	370c      	adds	r7, #12
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr

08001a66 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001a66:	b480      	push	{r7}
 8001a68:	b087      	sub	sp, #28
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	60f8      	str	r0, [r7, #12]
 8001a6e:	60b9      	str	r1, [r7, #8]
 8001a70:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	3330      	adds	r3, #48	; 0x30
 8001a76:	461a      	mov	r2, r3
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	0a1b      	lsrs	r3, r3, #8
 8001a7c:	009b      	lsls	r3, r3, #2
 8001a7e:	f003 030c 	and.w	r3, r3, #12
 8001a82:	4413      	add	r3, r2
 8001a84:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	f003 031f 	and.w	r3, r3, #31
 8001a90:	211f      	movs	r1, #31
 8001a92:	fa01 f303 	lsl.w	r3, r1, r3
 8001a96:	43db      	mvns	r3, r3
 8001a98:	401a      	ands	r2, r3
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	0e9b      	lsrs	r3, r3, #26
 8001a9e:	f003 011f 	and.w	r1, r3, #31
 8001aa2:	68bb      	ldr	r3, [r7, #8]
 8001aa4:	f003 031f 	and.w	r3, r3, #31
 8001aa8:	fa01 f303 	lsl.w	r3, r1, r3
 8001aac:	431a      	orrs	r2, r3
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001ab2:	bf00      	nop
 8001ab4:	371c      	adds	r7, #28
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr

08001abe <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8001abe:	b480      	push	{r7}
 8001ac0:	b083      	sub	sp, #12
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	6078      	str	r0, [r7, #4]
 8001ac6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	f023 0203 	bic.w	r2, r3, #3
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	431a      	orrs	r2, r3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	60da      	str	r2, [r3, #12]
}
 8001ad8:	bf00      	nop
 8001ada:	370c      	adds	r7, #12
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr

08001ae4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b087      	sub	sp, #28
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	60f8      	str	r0, [r7, #12]
 8001aec:	60b9      	str	r1, [r7, #8]
 8001aee:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	3314      	adds	r3, #20
 8001af4:	461a      	mov	r2, r3
 8001af6:	68bb      	ldr	r3, [r7, #8]
 8001af8:	0e5b      	lsrs	r3, r3, #25
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	f003 0304 	and.w	r3, r3, #4
 8001b00:	4413      	add	r3, r2
 8001b02:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	0d1b      	lsrs	r3, r3, #20
 8001b0c:	f003 031f 	and.w	r3, r3, #31
 8001b10:	2107      	movs	r1, #7
 8001b12:	fa01 f303 	lsl.w	r3, r1, r3
 8001b16:	43db      	mvns	r3, r3
 8001b18:	401a      	ands	r2, r3
 8001b1a:	68bb      	ldr	r3, [r7, #8]
 8001b1c:	0d1b      	lsrs	r3, r3, #20
 8001b1e:	f003 031f 	and.w	r3, r3, #31
 8001b22:	6879      	ldr	r1, [r7, #4]
 8001b24:	fa01 f303 	lsl.w	r3, r1, r3
 8001b28:	431a      	orrs	r2, r3
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001b2e:	bf00      	nop
 8001b30:	371c      	adds	r7, #28
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr
	...

08001b3c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b085      	sub	sp, #20
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	60f8      	str	r0, [r7, #12]
 8001b44:	60b9      	str	r1, [r7, #8]
 8001b46:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8001b4e:	68bb      	ldr	r3, [r7, #8]
 8001b50:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001b54:	43db      	mvns	r3, r3
 8001b56:	401a      	ands	r2, r3
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	f003 0318 	and.w	r3, r3, #24
 8001b5e:	4908      	ldr	r1, [pc, #32]	; (8001b80 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001b60:	40d9      	lsrs	r1, r3
 8001b62:	68bb      	ldr	r3, [r7, #8]
 8001b64:	400b      	ands	r3, r1
 8001b66:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001b6a:	431a      	orrs	r2, r3
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 8001b72:	bf00      	nop
 8001b74:	3714      	adds	r7, #20
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr
 8001b7e:	bf00      	nop
 8001b80:	000fffff 	.word	0x000fffff

08001b84 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	f003 031f 	and.w	r3, r3, #31
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	370c      	adds	r7, #12
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr

08001ba0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	689a      	ldr	r2, [r3, #8]
 8001bac:	4b04      	ldr	r3, [pc, #16]	; (8001bc0 <LL_ADC_DisableDeepPowerDown+0x20>)
 8001bae:	4013      	ands	r3, r2
 8001bb0:	687a      	ldr	r2, [r7, #4]
 8001bb2:	6093      	str	r3, [r2, #8]
}
 8001bb4:	bf00      	nop
 8001bb6:	370c      	adds	r7, #12
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr
 8001bc0:	5fffffc0 	.word	0x5fffffc0

08001bc4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001bd4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001bd8:	d101      	bne.n	8001bde <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e000      	b.n	8001be0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001bde:	2300      	movs	r3, #0
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr

08001bec <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	689a      	ldr	r2, [r3, #8]
 8001bf8:	4b05      	ldr	r3, [pc, #20]	; (8001c10 <LL_ADC_EnableInternalRegulator+0x24>)
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001c04:	bf00      	nop
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr
 8001c10:	6fffffc0 	.word	0x6fffffc0

08001c14 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b083      	sub	sp, #12
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c24:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001c28:	d101      	bne.n	8001c2e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e000      	b.n	8001c30 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001c2e:	2300      	movs	r3, #0
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	370c      	adds	r7, #12
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr

08001c3c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	689a      	ldr	r2, [r3, #8]
 8001c48:	4b05      	ldr	r3, [pc, #20]	; (8001c60 <LL_ADC_Enable+0x24>)
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	f043 0201 	orr.w	r2, r3, #1
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001c54:	bf00      	nop
 8001c56:	370c      	adds	r7, #12
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr
 8001c60:	7fffffc0 	.word	0x7fffffc0

08001c64 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	689b      	ldr	r3, [r3, #8]
 8001c70:	f003 0301 	and.w	r3, r3, #1
 8001c74:	2b01      	cmp	r3, #1
 8001c76:	d101      	bne.n	8001c7c <LL_ADC_IsEnabled+0x18>
 8001c78:	2301      	movs	r3, #1
 8001c7a:	e000      	b.n	8001c7e <LL_ADC_IsEnabled+0x1a>
 8001c7c:	2300      	movs	r3, #0
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	370c      	adds	r7, #12
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
	...

08001c8c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	689a      	ldr	r2, [r3, #8]
 8001c98:	4b05      	ldr	r3, [pc, #20]	; (8001cb0 <LL_ADC_REG_StartConversion+0x24>)
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	f043 0204 	orr.w	r2, r3, #4
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001ca4:	bf00      	nop
 8001ca6:	370c      	adds	r7, #12
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr
 8001cb0:	7fffffc0 	.word	0x7fffffc0

08001cb4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	f003 0304 	and.w	r3, r3, #4
 8001cc4:	2b04      	cmp	r3, #4
 8001cc6:	d101      	bne.n	8001ccc <LL_ADC_REG_IsConversionOngoing+0x18>
 8001cc8:	2301      	movs	r3, #1
 8001cca:	e000      	b.n	8001cce <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001ccc:	2300      	movs	r3, #0
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	370c      	adds	r7, #12
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr

08001cda <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001cda:	b480      	push	{r7}
 8001cdc:	b083      	sub	sp, #12
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	f003 0308 	and.w	r3, r3, #8
 8001cea:	2b08      	cmp	r3, #8
 8001cec:	d101      	bne.n	8001cf2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e000      	b.n	8001cf4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001cf2:	2300      	movs	r3, #0
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr

08001d00 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001d00:	b590      	push	{r4, r7, lr}
 8001d02:	b089      	sub	sp, #36	; 0x24
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d101      	bne.n	8001d1a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	e137      	b.n	8001f8a <HAL_ADC_Init+0x28a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	68db      	ldr	r3, [r3, #12]
 8001d1e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d109      	bne.n	8001d3c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d28:	6878      	ldr	r0, [r7, #4]
 8001d2a:	f7ff fa47 	bl	80011bc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2200      	movs	r2, #0
 8001d32:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2200      	movs	r2, #0
 8001d38:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4618      	mov	r0, r3
 8001d42:	f7ff ff3f 	bl	8001bc4 <LL_ADC_IsDeepPowerDownEnabled>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d004      	beq.n	8001d56 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4618      	mov	r0, r3
 8001d52:	f7ff ff25 	bl	8001ba0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f7ff ff5a 	bl	8001c14 <LL_ADC_IsInternalRegulatorEnabled>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d113      	bne.n	8001d8e <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7ff ff3e 	bl	8001bec <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001d70:	4b88      	ldr	r3, [pc, #544]	; (8001f94 <HAL_ADC_Init+0x294>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	099b      	lsrs	r3, r3, #6
 8001d76:	4a88      	ldr	r2, [pc, #544]	; (8001f98 <HAL_ADC_Init+0x298>)
 8001d78:	fba2 2303 	umull	r2, r3, r2, r3
 8001d7c:	099b      	lsrs	r3, r3, #6
 8001d7e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001d80:	e002      	b.n	8001d88 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8001d82:	68bb      	ldr	r3, [r7, #8]
 8001d84:	3b01      	subs	r3, #1
 8001d86:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001d88:	68bb      	ldr	r3, [r7, #8]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d1f9      	bne.n	8001d82 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4618      	mov	r0, r3
 8001d94:	f7ff ff3e 	bl	8001c14 <LL_ADC_IsInternalRegulatorEnabled>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d10d      	bne.n	8001dba <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001da2:	f043 0210 	orr.w	r2, r3, #16
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dae:	f043 0201 	orr.w	r2, r3, #1
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f7ff ff78 	bl	8001cb4 <LL_ADC_REG_IsConversionOngoing>
 8001dc4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dca:	f003 0310 	and.w	r3, r3, #16
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	f040 80d2 	bne.w	8001f78 <HAL_ADC_Init+0x278>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	f040 80ce 	bne.w	8001f78 <HAL_ADC_Init+0x278>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001de0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001de4:	f043 0202 	orr.w	r2, r3, #2
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7ff ff37 	bl	8001c64 <LL_ADC_IsEnabled>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d110      	bne.n	8001e1e <HAL_ADC_Init+0x11e>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001dfc:	4867      	ldr	r0, [pc, #412]	; (8001f9c <HAL_ADC_Init+0x29c>)
 8001dfe:	f7ff ff31 	bl	8001c64 <LL_ADC_IsEnabled>
 8001e02:	4604      	mov	r4, r0
 8001e04:	4866      	ldr	r0, [pc, #408]	; (8001fa0 <HAL_ADC_Init+0x2a0>)
 8001e06:	f7ff ff2d 	bl	8001c64 <LL_ADC_IsEnabled>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	4323      	orrs	r3, r4
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d105      	bne.n	8001e1e <HAL_ADC_Init+0x11e>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	4619      	mov	r1, r3
 8001e18:	4862      	ldr	r0, [pc, #392]	; (8001fa4 <HAL_ADC_Init+0x2a4>)
 8001e1a:	f7ff fd89 	bl	8001930 <LL_ADC_SetCommonClock>
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
#if defined(ADC_VER_V5_3)

    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	7d5b      	ldrb	r3, [r3, #21]
 8001e22:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                    |
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001e28:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                 |
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.Overrun                                                    |
 8001e2e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	7f1b      	ldrb	r3, [r3, #28]
 8001e34:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001e36:	4313      	orrs	r3, r2
 8001e38:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	7f1b      	ldrb	r3, [r3, #28]
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d106      	bne.n	8001e50 <HAL_ADC_Init+0x150>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6a1b      	ldr	r3, [r3, #32]
 8001e46:	3b01      	subs	r3, #1
 8001e48:	045b      	lsls	r3, r3, #17
 8001e4a:	69ba      	ldr	r2, [r7, #24]
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d009      	beq.n	8001e6c <HAL_ADC_Init+0x16c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e5c:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e64:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e66:	69ba      	ldr	r2, [r7, #24]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	68da      	ldr	r2, [r3, #12]
 8001e72:	4b4d      	ldr	r3, [pc, #308]	; (8001fa8 <HAL_ADC_Init+0x2a8>)
 8001e74:	4013      	ands	r3, r2
 8001e76:	687a      	ldr	r2, [r7, #4]
 8001e78:	6812      	ldr	r2, [r2, #0]
 8001e7a:	69b9      	ldr	r1, [r7, #24]
 8001e7c:	430b      	orrs	r3, r1
 8001e7e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7ff ff15 	bl	8001cb4 <LL_ADC_REG_IsConversionOngoing>
 8001e8a:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7ff ff22 	bl	8001cda <LL_ADC_INJ_IsConversionOngoing>
 8001e96:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d14a      	bne.n	8001f34 <HAL_ADC_Init+0x234>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d147      	bne.n	8001f34 <HAL_ADC_Init+0x234>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	7d1b      	ldrb	r3, [r3, #20]
 8001ea8:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	68da      	ldr	r2, [r3, #12]
 8001eb8:	4b3c      	ldr	r3, [pc, #240]	; (8001fac <HAL_ADC_Init+0x2ac>)
 8001eba:	4013      	ands	r3, r2
 8001ebc:	687a      	ldr	r2, [r7, #4]
 8001ebe:	6812      	ldr	r2, [r2, #0]
 8001ec0:	69b9      	ldr	r1, [r7, #24]
 8001ec2:	430b      	orrs	r3, r1
 8001ec4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d11b      	bne.n	8001f08 <HAL_ADC_Init+0x208>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ed4:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	691a      	ldr	r2, [r3, #16]
 8001edc:	4b34      	ldr	r3, [pc, #208]	; (8001fb0 <HAL_ADC_Init+0x2b0>)
 8001ede:	4013      	ands	r3, r2
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001ee4:	3a01      	subs	r2, #1
 8001ee6:	0411      	lsls	r1, r2, #16
 8001ee8:	687a      	ldr	r2, [r7, #4]
 8001eea:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001eec:	4311      	orrs	r1, r2
 8001eee:	687a      	ldr	r2, [r7, #4]
 8001ef0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001ef2:	4311      	orrs	r1, r2
 8001ef4:	687a      	ldr	r2, [r7, #4]
 8001ef6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001ef8:	430a      	orrs	r2, r1
 8001efa:	431a      	orrs	r2, r3
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f042 0201 	orr.w	r2, r2, #1
 8001f04:	611a      	str	r2, [r3, #16]
 8001f06:	e007      	b.n	8001f18 <HAL_ADC_Init+0x218>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	691a      	ldr	r2, [r3, #16]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f022 0201 	bic.w	r2, r2, #1
 8001f16:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	691b      	ldr	r3, [r3, #16]
 8001f1e:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	430a      	orrs	r2, r1
 8001f2c:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8001f2e:	6878      	ldr	r0, [r7, #4]
 8001f30:	f000 fcb4 	bl	800289c <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	68db      	ldr	r3, [r3, #12]
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d10c      	bne.n	8001f56 <HAL_ADC_Init+0x256>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f42:	f023 010f 	bic.w	r1, r3, #15
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	699b      	ldr	r3, [r3, #24]
 8001f4a:	1e5a      	subs	r2, r3, #1
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	430a      	orrs	r2, r1
 8001f52:	631a      	str	r2, [r3, #48]	; 0x30
 8001f54:	e007      	b.n	8001f66 <HAL_ADC_Init+0x266>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f022 020f 	bic.w	r2, r2, #15
 8001f64:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f6a:	f023 0303 	bic.w	r3, r3, #3
 8001f6e:	f043 0201 	orr.w	r2, r3, #1
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	655a      	str	r2, [r3, #84]	; 0x54
 8001f76:	e007      	b.n	8001f88 <HAL_ADC_Init+0x288>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f7c:	f043 0210 	orr.w	r2, r3, #16
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001f84:	2301      	movs	r3, #1
 8001f86:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001f88:	7ffb      	ldrb	r3, [r7, #31]
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3724      	adds	r7, #36	; 0x24
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd90      	pop	{r4, r7, pc}
 8001f92:	bf00      	nop
 8001f94:	24000004 	.word	0x24000004
 8001f98:	053e2d63 	.word	0x053e2d63
 8001f9c:	40022000 	.word	0x40022000
 8001fa0:	40022100 	.word	0x40022100
 8001fa4:	40022300 	.word	0x40022300
 8001fa8:	fff0c003 	.word	0xfff0c003
 8001fac:	ffffbffc 	.word	0xffffbffc
 8001fb0:	fc00f81e 	.word	0xfc00f81e

08001fb4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b086      	sub	sp, #24
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	60f8      	str	r0, [r7, #12]
 8001fbc:	60b9      	str	r1, [r7, #8]
 8001fbe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001fc0:	484f      	ldr	r0, [pc, #316]	; (8002100 <HAL_ADC_Start_DMA+0x14c>)
 8001fc2:	f7ff fddf 	bl	8001b84 <LL_ADC_GetMultimode>
 8001fc6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7ff fe71 	bl	8001cb4 <LL_ADC_REG_IsConversionOngoing>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	f040 808c 	bne.w	80020f2 <HAL_ADC_Start_DMA+0x13e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d101      	bne.n	8001fe8 <HAL_ADC_Start_DMA+0x34>
 8001fe4:	2302      	movs	r3, #2
 8001fe6:	e087      	b.n	80020f8 <HAL_ADC_Start_DMA+0x144>
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	2201      	movs	r2, #1
 8001fec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d005      	beq.n	8002002 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	2b05      	cmp	r3, #5
 8001ffa:	d002      	beq.n	8002002 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	2b09      	cmp	r3, #9
 8002000:	d170      	bne.n	80020e4 <HAL_ADC_Start_DMA+0x130>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002002:	68f8      	ldr	r0, [r7, #12]
 8002004:	f000 fb42 	bl	800268c <ADC_Enable>
 8002008:	4603      	mov	r3, r0
 800200a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800200c:	7dfb      	ldrb	r3, [r7, #23]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d163      	bne.n	80020da <HAL_ADC_Start_DMA+0x126>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002016:	4b3b      	ldr	r3, [pc, #236]	; (8002104 <HAL_ADC_Start_DMA+0x150>)
 8002018:	4013      	ands	r3, r2
 800201a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a38      	ldr	r2, [pc, #224]	; (8002108 <HAL_ADC_Start_DMA+0x154>)
 8002028:	4293      	cmp	r3, r2
 800202a:	d002      	beq.n	8002032 <HAL_ADC_Start_DMA+0x7e>
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	e000      	b.n	8002034 <HAL_ADC_Start_DMA+0x80>
 8002032:	4b36      	ldr	r3, [pc, #216]	; (800210c <HAL_ADC_Start_DMA+0x158>)
 8002034:	68fa      	ldr	r2, [r7, #12]
 8002036:	6812      	ldr	r2, [r2, #0]
 8002038:	4293      	cmp	r3, r2
 800203a:	d002      	beq.n	8002042 <HAL_ADC_Start_DMA+0x8e>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d105      	bne.n	800204e <HAL_ADC_Start_DMA+0x9a>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002046:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002052:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002056:	2b00      	cmp	r3, #0
 8002058:	d006      	beq.n	8002068 <HAL_ADC_Start_DMA+0xb4>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800205e:	f023 0206 	bic.w	r2, r3, #6
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	659a      	str	r2, [r3, #88]	; 0x58
 8002066:	e002      	b.n	800206e <HAL_ADC_Start_DMA+0xba>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	2200      	movs	r2, #0
 800206c:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002072:	4a27      	ldr	r2, [pc, #156]	; (8002110 <HAL_ADC_Start_DMA+0x15c>)
 8002074:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800207a:	4a26      	ldr	r2, [pc, #152]	; (8002114 <HAL_ADC_Start_DMA+0x160>)
 800207c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002082:	4a25      	ldr	r2, [pc, #148]	; (8002118 <HAL_ADC_Start_DMA+0x164>)
 8002084:	64da      	str	r2, [r3, #76]	; 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	221c      	movs	r2, #28
 800208c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	2200      	movs	r2, #0
 8002092:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	685a      	ldr	r2, [r3, #4]
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f042 0210 	orr.w	r2, r2, #16
 80020a4:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ae:	4619      	mov	r1, r3
 80020b0:	4610      	mov	r0, r2
 80020b2:	f7ff fd04 	bl	8001abe <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	3340      	adds	r3, #64	; 0x40
 80020c0:	4619      	mov	r1, r3
 80020c2:	68ba      	ldr	r2, [r7, #8]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	f001 fd0b 	bl	8003ae0 <HAL_DMA_Start_IT>
 80020ca:	4603      	mov	r3, r0
 80020cc:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4618      	mov	r0, r3
 80020d4:	f7ff fdda 	bl	8001c8c <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80020d8:	e00d      	b.n	80020f6 <HAL_ADC_Start_DMA+0x142>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	2200      	movs	r2, #0
 80020de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 80020e2:	e008      	b.n	80020f6 <HAL_ADC_Start_DMA+0x142>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	2200      	movs	r2, #0
 80020ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80020f0:	e001      	b.n	80020f6 <HAL_ADC_Start_DMA+0x142>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80020f2:	2302      	movs	r3, #2
 80020f4:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80020f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3718      	adds	r7, #24
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	40022300 	.word	0x40022300
 8002104:	fffff0fe 	.word	0xfffff0fe
 8002108:	40022100 	.word	0x40022100
 800210c:	40022000 	.word	0x40022000
 8002110:	08002775 	.word	0x08002775
 8002114:	0800284d 	.word	0x0800284d
 8002118:	08002869 	.word	0x08002869

0800211c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002124:	bf00      	nop
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr

08002130 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002130:	b590      	push	{r4, r7, lr}
 8002132:	b099      	sub	sp, #100	; 0x64
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800213a:	2300      	movs	r3, #0
 800213c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002140:	2300      	movs	r3, #0
 8002142:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	68db      	ldr	r3, [r3, #12]
 8002148:	4aa1      	ldr	r2, [pc, #644]	; (80023d0 <HAL_ADC_ConfigChannel+0x2a0>)
 800214a:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002152:	2b01      	cmp	r3, #1
 8002154:	d101      	bne.n	800215a <HAL_ADC_ConfigChannel+0x2a>
 8002156:	2302      	movs	r3, #2
 8002158:	e283      	b.n	8002662 <HAL_ADC_ConfigChannel+0x532>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2201      	movs	r2, #1
 800215e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4618      	mov	r0, r3
 8002168:	f7ff fda4 	bl	8001cb4 <LL_ADC_REG_IsConversionOngoing>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	f040 8268 	bne.w	8002644 <HAL_ADC_ConfigChannel+0x514>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800217c:	2b00      	cmp	r3, #0
 800217e:	d108      	bne.n	8002192 <HAL_ADC_ConfigChannel+0x62>
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	0e9b      	lsrs	r3, r3, #26
 8002186:	f003 031f 	and.w	r3, r3, #31
 800218a:	2201      	movs	r2, #1
 800218c:	fa02 f303 	lsl.w	r3, r2, r3
 8002190:	e00f      	b.n	80021b2 <HAL_ADC_ConfigChannel+0x82>
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	64bb      	str	r3, [r7, #72]	; 0x48
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002198:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800219a:	fa93 f3a3 	rbit	r3, r3
 800219e:	647b      	str	r3, [r7, #68]	; 0x44
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80021a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80021a2:	fab3 f383 	clz	r3, r3
 80021a6:	b2db      	uxtb	r3, r3
 80021a8:	f003 031f 	and.w	r3, r3, #31
 80021ac:	2201      	movs	r2, #1
 80021ae:	fa02 f303 	lsl.w	r3, r2, r3
 80021b2:	687a      	ldr	r2, [r7, #4]
 80021b4:	6812      	ldr	r2, [r2, #0]
 80021b6:	69d1      	ldr	r1, [r2, #28]
 80021b8:	687a      	ldr	r2, [r7, #4]
 80021ba:	6812      	ldr	r2, [r2, #0]
 80021bc:	430b      	orrs	r3, r1
 80021be:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6818      	ldr	r0, [r3, #0]
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	6859      	ldr	r1, [r3, #4]
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	461a      	mov	r2, r3
 80021ce:	f7ff fc4a 	bl	8001a66 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4618      	mov	r0, r3
 80021d8:	f7ff fd6c 	bl	8001cb4 <LL_ADC_REG_IsConversionOngoing>
 80021dc:	65b8      	str	r0, [r7, #88]	; 0x58
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7ff fd79 	bl	8001cda <LL_ADC_INJ_IsConversionOngoing>
 80021e8:	6578      	str	r0, [r7, #84]	; 0x54
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80021ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	f040 80a0 	bne.w	8002332 <HAL_ADC_ConfigChannel+0x202>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80021f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	f040 809c 	bne.w	8002332 <HAL_ADC_ConfigChannel+0x202>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6818      	ldr	r0, [r3, #0]
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	6819      	ldr	r1, [r3, #0]
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	461a      	mov	r2, r3
 8002208:	f7ff fc6c 	bl	8001ae4 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	68db      	ldr	r3, [r3, #12]
 8002212:	f003 0310 	and.w	r3, r3, #16
 8002216:	2b00      	cmp	r3, #0
 8002218:	d10b      	bne.n	8002232 <HAL_ADC_ConfigChannel+0x102>
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	695a      	ldr	r2, [r3, #20]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	089b      	lsrs	r3, r3, #2
 8002226:	f003 0307 	and.w	r3, r3, #7
 800222a:	005b      	lsls	r3, r3, #1
 800222c:	fa02 f303 	lsl.w	r3, r2, r3
 8002230:	e00a      	b.n	8002248 <HAL_ADC_ConfigChannel+0x118>
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	695a      	ldr	r2, [r3, #20]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	68db      	ldr	r3, [r3, #12]
 800223c:	089b      	lsrs	r3, r3, #2
 800223e:	f003 0304 	and.w	r3, r3, #4
 8002242:	005b      	lsls	r3, r3, #1
 8002244:	fa02 f303 	lsl.w	r3, r2, r3
 8002248:	653b      	str	r3, [r7, #80]	; 0x50
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	691b      	ldr	r3, [r3, #16]
 800224e:	2b04      	cmp	r3, #4
 8002250:	d027      	beq.n	80022a2 <HAL_ADC_ConfigChannel+0x172>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6818      	ldr	r0, [r3, #0]
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	6919      	ldr	r1, [r3, #16]
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002260:	f7ff fb9a 	bl	8001998 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6818      	ldr	r0, [r3, #0]
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	6919      	ldr	r1, [r3, #16]
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	7e5b      	ldrb	r3, [r3, #25]
 8002270:	2b01      	cmp	r3, #1
 8002272:	d102      	bne.n	800227a <HAL_ADC_ConfigChannel+0x14a>
 8002274:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8002278:	e000      	b.n	800227c <HAL_ADC_ConfigChannel+0x14c>
 800227a:	2300      	movs	r3, #0
 800227c:	461a      	mov	r2, r3
 800227e:	f7ff fbc4 	bl	8001a0a <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6818      	ldr	r0, [r3, #0]
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	6919      	ldr	r1, [r3, #16]
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	7e1b      	ldrb	r3, [r3, #24]
 800228e:	2b01      	cmp	r3, #1
 8002290:	d102      	bne.n	8002298 <HAL_ADC_ConfigChannel+0x168>
 8002292:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002296:	e000      	b.n	800229a <HAL_ADC_ConfigChannel+0x16a>
 8002298:	2300      	movs	r3, #0
 800229a:	461a      	mov	r2, r3
 800229c:	f7ff fb9c 	bl	80019d8 <LL_ADC_SetDataRightShift>
 80022a0:	e047      	b.n	8002332 <HAL_ADC_ConfigChannel+0x202>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022a8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	069b      	lsls	r3, r3, #26
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d107      	bne.n	80022c6 <HAL_ADC_ConfigChannel+0x196>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80022c4:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80022cc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	069b      	lsls	r3, r3, #26
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d107      	bne.n	80022ea <HAL_ADC_ConfigChannel+0x1ba>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80022e8:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80022f0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	069b      	lsls	r3, r3, #26
 80022fa:	429a      	cmp	r2, r3
 80022fc:	d107      	bne.n	800230e <HAL_ADC_ConfigChannel+0x1de>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800230c:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002314:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	069b      	lsls	r3, r3, #26
 800231e:	429a      	cmp	r2, r3
 8002320:	d107      	bne.n	8002332 <HAL_ADC_ConfigChannel+0x202>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002330:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4618      	mov	r0, r3
 8002338:	f7ff fc94 	bl	8001c64 <LL_ADC_IsEnabled>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	f040 8189 	bne.w	8002656 <HAL_ADC_ConfigChannel+0x526>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6818      	ldr	r0, [r3, #0]
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	6819      	ldr	r1, [r3, #0]
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	461a      	mov	r2, r3
 8002352:	f7ff fbf3 	bl	8001b3c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	68db      	ldr	r3, [r3, #12]
 800235a:	4a1d      	ldr	r2, [pc, #116]	; (80023d0 <HAL_ADC_ConfigChannel+0x2a0>)
 800235c:	4293      	cmp	r3, r2
 800235e:	f040 80ff 	bne.w	8002560 <HAL_ADC_ConfigChannel+0x430>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800236e:	2b00      	cmp	r3, #0
 8002370:	d10b      	bne.n	800238a <HAL_ADC_ConfigChannel+0x25a>
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	0e9b      	lsrs	r3, r3, #26
 8002378:	3301      	adds	r3, #1
 800237a:	f003 031f 	and.w	r3, r3, #31
 800237e:	2b09      	cmp	r3, #9
 8002380:	bf94      	ite	ls
 8002382:	2301      	movls	r3, #1
 8002384:	2300      	movhi	r3, #0
 8002386:	b2db      	uxtb	r3, r3
 8002388:	e012      	b.n	80023b0 <HAL_ADC_ConfigChannel+0x280>
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002390:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002392:	fa93 f3a3 	rbit	r3, r3
 8002396:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8002398:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800239a:	fab3 f383 	clz	r3, r3
 800239e:	b2db      	uxtb	r3, r3
 80023a0:	3301      	adds	r3, #1
 80023a2:	f003 031f 	and.w	r3, r3, #31
 80023a6:	2b09      	cmp	r3, #9
 80023a8:	bf94      	ite	ls
 80023aa:	2301      	movls	r3, #1
 80023ac:	2300      	movhi	r3, #0
 80023ae:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d066      	beq.n	8002482 <HAL_ADC_ConfigChannel+0x352>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d109      	bne.n	80023d4 <HAL_ADC_ConfigChannel+0x2a4>
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	0e9b      	lsrs	r3, r3, #26
 80023c6:	3301      	adds	r3, #1
 80023c8:	069b      	lsls	r3, r3, #26
 80023ca:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80023ce:	e010      	b.n	80023f2 <HAL_ADC_ConfigChannel+0x2c2>
 80023d0:	47ff0000 	.word	0x47ff0000
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023dc:	fa93 f3a3 	rbit	r3, r3
 80023e0:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80023e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023e4:	fab3 f383 	clz	r3, r3
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	3301      	adds	r3, #1
 80023ec:	069b      	lsls	r3, r3, #26
 80023ee:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d109      	bne.n	8002412 <HAL_ADC_ConfigChannel+0x2e2>
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	0e9b      	lsrs	r3, r3, #26
 8002404:	3301      	adds	r3, #1
 8002406:	f003 031f 	and.w	r3, r3, #31
 800240a:	2101      	movs	r1, #1
 800240c:	fa01 f303 	lsl.w	r3, r1, r3
 8002410:	e010      	b.n	8002434 <HAL_ADC_ConfigChannel+0x304>
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800241a:	fa93 f3a3 	rbit	r3, r3
 800241e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002422:	fab3 f383 	clz	r3, r3
 8002426:	b2db      	uxtb	r3, r3
 8002428:	3301      	adds	r3, #1
 800242a:	f003 031f 	and.w	r3, r3, #31
 800242e:	2101      	movs	r1, #1
 8002430:	fa01 f303 	lsl.w	r3, r1, r3
 8002434:	ea42 0103 	orr.w	r1, r2, r3
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002440:	2b00      	cmp	r3, #0
 8002442:	d10a      	bne.n	800245a <HAL_ADC_ConfigChannel+0x32a>
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	0e9b      	lsrs	r3, r3, #26
 800244a:	3301      	adds	r3, #1
 800244c:	f003 021f 	and.w	r2, r3, #31
 8002450:	4613      	mov	r3, r2
 8002452:	005b      	lsls	r3, r3, #1
 8002454:	4413      	add	r3, r2
 8002456:	051b      	lsls	r3, r3, #20
 8002458:	e011      	b.n	800247e <HAL_ADC_ConfigChannel+0x34e>
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002460:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002462:	fa93 f3a3 	rbit	r3, r3
 8002466:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8002468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800246a:	fab3 f383 	clz	r3, r3
 800246e:	b2db      	uxtb	r3, r3
 8002470:	3301      	adds	r3, #1
 8002472:	f003 021f 	and.w	r2, r3, #31
 8002476:	4613      	mov	r3, r2
 8002478:	005b      	lsls	r3, r3, #1
 800247a:	4413      	add	r3, r2
 800247c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800247e:	430b      	orrs	r3, r1
 8002480:	e069      	b.n	8002556 <HAL_ADC_ConfigChannel+0x426>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800248a:	2b00      	cmp	r3, #0
 800248c:	d107      	bne.n	800249e <HAL_ADC_ConfigChannel+0x36e>
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	0e9b      	lsrs	r3, r3, #26
 8002494:	3301      	adds	r3, #1
 8002496:	069b      	lsls	r3, r3, #26
 8002498:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800249c:	e00e      	b.n	80024bc <HAL_ADC_ConfigChannel+0x38c>
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024a4:	6a3b      	ldr	r3, [r7, #32]
 80024a6:	fa93 f3a3 	rbit	r3, r3
 80024aa:	61fb      	str	r3, [r7, #28]
  return result;
 80024ac:	69fb      	ldr	r3, [r7, #28]
 80024ae:	fab3 f383 	clz	r3, r3
 80024b2:	b2db      	uxtb	r3, r3
 80024b4:	3301      	adds	r3, #1
 80024b6:	069b      	lsls	r3, r3, #26
 80024b8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d109      	bne.n	80024dc <HAL_ADC_ConfigChannel+0x3ac>
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	0e9b      	lsrs	r3, r3, #26
 80024ce:	3301      	adds	r3, #1
 80024d0:	f003 031f 	and.w	r3, r3, #31
 80024d4:	2101      	movs	r1, #1
 80024d6:	fa01 f303 	lsl.w	r3, r1, r3
 80024da:	e010      	b.n	80024fe <HAL_ADC_ConfigChannel+0x3ce>
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024e2:	69bb      	ldr	r3, [r7, #24]
 80024e4:	fa93 f3a3 	rbit	r3, r3
 80024e8:	617b      	str	r3, [r7, #20]
  return result;
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	fab3 f383 	clz	r3, r3
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	3301      	adds	r3, #1
 80024f4:	f003 031f 	and.w	r3, r3, #31
 80024f8:	2101      	movs	r1, #1
 80024fa:	fa01 f303 	lsl.w	r3, r1, r3
 80024fe:	ea42 0103 	orr.w	r1, r2, r3
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800250a:	2b00      	cmp	r3, #0
 800250c:	d10d      	bne.n	800252a <HAL_ADC_ConfigChannel+0x3fa>
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	0e9b      	lsrs	r3, r3, #26
 8002514:	3301      	adds	r3, #1
 8002516:	f003 021f 	and.w	r2, r3, #31
 800251a:	4613      	mov	r3, r2
 800251c:	005b      	lsls	r3, r3, #1
 800251e:	4413      	add	r3, r2
 8002520:	3b1e      	subs	r3, #30
 8002522:	051b      	lsls	r3, r3, #20
 8002524:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002528:	e014      	b.n	8002554 <HAL_ADC_ConfigChannel+0x424>
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	fa93 f3a3 	rbit	r3, r3
 8002536:	60fb      	str	r3, [r7, #12]
  return result;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	fab3 f383 	clz	r3, r3
 800253e:	b2db      	uxtb	r3, r3
 8002540:	3301      	adds	r3, #1
 8002542:	f003 021f 	and.w	r2, r3, #31
 8002546:	4613      	mov	r3, r2
 8002548:	005b      	lsls	r3, r3, #1
 800254a:	4413      	add	r3, r2
 800254c:	3b1e      	subs	r3, #30
 800254e:	051b      	lsls	r3, r3, #20
 8002550:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002554:	430b      	orrs	r3, r1
 8002556:	683a      	ldr	r2, [r7, #0]
 8002558:	6892      	ldr	r2, [r2, #8]
 800255a:	4619      	mov	r1, r3
 800255c:	f7ff fac2 	bl	8001ae4 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	2b00      	cmp	r3, #0
 8002566:	da76      	bge.n	8002656 <HAL_ADC_ConfigChannel+0x526>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002568:	4840      	ldr	r0, [pc, #256]	; (800266c <HAL_ADC_ConfigChannel+0x53c>)
 800256a:	f7ff fa07 	bl	800197c <LL_ADC_GetCommonPathInternalCh>
 800256e:	64f8      	str	r0, [r7, #76]	; 0x4c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002570:	483f      	ldr	r0, [pc, #252]	; (8002670 <HAL_ADC_ConfigChannel+0x540>)
 8002572:	f7ff fb77 	bl	8001c64 <LL_ADC_IsEnabled>
 8002576:	4604      	mov	r4, r0
 8002578:	483e      	ldr	r0, [pc, #248]	; (8002674 <HAL_ADC_ConfigChannel+0x544>)
 800257a:	f7ff fb73 	bl	8001c64 <LL_ADC_IsEnabled>
 800257e:	4603      	mov	r3, r0
 8002580:	4323      	orrs	r3, r4
 8002582:	2b00      	cmp	r3, #0
 8002584:	d154      	bne.n	8002630 <HAL_ADC_ConfigChannel+0x500>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a3b      	ldr	r2, [pc, #236]	; (8002678 <HAL_ADC_ConfigChannel+0x548>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d121      	bne.n	80025d4 <HAL_ADC_ConfigChannel+0x4a4>
 8002590:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002592:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002596:	2b00      	cmp	r3, #0
 8002598:	d11c      	bne.n	80025d4 <HAL_ADC_ConfigChannel+0x4a4>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a35      	ldr	r2, [pc, #212]	; (8002674 <HAL_ADC_ConfigChannel+0x544>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d158      	bne.n	8002656 <HAL_ADC_ConfigChannel+0x526>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80025a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80025a6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80025aa:	4619      	mov	r1, r3
 80025ac:	482f      	ldr	r0, [pc, #188]	; (800266c <HAL_ADC_ConfigChannel+0x53c>)
 80025ae:	f7ff f9d2 	bl	8001956 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80025b2:	4b32      	ldr	r3, [pc, #200]	; (800267c <HAL_ADC_ConfigChannel+0x54c>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	099b      	lsrs	r3, r3, #6
 80025b8:	4a31      	ldr	r2, [pc, #196]	; (8002680 <HAL_ADC_ConfigChannel+0x550>)
 80025ba:	fba2 2303 	umull	r2, r3, r2, r3
 80025be:	099b      	lsrs	r3, r3, #6
 80025c0:	005b      	lsls	r3, r3, #1
 80025c2:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80025c4:	e002      	b.n	80025cc <HAL_ADC_ConfigChannel+0x49c>
              {
                wait_loop_index--;
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	3b01      	subs	r3, #1
 80025ca:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d1f9      	bne.n	80025c6 <HAL_ADC_ConfigChannel+0x496>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80025d2:	e040      	b.n	8002656 <HAL_ADC_ConfigChannel+0x526>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a2a      	ldr	r2, [pc, #168]	; (8002684 <HAL_ADC_ConfigChannel+0x554>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d111      	bne.n	8002602 <HAL_ADC_ConfigChannel+0x4d2>
 80025de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80025e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d10c      	bne.n	8002602 <HAL_ADC_ConfigChannel+0x4d2>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a21      	ldr	r2, [pc, #132]	; (8002674 <HAL_ADC_ConfigChannel+0x544>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d131      	bne.n	8002656 <HAL_ADC_ConfigChannel+0x526>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80025f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80025f4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80025f8:	4619      	mov	r1, r3
 80025fa:	481c      	ldr	r0, [pc, #112]	; (800266c <HAL_ADC_ConfigChannel+0x53c>)
 80025fc:	f7ff f9ab 	bl	8001956 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002600:	e029      	b.n	8002656 <HAL_ADC_ConfigChannel+0x526>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a20      	ldr	r2, [pc, #128]	; (8002688 <HAL_ADC_ConfigChannel+0x558>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d124      	bne.n	8002656 <HAL_ADC_ConfigChannel+0x526>
 800260c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800260e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d11f      	bne.n	8002656 <HAL_ADC_ConfigChannel+0x526>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a16      	ldr	r2, [pc, #88]	; (8002674 <HAL_ADC_ConfigChannel+0x544>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d11a      	bne.n	8002656 <HAL_ADC_ConfigChannel+0x526>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002620:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002622:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002626:	4619      	mov	r1, r3
 8002628:	4810      	ldr	r0, [pc, #64]	; (800266c <HAL_ADC_ConfigChannel+0x53c>)
 800262a:	f7ff f994 	bl	8001956 <LL_ADC_SetCommonPathInternalCh>
 800262e:	e012      	b.n	8002656 <HAL_ADC_ConfigChannel+0x526>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002634:	f043 0220 	orr.w	r2, r3, #32
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 800263c:	2301      	movs	r3, #1
 800263e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002642:	e008      	b.n	8002656 <HAL_ADC_ConfigChannel+0x526>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002648:	f043 0220 	orr.w	r2, r3, #32
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002650:	2301      	movs	r3, #1
 8002652:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2200      	movs	r2, #0
 800265a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800265e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8002662:	4618      	mov	r0, r3
 8002664:	3764      	adds	r7, #100	; 0x64
 8002666:	46bd      	mov	sp, r7
 8002668:	bd90      	pop	{r4, r7, pc}
 800266a:	bf00      	nop
 800266c:	40022300 	.word	0x40022300
 8002670:	40022000 	.word	0x40022000
 8002674:	40022100 	.word	0x40022100
 8002678:	cb840000 	.word	0xcb840000
 800267c:	24000004 	.word	0x24000004
 8002680:	053e2d63 	.word	0x053e2d63
 8002684:	bac04000 	.word	0xbac04000
 8002688:	cfb80000 	.word	0xcfb80000

0800268c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b084      	sub	sp, #16
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4618      	mov	r0, r3
 800269a:	f7ff fae3 	bl	8001c64 <LL_ADC_IsEnabled>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d15a      	bne.n	800275a <ADC_Enable+0xce>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	689a      	ldr	r2, [r3, #8]
 80026aa:	4b2e      	ldr	r3, [pc, #184]	; (8002764 <ADC_Enable+0xd8>)
 80026ac:	4013      	ands	r3, r2
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d00d      	beq.n	80026ce <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026b6:	f043 0210 	orr.w	r2, r3, #16
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026c2:	f043 0201 	orr.w	r2, r3, #1
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
 80026cc:	e046      	b.n	800275c <ADC_Enable+0xd0>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4618      	mov	r0, r3
 80026d4:	f7ff fab2 	bl	8001c3c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80026d8:	f7ff f8fc 	bl	80018d4 <HAL_GetTick>
 80026dc:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80026de:	4822      	ldr	r0, [pc, #136]	; (8002768 <ADC_Enable+0xdc>)
 80026e0:	f7ff fa50 	bl	8001b84 <LL_ADC_GetMultimode>
 80026e4:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a20      	ldr	r2, [pc, #128]	; (800276c <ADC_Enable+0xe0>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d002      	beq.n	80026f6 <ADC_Enable+0x6a>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	e000      	b.n	80026f8 <ADC_Enable+0x6c>
 80026f6:	4b1e      	ldr	r3, [pc, #120]	; (8002770 <ADC_Enable+0xe4>)
 80026f8:	687a      	ldr	r2, [r7, #4]
 80026fa:	6812      	ldr	r2, [r2, #0]
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d025      	beq.n	800274c <ADC_Enable+0xc0>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d129      	bne.n	800275a <ADC_Enable+0xce>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002706:	e021      	b.n	800274c <ADC_Enable+0xc0>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4618      	mov	r0, r3
 800270e:	f7ff faa9 	bl	8001c64 <LL_ADC_IsEnabled>
 8002712:	4603      	mov	r3, r0
 8002714:	2b00      	cmp	r3, #0
 8002716:	d104      	bne.n	8002722 <ADC_Enable+0x96>
        {
          LL_ADC_Enable(hadc->Instance);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4618      	mov	r0, r3
 800271e:	f7ff fa8d 	bl	8001c3c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002722:	f7ff f8d7 	bl	80018d4 <HAL_GetTick>
 8002726:	4602      	mov	r2, r0
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	2b02      	cmp	r3, #2
 800272e:	d90d      	bls.n	800274c <ADC_Enable+0xc0>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002734:	f043 0210 	orr.w	r2, r3, #16
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002740:	f043 0201 	orr.w	r2, r3, #1
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e007      	b.n	800275c <ADC_Enable+0xd0>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f003 0301 	and.w	r3, r3, #1
 8002756:	2b01      	cmp	r3, #1
 8002758:	d1d6      	bne.n	8002708 <ADC_Enable+0x7c>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800275a:	2300      	movs	r3, #0
}
 800275c:	4618      	mov	r0, r3
 800275e:	3710      	adds	r7, #16
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}
 8002764:	8000003f 	.word	0x8000003f
 8002768:	40022300 	.word	0x40022300
 800276c:	40022100 	.word	0x40022100
 8002770:	40022000 	.word	0x40022000

08002774 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b084      	sub	sp, #16
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002780:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002786:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800278a:	2b00      	cmp	r3, #0
 800278c:	d14b      	bne.n	8002826 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002792:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 0308 	and.w	r3, r3, #8
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d021      	beq.n	80027ec <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7ff f947 	bl	8001a40 <LL_ADC_REG_IsTriggerSourceSWStart>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d032      	beq.n	800281e <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	68db      	ldr	r3, [r3, #12]
 80027be:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d12b      	bne.n	800281e <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027ca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d11f      	bne.n	800281e <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027e2:	f043 0201 	orr.w	r2, r3, #1
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	655a      	str	r2, [r3, #84]	; 0x54
 80027ea:	e018      	b.n	800281e <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	68db      	ldr	r3, [r3, #12]
 80027f2:	f003 0303 	and.w	r3, r3, #3
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d111      	bne.n	800281e <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800280a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800280e:	2b00      	cmp	r3, #0
 8002810:	d105      	bne.n	800281e <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002816:	f043 0201 	orr.w	r2, r3, #1
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800281e:	68f8      	ldr	r0, [r7, #12]
 8002820:	f7fe fc96 	bl	8001150 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002824:	e00e      	b.n	8002844 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800282a:	f003 0310 	and.w	r3, r3, #16
 800282e:	2b00      	cmp	r3, #0
 8002830:	d003      	beq.n	800283a <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002832:	68f8      	ldr	r0, [r7, #12]
 8002834:	f7ff fc72 	bl	800211c <HAL_ADC_ErrorCallback>
}
 8002838:	e004      	b.n	8002844 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800283e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002840:	6878      	ldr	r0, [r7, #4]
 8002842:	4798      	blx	r3
}
 8002844:	bf00      	nop
 8002846:	3710      	adds	r7, #16
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}

0800284c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b084      	sub	sp, #16
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002858:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800285a:	68f8      	ldr	r0, [r7, #12]
 800285c:	f7fe fc5c 	bl	8001118 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002860:	bf00      	nop
 8002862:	3710      	adds	r7, #16
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}

08002868 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b084      	sub	sp, #16
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002874:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800287a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002886:	f043 0204 	orr.w	r2, r3, #4
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800288e:	68f8      	ldr	r0, [r7, #12]
 8002890:	f7ff fc44 	bl	800211c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002894:	bf00      	nop
 8002896:	3710      	adds	r7, #16
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}

0800289c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b084      	sub	sp, #16
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80028a4:	4b56      	ldr	r3, [pc, #344]	; (8002a00 <ADC_ConfigureBoostMode+0x164>)
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d01a      	beq.n	80028e6 <ADC_ConfigureBoostMode+0x4a>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80028b0:	f004 f850 	bl	8006954 <HAL_RCC_GetHCLKFreq>
 80028b4:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80028be:	d006      	beq.n	80028ce <ADC_ConfigureBoostMode+0x32>
 80028c0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80028c4:	d00b      	beq.n	80028de <ADC_ConfigureBoostMode+0x42>
 80028c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028ca:	d000      	beq.n	80028ce <ADC_ConfigureBoostMode+0x32>
        break;
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
        break;
      default:
        break;
 80028cc:	e05d      	b.n	800298a <ADC_ConfigureBoostMode+0xee>
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	0c1b      	lsrs	r3, r3, #16
 80028d4:	68fa      	ldr	r2, [r7, #12]
 80028d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80028da:	60fb      	str	r3, [r7, #12]
        break;
 80028dc:	e055      	b.n	800298a <ADC_ConfigureBoostMode+0xee>
        freq /= 4UL;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	089b      	lsrs	r3, r3, #2
 80028e2:	60fb      	str	r3, [r7, #12]
        break;
 80028e4:	e051      	b.n	800298a <ADC_ConfigureBoostMode+0xee>
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80028e6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80028ea:	f004 ff43 	bl	8007774 <HAL_RCCEx_GetPeriphCLKFreq>
 80028ee:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80028f8:	d02a      	beq.n	8002950 <ADC_ConfigureBoostMode+0xb4>
 80028fa:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80028fe:	d813      	bhi.n	8002928 <ADC_ConfigureBoostMode+0x8c>
 8002900:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002904:	d024      	beq.n	8002950 <ADC_ConfigureBoostMode+0xb4>
 8002906:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800290a:	d806      	bhi.n	800291a <ADC_ConfigureBoostMode+0x7e>
 800290c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002910:	d01e      	beq.n	8002950 <ADC_ConfigureBoostMode+0xb4>
 8002912:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002916:	d01b      	beq.n	8002950 <ADC_ConfigureBoostMode+0xb4>
        break;
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
        break;
      default:
        break;
 8002918:	e037      	b.n	800298a <ADC_ConfigureBoostMode+0xee>
    switch (hadc->Init.ClockPrescaler)
 800291a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800291e:	d017      	beq.n	8002950 <ADC_ConfigureBoostMode+0xb4>
 8002920:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8002924:	d014      	beq.n	8002950 <ADC_ConfigureBoostMode+0xb4>
        break;
 8002926:	e030      	b.n	800298a <ADC_ConfigureBoostMode+0xee>
    switch (hadc->Init.ClockPrescaler)
 8002928:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 800292c:	d021      	beq.n	8002972 <ADC_ConfigureBoostMode+0xd6>
 800292e:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8002932:	d806      	bhi.n	8002942 <ADC_ConfigureBoostMode+0xa6>
 8002934:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8002938:	d013      	beq.n	8002962 <ADC_ConfigureBoostMode+0xc6>
 800293a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800293e:	d014      	beq.n	800296a <ADC_ConfigureBoostMode+0xce>
        break;
 8002940:	e023      	b.n	800298a <ADC_ConfigureBoostMode+0xee>
    switch (hadc->Init.ClockPrescaler)
 8002942:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8002946:	d018      	beq.n	800297a <ADC_ConfigureBoostMode+0xde>
 8002948:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 800294c:	d019      	beq.n	8002982 <ADC_ConfigureBoostMode+0xe6>
        break;
 800294e:	e01c      	b.n	800298a <ADC_ConfigureBoostMode+0xee>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	0c9b      	lsrs	r3, r3, #18
 8002956:	005b      	lsls	r3, r3, #1
 8002958:	68fa      	ldr	r2, [r7, #12]
 800295a:	fbb2 f3f3 	udiv	r3, r2, r3
 800295e:	60fb      	str	r3, [r7, #12]
        break;
 8002960:	e013      	b.n	800298a <ADC_ConfigureBoostMode+0xee>
        freq /= 16UL;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	091b      	lsrs	r3, r3, #4
 8002966:	60fb      	str	r3, [r7, #12]
        break;
 8002968:	e00f      	b.n	800298a <ADC_ConfigureBoostMode+0xee>
        freq /= 32UL;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	095b      	lsrs	r3, r3, #5
 800296e:	60fb      	str	r3, [r7, #12]
        break;
 8002970:	e00b      	b.n	800298a <ADC_ConfigureBoostMode+0xee>
        freq /= 64UL;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	099b      	lsrs	r3, r3, #6
 8002976:	60fb      	str	r3, [r7, #12]
        break;
 8002978:	e007      	b.n	800298a <ADC_ConfigureBoostMode+0xee>
        freq /= 128UL;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	09db      	lsrs	r3, r3, #7
 800297e:	60fb      	str	r3, [r7, #12]
        break;
 8002980:	e003      	b.n	800298a <ADC_ConfigureBoostMode+0xee>
        freq /= 256UL;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	0a1b      	lsrs	r3, r3, #8
 8002986:	60fb      	str	r3, [r7, #12]
        break;
 8002988:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	085b      	lsrs	r3, r3, #1
 800298e:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	4a1c      	ldr	r2, [pc, #112]	; (8002a04 <ADC_ConfigureBoostMode+0x168>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d808      	bhi.n	80029aa <ADC_ConfigureBoostMode+0x10e>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	689a      	ldr	r2, [r3, #8]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80029a6:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80029a8:	e025      	b.n	80029f6 <ADC_ConfigureBoostMode+0x15a>
  else if (freq <= 12500000UL)
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	4a16      	ldr	r2, [pc, #88]	; (8002a08 <ADC_ConfigureBoostMode+0x16c>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d80a      	bhi.n	80029c8 <ADC_ConfigureBoostMode+0x12c>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80029c4:	609a      	str	r2, [r3, #8]
}
 80029c6:	e016      	b.n	80029f6 <ADC_ConfigureBoostMode+0x15a>
  else if (freq <= 25000000UL)
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	4a10      	ldr	r2, [pc, #64]	; (8002a0c <ADC_ConfigureBoostMode+0x170>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d80a      	bhi.n	80029e6 <ADC_ConfigureBoostMode+0x14a>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029e2:	609a      	str	r2, [r3, #8]
}
 80029e4:	e007      	b.n	80029f6 <ADC_ConfigureBoostMode+0x15a>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	689a      	ldr	r2, [r3, #8]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80029f4:	609a      	str	r2, [r3, #8]
}
 80029f6:	bf00      	nop
 80029f8:	3710      	adds	r7, #16
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	40022300 	.word	0x40022300
 8002a04:	005f5e10 	.word	0x005f5e10
 8002a08:	00bebc20 	.word	0x00bebc20
 8002a0c:	017d7840 	.word	0x017d7840

08002a10 <LL_ADC_IsEnabled>:
{
 8002a10:	b480      	push	{r7}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	f003 0301 	and.w	r3, r3, #1
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	d101      	bne.n	8002a28 <LL_ADC_IsEnabled+0x18>
 8002a24:	2301      	movs	r3, #1
 8002a26:	e000      	b.n	8002a2a <LL_ADC_IsEnabled+0x1a>
 8002a28:	2300      	movs	r3, #0
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	370c      	adds	r7, #12
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr

08002a36 <LL_ADC_REG_IsConversionOngoing>:
{
 8002a36:	b480      	push	{r7}
 8002a38:	b083      	sub	sp, #12
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	f003 0304 	and.w	r3, r3, #4
 8002a46:	2b04      	cmp	r3, #4
 8002a48:	d101      	bne.n	8002a4e <LL_ADC_REG_IsConversionOngoing+0x18>
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e000      	b.n	8002a50 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002a4e:	2300      	movs	r3, #0
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	370c      	adds	r7, #12
 8002a54:	46bd      	mov	sp, r7
 8002a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5a:	4770      	bx	lr

08002a5c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002a5c:	b590      	push	{r4, r7, lr}
 8002a5e:	b09f      	sub	sp, #124	; 0x7c
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
 8002a64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a66:	2300      	movs	r3, #0
 8002a68:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002a72:	2b01      	cmp	r3, #1
 8002a74:	d101      	bne.n	8002a7a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002a76:	2302      	movs	r3, #2
 8002a78:	e07c      	b.n	8002b74 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a3d      	ldr	r2, [pc, #244]	; (8002b7c <HAL_ADCEx_MultiModeConfigChannel+0x120>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d102      	bne.n	8002a92 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8002a8c:	4b3c      	ldr	r3, [pc, #240]	; (8002b80 <HAL_ADCEx_MultiModeConfigChannel+0x124>)
 8002a8e:	60bb      	str	r3, [r7, #8]
 8002a90:	e001      	b.n	8002a96 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8002a92:	2300      	movs	r3, #0
 8002a94:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d10b      	bne.n	8002ab4 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002aa0:	f043 0220 	orr.w	r2, r3, #32
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	e05f      	b.n	8002b74 <HAL_ADCEx_MultiModeConfigChannel+0x118>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f7ff ffbd 	bl	8002a36 <LL_ADC_REG_IsConversionOngoing>
 8002abc:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f7ff ffb7 	bl	8002a36 <LL_ADC_REG_IsConversionOngoing>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d141      	bne.n	8002b52 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002ace:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d13e      	bne.n	8002b52 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002ad4:	4b2b      	ldr	r3, [pc, #172]	; (8002b84 <HAL_ADCEx_MultiModeConfigChannel+0x128>)
 8002ad6:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d020      	beq.n	8002b22 <HAL_ADCEx_MultiModeConfigChannel+0xc6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8002ae0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	431a      	orrs	r2, r3
 8002aee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002af0:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002af2:	4822      	ldr	r0, [pc, #136]	; (8002b7c <HAL_ADCEx_MultiModeConfigChannel+0x120>)
 8002af4:	f7ff ff8c 	bl	8002a10 <LL_ADC_IsEnabled>
 8002af8:	4604      	mov	r4, r0
 8002afa:	4821      	ldr	r0, [pc, #132]	; (8002b80 <HAL_ADCEx_MultiModeConfigChannel+0x124>)
 8002afc:	f7ff ff88 	bl	8002a10 <LL_ADC_IsEnabled>
 8002b00:	4603      	mov	r3, r0
 8002b02:	4323      	orrs	r3, r4
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d12e      	bne.n	8002b66 <HAL_ADCEx_MultiModeConfigChannel+0x10a>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002b08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b0a:	689a      	ldr	r2, [r3, #8]
 8002b0c:	4b1e      	ldr	r3, [pc, #120]	; (8002b88 <HAL_ADCEx_MultiModeConfigChannel+0x12c>)
 8002b0e:	4013      	ands	r3, r2
 8002b10:	683a      	ldr	r2, [r7, #0]
 8002b12:	6811      	ldr	r1, [r2, #0]
 8002b14:	683a      	ldr	r2, [r7, #0]
 8002b16:	6892      	ldr	r2, [r2, #8]
 8002b18:	430a      	orrs	r2, r1
 8002b1a:	431a      	orrs	r2, r3
 8002b1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b1e:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002b20:	e021      	b.n	8002b66 <HAL_ADCEx_MultiModeConfigChannel+0x10a>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8002b22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002b2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b2c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002b2e:	4813      	ldr	r0, [pc, #76]	; (8002b7c <HAL_ADCEx_MultiModeConfigChannel+0x120>)
 8002b30:	f7ff ff6e 	bl	8002a10 <LL_ADC_IsEnabled>
 8002b34:	4604      	mov	r4, r0
 8002b36:	4812      	ldr	r0, [pc, #72]	; (8002b80 <HAL_ADCEx_MultiModeConfigChannel+0x124>)
 8002b38:	f7ff ff6a 	bl	8002a10 <LL_ADC_IsEnabled>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	4323      	orrs	r3, r4
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d110      	bne.n	8002b66 <HAL_ADCEx_MultiModeConfigChannel+0x10a>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002b44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b46:	689a      	ldr	r2, [r3, #8]
 8002b48:	4b0f      	ldr	r3, [pc, #60]	; (8002b88 <HAL_ADCEx_MultiModeConfigChannel+0x12c>)
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002b4e:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002b50:	e009      	b.n	8002b66 <HAL_ADCEx_MultiModeConfigChannel+0x10a>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b56:	f043 0220 	orr.w	r2, r3, #32
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8002b64:	e000      	b.n	8002b68 <HAL_ADCEx_MultiModeConfigChannel+0x10c>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002b66:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002b70:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	377c      	adds	r7, #124	; 0x7c
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd90      	pop	{r4, r7, pc}
 8002b7c:	40022000 	.word	0x40022000
 8002b80:	40022100 	.word	0x40022100
 8002b84:	40022300 	.word	0x40022300
 8002b88:	fffff0e0 	.word	0xfffff0e0

08002b8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b085      	sub	sp, #20
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	f003 0307 	and.w	r3, r3, #7
 8002b9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b9c:	4b0b      	ldr	r3, [pc, #44]	; (8002bcc <__NVIC_SetPriorityGrouping+0x40>)
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ba2:	68ba      	ldr	r2, [r7, #8]
 8002ba4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ba8:	4013      	ands	r3, r2
 8002baa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002bb4:	4b06      	ldr	r3, [pc, #24]	; (8002bd0 <__NVIC_SetPriorityGrouping+0x44>)
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bba:	4a04      	ldr	r2, [pc, #16]	; (8002bcc <__NVIC_SetPriorityGrouping+0x40>)
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	60d3      	str	r3, [r2, #12]
}
 8002bc0:	bf00      	nop
 8002bc2:	3714      	adds	r7, #20
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr
 8002bcc:	e000ed00 	.word	0xe000ed00
 8002bd0:	05fa0000 	.word	0x05fa0000

08002bd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bd8:	4b04      	ldr	r3, [pc, #16]	; (8002bec <__NVIC_GetPriorityGrouping+0x18>)
 8002bda:	68db      	ldr	r3, [r3, #12]
 8002bdc:	0a1b      	lsrs	r3, r3, #8
 8002bde:	f003 0307 	and.w	r3, r3, #7
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	46bd      	mov	sp, r7
 8002be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bea:	4770      	bx	lr
 8002bec:	e000ed00 	.word	0xe000ed00

08002bf0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b083      	sub	sp, #12
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002bfa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	db0b      	blt.n	8002c1a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c02:	88fb      	ldrh	r3, [r7, #6]
 8002c04:	f003 021f 	and.w	r2, r3, #31
 8002c08:	4907      	ldr	r1, [pc, #28]	; (8002c28 <__NVIC_EnableIRQ+0x38>)
 8002c0a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c0e:	095b      	lsrs	r3, r3, #5
 8002c10:	2001      	movs	r0, #1
 8002c12:	fa00 f202 	lsl.w	r2, r0, r2
 8002c16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c1a:	bf00      	nop
 8002c1c:	370c      	adds	r7, #12
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr
 8002c26:	bf00      	nop
 8002c28:	e000e100 	.word	0xe000e100

08002c2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b083      	sub	sp, #12
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	4603      	mov	r3, r0
 8002c34:	6039      	str	r1, [r7, #0]
 8002c36:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002c38:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	db0a      	blt.n	8002c56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	b2da      	uxtb	r2, r3
 8002c44:	490c      	ldr	r1, [pc, #48]	; (8002c78 <__NVIC_SetPriority+0x4c>)
 8002c46:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c4a:	0112      	lsls	r2, r2, #4
 8002c4c:	b2d2      	uxtb	r2, r2
 8002c4e:	440b      	add	r3, r1
 8002c50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c54:	e00a      	b.n	8002c6c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	b2da      	uxtb	r2, r3
 8002c5a:	4908      	ldr	r1, [pc, #32]	; (8002c7c <__NVIC_SetPriority+0x50>)
 8002c5c:	88fb      	ldrh	r3, [r7, #6]
 8002c5e:	f003 030f 	and.w	r3, r3, #15
 8002c62:	3b04      	subs	r3, #4
 8002c64:	0112      	lsls	r2, r2, #4
 8002c66:	b2d2      	uxtb	r2, r2
 8002c68:	440b      	add	r3, r1
 8002c6a:	761a      	strb	r2, [r3, #24]
}
 8002c6c:	bf00      	nop
 8002c6e:	370c      	adds	r7, #12
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr
 8002c78:	e000e100 	.word	0xe000e100
 8002c7c:	e000ed00 	.word	0xe000ed00

08002c80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b089      	sub	sp, #36	; 0x24
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	60f8      	str	r0, [r7, #12]
 8002c88:	60b9      	str	r1, [r7, #8]
 8002c8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	f003 0307 	and.w	r3, r3, #7
 8002c92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c94:	69fb      	ldr	r3, [r7, #28]
 8002c96:	f1c3 0307 	rsb	r3, r3, #7
 8002c9a:	2b04      	cmp	r3, #4
 8002c9c:	bf28      	it	cs
 8002c9e:	2304      	movcs	r3, #4
 8002ca0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ca2:	69fb      	ldr	r3, [r7, #28]
 8002ca4:	3304      	adds	r3, #4
 8002ca6:	2b06      	cmp	r3, #6
 8002ca8:	d902      	bls.n	8002cb0 <NVIC_EncodePriority+0x30>
 8002caa:	69fb      	ldr	r3, [r7, #28]
 8002cac:	3b03      	subs	r3, #3
 8002cae:	e000      	b.n	8002cb2 <NVIC_EncodePriority+0x32>
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cb4:	f04f 32ff 	mov.w	r2, #4294967295
 8002cb8:	69bb      	ldr	r3, [r7, #24]
 8002cba:	fa02 f303 	lsl.w	r3, r2, r3
 8002cbe:	43da      	mvns	r2, r3
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	401a      	ands	r2, r3
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cc8:	f04f 31ff 	mov.w	r1, #4294967295
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	fa01 f303 	lsl.w	r3, r1, r3
 8002cd2:	43d9      	mvns	r1, r3
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cd8:	4313      	orrs	r3, r2
         );
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	3724      	adds	r7, #36	; 0x24
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr
	...

08002ce8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	3b01      	subs	r3, #1
 8002cf4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002cf8:	d301      	bcc.n	8002cfe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e00f      	b.n	8002d1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cfe:	4a0a      	ldr	r2, [pc, #40]	; (8002d28 <SysTick_Config+0x40>)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	3b01      	subs	r3, #1
 8002d04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d06:	210f      	movs	r1, #15
 8002d08:	f04f 30ff 	mov.w	r0, #4294967295
 8002d0c:	f7ff ff8e 	bl	8002c2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d10:	4b05      	ldr	r3, [pc, #20]	; (8002d28 <SysTick_Config+0x40>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d16:	4b04      	ldr	r3, [pc, #16]	; (8002d28 <SysTick_Config+0x40>)
 8002d18:	2207      	movs	r2, #7
 8002d1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d1c:	2300      	movs	r3, #0
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3708      	adds	r7, #8
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	e000e010 	.word	0xe000e010

08002d2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f7ff ff29 	bl	8002b8c <__NVIC_SetPriorityGrouping>
}
 8002d3a:	bf00      	nop
 8002d3c:	3708      	adds	r7, #8
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}

08002d42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d42:	b580      	push	{r7, lr}
 8002d44:	b086      	sub	sp, #24
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	4603      	mov	r3, r0
 8002d4a:	60b9      	str	r1, [r7, #8]
 8002d4c:	607a      	str	r2, [r7, #4]
 8002d4e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002d50:	f7ff ff40 	bl	8002bd4 <__NVIC_GetPriorityGrouping>
 8002d54:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	68b9      	ldr	r1, [r7, #8]
 8002d5a:	6978      	ldr	r0, [r7, #20]
 8002d5c:	f7ff ff90 	bl	8002c80 <NVIC_EncodePriority>
 8002d60:	4602      	mov	r2, r0
 8002d62:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002d66:	4611      	mov	r1, r2
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7ff ff5f 	bl	8002c2c <__NVIC_SetPriority>
}
 8002d6e:	bf00      	nop
 8002d70:	3718      	adds	r7, #24
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}

08002d76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d76:	b580      	push	{r7, lr}
 8002d78:	b082      	sub	sp, #8
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d80:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002d84:	4618      	mov	r0, r3
 8002d86:	f7ff ff33 	bl	8002bf0 <__NVIC_EnableIRQ>
}
 8002d8a:	bf00      	nop
 8002d8c:	3708      	adds	r7, #8
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}

08002d92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d92:	b580      	push	{r7, lr}
 8002d94:	b082      	sub	sp, #8
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	f7ff ffa4 	bl	8002ce8 <SysTick_Config>
 8002da0:	4603      	mov	r3, r0
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3708      	adds	r7, #8
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}

08002daa <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002daa:	b580      	push	{r7, lr}
 8002dac:	b082      	sub	sp, #8
 8002dae:	af00      	add	r7, sp, #0
 8002db0:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d101      	bne.n	8002dbc <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	e014      	b.n	8002de6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	791b      	ldrb	r3, [r3, #4]
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d105      	bne.n	8002dd2 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002dcc:	6878      	ldr	r0, [r7, #4]
 8002dce:	f7fe fa6f 	bl	80012b0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2202      	movs	r2, #2
 8002dd6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2201      	movs	r2, #1
 8002de2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002de4:	2300      	movs	r3, #0
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3708      	adds	r7, #8
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}

08002dee <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002dee:	b480      	push	{r7}
 8002df0:	b083      	sub	sp, #12
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	6078      	str	r0, [r7, #4]
 8002df6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	795b      	ldrb	r3, [r3, #5]
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d101      	bne.n	8002e04 <HAL_DAC_Start+0x16>
 8002e00:	2302      	movs	r3, #2
 8002e02:	e040      	b.n	8002e86 <HAL_DAC_Start+0x98>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2201      	movs	r2, #1
 8002e08:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2202      	movs	r2, #2
 8002e0e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	6819      	ldr	r1, [r3, #0]
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	f003 0310 	and.w	r3, r3, #16
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	409a      	lsls	r2, r3
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	430a      	orrs	r2, r1
 8002e26:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d10f      	bne.n	8002e4e <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d11d      	bne.n	8002e78 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	685a      	ldr	r2, [r3, #4]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f042 0201 	orr.w	r2, r2, #1
 8002e4a:	605a      	str	r2, [r3, #4]
 8002e4c:	e014      	b.n	8002e78 <HAL_DAC_Start+0x8a>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	f003 0310 	and.w	r3, r3, #16
 8002e5e:	2102      	movs	r1, #2
 8002e60:	fa01 f303 	lsl.w	r3, r1, r3
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d107      	bne.n	8002e78 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	685a      	ldr	r2, [r3, #4]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f042 0202 	orr.w	r2, r2, #2
 8002e76:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2200      	movs	r2, #0
 8002e82:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002e84:	2300      	movs	r3, #0
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	370c      	adds	r7, #12
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e90:	4770      	bx	lr
	...

08002e94 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b086      	sub	sp, #24
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	60f8      	str	r0, [r7, #12]
 8002e9c:	60b9      	str	r1, [r7, #8]
 8002e9e:	607a      	str	r2, [r7, #4]
 8002ea0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	795b      	ldrb	r3, [r3, #5]
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d101      	bne.n	8002eb2 <HAL_DAC_Start_DMA+0x1e>
 8002eae:	2302      	movs	r3, #2
 8002eb0:	e09e      	b.n	8002ff0 <HAL_DAC_Start_DMA+0x15c>
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2202      	movs	r2, #2
 8002ebc:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d12a      	bne.n	8002f1a <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	4a4b      	ldr	r2, [pc, #300]	; (8002ff8 <HAL_DAC_Start_DMA+0x164>)
 8002eca:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	4a4a      	ldr	r2, [pc, #296]	; (8002ffc <HAL_DAC_Start_DMA+0x168>)
 8002ed2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	4a49      	ldr	r2, [pc, #292]	; (8003000 <HAL_DAC_Start_DMA+0x16c>)
 8002eda:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002eea:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8002eec:	6a3b      	ldr	r3, [r7, #32]
 8002eee:	2b04      	cmp	r3, #4
 8002ef0:	d009      	beq.n	8002f06 <HAL_DAC_Start_DMA+0x72>
 8002ef2:	2b08      	cmp	r3, #8
 8002ef4:	d00c      	beq.n	8002f10 <HAL_DAC_Start_DMA+0x7c>
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d000      	beq.n	8002efc <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8002efa:	e039      	b.n	8002f70 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	3308      	adds	r3, #8
 8002f02:	613b      	str	r3, [r7, #16]
        break;
 8002f04:	e034      	b.n	8002f70 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	330c      	adds	r3, #12
 8002f0c:	613b      	str	r3, [r7, #16]
        break;
 8002f0e:	e02f      	b.n	8002f70 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	3310      	adds	r3, #16
 8002f16:	613b      	str	r3, [r7, #16]
        break;
 8002f18:	e02a      	b.n	8002f70 <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	68db      	ldr	r3, [r3, #12]
 8002f1e:	4a39      	ldr	r2, [pc, #228]	; (8003004 <HAL_DAC_Start_DMA+0x170>)
 8002f20:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	68db      	ldr	r3, [r3, #12]
 8002f26:	4a38      	ldr	r2, [pc, #224]	; (8003008 <HAL_DAC_Start_DMA+0x174>)
 8002f28:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	68db      	ldr	r3, [r3, #12]
 8002f2e:	4a37      	ldr	r2, [pc, #220]	; (800300c <HAL_DAC_Start_DMA+0x178>)
 8002f30:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002f40:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8002f42:	6a3b      	ldr	r3, [r7, #32]
 8002f44:	2b04      	cmp	r3, #4
 8002f46:	d009      	beq.n	8002f5c <HAL_DAC_Start_DMA+0xc8>
 8002f48:	2b08      	cmp	r3, #8
 8002f4a:	d00c      	beq.n	8002f66 <HAL_DAC_Start_DMA+0xd2>
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d000      	beq.n	8002f52 <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8002f50:	e00e      	b.n	8002f70 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	3314      	adds	r3, #20
 8002f58:	613b      	str	r3, [r7, #16]
        break;
 8002f5a:	e009      	b.n	8002f70 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	3318      	adds	r3, #24
 8002f62:	613b      	str	r3, [r7, #16]
        break;
 8002f64:	e004      	b.n	8002f70 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	331c      	adds	r3, #28
 8002f6c:	613b      	str	r3, [r7, #16]
        break;
 8002f6e:	bf00      	nop
    }
  }

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d111      	bne.n	8002f9a <HAL_DAC_Start_DMA+0x106>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002f84:	601a      	str	r2, [r3, #0]

   /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	6898      	ldr	r0, [r3, #8]
 8002f8a:	6879      	ldr	r1, [r7, #4]
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	693a      	ldr	r2, [r7, #16]
 8002f90:	f000 fda6 	bl	8003ae0 <HAL_DMA_Start_IT>
 8002f94:	4603      	mov	r3, r0
 8002f96:	75fb      	strb	r3, [r7, #23]
 8002f98:	e010      	b.n	8002fbc <HAL_DAC_Start_DMA+0x128>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002fa8:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	68d8      	ldr	r0, [r3, #12]
 8002fae:	6879      	ldr	r1, [r7, #4]
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	693a      	ldr	r2, [r7, #16]
 8002fb4:	f000 fd94 	bl	8003ae0 <HAL_DMA_Start_IT>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8002fc2:	7dfb      	ldrb	r3, [r7, #23]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d10c      	bne.n	8002fe2 <HAL_DAC_Start_DMA+0x14e>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	6819      	ldr	r1, [r3, #0]
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	f003 0310 	and.w	r3, r3, #16
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	409a      	lsls	r2, r3
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	430a      	orrs	r2, r1
 8002fde:	601a      	str	r2, [r3, #0]
 8002fe0:	e005      	b.n	8002fee <HAL_DAC_Start_DMA+0x15a>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	691b      	ldr	r3, [r3, #16]
 8002fe6:	f043 0204 	orr.w	r2, r3, #4
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8002fee:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	3718      	adds	r7, #24
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	080032ad 	.word	0x080032ad
 8002ffc:	080032cf 	.word	0x080032cf
 8003000:	080032eb 	.word	0x080032eb
 8003004:	08003355 	.word	0x08003355
 8003008:	08003377 	.word	0x08003377
 800300c:	08003393 	.word	0x08003393

08003010 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003010:	b480      	push	{r7}
 8003012:	b083      	sub	sp, #12
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8003018:	bf00      	nop
 800301a:	370c      	adds	r7, #12
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr

08003024 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 800302c:	bf00      	nop
 800302e:	370c      	adds	r7, #12
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr

08003038 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003038:	b480      	push	{r7}
 800303a:	b083      	sub	sp, #12
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8003040:	bf00      	nop
 8003042:	370c      	adds	r7, #12
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr

0800304c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b088      	sub	sp, #32
 8003050:	af00      	add	r7, sp, #0
 8003052:	60f8      	str	r0, [r7, #12]
 8003054:	60b9      	str	r1, [r7, #8]
 8003056:	607a      	str	r2, [r7, #4]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	795b      	ldrb	r3, [r3, #5]
 800305c:	2b01      	cmp	r3, #1
 800305e:	d101      	bne.n	8003064 <HAL_DAC_ConfigChannel+0x18>
 8003060:	2302      	movs	r3, #2
 8003062:	e11d      	b.n	80032a0 <HAL_DAC_ConfigChannel+0x254>
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2201      	movs	r2, #1
 8003068:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2202      	movs	r2, #2
 800306e:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	2b04      	cmp	r3, #4
 8003076:	d174      	bne.n	8003162 <HAL_DAC_ConfigChannel+0x116>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8003078:	f7fe fc2c 	bl	80018d4 <HAL_GetTick>
 800307c:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d134      	bne.n	80030ee <HAL_DAC_ConfigChannel+0xa2>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003084:	e011      	b.n	80030aa <HAL_DAC_ConfigChannel+0x5e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003086:	f7fe fc25 	bl	80018d4 <HAL_GetTick>
 800308a:	4602      	mov	r2, r0
 800308c:	69bb      	ldr	r3, [r7, #24]
 800308e:	1ad3      	subs	r3, r2, r3
 8003090:	2b01      	cmp	r3, #1
 8003092:	d90a      	bls.n	80030aa <HAL_DAC_ConfigChannel+0x5e>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	691b      	ldr	r3, [r3, #16]
 8003098:	f043 0208 	orr.w	r2, r3, #8
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2203      	movs	r2, #3
 80030a4:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80030a6:	2303      	movs	r3, #3
 80030a8:	e0fa      	b.n	80032a0 <HAL_DAC_ConfigChannel+0x254>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030b0:	4b7d      	ldr	r3, [pc, #500]	; (80032a8 <HAL_DAC_ConfigChannel+0x25c>)
 80030b2:	4013      	ands	r3, r2
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d1e6      	bne.n	8003086 <HAL_DAC_ConfigChannel+0x3a>
        }
      }
      HAL_Delay(1);
 80030b8:	2001      	movs	r0, #1
 80030ba:	f7fe fc17 	bl	80018ec <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	68ba      	ldr	r2, [r7, #8]
 80030c4:	6992      	ldr	r2, [r2, #24]
 80030c6:	641a      	str	r2, [r3, #64]	; 0x40
 80030c8:	e01e      	b.n	8003108 <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80030ca:	f7fe fc03 	bl	80018d4 <HAL_GetTick>
 80030ce:	4602      	mov	r2, r0
 80030d0:	69bb      	ldr	r3, [r7, #24]
 80030d2:	1ad3      	subs	r3, r2, r3
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d90a      	bls.n	80030ee <HAL_DAC_ConfigChannel+0xa2>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	691b      	ldr	r3, [r3, #16]
 80030dc:	f043 0208 	orr.w	r2, r3, #8
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2203      	movs	r2, #3
 80030e8:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80030ea:	2303      	movs	r3, #3
 80030ec:	e0d8      	b.n	80032a0 <HAL_DAC_ConfigChannel+0x254>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	dbe8      	blt.n	80030ca <HAL_DAC_ConfigChannel+0x7e>
        }
      }
      HAL_Delay(1U);
 80030f8:	2001      	movs	r0, #1
 80030fa:	f7fe fbf7 	bl	80018ec <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	68ba      	ldr	r2, [r7, #8]
 8003104:	6992      	ldr	r2, [r2, #24]
 8003106:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	f003 0310 	and.w	r3, r3, #16
 8003114:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8003118:	fa01 f303 	lsl.w	r3, r1, r3
 800311c:	43db      	mvns	r3, r3
 800311e:	ea02 0103 	and.w	r1, r2, r3
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	69da      	ldr	r2, [r3, #28]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	f003 0310 	and.w	r3, r3, #16
 800312c:	409a      	lsls	r2, r3
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	430a      	orrs	r2, r1
 8003134:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	f003 0310 	and.w	r3, r3, #16
 8003142:	21ff      	movs	r1, #255	; 0xff
 8003144:	fa01 f303 	lsl.w	r3, r1, r3
 8003148:	43db      	mvns	r3, r3
 800314a:	ea02 0103 	and.w	r1, r2, r3
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	6a1a      	ldr	r2, [r3, #32]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	f003 0310 	and.w	r3, r3, #16
 8003158:	409a      	lsls	r2, r3
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	430a      	orrs	r2, r1
 8003160:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	691b      	ldr	r3, [r3, #16]
 8003166:	2b01      	cmp	r3, #1
 8003168:	d11d      	bne.n	80031a6 <HAL_DAC_ConfigChannel+0x15a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003170:	617b      	str	r3, [r7, #20]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f003 0310 	and.w	r3, r3, #16
 8003178:	221f      	movs	r2, #31
 800317a:	fa02 f303 	lsl.w	r3, r2, r3
 800317e:	43db      	mvns	r3, r3
 8003180:	697a      	ldr	r2, [r7, #20]
 8003182:	4013      	ands	r3, r2
 8003184:	617b      	str	r3, [r7, #20]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	695b      	ldr	r3, [r3, #20]
 800318a:	613b      	str	r3, [r7, #16]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	f003 0310 	and.w	r3, r3, #16
 8003192:	693a      	ldr	r2, [r7, #16]
 8003194:	fa02 f303 	lsl.w	r3, r2, r3
 8003198:	697a      	ldr	r2, [r7, #20]
 800319a:	4313      	orrs	r3, r2
 800319c:	617b      	str	r3, [r7, #20]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	697a      	ldr	r2, [r7, #20]
 80031a4:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031ac:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f003 0310 	and.w	r3, r3, #16
 80031b4:	2207      	movs	r2, #7
 80031b6:	fa02 f303 	lsl.w	r3, r2, r3
 80031ba:	43db      	mvns	r3, r3
 80031bc:	697a      	ldr	r2, [r7, #20]
 80031be:	4013      	ands	r3, r2
 80031c0:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80031c2:	68bb      	ldr	r3, [r7, #8]
 80031c4:	68db      	ldr	r3, [r3, #12]
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d102      	bne.n	80031d0 <HAL_DAC_ConfigChannel+0x184>
  {
    connectOnChip = 0x00000000UL;
 80031ca:	2300      	movs	r3, #0
 80031cc:	61fb      	str	r3, [r7, #28]
 80031ce:	e00f      	b.n	80031f0 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	68db      	ldr	r3, [r3, #12]
 80031d4:	2b02      	cmp	r3, #2
 80031d6:	d102      	bne.n	80031de <HAL_DAC_ConfigChannel+0x192>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80031d8:	2301      	movs	r3, #1
 80031da:	61fb      	str	r3, [r7, #28]
 80031dc:	e008      	b.n	80031f0 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80031de:	68bb      	ldr	r3, [r7, #8]
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d102      	bne.n	80031ec <HAL_DAC_ConfigChannel+0x1a0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80031e6:	2301      	movs	r3, #1
 80031e8:	61fb      	str	r3, [r7, #28]
 80031ea:	e001      	b.n	80031f0 <HAL_DAC_ConfigChannel+0x1a4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80031ec:	2300      	movs	r3, #0
 80031ee:	61fb      	str	r3, [r7, #28]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	681a      	ldr	r2, [r3, #0]
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	4313      	orrs	r3, r2
 80031fa:	69fa      	ldr	r2, [r7, #28]
 80031fc:	4313      	orrs	r3, r2
 80031fe:	613b      	str	r3, [r7, #16]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	f003 0310 	and.w	r3, r3, #16
 8003206:	693a      	ldr	r2, [r7, #16]
 8003208:	fa02 f303 	lsl.w	r3, r2, r3
 800320c:	697a      	ldr	r2, [r7, #20]
 800320e:	4313      	orrs	r3, r2
 8003210:	617b      	str	r3, [r7, #20]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	697a      	ldr	r2, [r7, #20]
 8003218:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	6819      	ldr	r1, [r3, #0]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f003 0310 	and.w	r3, r3, #16
 8003226:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800322a:	fa02 f303 	lsl.w	r3, r2, r3
 800322e:	43da      	mvns	r2, r3
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	400a      	ands	r2, r1
 8003236:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	617b      	str	r3, [r7, #20]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	f003 0310 	and.w	r3, r3, #16
 8003246:	f640 72fe 	movw	r2, #4094	; 0xffe
 800324a:	fa02 f303 	lsl.w	r3, r2, r3
 800324e:	43db      	mvns	r3, r3
 8003250:	697a      	ldr	r2, [r7, #20]
 8003252:	4013      	ands	r3, r2
 8003254:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f003 0310 	and.w	r3, r3, #16
 8003262:	693a      	ldr	r2, [r7, #16]
 8003264:	fa02 f303 	lsl.w	r3, r2, r3
 8003268:	697a      	ldr	r2, [r7, #20]
 800326a:	4313      	orrs	r3, r2
 800326c:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	697a      	ldr	r2, [r7, #20]
 8003274:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	6819      	ldr	r1, [r3, #0]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f003 0310 	and.w	r3, r3, #16
 8003282:	22c0      	movs	r2, #192	; 0xc0
 8003284:	fa02 f303 	lsl.w	r3, r2, r3
 8003288:	43da      	mvns	r2, r3
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	400a      	ands	r2, r1
 8003290:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2201      	movs	r2, #1
 8003296:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2200      	movs	r2, #0
 800329c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800329e:	2300      	movs	r3, #0
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3720      	adds	r7, #32
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	20008000 	.word	0x20008000

080032ac <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b084      	sub	sp, #16
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032b8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 80032ba:	68f8      	ldr	r0, [r7, #12]
 80032bc:	f7ff fea8 	bl	8003010 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2201      	movs	r2, #1
 80032c4:	711a      	strb	r2, [r3, #4]
}
 80032c6:	bf00      	nop
 80032c8:	3710      	adds	r7, #16
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}

080032ce <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80032ce:	b580      	push	{r7, lr}
 80032d0:	b084      	sub	sp, #16
 80032d2:	af00      	add	r7, sp, #0
 80032d4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032da:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80032dc:	68f8      	ldr	r0, [r7, #12]
 80032de:	f7ff fea1 	bl	8003024 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80032e2:	bf00      	nop
 80032e4:	3710      	adds	r7, #16
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}

080032ea <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80032ea:	b580      	push	{r7, lr}
 80032ec:	b084      	sub	sp, #16
 80032ee:	af00      	add	r7, sp, #0
 80032f0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032f6:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	691b      	ldr	r3, [r3, #16]
 80032fc:	f043 0204 	orr.w	r2, r3, #4
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8003304:	68f8      	ldr	r0, [r7, #12]
 8003306:	f7ff fe97 	bl	8003038 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2201      	movs	r2, #1
 800330e:	711a      	strb	r2, [r3, #4]
}
 8003310:	bf00      	nop
 8003312:	3710      	adds	r7, #16
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}

08003318 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003318:	b480      	push	{r7}
 800331a:	b083      	sub	sp, #12
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8003320:	bf00      	nop
 8003322:	370c      	adds	r7, #12
 8003324:	46bd      	mov	sp, r7
 8003326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332a:	4770      	bx	lr

0800332c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800332c:	b480      	push	{r7}
 800332e:	b083      	sub	sp, #12
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8003334:	bf00      	nop
 8003336:	370c      	adds	r7, #12
 8003338:	46bd      	mov	sp, r7
 800333a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333e:	4770      	bx	lr

08003340 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003340:	b480      	push	{r7}
 8003342:	b083      	sub	sp, #12
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8003348:	bf00      	nop
 800334a:	370c      	adds	r7, #12
 800334c:	46bd      	mov	sp, r7
 800334e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003352:	4770      	bx	lr

08003354 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b084      	sub	sp, #16
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003360:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8003362:	68f8      	ldr	r0, [r7, #12]
 8003364:	f7ff ffd8 	bl	8003318 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2201      	movs	r2, #1
 800336c:	711a      	strb	r2, [r3, #4]
}
 800336e:	bf00      	nop
 8003370:	3710      	adds	r7, #16
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}

08003376 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003376:	b580      	push	{r7, lr}
 8003378:	b084      	sub	sp, #16
 800337a:	af00      	add	r7, sp, #0
 800337c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003382:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8003384:	68f8      	ldr	r0, [r7, #12]
 8003386:	f7ff ffd1 	bl	800332c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800338a:	bf00      	nop
 800338c:	3710      	adds	r7, #16
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}

08003392 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8003392:	b580      	push	{r7, lr}
 8003394:	b084      	sub	sp, #16
 8003396:	af00      	add	r7, sp, #0
 8003398:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800339e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	691b      	ldr	r3, [r3, #16]
 80033a4:	f043 0204 	orr.w	r2, r3, #4
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80033ac:	68f8      	ldr	r0, [r7, #12]
 80033ae:	f7ff ffc7 	bl	8003340 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	2201      	movs	r2, #1
 80033b6:	711a      	strb	r2, [r3, #4]
}
 80033b8:	bf00      	nop
 80033ba:	3710      	adds	r7, #16
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}

080033c0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b086      	sub	sp, #24
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80033c8:	f7fe fa84 	bl	80018d4 <HAL_GetTick>
 80033cc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d101      	bne.n	80033d8 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	e37f      	b.n	8003ad8 <HAL_DMA_Init+0x718>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a66      	ldr	r2, [pc, #408]	; (8003578 <HAL_DMA_Init+0x1b8>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d04a      	beq.n	8003478 <HAL_DMA_Init+0xb8>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a65      	ldr	r2, [pc, #404]	; (800357c <HAL_DMA_Init+0x1bc>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d045      	beq.n	8003478 <HAL_DMA_Init+0xb8>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a63      	ldr	r2, [pc, #396]	; (8003580 <HAL_DMA_Init+0x1c0>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d040      	beq.n	8003478 <HAL_DMA_Init+0xb8>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a62      	ldr	r2, [pc, #392]	; (8003584 <HAL_DMA_Init+0x1c4>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d03b      	beq.n	8003478 <HAL_DMA_Init+0xb8>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a60      	ldr	r2, [pc, #384]	; (8003588 <HAL_DMA_Init+0x1c8>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d036      	beq.n	8003478 <HAL_DMA_Init+0xb8>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a5f      	ldr	r2, [pc, #380]	; (800358c <HAL_DMA_Init+0x1cc>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d031      	beq.n	8003478 <HAL_DMA_Init+0xb8>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a5d      	ldr	r2, [pc, #372]	; (8003590 <HAL_DMA_Init+0x1d0>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d02c      	beq.n	8003478 <HAL_DMA_Init+0xb8>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a5c      	ldr	r2, [pc, #368]	; (8003594 <HAL_DMA_Init+0x1d4>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d027      	beq.n	8003478 <HAL_DMA_Init+0xb8>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a5a      	ldr	r2, [pc, #360]	; (8003598 <HAL_DMA_Init+0x1d8>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d022      	beq.n	8003478 <HAL_DMA_Init+0xb8>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a59      	ldr	r2, [pc, #356]	; (800359c <HAL_DMA_Init+0x1dc>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d01d      	beq.n	8003478 <HAL_DMA_Init+0xb8>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a57      	ldr	r2, [pc, #348]	; (80035a0 <HAL_DMA_Init+0x1e0>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d018      	beq.n	8003478 <HAL_DMA_Init+0xb8>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a56      	ldr	r2, [pc, #344]	; (80035a4 <HAL_DMA_Init+0x1e4>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d013      	beq.n	8003478 <HAL_DMA_Init+0xb8>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a54      	ldr	r2, [pc, #336]	; (80035a8 <HAL_DMA_Init+0x1e8>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d00e      	beq.n	8003478 <HAL_DMA_Init+0xb8>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a53      	ldr	r2, [pc, #332]	; (80035ac <HAL_DMA_Init+0x1ec>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d009      	beq.n	8003478 <HAL_DMA_Init+0xb8>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a51      	ldr	r2, [pc, #324]	; (80035b0 <HAL_DMA_Init+0x1f0>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d004      	beq.n	8003478 <HAL_DMA_Init+0xb8>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a50      	ldr	r2, [pc, #320]	; (80035b4 <HAL_DMA_Init+0x1f4>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d101      	bne.n	800347c <HAL_DMA_Init+0xbc>
 8003478:	2301      	movs	r3, #1
 800347a:	e000      	b.n	800347e <HAL_DMA_Init+0xbe>
 800347c:	2300      	movs	r3, #0
 800347e:	2b00      	cmp	r3, #0
 8003480:	f000 813c 	beq.w	80036fc <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2200      	movs	r2, #0
 8003488:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2202      	movs	r2, #2
 8003490:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a37      	ldr	r2, [pc, #220]	; (8003578 <HAL_DMA_Init+0x1b8>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d04a      	beq.n	8003534 <HAL_DMA_Init+0x174>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a36      	ldr	r2, [pc, #216]	; (800357c <HAL_DMA_Init+0x1bc>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d045      	beq.n	8003534 <HAL_DMA_Init+0x174>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a34      	ldr	r2, [pc, #208]	; (8003580 <HAL_DMA_Init+0x1c0>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d040      	beq.n	8003534 <HAL_DMA_Init+0x174>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a33      	ldr	r2, [pc, #204]	; (8003584 <HAL_DMA_Init+0x1c4>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d03b      	beq.n	8003534 <HAL_DMA_Init+0x174>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a31      	ldr	r2, [pc, #196]	; (8003588 <HAL_DMA_Init+0x1c8>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d036      	beq.n	8003534 <HAL_DMA_Init+0x174>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a30      	ldr	r2, [pc, #192]	; (800358c <HAL_DMA_Init+0x1cc>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d031      	beq.n	8003534 <HAL_DMA_Init+0x174>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a2e      	ldr	r2, [pc, #184]	; (8003590 <HAL_DMA_Init+0x1d0>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d02c      	beq.n	8003534 <HAL_DMA_Init+0x174>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a2d      	ldr	r2, [pc, #180]	; (8003594 <HAL_DMA_Init+0x1d4>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d027      	beq.n	8003534 <HAL_DMA_Init+0x174>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a2b      	ldr	r2, [pc, #172]	; (8003598 <HAL_DMA_Init+0x1d8>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d022      	beq.n	8003534 <HAL_DMA_Init+0x174>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a2a      	ldr	r2, [pc, #168]	; (800359c <HAL_DMA_Init+0x1dc>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d01d      	beq.n	8003534 <HAL_DMA_Init+0x174>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a28      	ldr	r2, [pc, #160]	; (80035a0 <HAL_DMA_Init+0x1e0>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d018      	beq.n	8003534 <HAL_DMA_Init+0x174>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a27      	ldr	r2, [pc, #156]	; (80035a4 <HAL_DMA_Init+0x1e4>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d013      	beq.n	8003534 <HAL_DMA_Init+0x174>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a25      	ldr	r2, [pc, #148]	; (80035a8 <HAL_DMA_Init+0x1e8>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d00e      	beq.n	8003534 <HAL_DMA_Init+0x174>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a24      	ldr	r2, [pc, #144]	; (80035ac <HAL_DMA_Init+0x1ec>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d009      	beq.n	8003534 <HAL_DMA_Init+0x174>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a22      	ldr	r2, [pc, #136]	; (80035b0 <HAL_DMA_Init+0x1f0>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d004      	beq.n	8003534 <HAL_DMA_Init+0x174>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a21      	ldr	r2, [pc, #132]	; (80035b4 <HAL_DMA_Init+0x1f4>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d108      	bne.n	8003546 <HAL_DMA_Init+0x186>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f022 0201 	bic.w	r2, r2, #1
 8003542:	601a      	str	r2, [r3, #0]
 8003544:	e007      	b.n	8003556 <HAL_DMA_Init+0x196>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f022 0201 	bic.w	r2, r2, #1
 8003554:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003556:	e02f      	b.n	80035b8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003558:	f7fe f9bc 	bl	80018d4 <HAL_GetTick>
 800355c:	4602      	mov	r2, r0
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	1ad3      	subs	r3, r2, r3
 8003562:	2b05      	cmp	r3, #5
 8003564:	d928      	bls.n	80035b8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2220      	movs	r2, #32
 800356a:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2203      	movs	r2, #3
 8003570:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8003574:	2301      	movs	r3, #1
 8003576:	e2af      	b.n	8003ad8 <HAL_DMA_Init+0x718>
 8003578:	40020010 	.word	0x40020010
 800357c:	40020028 	.word	0x40020028
 8003580:	40020040 	.word	0x40020040
 8003584:	40020058 	.word	0x40020058
 8003588:	40020070 	.word	0x40020070
 800358c:	40020088 	.word	0x40020088
 8003590:	400200a0 	.word	0x400200a0
 8003594:	400200b8 	.word	0x400200b8
 8003598:	40020410 	.word	0x40020410
 800359c:	40020428 	.word	0x40020428
 80035a0:	40020440 	.word	0x40020440
 80035a4:	40020458 	.word	0x40020458
 80035a8:	40020470 	.word	0x40020470
 80035ac:	40020488 	.word	0x40020488
 80035b0:	400204a0 	.word	0x400204a0
 80035b4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0301 	and.w	r3, r3, #1
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d1c8      	bne.n	8003558 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80035ce:	697a      	ldr	r2, [r7, #20]
 80035d0:	4b73      	ldr	r3, [pc, #460]	; (80037a0 <HAL_DMA_Init+0x3e0>)
 80035d2:	4013      	ands	r3, r2
 80035d4:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80035de:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	691b      	ldr	r3, [r3, #16]
 80035e4:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035ea:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	699b      	ldr	r3, [r3, #24]
 80035f0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035f6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a1b      	ldr	r3, [r3, #32]
 80035fc:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80035fe:	697a      	ldr	r2, [r7, #20]
 8003600:	4313      	orrs	r3, r2
 8003602:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003608:	2b04      	cmp	r3, #4
 800360a:	d107      	bne.n	800361c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003614:	4313      	orrs	r3, r2
 8003616:	697a      	ldr	r2, [r7, #20]
 8003618:	4313      	orrs	r3, r2
 800361a:	617b      	str	r3, [r7, #20]
                                    lock when transfering data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	2b28      	cmp	r3, #40	; 0x28
 8003622:	d903      	bls.n	800362c <HAL_DMA_Init+0x26c>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	2b2e      	cmp	r3, #46	; 0x2e
 800362a:	d91f      	bls.n	800366c <HAL_DMA_Init+0x2ac>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	2b3e      	cmp	r3, #62	; 0x3e
 8003632:	d903      	bls.n	800363c <HAL_DMA_Init+0x27c>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	2b42      	cmp	r3, #66	; 0x42
 800363a:	d917      	bls.n	800366c <HAL_DMA_Init+0x2ac>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	2b46      	cmp	r3, #70	; 0x46
 8003642:	d903      	bls.n	800364c <HAL_DMA_Init+0x28c>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	2b48      	cmp	r3, #72	; 0x48
 800364a:	d90f      	bls.n	800366c <HAL_DMA_Init+0x2ac>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	2b4e      	cmp	r3, #78	; 0x4e
 8003652:	d903      	bls.n	800365c <HAL_DMA_Init+0x29c>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	2b52      	cmp	r3, #82	; 0x52
 800365a:	d907      	bls.n	800366c <HAL_DMA_Init+0x2ac>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	2b73      	cmp	r3, #115	; 0x73
 8003662:	d905      	bls.n	8003670 <HAL_DMA_Init+0x2b0>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	2b77      	cmp	r3, #119	; 0x77
 800366a:	d801      	bhi.n	8003670 <HAL_DMA_Init+0x2b0>
 800366c:	2301      	movs	r3, #1
 800366e:	e000      	b.n	8003672 <HAL_DMA_Init+0x2b2>
 8003670:	2300      	movs	r3, #0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d003      	beq.n	800367e <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800367c:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	697a      	ldr	r2, [r7, #20]
 8003684:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	695b      	ldr	r3, [r3, #20]
 800368c:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	f023 0307 	bic.w	r3, r3, #7
 8003694:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800369a:	697a      	ldr	r2, [r7, #20]
 800369c:	4313      	orrs	r3, r2
 800369e:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a4:	2b04      	cmp	r3, #4
 80036a6:	d117      	bne.n	80036d8 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ac:	697a      	ldr	r2, [r7, #20]
 80036ae:	4313      	orrs	r3, r2
 80036b0:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d00e      	beq.n	80036d8 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80036ba:	6878      	ldr	r0, [r7, #4]
 80036bc:	f001 fe72 	bl	80053a4 <DMA_CheckFifoParam>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d008      	beq.n	80036d8 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2240      	movs	r2, #64	; 0x40
 80036ca:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2201      	movs	r2, #1
 80036d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 80036d4:	2301      	movs	r3, #1
 80036d6:	e1ff      	b.n	8003ad8 <HAL_DMA_Init+0x718>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	697a      	ldr	r2, [r7, #20]
 80036de:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80036e0:	6878      	ldr	r0, [r7, #4]
 80036e2:	f001 fdad 	bl	8005240 <DMA_CalcBaseAndBitshift>
 80036e6:	4603      	mov	r3, r0
 80036e8:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036ee:	f003 031f 	and.w	r3, r3, #31
 80036f2:	223f      	movs	r2, #63	; 0x3f
 80036f4:	409a      	lsls	r2, r3
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	609a      	str	r2, [r3, #8]
 80036fa:	e0fe      	b.n	80038fa <HAL_DMA_Init+0x53a>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a28      	ldr	r2, [pc, #160]	; (80037a4 <HAL_DMA_Init+0x3e4>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d04a      	beq.n	800379c <HAL_DMA_Init+0x3dc>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a27      	ldr	r2, [pc, #156]	; (80037a8 <HAL_DMA_Init+0x3e8>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d045      	beq.n	800379c <HAL_DMA_Init+0x3dc>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a25      	ldr	r2, [pc, #148]	; (80037ac <HAL_DMA_Init+0x3ec>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d040      	beq.n	800379c <HAL_DMA_Init+0x3dc>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a24      	ldr	r2, [pc, #144]	; (80037b0 <HAL_DMA_Init+0x3f0>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d03b      	beq.n	800379c <HAL_DMA_Init+0x3dc>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a22      	ldr	r2, [pc, #136]	; (80037b4 <HAL_DMA_Init+0x3f4>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d036      	beq.n	800379c <HAL_DMA_Init+0x3dc>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a21      	ldr	r2, [pc, #132]	; (80037b8 <HAL_DMA_Init+0x3f8>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d031      	beq.n	800379c <HAL_DMA_Init+0x3dc>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a1f      	ldr	r2, [pc, #124]	; (80037bc <HAL_DMA_Init+0x3fc>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d02c      	beq.n	800379c <HAL_DMA_Init+0x3dc>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a1e      	ldr	r2, [pc, #120]	; (80037c0 <HAL_DMA_Init+0x400>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d027      	beq.n	800379c <HAL_DMA_Init+0x3dc>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a1c      	ldr	r2, [pc, #112]	; (80037c4 <HAL_DMA_Init+0x404>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d022      	beq.n	800379c <HAL_DMA_Init+0x3dc>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a1b      	ldr	r2, [pc, #108]	; (80037c8 <HAL_DMA_Init+0x408>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d01d      	beq.n	800379c <HAL_DMA_Init+0x3dc>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a19      	ldr	r2, [pc, #100]	; (80037cc <HAL_DMA_Init+0x40c>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d018      	beq.n	800379c <HAL_DMA_Init+0x3dc>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a18      	ldr	r2, [pc, #96]	; (80037d0 <HAL_DMA_Init+0x410>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d013      	beq.n	800379c <HAL_DMA_Init+0x3dc>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a16      	ldr	r2, [pc, #88]	; (80037d4 <HAL_DMA_Init+0x414>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d00e      	beq.n	800379c <HAL_DMA_Init+0x3dc>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a15      	ldr	r2, [pc, #84]	; (80037d8 <HAL_DMA_Init+0x418>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d009      	beq.n	800379c <HAL_DMA_Init+0x3dc>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a13      	ldr	r2, [pc, #76]	; (80037dc <HAL_DMA_Init+0x41c>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d004      	beq.n	800379c <HAL_DMA_Init+0x3dc>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a12      	ldr	r2, [pc, #72]	; (80037e0 <HAL_DMA_Init+0x420>)
 8003798:	4293      	cmp	r3, r2
 800379a:	d123      	bne.n	80037e4 <HAL_DMA_Init+0x424>
 800379c:	2301      	movs	r3, #1
 800379e:	e022      	b.n	80037e6 <HAL_DMA_Init+0x426>
 80037a0:	fe10803f 	.word	0xfe10803f
 80037a4:	48022c08 	.word	0x48022c08
 80037a8:	48022c1c 	.word	0x48022c1c
 80037ac:	48022c30 	.word	0x48022c30
 80037b0:	48022c44 	.word	0x48022c44
 80037b4:	48022c58 	.word	0x48022c58
 80037b8:	48022c6c 	.word	0x48022c6c
 80037bc:	48022c80 	.word	0x48022c80
 80037c0:	48022c94 	.word	0x48022c94
 80037c4:	58025408 	.word	0x58025408
 80037c8:	5802541c 	.word	0x5802541c
 80037cc:	58025430 	.word	0x58025430
 80037d0:	58025444 	.word	0x58025444
 80037d4:	58025458 	.word	0x58025458
 80037d8:	5802546c 	.word	0x5802546c
 80037dc:	58025480 	.word	0x58025480
 80037e0:	58025494 	.word	0x58025494
 80037e4:	2300      	movs	r3, #0
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d07e      	beq.n	80038e8 <HAL_DMA_Init+0x528>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a80      	ldr	r2, [pc, #512]	; (80039f0 <HAL_DMA_Init+0x630>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d021      	beq.n	8003838 <HAL_DMA_Init+0x478>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a7e      	ldr	r2, [pc, #504]	; (80039f4 <HAL_DMA_Init+0x634>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d01c      	beq.n	8003838 <HAL_DMA_Init+0x478>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a7d      	ldr	r2, [pc, #500]	; (80039f8 <HAL_DMA_Init+0x638>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d017      	beq.n	8003838 <HAL_DMA_Init+0x478>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a7b      	ldr	r2, [pc, #492]	; (80039fc <HAL_DMA_Init+0x63c>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d012      	beq.n	8003838 <HAL_DMA_Init+0x478>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a7a      	ldr	r2, [pc, #488]	; (8003a00 <HAL_DMA_Init+0x640>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d00d      	beq.n	8003838 <HAL_DMA_Init+0x478>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a78      	ldr	r2, [pc, #480]	; (8003a04 <HAL_DMA_Init+0x644>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d008      	beq.n	8003838 <HAL_DMA_Init+0x478>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a77      	ldr	r2, [pc, #476]	; (8003a08 <HAL_DMA_Init+0x648>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d003      	beq.n	8003838 <HAL_DMA_Init+0x478>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a75      	ldr	r2, [pc, #468]	; (8003a0c <HAL_DMA_Init+0x64c>)
 8003836:	4293      	cmp	r3, r2
 8003838:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2200      	movs	r2, #0
 800383e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2202      	movs	r2, #2
 8003846:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003852:	697a      	ldr	r2, [r7, #20]
 8003854:	4b6e      	ldr	r3, [pc, #440]	; (8003a10 <HAL_DMA_Init+0x650>)
 8003856:	4013      	ands	r3, r2
 8003858:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	2b40      	cmp	r3, #64	; 0x40
 8003860:	d008      	beq.n	8003874 <HAL_DMA_Init+0x4b4>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	2b80      	cmp	r3, #128	; 0x80
 8003868:	d102      	bne.n	8003870 <HAL_DMA_Init+0x4b0>
 800386a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800386e:	e002      	b.n	8003876 <HAL_DMA_Init+0x4b6>
 8003870:	2300      	movs	r3, #0
 8003872:	e000      	b.n	8003876 <HAL_DMA_Init+0x4b6>
 8003874:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003876:	687a      	ldr	r2, [r7, #4]
 8003878:	68d2      	ldr	r2, [r2, #12]
 800387a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800387c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	691b      	ldr	r3, [r3, #16]
 8003882:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003884:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	695b      	ldr	r3, [r3, #20]
 800388a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800388c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	699b      	ldr	r3, [r3, #24]
 8003892:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003894:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	69db      	ldr	r3, [r3, #28]
 800389a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800389c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6a1b      	ldr	r3, [r3, #32]
 80038a2:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80038a4:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80038a6:	697a      	ldr	r2, [r7, #20]
 80038a8:	4313      	orrs	r3, r2
 80038aa:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	697a      	ldr	r2, [r7, #20]
 80038b2:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	461a      	mov	r2, r3
 80038ba:	4b56      	ldr	r3, [pc, #344]	; (8003a14 <HAL_DMA_Init+0x654>)
 80038bc:	4413      	add	r3, r2
 80038be:	4a56      	ldr	r2, [pc, #344]	; (8003a18 <HAL_DMA_Init+0x658>)
 80038c0:	fba2 2303 	umull	r2, r3, r2, r3
 80038c4:	091b      	lsrs	r3, r3, #4
 80038c6:	009a      	lsls	r2, r3, #2
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80038cc:	6878      	ldr	r0, [r7, #4]
 80038ce:	f001 fcb7 	bl	8005240 <DMA_CalcBaseAndBitshift>
 80038d2:	4603      	mov	r3, r0
 80038d4:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038da:	f003 031f 	and.w	r3, r3, #31
 80038de:	2201      	movs	r2, #1
 80038e0:	409a      	lsls	r2, r3
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	605a      	str	r2, [r3, #4]
 80038e6:	e008      	b.n	80038fa <HAL_DMA_Init+0x53a>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2240      	movs	r2, #64	; 0x40
 80038ec:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2203      	movs	r2, #3
 80038f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	e0ee      	b.n	8003ad8 <HAL_DMA_Init+0x718>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a47      	ldr	r2, [pc, #284]	; (8003a1c <HAL_DMA_Init+0x65c>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d072      	beq.n	80039ea <HAL_DMA_Init+0x62a>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a45      	ldr	r2, [pc, #276]	; (8003a20 <HAL_DMA_Init+0x660>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d06d      	beq.n	80039ea <HAL_DMA_Init+0x62a>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a44      	ldr	r2, [pc, #272]	; (8003a24 <HAL_DMA_Init+0x664>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d068      	beq.n	80039ea <HAL_DMA_Init+0x62a>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a42      	ldr	r2, [pc, #264]	; (8003a28 <HAL_DMA_Init+0x668>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d063      	beq.n	80039ea <HAL_DMA_Init+0x62a>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a41      	ldr	r2, [pc, #260]	; (8003a2c <HAL_DMA_Init+0x66c>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d05e      	beq.n	80039ea <HAL_DMA_Init+0x62a>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a3f      	ldr	r2, [pc, #252]	; (8003a30 <HAL_DMA_Init+0x670>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d059      	beq.n	80039ea <HAL_DMA_Init+0x62a>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a3e      	ldr	r2, [pc, #248]	; (8003a34 <HAL_DMA_Init+0x674>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d054      	beq.n	80039ea <HAL_DMA_Init+0x62a>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a3c      	ldr	r2, [pc, #240]	; (8003a38 <HAL_DMA_Init+0x678>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d04f      	beq.n	80039ea <HAL_DMA_Init+0x62a>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a3b      	ldr	r2, [pc, #236]	; (8003a3c <HAL_DMA_Init+0x67c>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d04a      	beq.n	80039ea <HAL_DMA_Init+0x62a>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a39      	ldr	r2, [pc, #228]	; (8003a40 <HAL_DMA_Init+0x680>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d045      	beq.n	80039ea <HAL_DMA_Init+0x62a>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a38      	ldr	r2, [pc, #224]	; (8003a44 <HAL_DMA_Init+0x684>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d040      	beq.n	80039ea <HAL_DMA_Init+0x62a>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a36      	ldr	r2, [pc, #216]	; (8003a48 <HAL_DMA_Init+0x688>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d03b      	beq.n	80039ea <HAL_DMA_Init+0x62a>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a35      	ldr	r2, [pc, #212]	; (8003a4c <HAL_DMA_Init+0x68c>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d036      	beq.n	80039ea <HAL_DMA_Init+0x62a>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a33      	ldr	r2, [pc, #204]	; (8003a50 <HAL_DMA_Init+0x690>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d031      	beq.n	80039ea <HAL_DMA_Init+0x62a>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a32      	ldr	r2, [pc, #200]	; (8003a54 <HAL_DMA_Init+0x694>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d02c      	beq.n	80039ea <HAL_DMA_Init+0x62a>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a30      	ldr	r2, [pc, #192]	; (8003a58 <HAL_DMA_Init+0x698>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d027      	beq.n	80039ea <HAL_DMA_Init+0x62a>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a14      	ldr	r2, [pc, #80]	; (80039f0 <HAL_DMA_Init+0x630>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d022      	beq.n	80039ea <HAL_DMA_Init+0x62a>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a12      	ldr	r2, [pc, #72]	; (80039f4 <HAL_DMA_Init+0x634>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d01d      	beq.n	80039ea <HAL_DMA_Init+0x62a>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a11      	ldr	r2, [pc, #68]	; (80039f8 <HAL_DMA_Init+0x638>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d018      	beq.n	80039ea <HAL_DMA_Init+0x62a>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a0f      	ldr	r2, [pc, #60]	; (80039fc <HAL_DMA_Init+0x63c>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d013      	beq.n	80039ea <HAL_DMA_Init+0x62a>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a0e      	ldr	r2, [pc, #56]	; (8003a00 <HAL_DMA_Init+0x640>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d00e      	beq.n	80039ea <HAL_DMA_Init+0x62a>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a0c      	ldr	r2, [pc, #48]	; (8003a04 <HAL_DMA_Init+0x644>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d009      	beq.n	80039ea <HAL_DMA_Init+0x62a>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a0b      	ldr	r2, [pc, #44]	; (8003a08 <HAL_DMA_Init+0x648>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d004      	beq.n	80039ea <HAL_DMA_Init+0x62a>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a09      	ldr	r2, [pc, #36]	; (8003a0c <HAL_DMA_Init+0x64c>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d138      	bne.n	8003a5c <HAL_DMA_Init+0x69c>
 80039ea:	2301      	movs	r3, #1
 80039ec:	e037      	b.n	8003a5e <HAL_DMA_Init+0x69e>
 80039ee:	bf00      	nop
 80039f0:	58025408 	.word	0x58025408
 80039f4:	5802541c 	.word	0x5802541c
 80039f8:	58025430 	.word	0x58025430
 80039fc:	58025444 	.word	0x58025444
 8003a00:	58025458 	.word	0x58025458
 8003a04:	5802546c 	.word	0x5802546c
 8003a08:	58025480 	.word	0x58025480
 8003a0c:	58025494 	.word	0x58025494
 8003a10:	fffe000f 	.word	0xfffe000f
 8003a14:	a7fdabf8 	.word	0xa7fdabf8
 8003a18:	cccccccd 	.word	0xcccccccd
 8003a1c:	40020010 	.word	0x40020010
 8003a20:	40020028 	.word	0x40020028
 8003a24:	40020040 	.word	0x40020040
 8003a28:	40020058 	.word	0x40020058
 8003a2c:	40020070 	.word	0x40020070
 8003a30:	40020088 	.word	0x40020088
 8003a34:	400200a0 	.word	0x400200a0
 8003a38:	400200b8 	.word	0x400200b8
 8003a3c:	40020410 	.word	0x40020410
 8003a40:	40020428 	.word	0x40020428
 8003a44:	40020440 	.word	0x40020440
 8003a48:	40020458 	.word	0x40020458
 8003a4c:	40020470 	.word	0x40020470
 8003a50:	40020488 	.word	0x40020488
 8003a54:	400204a0 	.word	0x400204a0
 8003a58:	400204b8 	.word	0x400204b8
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d032      	beq.n	8003ac8 <HAL_DMA_Init+0x708>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f001 fd1a 	bl	800549c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	2b80      	cmp	r3, #128	; 0x80
 8003a6e:	d102      	bne.n	8003a76 <HAL_DMA_Init+0x6b6>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2200      	movs	r2, #0
 8003a74:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	685a      	ldr	r2, [r3, #4]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a7e:	b2d2      	uxtb	r2, r2
 8003a80:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a86:	687a      	ldr	r2, [r7, #4]
 8003a88:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003a8a:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d010      	beq.n	8003ab6 <HAL_DMA_Init+0x6f6>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	2b08      	cmp	r3, #8
 8003a9a:	d80c      	bhi.n	8003ab6 <HAL_DMA_Init+0x6f6>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003a9c:	6878      	ldr	r0, [r7, #4]
 8003a9e:	f001 fd97 	bl	80055d0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003aae:	687a      	ldr	r2, [r7, #4]
 8003ab0:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003ab2:	605a      	str	r2, [r3, #4]
 8003ab4:	e008      	b.n	8003ac8 <HAL_DMA_Init+0x708>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2200      	movs	r2, #0
 8003ac0:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2200      	movs	r2, #0
 8003acc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003ad6:	2300      	movs	r3, #0
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	3718      	adds	r7, #24
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}

08003ae0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b086      	sub	sp, #24
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	60f8      	str	r0, [r7, #12]
 8003ae8:	60b9      	str	r1, [r7, #8]
 8003aea:	607a      	str	r2, [r7, #4]
 8003aec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003aee:	2300      	movs	r3, #0
 8003af0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d101      	bne.n	8003afc <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e226      	b.n	8003f4a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003b02:	2b01      	cmp	r3, #1
 8003b04:	d101      	bne.n	8003b0a <HAL_DMA_Start_IT+0x2a>
 8003b06:	2302      	movs	r3, #2
 8003b08:	e21f      	b.n	8003f4a <HAL_DMA_Start_IT+0x46a>
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2201      	movs	r2, #1
 8003b0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	f040 820a 	bne.w	8003f34 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2202      	movs	r2, #2
 8003b24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a68      	ldr	r2, [pc, #416]	; (8003cd4 <HAL_DMA_Start_IT+0x1f4>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d04a      	beq.n	8003bce <HAL_DMA_Start_IT+0xee>
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a66      	ldr	r2, [pc, #408]	; (8003cd8 <HAL_DMA_Start_IT+0x1f8>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d045      	beq.n	8003bce <HAL_DMA_Start_IT+0xee>
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a65      	ldr	r2, [pc, #404]	; (8003cdc <HAL_DMA_Start_IT+0x1fc>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d040      	beq.n	8003bce <HAL_DMA_Start_IT+0xee>
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a63      	ldr	r2, [pc, #396]	; (8003ce0 <HAL_DMA_Start_IT+0x200>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d03b      	beq.n	8003bce <HAL_DMA_Start_IT+0xee>
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a62      	ldr	r2, [pc, #392]	; (8003ce4 <HAL_DMA_Start_IT+0x204>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d036      	beq.n	8003bce <HAL_DMA_Start_IT+0xee>
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a60      	ldr	r2, [pc, #384]	; (8003ce8 <HAL_DMA_Start_IT+0x208>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d031      	beq.n	8003bce <HAL_DMA_Start_IT+0xee>
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a5f      	ldr	r2, [pc, #380]	; (8003cec <HAL_DMA_Start_IT+0x20c>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d02c      	beq.n	8003bce <HAL_DMA_Start_IT+0xee>
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a5d      	ldr	r2, [pc, #372]	; (8003cf0 <HAL_DMA_Start_IT+0x210>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d027      	beq.n	8003bce <HAL_DMA_Start_IT+0xee>
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a5c      	ldr	r2, [pc, #368]	; (8003cf4 <HAL_DMA_Start_IT+0x214>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d022      	beq.n	8003bce <HAL_DMA_Start_IT+0xee>
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a5a      	ldr	r2, [pc, #360]	; (8003cf8 <HAL_DMA_Start_IT+0x218>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d01d      	beq.n	8003bce <HAL_DMA_Start_IT+0xee>
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a59      	ldr	r2, [pc, #356]	; (8003cfc <HAL_DMA_Start_IT+0x21c>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d018      	beq.n	8003bce <HAL_DMA_Start_IT+0xee>
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a57      	ldr	r2, [pc, #348]	; (8003d00 <HAL_DMA_Start_IT+0x220>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d013      	beq.n	8003bce <HAL_DMA_Start_IT+0xee>
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a56      	ldr	r2, [pc, #344]	; (8003d04 <HAL_DMA_Start_IT+0x224>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d00e      	beq.n	8003bce <HAL_DMA_Start_IT+0xee>
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a54      	ldr	r2, [pc, #336]	; (8003d08 <HAL_DMA_Start_IT+0x228>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d009      	beq.n	8003bce <HAL_DMA_Start_IT+0xee>
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a53      	ldr	r2, [pc, #332]	; (8003d0c <HAL_DMA_Start_IT+0x22c>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d004      	beq.n	8003bce <HAL_DMA_Start_IT+0xee>
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a51      	ldr	r2, [pc, #324]	; (8003d10 <HAL_DMA_Start_IT+0x230>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d108      	bne.n	8003be0 <HAL_DMA_Start_IT+0x100>
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	681a      	ldr	r2, [r3, #0]
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f022 0201 	bic.w	r2, r2, #1
 8003bdc:	601a      	str	r2, [r3, #0]
 8003bde:	e007      	b.n	8003bf0 <HAL_DMA_Start_IT+0x110>
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f022 0201 	bic.w	r2, r2, #1
 8003bee:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	68b9      	ldr	r1, [r7, #8]
 8003bf6:	68f8      	ldr	r0, [r7, #12]
 8003bf8:	f001 f93e 	bl	8004e78 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a34      	ldr	r2, [pc, #208]	; (8003cd4 <HAL_DMA_Start_IT+0x1f4>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d04a      	beq.n	8003c9c <HAL_DMA_Start_IT+0x1bc>
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a33      	ldr	r2, [pc, #204]	; (8003cd8 <HAL_DMA_Start_IT+0x1f8>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d045      	beq.n	8003c9c <HAL_DMA_Start_IT+0x1bc>
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a31      	ldr	r2, [pc, #196]	; (8003cdc <HAL_DMA_Start_IT+0x1fc>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d040      	beq.n	8003c9c <HAL_DMA_Start_IT+0x1bc>
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a30      	ldr	r2, [pc, #192]	; (8003ce0 <HAL_DMA_Start_IT+0x200>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d03b      	beq.n	8003c9c <HAL_DMA_Start_IT+0x1bc>
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a2e      	ldr	r2, [pc, #184]	; (8003ce4 <HAL_DMA_Start_IT+0x204>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d036      	beq.n	8003c9c <HAL_DMA_Start_IT+0x1bc>
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a2d      	ldr	r2, [pc, #180]	; (8003ce8 <HAL_DMA_Start_IT+0x208>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d031      	beq.n	8003c9c <HAL_DMA_Start_IT+0x1bc>
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a2b      	ldr	r2, [pc, #172]	; (8003cec <HAL_DMA_Start_IT+0x20c>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d02c      	beq.n	8003c9c <HAL_DMA_Start_IT+0x1bc>
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a2a      	ldr	r2, [pc, #168]	; (8003cf0 <HAL_DMA_Start_IT+0x210>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d027      	beq.n	8003c9c <HAL_DMA_Start_IT+0x1bc>
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a28      	ldr	r2, [pc, #160]	; (8003cf4 <HAL_DMA_Start_IT+0x214>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d022      	beq.n	8003c9c <HAL_DMA_Start_IT+0x1bc>
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a27      	ldr	r2, [pc, #156]	; (8003cf8 <HAL_DMA_Start_IT+0x218>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d01d      	beq.n	8003c9c <HAL_DMA_Start_IT+0x1bc>
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a25      	ldr	r2, [pc, #148]	; (8003cfc <HAL_DMA_Start_IT+0x21c>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d018      	beq.n	8003c9c <HAL_DMA_Start_IT+0x1bc>
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a24      	ldr	r2, [pc, #144]	; (8003d00 <HAL_DMA_Start_IT+0x220>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d013      	beq.n	8003c9c <HAL_DMA_Start_IT+0x1bc>
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a22      	ldr	r2, [pc, #136]	; (8003d04 <HAL_DMA_Start_IT+0x224>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d00e      	beq.n	8003c9c <HAL_DMA_Start_IT+0x1bc>
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4a21      	ldr	r2, [pc, #132]	; (8003d08 <HAL_DMA_Start_IT+0x228>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d009      	beq.n	8003c9c <HAL_DMA_Start_IT+0x1bc>
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a1f      	ldr	r2, [pc, #124]	; (8003d0c <HAL_DMA_Start_IT+0x22c>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d004      	beq.n	8003c9c <HAL_DMA_Start_IT+0x1bc>
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4a1e      	ldr	r2, [pc, #120]	; (8003d10 <HAL_DMA_Start_IT+0x230>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d101      	bne.n	8003ca0 <HAL_DMA_Start_IT+0x1c0>
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e000      	b.n	8003ca2 <HAL_DMA_Start_IT+0x1c2>
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d036      	beq.n	8003d14 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f023 021e 	bic.w	r2, r3, #30
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f042 0216 	orr.w	r2, r2, #22
 8003cb8:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d03e      	beq.n	8003d40 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	681a      	ldr	r2, [r3, #0]
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f042 0208 	orr.w	r2, r2, #8
 8003cd0:	601a      	str	r2, [r3, #0]
 8003cd2:	e035      	b.n	8003d40 <HAL_DMA_Start_IT+0x260>
 8003cd4:	40020010 	.word	0x40020010
 8003cd8:	40020028 	.word	0x40020028
 8003cdc:	40020040 	.word	0x40020040
 8003ce0:	40020058 	.word	0x40020058
 8003ce4:	40020070 	.word	0x40020070
 8003ce8:	40020088 	.word	0x40020088
 8003cec:	400200a0 	.word	0x400200a0
 8003cf0:	400200b8 	.word	0x400200b8
 8003cf4:	40020410 	.word	0x40020410
 8003cf8:	40020428 	.word	0x40020428
 8003cfc:	40020440 	.word	0x40020440
 8003d00:	40020458 	.word	0x40020458
 8003d04:	40020470 	.word	0x40020470
 8003d08:	40020488 	.word	0x40020488
 8003d0c:	400204a0 	.word	0x400204a0
 8003d10:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f023 020e 	bic.w	r2, r3, #14
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f042 020a 	orr.w	r2, r2, #10
 8003d26:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d007      	beq.n	8003d40 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f042 0204 	orr.w	r2, r2, #4
 8003d3e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a83      	ldr	r2, [pc, #524]	; (8003f54 <HAL_DMA_Start_IT+0x474>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d072      	beq.n	8003e30 <HAL_DMA_Start_IT+0x350>
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a82      	ldr	r2, [pc, #520]	; (8003f58 <HAL_DMA_Start_IT+0x478>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d06d      	beq.n	8003e30 <HAL_DMA_Start_IT+0x350>
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a80      	ldr	r2, [pc, #512]	; (8003f5c <HAL_DMA_Start_IT+0x47c>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d068      	beq.n	8003e30 <HAL_DMA_Start_IT+0x350>
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a7f      	ldr	r2, [pc, #508]	; (8003f60 <HAL_DMA_Start_IT+0x480>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d063      	beq.n	8003e30 <HAL_DMA_Start_IT+0x350>
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a7d      	ldr	r2, [pc, #500]	; (8003f64 <HAL_DMA_Start_IT+0x484>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d05e      	beq.n	8003e30 <HAL_DMA_Start_IT+0x350>
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a7c      	ldr	r2, [pc, #496]	; (8003f68 <HAL_DMA_Start_IT+0x488>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d059      	beq.n	8003e30 <HAL_DMA_Start_IT+0x350>
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a7a      	ldr	r2, [pc, #488]	; (8003f6c <HAL_DMA_Start_IT+0x48c>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d054      	beq.n	8003e30 <HAL_DMA_Start_IT+0x350>
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a79      	ldr	r2, [pc, #484]	; (8003f70 <HAL_DMA_Start_IT+0x490>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d04f      	beq.n	8003e30 <HAL_DMA_Start_IT+0x350>
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a77      	ldr	r2, [pc, #476]	; (8003f74 <HAL_DMA_Start_IT+0x494>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d04a      	beq.n	8003e30 <HAL_DMA_Start_IT+0x350>
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a76      	ldr	r2, [pc, #472]	; (8003f78 <HAL_DMA_Start_IT+0x498>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d045      	beq.n	8003e30 <HAL_DMA_Start_IT+0x350>
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a74      	ldr	r2, [pc, #464]	; (8003f7c <HAL_DMA_Start_IT+0x49c>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d040      	beq.n	8003e30 <HAL_DMA_Start_IT+0x350>
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a73      	ldr	r2, [pc, #460]	; (8003f80 <HAL_DMA_Start_IT+0x4a0>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d03b      	beq.n	8003e30 <HAL_DMA_Start_IT+0x350>
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a71      	ldr	r2, [pc, #452]	; (8003f84 <HAL_DMA_Start_IT+0x4a4>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d036      	beq.n	8003e30 <HAL_DMA_Start_IT+0x350>
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a70      	ldr	r2, [pc, #448]	; (8003f88 <HAL_DMA_Start_IT+0x4a8>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d031      	beq.n	8003e30 <HAL_DMA_Start_IT+0x350>
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a6e      	ldr	r2, [pc, #440]	; (8003f8c <HAL_DMA_Start_IT+0x4ac>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d02c      	beq.n	8003e30 <HAL_DMA_Start_IT+0x350>
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a6d      	ldr	r2, [pc, #436]	; (8003f90 <HAL_DMA_Start_IT+0x4b0>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d027      	beq.n	8003e30 <HAL_DMA_Start_IT+0x350>
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a6b      	ldr	r2, [pc, #428]	; (8003f94 <HAL_DMA_Start_IT+0x4b4>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d022      	beq.n	8003e30 <HAL_DMA_Start_IT+0x350>
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a6a      	ldr	r2, [pc, #424]	; (8003f98 <HAL_DMA_Start_IT+0x4b8>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d01d      	beq.n	8003e30 <HAL_DMA_Start_IT+0x350>
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a68      	ldr	r2, [pc, #416]	; (8003f9c <HAL_DMA_Start_IT+0x4bc>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d018      	beq.n	8003e30 <HAL_DMA_Start_IT+0x350>
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a67      	ldr	r2, [pc, #412]	; (8003fa0 <HAL_DMA_Start_IT+0x4c0>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d013      	beq.n	8003e30 <HAL_DMA_Start_IT+0x350>
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a65      	ldr	r2, [pc, #404]	; (8003fa4 <HAL_DMA_Start_IT+0x4c4>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d00e      	beq.n	8003e30 <HAL_DMA_Start_IT+0x350>
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a64      	ldr	r2, [pc, #400]	; (8003fa8 <HAL_DMA_Start_IT+0x4c8>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d009      	beq.n	8003e30 <HAL_DMA_Start_IT+0x350>
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a62      	ldr	r2, [pc, #392]	; (8003fac <HAL_DMA_Start_IT+0x4cc>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d004      	beq.n	8003e30 <HAL_DMA_Start_IT+0x350>
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a61      	ldr	r2, [pc, #388]	; (8003fb0 <HAL_DMA_Start_IT+0x4d0>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d101      	bne.n	8003e34 <HAL_DMA_Start_IT+0x354>
 8003e30:	2301      	movs	r3, #1
 8003e32:	e000      	b.n	8003e36 <HAL_DMA_Start_IT+0x356>
 8003e34:	2300      	movs	r3, #0
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d01a      	beq.n	8003e70 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d007      	beq.n	8003e58 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e52:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e56:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d007      	beq.n	8003e70 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e64:	681a      	ldr	r2, [r3, #0]
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e6a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e6e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a37      	ldr	r2, [pc, #220]	; (8003f54 <HAL_DMA_Start_IT+0x474>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d04a      	beq.n	8003f10 <HAL_DMA_Start_IT+0x430>
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a36      	ldr	r2, [pc, #216]	; (8003f58 <HAL_DMA_Start_IT+0x478>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d045      	beq.n	8003f10 <HAL_DMA_Start_IT+0x430>
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a34      	ldr	r2, [pc, #208]	; (8003f5c <HAL_DMA_Start_IT+0x47c>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d040      	beq.n	8003f10 <HAL_DMA_Start_IT+0x430>
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a33      	ldr	r2, [pc, #204]	; (8003f60 <HAL_DMA_Start_IT+0x480>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d03b      	beq.n	8003f10 <HAL_DMA_Start_IT+0x430>
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a31      	ldr	r2, [pc, #196]	; (8003f64 <HAL_DMA_Start_IT+0x484>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d036      	beq.n	8003f10 <HAL_DMA_Start_IT+0x430>
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a30      	ldr	r2, [pc, #192]	; (8003f68 <HAL_DMA_Start_IT+0x488>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d031      	beq.n	8003f10 <HAL_DMA_Start_IT+0x430>
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a2e      	ldr	r2, [pc, #184]	; (8003f6c <HAL_DMA_Start_IT+0x48c>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d02c      	beq.n	8003f10 <HAL_DMA_Start_IT+0x430>
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a2d      	ldr	r2, [pc, #180]	; (8003f70 <HAL_DMA_Start_IT+0x490>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d027      	beq.n	8003f10 <HAL_DMA_Start_IT+0x430>
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a2b      	ldr	r2, [pc, #172]	; (8003f74 <HAL_DMA_Start_IT+0x494>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d022      	beq.n	8003f10 <HAL_DMA_Start_IT+0x430>
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4a2a      	ldr	r2, [pc, #168]	; (8003f78 <HAL_DMA_Start_IT+0x498>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d01d      	beq.n	8003f10 <HAL_DMA_Start_IT+0x430>
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a28      	ldr	r2, [pc, #160]	; (8003f7c <HAL_DMA_Start_IT+0x49c>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d018      	beq.n	8003f10 <HAL_DMA_Start_IT+0x430>
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a27      	ldr	r2, [pc, #156]	; (8003f80 <HAL_DMA_Start_IT+0x4a0>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d013      	beq.n	8003f10 <HAL_DMA_Start_IT+0x430>
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a25      	ldr	r2, [pc, #148]	; (8003f84 <HAL_DMA_Start_IT+0x4a4>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d00e      	beq.n	8003f10 <HAL_DMA_Start_IT+0x430>
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a24      	ldr	r2, [pc, #144]	; (8003f88 <HAL_DMA_Start_IT+0x4a8>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d009      	beq.n	8003f10 <HAL_DMA_Start_IT+0x430>
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a22      	ldr	r2, [pc, #136]	; (8003f8c <HAL_DMA_Start_IT+0x4ac>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d004      	beq.n	8003f10 <HAL_DMA_Start_IT+0x430>
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a21      	ldr	r2, [pc, #132]	; (8003f90 <HAL_DMA_Start_IT+0x4b0>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d108      	bne.n	8003f22 <HAL_DMA_Start_IT+0x442>
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	681a      	ldr	r2, [r3, #0]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f042 0201 	orr.w	r2, r2, #1
 8003f1e:	601a      	str	r2, [r3, #0]
 8003f20:	e012      	b.n	8003f48 <HAL_DMA_Start_IT+0x468>
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f042 0201 	orr.w	r2, r2, #1
 8003f30:	601a      	str	r2, [r3, #0]
 8003f32:	e009      	b.n	8003f48 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2200      	movs	r2, #0
 8003f38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003f42:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    status = HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003f48:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3718      	adds	r7, #24
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	40020010 	.word	0x40020010
 8003f58:	40020028 	.word	0x40020028
 8003f5c:	40020040 	.word	0x40020040
 8003f60:	40020058 	.word	0x40020058
 8003f64:	40020070 	.word	0x40020070
 8003f68:	40020088 	.word	0x40020088
 8003f6c:	400200a0 	.word	0x400200a0
 8003f70:	400200b8 	.word	0x400200b8
 8003f74:	40020410 	.word	0x40020410
 8003f78:	40020428 	.word	0x40020428
 8003f7c:	40020440 	.word	0x40020440
 8003f80:	40020458 	.word	0x40020458
 8003f84:	40020470 	.word	0x40020470
 8003f88:	40020488 	.word	0x40020488
 8003f8c:	400204a0 	.word	0x400204a0
 8003f90:	400204b8 	.word	0x400204b8
 8003f94:	58025408 	.word	0x58025408
 8003f98:	5802541c 	.word	0x5802541c
 8003f9c:	58025430 	.word	0x58025430
 8003fa0:	58025444 	.word	0x58025444
 8003fa4:	58025458 	.word	0x58025458
 8003fa8:	5802546c 	.word	0x5802546c
 8003fac:	58025480 	.word	0x58025480
 8003fb0:	58025494 	.word	0x58025494

08003fb4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b08a      	sub	sp, #40	; 0x28
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003fc0:	4b67      	ldr	r3, [pc, #412]	; (8004160 <HAL_DMA_IRQHandler+0x1ac>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a67      	ldr	r2, [pc, #412]	; (8004164 <HAL_DMA_IRQHandler+0x1b0>)
 8003fc6:	fba2 2303 	umull	r2, r3, r2, r3
 8003fca:	0a9b      	lsrs	r3, r3, #10
 8003fcc:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fd2:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fd8:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8003fda:	6a3b      	ldr	r3, [r7, #32]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a5f      	ldr	r2, [pc, #380]	; (8004168 <HAL_DMA_IRQHandler+0x1b4>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d04a      	beq.n	8004086 <HAL_DMA_IRQHandler+0xd2>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a5d      	ldr	r2, [pc, #372]	; (800416c <HAL_DMA_IRQHandler+0x1b8>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d045      	beq.n	8004086 <HAL_DMA_IRQHandler+0xd2>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a5c      	ldr	r2, [pc, #368]	; (8004170 <HAL_DMA_IRQHandler+0x1bc>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d040      	beq.n	8004086 <HAL_DMA_IRQHandler+0xd2>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a5a      	ldr	r2, [pc, #360]	; (8004174 <HAL_DMA_IRQHandler+0x1c0>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d03b      	beq.n	8004086 <HAL_DMA_IRQHandler+0xd2>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a59      	ldr	r2, [pc, #356]	; (8004178 <HAL_DMA_IRQHandler+0x1c4>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d036      	beq.n	8004086 <HAL_DMA_IRQHandler+0xd2>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a57      	ldr	r2, [pc, #348]	; (800417c <HAL_DMA_IRQHandler+0x1c8>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d031      	beq.n	8004086 <HAL_DMA_IRQHandler+0xd2>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a56      	ldr	r2, [pc, #344]	; (8004180 <HAL_DMA_IRQHandler+0x1cc>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d02c      	beq.n	8004086 <HAL_DMA_IRQHandler+0xd2>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a54      	ldr	r2, [pc, #336]	; (8004184 <HAL_DMA_IRQHandler+0x1d0>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d027      	beq.n	8004086 <HAL_DMA_IRQHandler+0xd2>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a53      	ldr	r2, [pc, #332]	; (8004188 <HAL_DMA_IRQHandler+0x1d4>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d022      	beq.n	8004086 <HAL_DMA_IRQHandler+0xd2>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a51      	ldr	r2, [pc, #324]	; (800418c <HAL_DMA_IRQHandler+0x1d8>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d01d      	beq.n	8004086 <HAL_DMA_IRQHandler+0xd2>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a50      	ldr	r2, [pc, #320]	; (8004190 <HAL_DMA_IRQHandler+0x1dc>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d018      	beq.n	8004086 <HAL_DMA_IRQHandler+0xd2>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a4e      	ldr	r2, [pc, #312]	; (8004194 <HAL_DMA_IRQHandler+0x1e0>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d013      	beq.n	8004086 <HAL_DMA_IRQHandler+0xd2>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a4d      	ldr	r2, [pc, #308]	; (8004198 <HAL_DMA_IRQHandler+0x1e4>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d00e      	beq.n	8004086 <HAL_DMA_IRQHandler+0xd2>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a4b      	ldr	r2, [pc, #300]	; (800419c <HAL_DMA_IRQHandler+0x1e8>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d009      	beq.n	8004086 <HAL_DMA_IRQHandler+0xd2>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a4a      	ldr	r2, [pc, #296]	; (80041a0 <HAL_DMA_IRQHandler+0x1ec>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d004      	beq.n	8004086 <HAL_DMA_IRQHandler+0xd2>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a48      	ldr	r2, [pc, #288]	; (80041a4 <HAL_DMA_IRQHandler+0x1f0>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d101      	bne.n	800408a <HAL_DMA_IRQHandler+0xd6>
 8004086:	2301      	movs	r3, #1
 8004088:	e000      	b.n	800408c <HAL_DMA_IRQHandler+0xd8>
 800408a:	2300      	movs	r3, #0
 800408c:	2b00      	cmp	r3, #0
 800408e:	f000 842b 	beq.w	80048e8 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004096:	f003 031f 	and.w	r3, r3, #31
 800409a:	2208      	movs	r2, #8
 800409c:	409a      	lsls	r2, r3
 800409e:	69bb      	ldr	r3, [r7, #24]
 80040a0:	4013      	ands	r3, r2
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	f000 80a2 	beq.w	80041ec <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a2e      	ldr	r2, [pc, #184]	; (8004168 <HAL_DMA_IRQHandler+0x1b4>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d04a      	beq.n	8004148 <HAL_DMA_IRQHandler+0x194>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a2d      	ldr	r2, [pc, #180]	; (800416c <HAL_DMA_IRQHandler+0x1b8>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d045      	beq.n	8004148 <HAL_DMA_IRQHandler+0x194>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a2b      	ldr	r2, [pc, #172]	; (8004170 <HAL_DMA_IRQHandler+0x1bc>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d040      	beq.n	8004148 <HAL_DMA_IRQHandler+0x194>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a2a      	ldr	r2, [pc, #168]	; (8004174 <HAL_DMA_IRQHandler+0x1c0>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d03b      	beq.n	8004148 <HAL_DMA_IRQHandler+0x194>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a28      	ldr	r2, [pc, #160]	; (8004178 <HAL_DMA_IRQHandler+0x1c4>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d036      	beq.n	8004148 <HAL_DMA_IRQHandler+0x194>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a27      	ldr	r2, [pc, #156]	; (800417c <HAL_DMA_IRQHandler+0x1c8>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d031      	beq.n	8004148 <HAL_DMA_IRQHandler+0x194>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a25      	ldr	r2, [pc, #148]	; (8004180 <HAL_DMA_IRQHandler+0x1cc>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d02c      	beq.n	8004148 <HAL_DMA_IRQHandler+0x194>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4a24      	ldr	r2, [pc, #144]	; (8004184 <HAL_DMA_IRQHandler+0x1d0>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d027      	beq.n	8004148 <HAL_DMA_IRQHandler+0x194>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a22      	ldr	r2, [pc, #136]	; (8004188 <HAL_DMA_IRQHandler+0x1d4>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d022      	beq.n	8004148 <HAL_DMA_IRQHandler+0x194>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a21      	ldr	r2, [pc, #132]	; (800418c <HAL_DMA_IRQHandler+0x1d8>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d01d      	beq.n	8004148 <HAL_DMA_IRQHandler+0x194>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a1f      	ldr	r2, [pc, #124]	; (8004190 <HAL_DMA_IRQHandler+0x1dc>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d018      	beq.n	8004148 <HAL_DMA_IRQHandler+0x194>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a1e      	ldr	r2, [pc, #120]	; (8004194 <HAL_DMA_IRQHandler+0x1e0>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d013      	beq.n	8004148 <HAL_DMA_IRQHandler+0x194>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a1c      	ldr	r2, [pc, #112]	; (8004198 <HAL_DMA_IRQHandler+0x1e4>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d00e      	beq.n	8004148 <HAL_DMA_IRQHandler+0x194>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a1b      	ldr	r2, [pc, #108]	; (800419c <HAL_DMA_IRQHandler+0x1e8>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d009      	beq.n	8004148 <HAL_DMA_IRQHandler+0x194>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a19      	ldr	r2, [pc, #100]	; (80041a0 <HAL_DMA_IRQHandler+0x1ec>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d004      	beq.n	8004148 <HAL_DMA_IRQHandler+0x194>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a18      	ldr	r2, [pc, #96]	; (80041a4 <HAL_DMA_IRQHandler+0x1f0>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d12f      	bne.n	80041a8 <HAL_DMA_IRQHandler+0x1f4>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 0304 	and.w	r3, r3, #4
 8004152:	2b00      	cmp	r3, #0
 8004154:	bf14      	ite	ne
 8004156:	2301      	movne	r3, #1
 8004158:	2300      	moveq	r3, #0
 800415a:	b2db      	uxtb	r3, r3
 800415c:	e02e      	b.n	80041bc <HAL_DMA_IRQHandler+0x208>
 800415e:	bf00      	nop
 8004160:	24000004 	.word	0x24000004
 8004164:	1b4e81b5 	.word	0x1b4e81b5
 8004168:	40020010 	.word	0x40020010
 800416c:	40020028 	.word	0x40020028
 8004170:	40020040 	.word	0x40020040
 8004174:	40020058 	.word	0x40020058
 8004178:	40020070 	.word	0x40020070
 800417c:	40020088 	.word	0x40020088
 8004180:	400200a0 	.word	0x400200a0
 8004184:	400200b8 	.word	0x400200b8
 8004188:	40020410 	.word	0x40020410
 800418c:	40020428 	.word	0x40020428
 8004190:	40020440 	.word	0x40020440
 8004194:	40020458 	.word	0x40020458
 8004198:	40020470 	.word	0x40020470
 800419c:	40020488 	.word	0x40020488
 80041a0:	400204a0 	.word	0x400204a0
 80041a4:	400204b8 	.word	0x400204b8
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 0308 	and.w	r3, r3, #8
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	bf14      	ite	ne
 80041b6:	2301      	movne	r3, #1
 80041b8:	2300      	moveq	r3, #0
 80041ba:	b2db      	uxtb	r3, r3
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d015      	beq.n	80041ec <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	681a      	ldr	r2, [r3, #0]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f022 0204 	bic.w	r2, r2, #4
 80041ce:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041d4:	f003 031f 	and.w	r3, r3, #31
 80041d8:	2208      	movs	r2, #8
 80041da:	409a      	lsls	r2, r3
 80041dc:	6a3b      	ldr	r3, [r7, #32]
 80041de:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041e4:	f043 0201 	orr.w	r2, r3, #1
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041f0:	f003 031f 	and.w	r3, r3, #31
 80041f4:	69ba      	ldr	r2, [r7, #24]
 80041f6:	fa22 f303 	lsr.w	r3, r2, r3
 80041fa:	f003 0301 	and.w	r3, r3, #1
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d06e      	beq.n	80042e0 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a69      	ldr	r2, [pc, #420]	; (80043ac <HAL_DMA_IRQHandler+0x3f8>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d04a      	beq.n	80042a2 <HAL_DMA_IRQHandler+0x2ee>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a67      	ldr	r2, [pc, #412]	; (80043b0 <HAL_DMA_IRQHandler+0x3fc>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d045      	beq.n	80042a2 <HAL_DMA_IRQHandler+0x2ee>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a66      	ldr	r2, [pc, #408]	; (80043b4 <HAL_DMA_IRQHandler+0x400>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d040      	beq.n	80042a2 <HAL_DMA_IRQHandler+0x2ee>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a64      	ldr	r2, [pc, #400]	; (80043b8 <HAL_DMA_IRQHandler+0x404>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d03b      	beq.n	80042a2 <HAL_DMA_IRQHandler+0x2ee>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a63      	ldr	r2, [pc, #396]	; (80043bc <HAL_DMA_IRQHandler+0x408>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d036      	beq.n	80042a2 <HAL_DMA_IRQHandler+0x2ee>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a61      	ldr	r2, [pc, #388]	; (80043c0 <HAL_DMA_IRQHandler+0x40c>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d031      	beq.n	80042a2 <HAL_DMA_IRQHandler+0x2ee>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a60      	ldr	r2, [pc, #384]	; (80043c4 <HAL_DMA_IRQHandler+0x410>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d02c      	beq.n	80042a2 <HAL_DMA_IRQHandler+0x2ee>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a5e      	ldr	r2, [pc, #376]	; (80043c8 <HAL_DMA_IRQHandler+0x414>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d027      	beq.n	80042a2 <HAL_DMA_IRQHandler+0x2ee>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a5d      	ldr	r2, [pc, #372]	; (80043cc <HAL_DMA_IRQHandler+0x418>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d022      	beq.n	80042a2 <HAL_DMA_IRQHandler+0x2ee>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a5b      	ldr	r2, [pc, #364]	; (80043d0 <HAL_DMA_IRQHandler+0x41c>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d01d      	beq.n	80042a2 <HAL_DMA_IRQHandler+0x2ee>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a5a      	ldr	r2, [pc, #360]	; (80043d4 <HAL_DMA_IRQHandler+0x420>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d018      	beq.n	80042a2 <HAL_DMA_IRQHandler+0x2ee>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a58      	ldr	r2, [pc, #352]	; (80043d8 <HAL_DMA_IRQHandler+0x424>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d013      	beq.n	80042a2 <HAL_DMA_IRQHandler+0x2ee>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a57      	ldr	r2, [pc, #348]	; (80043dc <HAL_DMA_IRQHandler+0x428>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d00e      	beq.n	80042a2 <HAL_DMA_IRQHandler+0x2ee>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a55      	ldr	r2, [pc, #340]	; (80043e0 <HAL_DMA_IRQHandler+0x42c>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d009      	beq.n	80042a2 <HAL_DMA_IRQHandler+0x2ee>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a54      	ldr	r2, [pc, #336]	; (80043e4 <HAL_DMA_IRQHandler+0x430>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d004      	beq.n	80042a2 <HAL_DMA_IRQHandler+0x2ee>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a52      	ldr	r2, [pc, #328]	; (80043e8 <HAL_DMA_IRQHandler+0x434>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d10a      	bne.n	80042b8 <HAL_DMA_IRQHandler+0x304>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	695b      	ldr	r3, [r3, #20]
 80042a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	bf14      	ite	ne
 80042b0:	2301      	movne	r3, #1
 80042b2:	2300      	moveq	r3, #0
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	e003      	b.n	80042c0 <HAL_DMA_IRQHandler+0x30c>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	2300      	movs	r3, #0
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d00d      	beq.n	80042e0 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042c8:	f003 031f 	and.w	r3, r3, #31
 80042cc:	2201      	movs	r2, #1
 80042ce:	409a      	lsls	r2, r3
 80042d0:	6a3b      	ldr	r3, [r7, #32]
 80042d2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042d8:	f043 0202 	orr.w	r2, r3, #2
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042e4:	f003 031f 	and.w	r3, r3, #31
 80042e8:	2204      	movs	r2, #4
 80042ea:	409a      	lsls	r2, r3
 80042ec:	69bb      	ldr	r3, [r7, #24]
 80042ee:	4013      	ands	r3, r2
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	f000 808f 	beq.w	8004414 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a2c      	ldr	r2, [pc, #176]	; (80043ac <HAL_DMA_IRQHandler+0x3f8>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d04a      	beq.n	8004396 <HAL_DMA_IRQHandler+0x3e2>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a2a      	ldr	r2, [pc, #168]	; (80043b0 <HAL_DMA_IRQHandler+0x3fc>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d045      	beq.n	8004396 <HAL_DMA_IRQHandler+0x3e2>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a29      	ldr	r2, [pc, #164]	; (80043b4 <HAL_DMA_IRQHandler+0x400>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d040      	beq.n	8004396 <HAL_DMA_IRQHandler+0x3e2>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a27      	ldr	r2, [pc, #156]	; (80043b8 <HAL_DMA_IRQHandler+0x404>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d03b      	beq.n	8004396 <HAL_DMA_IRQHandler+0x3e2>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a26      	ldr	r2, [pc, #152]	; (80043bc <HAL_DMA_IRQHandler+0x408>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d036      	beq.n	8004396 <HAL_DMA_IRQHandler+0x3e2>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a24      	ldr	r2, [pc, #144]	; (80043c0 <HAL_DMA_IRQHandler+0x40c>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d031      	beq.n	8004396 <HAL_DMA_IRQHandler+0x3e2>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a23      	ldr	r2, [pc, #140]	; (80043c4 <HAL_DMA_IRQHandler+0x410>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d02c      	beq.n	8004396 <HAL_DMA_IRQHandler+0x3e2>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a21      	ldr	r2, [pc, #132]	; (80043c8 <HAL_DMA_IRQHandler+0x414>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d027      	beq.n	8004396 <HAL_DMA_IRQHandler+0x3e2>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a20      	ldr	r2, [pc, #128]	; (80043cc <HAL_DMA_IRQHandler+0x418>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d022      	beq.n	8004396 <HAL_DMA_IRQHandler+0x3e2>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a1e      	ldr	r2, [pc, #120]	; (80043d0 <HAL_DMA_IRQHandler+0x41c>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d01d      	beq.n	8004396 <HAL_DMA_IRQHandler+0x3e2>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a1d      	ldr	r2, [pc, #116]	; (80043d4 <HAL_DMA_IRQHandler+0x420>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d018      	beq.n	8004396 <HAL_DMA_IRQHandler+0x3e2>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a1b      	ldr	r2, [pc, #108]	; (80043d8 <HAL_DMA_IRQHandler+0x424>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d013      	beq.n	8004396 <HAL_DMA_IRQHandler+0x3e2>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a1a      	ldr	r2, [pc, #104]	; (80043dc <HAL_DMA_IRQHandler+0x428>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d00e      	beq.n	8004396 <HAL_DMA_IRQHandler+0x3e2>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a18      	ldr	r2, [pc, #96]	; (80043e0 <HAL_DMA_IRQHandler+0x42c>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d009      	beq.n	8004396 <HAL_DMA_IRQHandler+0x3e2>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a17      	ldr	r2, [pc, #92]	; (80043e4 <HAL_DMA_IRQHandler+0x430>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d004      	beq.n	8004396 <HAL_DMA_IRQHandler+0x3e2>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a15      	ldr	r2, [pc, #84]	; (80043e8 <HAL_DMA_IRQHandler+0x434>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d12a      	bne.n	80043ec <HAL_DMA_IRQHandler+0x438>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 0302 	and.w	r3, r3, #2
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	bf14      	ite	ne
 80043a4:	2301      	movne	r3, #1
 80043a6:	2300      	moveq	r3, #0
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	e023      	b.n	80043f4 <HAL_DMA_IRQHandler+0x440>
 80043ac:	40020010 	.word	0x40020010
 80043b0:	40020028 	.word	0x40020028
 80043b4:	40020040 	.word	0x40020040
 80043b8:	40020058 	.word	0x40020058
 80043bc:	40020070 	.word	0x40020070
 80043c0:	40020088 	.word	0x40020088
 80043c4:	400200a0 	.word	0x400200a0
 80043c8:	400200b8 	.word	0x400200b8
 80043cc:	40020410 	.word	0x40020410
 80043d0:	40020428 	.word	0x40020428
 80043d4:	40020440 	.word	0x40020440
 80043d8:	40020458 	.word	0x40020458
 80043dc:	40020470 	.word	0x40020470
 80043e0:	40020488 	.word	0x40020488
 80043e4:	400204a0 	.word	0x400204a0
 80043e8:	400204b8 	.word	0x400204b8
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	2300      	movs	r3, #0
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d00d      	beq.n	8004414 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043fc:	f003 031f 	and.w	r3, r3, #31
 8004400:	2204      	movs	r2, #4
 8004402:	409a      	lsls	r2, r3
 8004404:	6a3b      	ldr	r3, [r7, #32]
 8004406:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800440c:	f043 0204 	orr.w	r2, r3, #4
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004418:	f003 031f 	and.w	r3, r3, #31
 800441c:	2210      	movs	r2, #16
 800441e:	409a      	lsls	r2, r3
 8004420:	69bb      	ldr	r3, [r7, #24]
 8004422:	4013      	ands	r3, r2
 8004424:	2b00      	cmp	r3, #0
 8004426:	f000 80a6 	beq.w	8004576 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a85      	ldr	r2, [pc, #532]	; (8004644 <HAL_DMA_IRQHandler+0x690>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d04a      	beq.n	80044ca <HAL_DMA_IRQHandler+0x516>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a83      	ldr	r2, [pc, #524]	; (8004648 <HAL_DMA_IRQHandler+0x694>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d045      	beq.n	80044ca <HAL_DMA_IRQHandler+0x516>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a82      	ldr	r2, [pc, #520]	; (800464c <HAL_DMA_IRQHandler+0x698>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d040      	beq.n	80044ca <HAL_DMA_IRQHandler+0x516>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a80      	ldr	r2, [pc, #512]	; (8004650 <HAL_DMA_IRQHandler+0x69c>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d03b      	beq.n	80044ca <HAL_DMA_IRQHandler+0x516>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a7f      	ldr	r2, [pc, #508]	; (8004654 <HAL_DMA_IRQHandler+0x6a0>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d036      	beq.n	80044ca <HAL_DMA_IRQHandler+0x516>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a7d      	ldr	r2, [pc, #500]	; (8004658 <HAL_DMA_IRQHandler+0x6a4>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d031      	beq.n	80044ca <HAL_DMA_IRQHandler+0x516>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a7c      	ldr	r2, [pc, #496]	; (800465c <HAL_DMA_IRQHandler+0x6a8>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d02c      	beq.n	80044ca <HAL_DMA_IRQHandler+0x516>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a7a      	ldr	r2, [pc, #488]	; (8004660 <HAL_DMA_IRQHandler+0x6ac>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d027      	beq.n	80044ca <HAL_DMA_IRQHandler+0x516>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a79      	ldr	r2, [pc, #484]	; (8004664 <HAL_DMA_IRQHandler+0x6b0>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d022      	beq.n	80044ca <HAL_DMA_IRQHandler+0x516>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a77      	ldr	r2, [pc, #476]	; (8004668 <HAL_DMA_IRQHandler+0x6b4>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d01d      	beq.n	80044ca <HAL_DMA_IRQHandler+0x516>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a76      	ldr	r2, [pc, #472]	; (800466c <HAL_DMA_IRQHandler+0x6b8>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d018      	beq.n	80044ca <HAL_DMA_IRQHandler+0x516>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a74      	ldr	r2, [pc, #464]	; (8004670 <HAL_DMA_IRQHandler+0x6bc>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d013      	beq.n	80044ca <HAL_DMA_IRQHandler+0x516>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a73      	ldr	r2, [pc, #460]	; (8004674 <HAL_DMA_IRQHandler+0x6c0>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d00e      	beq.n	80044ca <HAL_DMA_IRQHandler+0x516>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a71      	ldr	r2, [pc, #452]	; (8004678 <HAL_DMA_IRQHandler+0x6c4>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d009      	beq.n	80044ca <HAL_DMA_IRQHandler+0x516>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a70      	ldr	r2, [pc, #448]	; (800467c <HAL_DMA_IRQHandler+0x6c8>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d004      	beq.n	80044ca <HAL_DMA_IRQHandler+0x516>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a6e      	ldr	r2, [pc, #440]	; (8004680 <HAL_DMA_IRQHandler+0x6cc>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d10a      	bne.n	80044e0 <HAL_DMA_IRQHandler+0x52c>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 0308 	and.w	r3, r3, #8
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	bf14      	ite	ne
 80044d8:	2301      	movne	r3, #1
 80044da:	2300      	moveq	r3, #0
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	e009      	b.n	80044f4 <HAL_DMA_IRQHandler+0x540>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f003 0304 	and.w	r3, r3, #4
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	bf14      	ite	ne
 80044ee:	2301      	movne	r3, #1
 80044f0:	2300      	moveq	r3, #0
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d03e      	beq.n	8004576 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044fc:	f003 031f 	and.w	r3, r3, #31
 8004500:	2210      	movs	r2, #16
 8004502:	409a      	lsls	r2, r3
 8004504:	6a3b      	ldr	r3, [r7, #32]
 8004506:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004512:	2b00      	cmp	r3, #0
 8004514:	d018      	beq.n	8004548 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004520:	2b00      	cmp	r3, #0
 8004522:	d108      	bne.n	8004536 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004528:	2b00      	cmp	r3, #0
 800452a:	d024      	beq.n	8004576 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004530:	6878      	ldr	r0, [r7, #4]
 8004532:	4798      	blx	r3
 8004534:	e01f      	b.n	8004576 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800453a:	2b00      	cmp	r3, #0
 800453c:	d01b      	beq.n	8004576 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	4798      	blx	r3
 8004546:	e016      	b.n	8004576 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004552:	2b00      	cmp	r3, #0
 8004554:	d107      	bne.n	8004566 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f022 0208 	bic.w	r2, r2, #8
 8004564:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800456a:	2b00      	cmp	r3, #0
 800456c:	d003      	beq.n	8004576 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800457a:	f003 031f 	and.w	r3, r3, #31
 800457e:	2220      	movs	r2, #32
 8004580:	409a      	lsls	r2, r3
 8004582:	69bb      	ldr	r3, [r7, #24]
 8004584:	4013      	ands	r3, r2
 8004586:	2b00      	cmp	r3, #0
 8004588:	f000 8110 	beq.w	80047ac <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a2c      	ldr	r2, [pc, #176]	; (8004644 <HAL_DMA_IRQHandler+0x690>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d04a      	beq.n	800462c <HAL_DMA_IRQHandler+0x678>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a2b      	ldr	r2, [pc, #172]	; (8004648 <HAL_DMA_IRQHandler+0x694>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d045      	beq.n	800462c <HAL_DMA_IRQHandler+0x678>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a29      	ldr	r2, [pc, #164]	; (800464c <HAL_DMA_IRQHandler+0x698>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d040      	beq.n	800462c <HAL_DMA_IRQHandler+0x678>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a28      	ldr	r2, [pc, #160]	; (8004650 <HAL_DMA_IRQHandler+0x69c>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d03b      	beq.n	800462c <HAL_DMA_IRQHandler+0x678>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a26      	ldr	r2, [pc, #152]	; (8004654 <HAL_DMA_IRQHandler+0x6a0>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d036      	beq.n	800462c <HAL_DMA_IRQHandler+0x678>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a25      	ldr	r2, [pc, #148]	; (8004658 <HAL_DMA_IRQHandler+0x6a4>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d031      	beq.n	800462c <HAL_DMA_IRQHandler+0x678>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a23      	ldr	r2, [pc, #140]	; (800465c <HAL_DMA_IRQHandler+0x6a8>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d02c      	beq.n	800462c <HAL_DMA_IRQHandler+0x678>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a22      	ldr	r2, [pc, #136]	; (8004660 <HAL_DMA_IRQHandler+0x6ac>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d027      	beq.n	800462c <HAL_DMA_IRQHandler+0x678>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a20      	ldr	r2, [pc, #128]	; (8004664 <HAL_DMA_IRQHandler+0x6b0>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d022      	beq.n	800462c <HAL_DMA_IRQHandler+0x678>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a1f      	ldr	r2, [pc, #124]	; (8004668 <HAL_DMA_IRQHandler+0x6b4>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d01d      	beq.n	800462c <HAL_DMA_IRQHandler+0x678>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a1d      	ldr	r2, [pc, #116]	; (800466c <HAL_DMA_IRQHandler+0x6b8>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d018      	beq.n	800462c <HAL_DMA_IRQHandler+0x678>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a1c      	ldr	r2, [pc, #112]	; (8004670 <HAL_DMA_IRQHandler+0x6bc>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d013      	beq.n	800462c <HAL_DMA_IRQHandler+0x678>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a1a      	ldr	r2, [pc, #104]	; (8004674 <HAL_DMA_IRQHandler+0x6c0>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d00e      	beq.n	800462c <HAL_DMA_IRQHandler+0x678>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a19      	ldr	r2, [pc, #100]	; (8004678 <HAL_DMA_IRQHandler+0x6c4>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d009      	beq.n	800462c <HAL_DMA_IRQHandler+0x678>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a17      	ldr	r2, [pc, #92]	; (800467c <HAL_DMA_IRQHandler+0x6c8>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d004      	beq.n	800462c <HAL_DMA_IRQHandler+0x678>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a16      	ldr	r2, [pc, #88]	; (8004680 <HAL_DMA_IRQHandler+0x6cc>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d12b      	bne.n	8004684 <HAL_DMA_IRQHandler+0x6d0>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f003 0310 	and.w	r3, r3, #16
 8004636:	2b00      	cmp	r3, #0
 8004638:	bf14      	ite	ne
 800463a:	2301      	movne	r3, #1
 800463c:	2300      	moveq	r3, #0
 800463e:	b2db      	uxtb	r3, r3
 8004640:	e02a      	b.n	8004698 <HAL_DMA_IRQHandler+0x6e4>
 8004642:	bf00      	nop
 8004644:	40020010 	.word	0x40020010
 8004648:	40020028 	.word	0x40020028
 800464c:	40020040 	.word	0x40020040
 8004650:	40020058 	.word	0x40020058
 8004654:	40020070 	.word	0x40020070
 8004658:	40020088 	.word	0x40020088
 800465c:	400200a0 	.word	0x400200a0
 8004660:	400200b8 	.word	0x400200b8
 8004664:	40020410 	.word	0x40020410
 8004668:	40020428 	.word	0x40020428
 800466c:	40020440 	.word	0x40020440
 8004670:	40020458 	.word	0x40020458
 8004674:	40020470 	.word	0x40020470
 8004678:	40020488 	.word	0x40020488
 800467c:	400204a0 	.word	0x400204a0
 8004680:	400204b8 	.word	0x400204b8
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 0302 	and.w	r3, r3, #2
 800468e:	2b00      	cmp	r3, #0
 8004690:	bf14      	ite	ne
 8004692:	2301      	movne	r3, #1
 8004694:	2300      	moveq	r3, #0
 8004696:	b2db      	uxtb	r3, r3
 8004698:	2b00      	cmp	r3, #0
 800469a:	f000 8087 	beq.w	80047ac <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046a2:	f003 031f 	and.w	r3, r3, #31
 80046a6:	2220      	movs	r2, #32
 80046a8:	409a      	lsls	r2, r3
 80046aa:	6a3b      	ldr	r3, [r7, #32]
 80046ac:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	2b04      	cmp	r3, #4
 80046b8:	d139      	bne.n	800472e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	681a      	ldr	r2, [r3, #0]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f022 0216 	bic.w	r2, r2, #22
 80046c8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	695a      	ldr	r2, [r3, #20]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80046d8:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d103      	bne.n	80046ea <HAL_DMA_IRQHandler+0x736>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d007      	beq.n	80046fa <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	681a      	ldr	r2, [r3, #0]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f022 0208 	bic.w	r2, r2, #8
 80046f8:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046fe:	f003 031f 	and.w	r3, r3, #31
 8004702:	223f      	movs	r2, #63	; 0x3f
 8004704:	409a      	lsls	r2, r3
 8004706:	6a3b      	ldr	r3, [r7, #32]
 8004708:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2200      	movs	r2, #0
 800470e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2201      	movs	r2, #1
 8004716:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800471e:	2b00      	cmp	r3, #0
 8004720:	f000 8382 	beq.w	8004e28 <HAL_DMA_IRQHandler+0xe74>
          {
            hdma->XferAbortCallback(hdma);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	4798      	blx	r3
          }
          return;
 800472c:	e37c      	b.n	8004e28 <HAL_DMA_IRQHandler+0xe74>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004738:	2b00      	cmp	r3, #0
 800473a:	d018      	beq.n	800476e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004746:	2b00      	cmp	r3, #0
 8004748:	d108      	bne.n	800475c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800474e:	2b00      	cmp	r3, #0
 8004750:	d02c      	beq.n	80047ac <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004756:	6878      	ldr	r0, [r7, #4]
 8004758:	4798      	blx	r3
 800475a:	e027      	b.n	80047ac <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004760:	2b00      	cmp	r3, #0
 8004762:	d023      	beq.n	80047ac <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004768:	6878      	ldr	r0, [r7, #4]
 800476a:	4798      	blx	r3
 800476c:	e01e      	b.n	80047ac <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004778:	2b00      	cmp	r3, #0
 800477a:	d10f      	bne.n	800479c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f022 0210 	bic.w	r2, r2, #16
 800478a:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2200      	movs	r2, #0
 8004790:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2201      	movs	r2, #1
 8004798:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d003      	beq.n	80047ac <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047a8:	6878      	ldr	r0, [r7, #4]
 80047aa:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	f000 833e 	beq.w	8004e32 <HAL_DMA_IRQHandler+0xe7e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047ba:	f003 0301 	and.w	r3, r3, #1
 80047be:	2b00      	cmp	r3, #0
 80047c0:	f000 8088 	beq.w	80048d4 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2204      	movs	r2, #4
 80047c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a8e      	ldr	r2, [pc, #568]	; (8004a0c <HAL_DMA_IRQHandler+0xa58>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d04a      	beq.n	800486c <HAL_DMA_IRQHandler+0x8b8>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a8d      	ldr	r2, [pc, #564]	; (8004a10 <HAL_DMA_IRQHandler+0xa5c>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d045      	beq.n	800486c <HAL_DMA_IRQHandler+0x8b8>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a8b      	ldr	r2, [pc, #556]	; (8004a14 <HAL_DMA_IRQHandler+0xa60>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d040      	beq.n	800486c <HAL_DMA_IRQHandler+0x8b8>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a8a      	ldr	r2, [pc, #552]	; (8004a18 <HAL_DMA_IRQHandler+0xa64>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d03b      	beq.n	800486c <HAL_DMA_IRQHandler+0x8b8>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a88      	ldr	r2, [pc, #544]	; (8004a1c <HAL_DMA_IRQHandler+0xa68>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d036      	beq.n	800486c <HAL_DMA_IRQHandler+0x8b8>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a87      	ldr	r2, [pc, #540]	; (8004a20 <HAL_DMA_IRQHandler+0xa6c>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d031      	beq.n	800486c <HAL_DMA_IRQHandler+0x8b8>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a85      	ldr	r2, [pc, #532]	; (8004a24 <HAL_DMA_IRQHandler+0xa70>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d02c      	beq.n	800486c <HAL_DMA_IRQHandler+0x8b8>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a84      	ldr	r2, [pc, #528]	; (8004a28 <HAL_DMA_IRQHandler+0xa74>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d027      	beq.n	800486c <HAL_DMA_IRQHandler+0x8b8>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a82      	ldr	r2, [pc, #520]	; (8004a2c <HAL_DMA_IRQHandler+0xa78>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d022      	beq.n	800486c <HAL_DMA_IRQHandler+0x8b8>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a81      	ldr	r2, [pc, #516]	; (8004a30 <HAL_DMA_IRQHandler+0xa7c>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d01d      	beq.n	800486c <HAL_DMA_IRQHandler+0x8b8>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a7f      	ldr	r2, [pc, #508]	; (8004a34 <HAL_DMA_IRQHandler+0xa80>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d018      	beq.n	800486c <HAL_DMA_IRQHandler+0x8b8>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4a7e      	ldr	r2, [pc, #504]	; (8004a38 <HAL_DMA_IRQHandler+0xa84>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d013      	beq.n	800486c <HAL_DMA_IRQHandler+0x8b8>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a7c      	ldr	r2, [pc, #496]	; (8004a3c <HAL_DMA_IRQHandler+0xa88>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d00e      	beq.n	800486c <HAL_DMA_IRQHandler+0x8b8>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a7b      	ldr	r2, [pc, #492]	; (8004a40 <HAL_DMA_IRQHandler+0xa8c>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d009      	beq.n	800486c <HAL_DMA_IRQHandler+0x8b8>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4a79      	ldr	r2, [pc, #484]	; (8004a44 <HAL_DMA_IRQHandler+0xa90>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d004      	beq.n	800486c <HAL_DMA_IRQHandler+0x8b8>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a78      	ldr	r2, [pc, #480]	; (8004a48 <HAL_DMA_IRQHandler+0xa94>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d108      	bne.n	800487e <HAL_DMA_IRQHandler+0x8ca>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f022 0201 	bic.w	r2, r2, #1
 800487a:	601a      	str	r2, [r3, #0]
 800487c:	e007      	b.n	800488e <HAL_DMA_IRQHandler+0x8da>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	681a      	ldr	r2, [r3, #0]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f022 0201 	bic.w	r2, r2, #1
 800488c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	3301      	adds	r3, #1
 8004892:	60fb      	str	r3, [r7, #12]
 8004894:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004896:	429a      	cmp	r2, r3
 8004898:	d307      	bcc.n	80048aa <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f003 0301 	and.w	r3, r3, #1
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d1f2      	bne.n	800488e <HAL_DMA_IRQHandler+0x8da>
 80048a8:	e000      	b.n	80048ac <HAL_DMA_IRQHandler+0x8f8>
            break;
 80048aa:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2200      	movs	r2, #0
 80048b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 0301 	and.w	r3, r3, #1
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d004      	beq.n	80048cc <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2203      	movs	r2, #3
 80048c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80048ca:	e003      	b.n	80048d4 <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2201      	movs	r2, #1
 80048d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048d8:	2b00      	cmp	r3, #0
 80048da:	f000 82aa 	beq.w	8004e32 <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	4798      	blx	r3
 80048e6:	e2a4      	b.n	8004e32 <HAL_DMA_IRQHandler+0xe7e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a57      	ldr	r2, [pc, #348]	; (8004a4c <HAL_DMA_IRQHandler+0xa98>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d04a      	beq.n	8004988 <HAL_DMA_IRQHandler+0x9d4>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a56      	ldr	r2, [pc, #344]	; (8004a50 <HAL_DMA_IRQHandler+0xa9c>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d045      	beq.n	8004988 <HAL_DMA_IRQHandler+0x9d4>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a54      	ldr	r2, [pc, #336]	; (8004a54 <HAL_DMA_IRQHandler+0xaa0>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d040      	beq.n	8004988 <HAL_DMA_IRQHandler+0x9d4>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a53      	ldr	r2, [pc, #332]	; (8004a58 <HAL_DMA_IRQHandler+0xaa4>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d03b      	beq.n	8004988 <HAL_DMA_IRQHandler+0x9d4>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a51      	ldr	r2, [pc, #324]	; (8004a5c <HAL_DMA_IRQHandler+0xaa8>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d036      	beq.n	8004988 <HAL_DMA_IRQHandler+0x9d4>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4a50      	ldr	r2, [pc, #320]	; (8004a60 <HAL_DMA_IRQHandler+0xaac>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d031      	beq.n	8004988 <HAL_DMA_IRQHandler+0x9d4>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a4e      	ldr	r2, [pc, #312]	; (8004a64 <HAL_DMA_IRQHandler+0xab0>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d02c      	beq.n	8004988 <HAL_DMA_IRQHandler+0x9d4>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a4d      	ldr	r2, [pc, #308]	; (8004a68 <HAL_DMA_IRQHandler+0xab4>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d027      	beq.n	8004988 <HAL_DMA_IRQHandler+0x9d4>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a4b      	ldr	r2, [pc, #300]	; (8004a6c <HAL_DMA_IRQHandler+0xab8>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d022      	beq.n	8004988 <HAL_DMA_IRQHandler+0x9d4>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a4a      	ldr	r2, [pc, #296]	; (8004a70 <HAL_DMA_IRQHandler+0xabc>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d01d      	beq.n	8004988 <HAL_DMA_IRQHandler+0x9d4>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4a48      	ldr	r2, [pc, #288]	; (8004a74 <HAL_DMA_IRQHandler+0xac0>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d018      	beq.n	8004988 <HAL_DMA_IRQHandler+0x9d4>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a47      	ldr	r2, [pc, #284]	; (8004a78 <HAL_DMA_IRQHandler+0xac4>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d013      	beq.n	8004988 <HAL_DMA_IRQHandler+0x9d4>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4a45      	ldr	r2, [pc, #276]	; (8004a7c <HAL_DMA_IRQHandler+0xac8>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d00e      	beq.n	8004988 <HAL_DMA_IRQHandler+0x9d4>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4a44      	ldr	r2, [pc, #272]	; (8004a80 <HAL_DMA_IRQHandler+0xacc>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d009      	beq.n	8004988 <HAL_DMA_IRQHandler+0x9d4>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a42      	ldr	r2, [pc, #264]	; (8004a84 <HAL_DMA_IRQHandler+0xad0>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d004      	beq.n	8004988 <HAL_DMA_IRQHandler+0x9d4>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4a41      	ldr	r2, [pc, #260]	; (8004a88 <HAL_DMA_IRQHandler+0xad4>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d101      	bne.n	800498c <HAL_DMA_IRQHandler+0x9d8>
 8004988:	2301      	movs	r3, #1
 800498a:	e000      	b.n	800498e <HAL_DMA_IRQHandler+0x9da>
 800498c:	2300      	movs	r3, #0
 800498e:	2b00      	cmp	r3, #0
 8004990:	f000 824f 	beq.w	8004e32 <HAL_DMA_IRQHandler+0xe7e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049a0:	f003 031f 	and.w	r3, r3, #31
 80049a4:	2204      	movs	r2, #4
 80049a6:	409a      	lsls	r2, r3
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	4013      	ands	r3, r2
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	f000 80dd 	beq.w	8004b6c <HAL_DMA_IRQHandler+0xbb8>
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	f003 0304 	and.w	r3, r3, #4
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	f000 80d7 	beq.w	8004b6c <HAL_DMA_IRQHandler+0xbb8>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049c2:	f003 031f 	and.w	r3, r3, #31
 80049c6:	2204      	movs	r2, #4
 80049c8:	409a      	lsls	r2, r3
 80049ca:	69fb      	ldr	r3, [r7, #28]
 80049cc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d059      	beq.n	8004a8c <HAL_DMA_IRQHandler+0xad8>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80049d8:	693b      	ldr	r3, [r7, #16]
 80049da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d109      	bne.n	80049f6 <HAL_DMA_IRQHandler+0xa42>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	f000 8220 	beq.w	8004e2c <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80049f4:	e21a      	b.n	8004e2c <HAL_DMA_IRQHandler+0xe78>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	f000 8216 	beq.w	8004e2c <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a04:	6878      	ldr	r0, [r7, #4]
 8004a06:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004a08:	e210      	b.n	8004e2c <HAL_DMA_IRQHandler+0xe78>
 8004a0a:	bf00      	nop
 8004a0c:	40020010 	.word	0x40020010
 8004a10:	40020028 	.word	0x40020028
 8004a14:	40020040 	.word	0x40020040
 8004a18:	40020058 	.word	0x40020058
 8004a1c:	40020070 	.word	0x40020070
 8004a20:	40020088 	.word	0x40020088
 8004a24:	400200a0 	.word	0x400200a0
 8004a28:	400200b8 	.word	0x400200b8
 8004a2c:	40020410 	.word	0x40020410
 8004a30:	40020428 	.word	0x40020428
 8004a34:	40020440 	.word	0x40020440
 8004a38:	40020458 	.word	0x40020458
 8004a3c:	40020470 	.word	0x40020470
 8004a40:	40020488 	.word	0x40020488
 8004a44:	400204a0 	.word	0x400204a0
 8004a48:	400204b8 	.word	0x400204b8
 8004a4c:	48022c08 	.word	0x48022c08
 8004a50:	48022c1c 	.word	0x48022c1c
 8004a54:	48022c30 	.word	0x48022c30
 8004a58:	48022c44 	.word	0x48022c44
 8004a5c:	48022c58 	.word	0x48022c58
 8004a60:	48022c6c 	.word	0x48022c6c
 8004a64:	48022c80 	.word	0x48022c80
 8004a68:	48022c94 	.word	0x48022c94
 8004a6c:	58025408 	.word	0x58025408
 8004a70:	5802541c 	.word	0x5802541c
 8004a74:	58025430 	.word	0x58025430
 8004a78:	58025444 	.word	0x58025444
 8004a7c:	58025458 	.word	0x58025458
 8004a80:	5802546c 	.word	0x5802546c
 8004a84:	58025480 	.word	0x58025480
 8004a88:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	f003 0320 	and.w	r3, r3, #32
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d160      	bne.n	8004b58 <HAL_DMA_IRQHandler+0xba4>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a8c      	ldr	r2, [pc, #560]	; (8004ccc <HAL_DMA_IRQHandler+0xd18>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d04a      	beq.n	8004b36 <HAL_DMA_IRQHandler+0xb82>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a8a      	ldr	r2, [pc, #552]	; (8004cd0 <HAL_DMA_IRQHandler+0xd1c>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d045      	beq.n	8004b36 <HAL_DMA_IRQHandler+0xb82>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a89      	ldr	r2, [pc, #548]	; (8004cd4 <HAL_DMA_IRQHandler+0xd20>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d040      	beq.n	8004b36 <HAL_DMA_IRQHandler+0xb82>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a87      	ldr	r2, [pc, #540]	; (8004cd8 <HAL_DMA_IRQHandler+0xd24>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d03b      	beq.n	8004b36 <HAL_DMA_IRQHandler+0xb82>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a86      	ldr	r2, [pc, #536]	; (8004cdc <HAL_DMA_IRQHandler+0xd28>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d036      	beq.n	8004b36 <HAL_DMA_IRQHandler+0xb82>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a84      	ldr	r2, [pc, #528]	; (8004ce0 <HAL_DMA_IRQHandler+0xd2c>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d031      	beq.n	8004b36 <HAL_DMA_IRQHandler+0xb82>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a83      	ldr	r2, [pc, #524]	; (8004ce4 <HAL_DMA_IRQHandler+0xd30>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d02c      	beq.n	8004b36 <HAL_DMA_IRQHandler+0xb82>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a81      	ldr	r2, [pc, #516]	; (8004ce8 <HAL_DMA_IRQHandler+0xd34>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d027      	beq.n	8004b36 <HAL_DMA_IRQHandler+0xb82>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a80      	ldr	r2, [pc, #512]	; (8004cec <HAL_DMA_IRQHandler+0xd38>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d022      	beq.n	8004b36 <HAL_DMA_IRQHandler+0xb82>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a7e      	ldr	r2, [pc, #504]	; (8004cf0 <HAL_DMA_IRQHandler+0xd3c>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d01d      	beq.n	8004b36 <HAL_DMA_IRQHandler+0xb82>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a7d      	ldr	r2, [pc, #500]	; (8004cf4 <HAL_DMA_IRQHandler+0xd40>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d018      	beq.n	8004b36 <HAL_DMA_IRQHandler+0xb82>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a7b      	ldr	r2, [pc, #492]	; (8004cf8 <HAL_DMA_IRQHandler+0xd44>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d013      	beq.n	8004b36 <HAL_DMA_IRQHandler+0xb82>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4a7a      	ldr	r2, [pc, #488]	; (8004cfc <HAL_DMA_IRQHandler+0xd48>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d00e      	beq.n	8004b36 <HAL_DMA_IRQHandler+0xb82>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a78      	ldr	r2, [pc, #480]	; (8004d00 <HAL_DMA_IRQHandler+0xd4c>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d009      	beq.n	8004b36 <HAL_DMA_IRQHandler+0xb82>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4a77      	ldr	r2, [pc, #476]	; (8004d04 <HAL_DMA_IRQHandler+0xd50>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d004      	beq.n	8004b36 <HAL_DMA_IRQHandler+0xb82>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a75      	ldr	r2, [pc, #468]	; (8004d08 <HAL_DMA_IRQHandler+0xd54>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d108      	bne.n	8004b48 <HAL_DMA_IRQHandler+0xb94>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f022 0208 	bic.w	r2, r2, #8
 8004b44:	601a      	str	r2, [r3, #0]
 8004b46:	e007      	b.n	8004b58 <HAL_DMA_IRQHandler+0xba4>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f022 0204 	bic.w	r2, r2, #4
 8004b56:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	f000 8165 	beq.w	8004e2c <HAL_DMA_IRQHandler+0xe78>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004b6a:	e15f      	b.n	8004e2c <HAL_DMA_IRQHandler+0xe78>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b70:	f003 031f 	and.w	r3, r3, #31
 8004b74:	2202      	movs	r2, #2
 8004b76:	409a      	lsls	r2, r3
 8004b78:	697b      	ldr	r3, [r7, #20]
 8004b7a:	4013      	ands	r3, r2
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	f000 80c5 	beq.w	8004d0c <HAL_DMA_IRQHandler+0xd58>
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	f003 0302 	and.w	r3, r3, #2
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	f000 80bf 	beq.w	8004d0c <HAL_DMA_IRQHandler+0xd58>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b92:	f003 031f 	and.w	r3, r3, #31
 8004b96:	2202      	movs	r2, #2
 8004b98:	409a      	lsls	r2, r3
 8004b9a:	69fb      	ldr	r3, [r7, #28]
 8004b9c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d018      	beq.n	8004bda <HAL_DMA_IRQHandler+0xc26>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d109      	bne.n	8004bc6 <HAL_DMA_IRQHandler+0xc12>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	f000 813a 	beq.w	8004e30 <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bc0:	6878      	ldr	r0, [r7, #4]
 8004bc2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004bc4:	e134      	b.n	8004e30 <HAL_DMA_IRQHandler+0xe7c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	f000 8130 	beq.w	8004e30 <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bd4:	6878      	ldr	r0, [r7, #4]
 8004bd6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004bd8:	e12a      	b.n	8004e30 <HAL_DMA_IRQHandler+0xe7c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	f003 0320 	and.w	r3, r3, #32
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d168      	bne.n	8004cb6 <HAL_DMA_IRQHandler+0xd02>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a38      	ldr	r2, [pc, #224]	; (8004ccc <HAL_DMA_IRQHandler+0xd18>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d04a      	beq.n	8004c84 <HAL_DMA_IRQHandler+0xcd0>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4a37      	ldr	r2, [pc, #220]	; (8004cd0 <HAL_DMA_IRQHandler+0xd1c>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d045      	beq.n	8004c84 <HAL_DMA_IRQHandler+0xcd0>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a35      	ldr	r2, [pc, #212]	; (8004cd4 <HAL_DMA_IRQHandler+0xd20>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d040      	beq.n	8004c84 <HAL_DMA_IRQHandler+0xcd0>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4a34      	ldr	r2, [pc, #208]	; (8004cd8 <HAL_DMA_IRQHandler+0xd24>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d03b      	beq.n	8004c84 <HAL_DMA_IRQHandler+0xcd0>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4a32      	ldr	r2, [pc, #200]	; (8004cdc <HAL_DMA_IRQHandler+0xd28>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d036      	beq.n	8004c84 <HAL_DMA_IRQHandler+0xcd0>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a31      	ldr	r2, [pc, #196]	; (8004ce0 <HAL_DMA_IRQHandler+0xd2c>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d031      	beq.n	8004c84 <HAL_DMA_IRQHandler+0xcd0>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	4a2f      	ldr	r2, [pc, #188]	; (8004ce4 <HAL_DMA_IRQHandler+0xd30>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d02c      	beq.n	8004c84 <HAL_DMA_IRQHandler+0xcd0>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a2e      	ldr	r2, [pc, #184]	; (8004ce8 <HAL_DMA_IRQHandler+0xd34>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d027      	beq.n	8004c84 <HAL_DMA_IRQHandler+0xcd0>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a2c      	ldr	r2, [pc, #176]	; (8004cec <HAL_DMA_IRQHandler+0xd38>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d022      	beq.n	8004c84 <HAL_DMA_IRQHandler+0xcd0>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a2b      	ldr	r2, [pc, #172]	; (8004cf0 <HAL_DMA_IRQHandler+0xd3c>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d01d      	beq.n	8004c84 <HAL_DMA_IRQHandler+0xcd0>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4a29      	ldr	r2, [pc, #164]	; (8004cf4 <HAL_DMA_IRQHandler+0xd40>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d018      	beq.n	8004c84 <HAL_DMA_IRQHandler+0xcd0>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a28      	ldr	r2, [pc, #160]	; (8004cf8 <HAL_DMA_IRQHandler+0xd44>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d013      	beq.n	8004c84 <HAL_DMA_IRQHandler+0xcd0>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a26      	ldr	r2, [pc, #152]	; (8004cfc <HAL_DMA_IRQHandler+0xd48>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d00e      	beq.n	8004c84 <HAL_DMA_IRQHandler+0xcd0>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a25      	ldr	r2, [pc, #148]	; (8004d00 <HAL_DMA_IRQHandler+0xd4c>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d009      	beq.n	8004c84 <HAL_DMA_IRQHandler+0xcd0>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a23      	ldr	r2, [pc, #140]	; (8004d04 <HAL_DMA_IRQHandler+0xd50>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d004      	beq.n	8004c84 <HAL_DMA_IRQHandler+0xcd0>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a22      	ldr	r2, [pc, #136]	; (8004d08 <HAL_DMA_IRQHandler+0xd54>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d108      	bne.n	8004c96 <HAL_DMA_IRQHandler+0xce2>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	681a      	ldr	r2, [r3, #0]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f022 0214 	bic.w	r2, r2, #20
 8004c92:	601a      	str	r2, [r3, #0]
 8004c94:	e007      	b.n	8004ca6 <HAL_DMA_IRQHandler+0xcf2>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f022 020a 	bic.w	r2, r2, #10
 8004ca4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2201      	movs	r2, #1
 8004cb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	f000 80b8 	beq.w	8004e30 <HAL_DMA_IRQHandler+0xe7c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cc4:	6878      	ldr	r0, [r7, #4]
 8004cc6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004cc8:	e0b2      	b.n	8004e30 <HAL_DMA_IRQHandler+0xe7c>
 8004cca:	bf00      	nop
 8004ccc:	40020010 	.word	0x40020010
 8004cd0:	40020028 	.word	0x40020028
 8004cd4:	40020040 	.word	0x40020040
 8004cd8:	40020058 	.word	0x40020058
 8004cdc:	40020070 	.word	0x40020070
 8004ce0:	40020088 	.word	0x40020088
 8004ce4:	400200a0 	.word	0x400200a0
 8004ce8:	400200b8 	.word	0x400200b8
 8004cec:	40020410 	.word	0x40020410
 8004cf0:	40020428 	.word	0x40020428
 8004cf4:	40020440 	.word	0x40020440
 8004cf8:	40020458 	.word	0x40020458
 8004cfc:	40020470 	.word	0x40020470
 8004d00:	40020488 	.word	0x40020488
 8004d04:	400204a0 	.word	0x400204a0
 8004d08:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d10:	f003 031f 	and.w	r3, r3, #31
 8004d14:	2208      	movs	r2, #8
 8004d16:	409a      	lsls	r2, r3
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	4013      	ands	r3, r2
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	f000 8088 	beq.w	8004e32 <HAL_DMA_IRQHandler+0xe7e>
 8004d22:	693b      	ldr	r3, [r7, #16]
 8004d24:	f003 0308 	and.w	r3, r3, #8
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	f000 8082 	beq.w	8004e32 <HAL_DMA_IRQHandler+0xe7e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a41      	ldr	r2, [pc, #260]	; (8004e38 <HAL_DMA_IRQHandler+0xe84>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d04a      	beq.n	8004dce <HAL_DMA_IRQHandler+0xe1a>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a3f      	ldr	r2, [pc, #252]	; (8004e3c <HAL_DMA_IRQHandler+0xe88>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d045      	beq.n	8004dce <HAL_DMA_IRQHandler+0xe1a>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a3e      	ldr	r2, [pc, #248]	; (8004e40 <HAL_DMA_IRQHandler+0xe8c>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d040      	beq.n	8004dce <HAL_DMA_IRQHandler+0xe1a>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a3c      	ldr	r2, [pc, #240]	; (8004e44 <HAL_DMA_IRQHandler+0xe90>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d03b      	beq.n	8004dce <HAL_DMA_IRQHandler+0xe1a>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a3b      	ldr	r2, [pc, #236]	; (8004e48 <HAL_DMA_IRQHandler+0xe94>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d036      	beq.n	8004dce <HAL_DMA_IRQHandler+0xe1a>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a39      	ldr	r2, [pc, #228]	; (8004e4c <HAL_DMA_IRQHandler+0xe98>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d031      	beq.n	8004dce <HAL_DMA_IRQHandler+0xe1a>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a38      	ldr	r2, [pc, #224]	; (8004e50 <HAL_DMA_IRQHandler+0xe9c>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d02c      	beq.n	8004dce <HAL_DMA_IRQHandler+0xe1a>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a36      	ldr	r2, [pc, #216]	; (8004e54 <HAL_DMA_IRQHandler+0xea0>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d027      	beq.n	8004dce <HAL_DMA_IRQHandler+0xe1a>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a35      	ldr	r2, [pc, #212]	; (8004e58 <HAL_DMA_IRQHandler+0xea4>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d022      	beq.n	8004dce <HAL_DMA_IRQHandler+0xe1a>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a33      	ldr	r2, [pc, #204]	; (8004e5c <HAL_DMA_IRQHandler+0xea8>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d01d      	beq.n	8004dce <HAL_DMA_IRQHandler+0xe1a>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a32      	ldr	r2, [pc, #200]	; (8004e60 <HAL_DMA_IRQHandler+0xeac>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d018      	beq.n	8004dce <HAL_DMA_IRQHandler+0xe1a>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a30      	ldr	r2, [pc, #192]	; (8004e64 <HAL_DMA_IRQHandler+0xeb0>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d013      	beq.n	8004dce <HAL_DMA_IRQHandler+0xe1a>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a2f      	ldr	r2, [pc, #188]	; (8004e68 <HAL_DMA_IRQHandler+0xeb4>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d00e      	beq.n	8004dce <HAL_DMA_IRQHandler+0xe1a>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a2d      	ldr	r2, [pc, #180]	; (8004e6c <HAL_DMA_IRQHandler+0xeb8>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d009      	beq.n	8004dce <HAL_DMA_IRQHandler+0xe1a>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a2c      	ldr	r2, [pc, #176]	; (8004e70 <HAL_DMA_IRQHandler+0xebc>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d004      	beq.n	8004dce <HAL_DMA_IRQHandler+0xe1a>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a2a      	ldr	r2, [pc, #168]	; (8004e74 <HAL_DMA_IRQHandler+0xec0>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d108      	bne.n	8004de0 <HAL_DMA_IRQHandler+0xe2c>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f022 021c 	bic.w	r2, r2, #28
 8004ddc:	601a      	str	r2, [r3, #0]
 8004dde:	e007      	b.n	8004df0 <HAL_DMA_IRQHandler+0xe3c>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f022 020e 	bic.w	r2, r2, #14
 8004dee:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004df4:	f003 031f 	and.w	r3, r3, #31
 8004df8:	2201      	movs	r2, #1
 8004dfa:	409a      	lsls	r2, r3
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2201      	movs	r2, #1
 8004e04:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2201      	movs	r2, #1
 8004e12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d009      	beq.n	8004e32 <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	4798      	blx	r3
 8004e26:	e004      	b.n	8004e32 <HAL_DMA_IRQHandler+0xe7e>
          return;
 8004e28:	bf00      	nop
 8004e2a:	e002      	b.n	8004e32 <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004e2c:	bf00      	nop
 8004e2e:	e000      	b.n	8004e32 <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004e30:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004e32:	3728      	adds	r7, #40	; 0x28
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bd80      	pop	{r7, pc}
 8004e38:	40020010 	.word	0x40020010
 8004e3c:	40020028 	.word	0x40020028
 8004e40:	40020040 	.word	0x40020040
 8004e44:	40020058 	.word	0x40020058
 8004e48:	40020070 	.word	0x40020070
 8004e4c:	40020088 	.word	0x40020088
 8004e50:	400200a0 	.word	0x400200a0
 8004e54:	400200b8 	.word	0x400200b8
 8004e58:	40020410 	.word	0x40020410
 8004e5c:	40020428 	.word	0x40020428
 8004e60:	40020440 	.word	0x40020440
 8004e64:	40020458 	.word	0x40020458
 8004e68:	40020470 	.word	0x40020470
 8004e6c:	40020488 	.word	0x40020488
 8004e70:	400204a0 	.word	0x400204a0
 8004e74:	400204b8 	.word	0x400204b8

08004e78 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b087      	sub	sp, #28
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	60f8      	str	r0, [r7, #12]
 8004e80:	60b9      	str	r1, [r7, #8]
 8004e82:	607a      	str	r2, [r7, #4]
 8004e84:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e8a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e90:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a84      	ldr	r2, [pc, #528]	; (80050a8 <DMA_SetConfig+0x230>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d072      	beq.n	8004f82 <DMA_SetConfig+0x10a>
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a82      	ldr	r2, [pc, #520]	; (80050ac <DMA_SetConfig+0x234>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d06d      	beq.n	8004f82 <DMA_SetConfig+0x10a>
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	4a81      	ldr	r2, [pc, #516]	; (80050b0 <DMA_SetConfig+0x238>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d068      	beq.n	8004f82 <DMA_SetConfig+0x10a>
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a7f      	ldr	r2, [pc, #508]	; (80050b4 <DMA_SetConfig+0x23c>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d063      	beq.n	8004f82 <DMA_SetConfig+0x10a>
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a7e      	ldr	r2, [pc, #504]	; (80050b8 <DMA_SetConfig+0x240>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d05e      	beq.n	8004f82 <DMA_SetConfig+0x10a>
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a7c      	ldr	r2, [pc, #496]	; (80050bc <DMA_SetConfig+0x244>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d059      	beq.n	8004f82 <DMA_SetConfig+0x10a>
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a7b      	ldr	r2, [pc, #492]	; (80050c0 <DMA_SetConfig+0x248>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d054      	beq.n	8004f82 <DMA_SetConfig+0x10a>
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a79      	ldr	r2, [pc, #484]	; (80050c4 <DMA_SetConfig+0x24c>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d04f      	beq.n	8004f82 <DMA_SetConfig+0x10a>
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4a78      	ldr	r2, [pc, #480]	; (80050c8 <DMA_SetConfig+0x250>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d04a      	beq.n	8004f82 <DMA_SetConfig+0x10a>
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a76      	ldr	r2, [pc, #472]	; (80050cc <DMA_SetConfig+0x254>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d045      	beq.n	8004f82 <DMA_SetConfig+0x10a>
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4a75      	ldr	r2, [pc, #468]	; (80050d0 <DMA_SetConfig+0x258>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d040      	beq.n	8004f82 <DMA_SetConfig+0x10a>
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a73      	ldr	r2, [pc, #460]	; (80050d4 <DMA_SetConfig+0x25c>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d03b      	beq.n	8004f82 <DMA_SetConfig+0x10a>
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a72      	ldr	r2, [pc, #456]	; (80050d8 <DMA_SetConfig+0x260>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d036      	beq.n	8004f82 <DMA_SetConfig+0x10a>
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a70      	ldr	r2, [pc, #448]	; (80050dc <DMA_SetConfig+0x264>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d031      	beq.n	8004f82 <DMA_SetConfig+0x10a>
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a6f      	ldr	r2, [pc, #444]	; (80050e0 <DMA_SetConfig+0x268>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d02c      	beq.n	8004f82 <DMA_SetConfig+0x10a>
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a6d      	ldr	r2, [pc, #436]	; (80050e4 <DMA_SetConfig+0x26c>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d027      	beq.n	8004f82 <DMA_SetConfig+0x10a>
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a6c      	ldr	r2, [pc, #432]	; (80050e8 <DMA_SetConfig+0x270>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d022      	beq.n	8004f82 <DMA_SetConfig+0x10a>
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a6a      	ldr	r2, [pc, #424]	; (80050ec <DMA_SetConfig+0x274>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d01d      	beq.n	8004f82 <DMA_SetConfig+0x10a>
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a69      	ldr	r2, [pc, #420]	; (80050f0 <DMA_SetConfig+0x278>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d018      	beq.n	8004f82 <DMA_SetConfig+0x10a>
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a67      	ldr	r2, [pc, #412]	; (80050f4 <DMA_SetConfig+0x27c>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d013      	beq.n	8004f82 <DMA_SetConfig+0x10a>
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a66      	ldr	r2, [pc, #408]	; (80050f8 <DMA_SetConfig+0x280>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d00e      	beq.n	8004f82 <DMA_SetConfig+0x10a>
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a64      	ldr	r2, [pc, #400]	; (80050fc <DMA_SetConfig+0x284>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d009      	beq.n	8004f82 <DMA_SetConfig+0x10a>
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4a63      	ldr	r2, [pc, #396]	; (8005100 <DMA_SetConfig+0x288>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d004      	beq.n	8004f82 <DMA_SetConfig+0x10a>
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a61      	ldr	r2, [pc, #388]	; (8005104 <DMA_SetConfig+0x28c>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d101      	bne.n	8004f86 <DMA_SetConfig+0x10e>
 8004f82:	2301      	movs	r3, #1
 8004f84:	e000      	b.n	8004f88 <DMA_SetConfig+0x110>
 8004f86:	2300      	movs	r3, #0
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d00d      	beq.n	8004fa8 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f90:	68fa      	ldr	r2, [r7, #12]
 8004f92:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004f94:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d004      	beq.n	8004fa8 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fa2:	68fa      	ldr	r2, [r7, #12]
 8004fa4:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004fa6:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a3e      	ldr	r2, [pc, #248]	; (80050a8 <DMA_SetConfig+0x230>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d04a      	beq.n	8005048 <DMA_SetConfig+0x1d0>
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a3d      	ldr	r2, [pc, #244]	; (80050ac <DMA_SetConfig+0x234>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d045      	beq.n	8005048 <DMA_SetConfig+0x1d0>
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a3b      	ldr	r2, [pc, #236]	; (80050b0 <DMA_SetConfig+0x238>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d040      	beq.n	8005048 <DMA_SetConfig+0x1d0>
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a3a      	ldr	r2, [pc, #232]	; (80050b4 <DMA_SetConfig+0x23c>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d03b      	beq.n	8005048 <DMA_SetConfig+0x1d0>
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a38      	ldr	r2, [pc, #224]	; (80050b8 <DMA_SetConfig+0x240>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d036      	beq.n	8005048 <DMA_SetConfig+0x1d0>
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4a37      	ldr	r2, [pc, #220]	; (80050bc <DMA_SetConfig+0x244>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d031      	beq.n	8005048 <DMA_SetConfig+0x1d0>
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a35      	ldr	r2, [pc, #212]	; (80050c0 <DMA_SetConfig+0x248>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d02c      	beq.n	8005048 <DMA_SetConfig+0x1d0>
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4a34      	ldr	r2, [pc, #208]	; (80050c4 <DMA_SetConfig+0x24c>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d027      	beq.n	8005048 <DMA_SetConfig+0x1d0>
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a32      	ldr	r2, [pc, #200]	; (80050c8 <DMA_SetConfig+0x250>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d022      	beq.n	8005048 <DMA_SetConfig+0x1d0>
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4a31      	ldr	r2, [pc, #196]	; (80050cc <DMA_SetConfig+0x254>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d01d      	beq.n	8005048 <DMA_SetConfig+0x1d0>
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4a2f      	ldr	r2, [pc, #188]	; (80050d0 <DMA_SetConfig+0x258>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d018      	beq.n	8005048 <DMA_SetConfig+0x1d0>
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4a2e      	ldr	r2, [pc, #184]	; (80050d4 <DMA_SetConfig+0x25c>)
 800501c:	4293      	cmp	r3, r2
 800501e:	d013      	beq.n	8005048 <DMA_SetConfig+0x1d0>
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4a2c      	ldr	r2, [pc, #176]	; (80050d8 <DMA_SetConfig+0x260>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d00e      	beq.n	8005048 <DMA_SetConfig+0x1d0>
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a2b      	ldr	r2, [pc, #172]	; (80050dc <DMA_SetConfig+0x264>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d009      	beq.n	8005048 <DMA_SetConfig+0x1d0>
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4a29      	ldr	r2, [pc, #164]	; (80050e0 <DMA_SetConfig+0x268>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d004      	beq.n	8005048 <DMA_SetConfig+0x1d0>
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	4a28      	ldr	r2, [pc, #160]	; (80050e4 <DMA_SetConfig+0x26c>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d101      	bne.n	800504c <DMA_SetConfig+0x1d4>
 8005048:	2301      	movs	r3, #1
 800504a:	e000      	b.n	800504e <DMA_SetConfig+0x1d6>
 800504c:	2300      	movs	r3, #0
 800504e:	2b00      	cmp	r3, #0
 8005050:	d05a      	beq.n	8005108 <DMA_SetConfig+0x290>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005056:	f003 031f 	and.w	r3, r3, #31
 800505a:	223f      	movs	r2, #63	; 0x3f
 800505c:	409a      	lsls	r2, r3
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	681a      	ldr	r2, [r3, #0]
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005070:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	683a      	ldr	r2, [r7, #0]
 8005078:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	2b40      	cmp	r3, #64	; 0x40
 8005080:	d108      	bne.n	8005094 <DMA_SetConfig+0x21c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	687a      	ldr	r2, [r7, #4]
 8005088:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	68ba      	ldr	r2, [r7, #8]
 8005090:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005092:	e0af      	b.n	80051f4 <DMA_SetConfig+0x37c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	68ba      	ldr	r2, [r7, #8]
 800509a:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	687a      	ldr	r2, [r7, #4]
 80050a2:	60da      	str	r2, [r3, #12]
}
 80050a4:	e0a6      	b.n	80051f4 <DMA_SetConfig+0x37c>
 80050a6:	bf00      	nop
 80050a8:	40020010 	.word	0x40020010
 80050ac:	40020028 	.word	0x40020028
 80050b0:	40020040 	.word	0x40020040
 80050b4:	40020058 	.word	0x40020058
 80050b8:	40020070 	.word	0x40020070
 80050bc:	40020088 	.word	0x40020088
 80050c0:	400200a0 	.word	0x400200a0
 80050c4:	400200b8 	.word	0x400200b8
 80050c8:	40020410 	.word	0x40020410
 80050cc:	40020428 	.word	0x40020428
 80050d0:	40020440 	.word	0x40020440
 80050d4:	40020458 	.word	0x40020458
 80050d8:	40020470 	.word	0x40020470
 80050dc:	40020488 	.word	0x40020488
 80050e0:	400204a0 	.word	0x400204a0
 80050e4:	400204b8 	.word	0x400204b8
 80050e8:	58025408 	.word	0x58025408
 80050ec:	5802541c 	.word	0x5802541c
 80050f0:	58025430 	.word	0x58025430
 80050f4:	58025444 	.word	0x58025444
 80050f8:	58025458 	.word	0x58025458
 80050fc:	5802546c 	.word	0x5802546c
 8005100:	58025480 	.word	0x58025480
 8005104:	58025494 	.word	0x58025494
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a3c      	ldr	r2, [pc, #240]	; (8005200 <DMA_SetConfig+0x388>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d04a      	beq.n	80051a8 <DMA_SetConfig+0x330>
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a3b      	ldr	r2, [pc, #236]	; (8005204 <DMA_SetConfig+0x38c>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d045      	beq.n	80051a8 <DMA_SetConfig+0x330>
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a39      	ldr	r2, [pc, #228]	; (8005208 <DMA_SetConfig+0x390>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d040      	beq.n	80051a8 <DMA_SetConfig+0x330>
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a38      	ldr	r2, [pc, #224]	; (800520c <DMA_SetConfig+0x394>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d03b      	beq.n	80051a8 <DMA_SetConfig+0x330>
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a36      	ldr	r2, [pc, #216]	; (8005210 <DMA_SetConfig+0x398>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d036      	beq.n	80051a8 <DMA_SetConfig+0x330>
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a35      	ldr	r2, [pc, #212]	; (8005214 <DMA_SetConfig+0x39c>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d031      	beq.n	80051a8 <DMA_SetConfig+0x330>
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a33      	ldr	r2, [pc, #204]	; (8005218 <DMA_SetConfig+0x3a0>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d02c      	beq.n	80051a8 <DMA_SetConfig+0x330>
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a32      	ldr	r2, [pc, #200]	; (800521c <DMA_SetConfig+0x3a4>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d027      	beq.n	80051a8 <DMA_SetConfig+0x330>
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4a30      	ldr	r2, [pc, #192]	; (8005220 <DMA_SetConfig+0x3a8>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d022      	beq.n	80051a8 <DMA_SetConfig+0x330>
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a2f      	ldr	r2, [pc, #188]	; (8005224 <DMA_SetConfig+0x3ac>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d01d      	beq.n	80051a8 <DMA_SetConfig+0x330>
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a2d      	ldr	r2, [pc, #180]	; (8005228 <DMA_SetConfig+0x3b0>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d018      	beq.n	80051a8 <DMA_SetConfig+0x330>
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a2c      	ldr	r2, [pc, #176]	; (800522c <DMA_SetConfig+0x3b4>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d013      	beq.n	80051a8 <DMA_SetConfig+0x330>
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a2a      	ldr	r2, [pc, #168]	; (8005230 <DMA_SetConfig+0x3b8>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d00e      	beq.n	80051a8 <DMA_SetConfig+0x330>
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a29      	ldr	r2, [pc, #164]	; (8005234 <DMA_SetConfig+0x3bc>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d009      	beq.n	80051a8 <DMA_SetConfig+0x330>
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a27      	ldr	r2, [pc, #156]	; (8005238 <DMA_SetConfig+0x3c0>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d004      	beq.n	80051a8 <DMA_SetConfig+0x330>
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a26      	ldr	r2, [pc, #152]	; (800523c <DMA_SetConfig+0x3c4>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d101      	bne.n	80051ac <DMA_SetConfig+0x334>
 80051a8:	2301      	movs	r3, #1
 80051aa:	e000      	b.n	80051ae <DMA_SetConfig+0x336>
 80051ac:	2300      	movs	r3, #0
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d020      	beq.n	80051f4 <DMA_SetConfig+0x37c>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051b6:	f003 031f 	and.w	r3, r3, #31
 80051ba:	2201      	movs	r2, #1
 80051bc:	409a      	lsls	r2, r3
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	683a      	ldr	r2, [r7, #0]
 80051c8:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	689b      	ldr	r3, [r3, #8]
 80051ce:	2b40      	cmp	r3, #64	; 0x40
 80051d0:	d108      	bne.n	80051e4 <DMA_SetConfig+0x36c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	687a      	ldr	r2, [r7, #4]
 80051d8:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	68ba      	ldr	r2, [r7, #8]
 80051e0:	60da      	str	r2, [r3, #12]
}
 80051e2:	e007      	b.n	80051f4 <DMA_SetConfig+0x37c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	68ba      	ldr	r2, [r7, #8]
 80051ea:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	687a      	ldr	r2, [r7, #4]
 80051f2:	60da      	str	r2, [r3, #12]
}
 80051f4:	bf00      	nop
 80051f6:	371c      	adds	r7, #28
 80051f8:	46bd      	mov	sp, r7
 80051fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fe:	4770      	bx	lr
 8005200:	48022c08 	.word	0x48022c08
 8005204:	48022c1c 	.word	0x48022c1c
 8005208:	48022c30 	.word	0x48022c30
 800520c:	48022c44 	.word	0x48022c44
 8005210:	48022c58 	.word	0x48022c58
 8005214:	48022c6c 	.word	0x48022c6c
 8005218:	48022c80 	.word	0x48022c80
 800521c:	48022c94 	.word	0x48022c94
 8005220:	58025408 	.word	0x58025408
 8005224:	5802541c 	.word	0x5802541c
 8005228:	58025430 	.word	0x58025430
 800522c:	58025444 	.word	0x58025444
 8005230:	58025458 	.word	0x58025458
 8005234:	5802546c 	.word	0x5802546c
 8005238:	58025480 	.word	0x58025480
 800523c:	58025494 	.word	0x58025494

08005240 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005240:	b480      	push	{r7}
 8005242:	b085      	sub	sp, #20
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a42      	ldr	r2, [pc, #264]	; (8005358 <DMA_CalcBaseAndBitshift+0x118>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d04a      	beq.n	80052e8 <DMA_CalcBaseAndBitshift+0xa8>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a41      	ldr	r2, [pc, #260]	; (800535c <DMA_CalcBaseAndBitshift+0x11c>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d045      	beq.n	80052e8 <DMA_CalcBaseAndBitshift+0xa8>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a3f      	ldr	r2, [pc, #252]	; (8005360 <DMA_CalcBaseAndBitshift+0x120>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d040      	beq.n	80052e8 <DMA_CalcBaseAndBitshift+0xa8>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a3e      	ldr	r2, [pc, #248]	; (8005364 <DMA_CalcBaseAndBitshift+0x124>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d03b      	beq.n	80052e8 <DMA_CalcBaseAndBitshift+0xa8>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a3c      	ldr	r2, [pc, #240]	; (8005368 <DMA_CalcBaseAndBitshift+0x128>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d036      	beq.n	80052e8 <DMA_CalcBaseAndBitshift+0xa8>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a3b      	ldr	r2, [pc, #236]	; (800536c <DMA_CalcBaseAndBitshift+0x12c>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d031      	beq.n	80052e8 <DMA_CalcBaseAndBitshift+0xa8>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a39      	ldr	r2, [pc, #228]	; (8005370 <DMA_CalcBaseAndBitshift+0x130>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d02c      	beq.n	80052e8 <DMA_CalcBaseAndBitshift+0xa8>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4a38      	ldr	r2, [pc, #224]	; (8005374 <DMA_CalcBaseAndBitshift+0x134>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d027      	beq.n	80052e8 <DMA_CalcBaseAndBitshift+0xa8>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4a36      	ldr	r2, [pc, #216]	; (8005378 <DMA_CalcBaseAndBitshift+0x138>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d022      	beq.n	80052e8 <DMA_CalcBaseAndBitshift+0xa8>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a35      	ldr	r2, [pc, #212]	; (800537c <DMA_CalcBaseAndBitshift+0x13c>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d01d      	beq.n	80052e8 <DMA_CalcBaseAndBitshift+0xa8>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a33      	ldr	r2, [pc, #204]	; (8005380 <DMA_CalcBaseAndBitshift+0x140>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d018      	beq.n	80052e8 <DMA_CalcBaseAndBitshift+0xa8>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a32      	ldr	r2, [pc, #200]	; (8005384 <DMA_CalcBaseAndBitshift+0x144>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d013      	beq.n	80052e8 <DMA_CalcBaseAndBitshift+0xa8>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a30      	ldr	r2, [pc, #192]	; (8005388 <DMA_CalcBaseAndBitshift+0x148>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d00e      	beq.n	80052e8 <DMA_CalcBaseAndBitshift+0xa8>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a2f      	ldr	r2, [pc, #188]	; (800538c <DMA_CalcBaseAndBitshift+0x14c>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d009      	beq.n	80052e8 <DMA_CalcBaseAndBitshift+0xa8>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a2d      	ldr	r2, [pc, #180]	; (8005390 <DMA_CalcBaseAndBitshift+0x150>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d004      	beq.n	80052e8 <DMA_CalcBaseAndBitshift+0xa8>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a2c      	ldr	r2, [pc, #176]	; (8005394 <DMA_CalcBaseAndBitshift+0x154>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d101      	bne.n	80052ec <DMA_CalcBaseAndBitshift+0xac>
 80052e8:	2301      	movs	r3, #1
 80052ea:	e000      	b.n	80052ee <DMA_CalcBaseAndBitshift+0xae>
 80052ec:	2300      	movs	r3, #0
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d024      	beq.n	800533c <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	b2db      	uxtb	r3, r3
 80052f8:	3b10      	subs	r3, #16
 80052fa:	4a27      	ldr	r2, [pc, #156]	; (8005398 <DMA_CalcBaseAndBitshift+0x158>)
 80052fc:	fba2 2303 	umull	r2, r3, r2, r3
 8005300:	091b      	lsrs	r3, r3, #4
 8005302:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	f003 0307 	and.w	r3, r3, #7
 800530a:	4a24      	ldr	r2, [pc, #144]	; (800539c <DMA_CalcBaseAndBitshift+0x15c>)
 800530c:	5cd3      	ldrb	r3, [r2, r3]
 800530e:	461a      	mov	r2, r3
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	2b03      	cmp	r3, #3
 8005318:	d908      	bls.n	800532c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	461a      	mov	r2, r3
 8005320:	4b1f      	ldr	r3, [pc, #124]	; (80053a0 <DMA_CalcBaseAndBitshift+0x160>)
 8005322:	4013      	ands	r3, r2
 8005324:	1d1a      	adds	r2, r3, #4
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	659a      	str	r2, [r3, #88]	; 0x58
 800532a:	e00d      	b.n	8005348 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	461a      	mov	r2, r3
 8005332:	4b1b      	ldr	r3, [pc, #108]	; (80053a0 <DMA_CalcBaseAndBitshift+0x160>)
 8005334:	4013      	ands	r3, r2
 8005336:	687a      	ldr	r2, [r7, #4]
 8005338:	6593      	str	r3, [r2, #88]	; 0x58
 800533a:	e005      	b.n	8005348 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800534c:	4618      	mov	r0, r3
 800534e:	3714      	adds	r7, #20
 8005350:	46bd      	mov	sp, r7
 8005352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005356:	4770      	bx	lr
 8005358:	40020010 	.word	0x40020010
 800535c:	40020028 	.word	0x40020028
 8005360:	40020040 	.word	0x40020040
 8005364:	40020058 	.word	0x40020058
 8005368:	40020070 	.word	0x40020070
 800536c:	40020088 	.word	0x40020088
 8005370:	400200a0 	.word	0x400200a0
 8005374:	400200b8 	.word	0x400200b8
 8005378:	40020410 	.word	0x40020410
 800537c:	40020428 	.word	0x40020428
 8005380:	40020440 	.word	0x40020440
 8005384:	40020458 	.word	0x40020458
 8005388:	40020470 	.word	0x40020470
 800538c:	40020488 	.word	0x40020488
 8005390:	400204a0 	.word	0x400204a0
 8005394:	400204b8 	.word	0x400204b8
 8005398:	aaaaaaab 	.word	0xaaaaaaab
 800539c:	0800b5d4 	.word	0x0800b5d4
 80053a0:	fffffc00 	.word	0xfffffc00

080053a4 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80053a4:	b480      	push	{r7}
 80053a6:	b085      	sub	sp, #20
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053ac:	2300      	movs	r3, #0
 80053ae:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	699b      	ldr	r3, [r3, #24]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d120      	bne.n	80053fa <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053bc:	2b03      	cmp	r3, #3
 80053be:	d858      	bhi.n	8005472 <DMA_CheckFifoParam+0xce>
 80053c0:	a201      	add	r2, pc, #4	; (adr r2, 80053c8 <DMA_CheckFifoParam+0x24>)
 80053c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053c6:	bf00      	nop
 80053c8:	080053d9 	.word	0x080053d9
 80053cc:	080053eb 	.word	0x080053eb
 80053d0:	080053d9 	.word	0x080053d9
 80053d4:	08005473 	.word	0x08005473
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d048      	beq.n	8005476 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80053e4:	2301      	movs	r3, #1
 80053e6:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80053e8:	e045      	b.n	8005476 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053ee:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80053f2:	d142      	bne.n	800547a <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80053f4:	2301      	movs	r3, #1
 80053f6:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80053f8:	e03f      	b.n	800547a <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	699b      	ldr	r3, [r3, #24]
 80053fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005402:	d123      	bne.n	800544c <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005408:	2b03      	cmp	r3, #3
 800540a:	d838      	bhi.n	800547e <DMA_CheckFifoParam+0xda>
 800540c:	a201      	add	r2, pc, #4	; (adr r2, 8005414 <DMA_CheckFifoParam+0x70>)
 800540e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005412:	bf00      	nop
 8005414:	08005425 	.word	0x08005425
 8005418:	0800542b 	.word	0x0800542b
 800541c:	08005425 	.word	0x08005425
 8005420:	0800543d 	.word	0x0800543d
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8005424:	2301      	movs	r3, #1
 8005426:	73fb      	strb	r3, [r7, #15]
        break;
 8005428:	e030      	b.n	800548c <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800542e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005432:	2b00      	cmp	r3, #0
 8005434:	d025      	beq.n	8005482 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8005436:	2301      	movs	r3, #1
 8005438:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800543a:	e022      	b.n	8005482 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005440:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005444:	d11f      	bne.n	8005486 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8005446:	2301      	movs	r3, #1
 8005448:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800544a:	e01c      	b.n	8005486 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005450:	2b02      	cmp	r3, #2
 8005452:	d902      	bls.n	800545a <DMA_CheckFifoParam+0xb6>
 8005454:	2b03      	cmp	r3, #3
 8005456:	d003      	beq.n	8005460 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8005458:	e018      	b.n	800548c <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	73fb      	strb	r3, [r7, #15]
        break;
 800545e:	e015      	b.n	800548c <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005464:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005468:	2b00      	cmp	r3, #0
 800546a:	d00e      	beq.n	800548a <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	73fb      	strb	r3, [r7, #15]
    break;
 8005470:	e00b      	b.n	800548a <DMA_CheckFifoParam+0xe6>
        break;
 8005472:	bf00      	nop
 8005474:	e00a      	b.n	800548c <DMA_CheckFifoParam+0xe8>
        break;
 8005476:	bf00      	nop
 8005478:	e008      	b.n	800548c <DMA_CheckFifoParam+0xe8>
        break;
 800547a:	bf00      	nop
 800547c:	e006      	b.n	800548c <DMA_CheckFifoParam+0xe8>
        break;
 800547e:	bf00      	nop
 8005480:	e004      	b.n	800548c <DMA_CheckFifoParam+0xe8>
        break;
 8005482:	bf00      	nop
 8005484:	e002      	b.n	800548c <DMA_CheckFifoParam+0xe8>
        break;
 8005486:	bf00      	nop
 8005488:	e000      	b.n	800548c <DMA_CheckFifoParam+0xe8>
    break;
 800548a:	bf00      	nop
    }
  }

  return status;
 800548c:	7bfb      	ldrb	r3, [r7, #15]
}
 800548e:	4618      	mov	r0, r3
 8005490:	3714      	adds	r7, #20
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr
 800549a:	bf00      	nop

0800549c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800549c:	b480      	push	{r7}
 800549e:	b085      	sub	sp, #20
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4a38      	ldr	r2, [pc, #224]	; (8005590 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d022      	beq.n	80054fa <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a36      	ldr	r2, [pc, #216]	; (8005594 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d01d      	beq.n	80054fa <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a35      	ldr	r2, [pc, #212]	; (8005598 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d018      	beq.n	80054fa <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a33      	ldr	r2, [pc, #204]	; (800559c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d013      	beq.n	80054fa <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4a32      	ldr	r2, [pc, #200]	; (80055a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d00e      	beq.n	80054fa <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a30      	ldr	r2, [pc, #192]	; (80055a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d009      	beq.n	80054fa <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4a2f      	ldr	r2, [pc, #188]	; (80055a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d004      	beq.n	80054fa <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4a2d      	ldr	r2, [pc, #180]	; (80055ac <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d101      	bne.n	80054fe <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80054fa:	2301      	movs	r3, #1
 80054fc:	e000      	b.n	8005500 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80054fe:	2300      	movs	r3, #0
 8005500:	2b00      	cmp	r3, #0
 8005502:	d01a      	beq.n	800553a <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	b2db      	uxtb	r3, r3
 800550a:	3b08      	subs	r3, #8
 800550c:	4a28      	ldr	r2, [pc, #160]	; (80055b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800550e:	fba2 2303 	umull	r2, r3, r2, r3
 8005512:	091b      	lsrs	r3, r3, #4
 8005514:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005516:	68fa      	ldr	r2, [r7, #12]
 8005518:	4b26      	ldr	r3, [pc, #152]	; (80055b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800551a:	4413      	add	r3, r2
 800551c:	009b      	lsls	r3, r3, #2
 800551e:	461a      	mov	r2, r3
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	4a24      	ldr	r2, [pc, #144]	; (80055b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005528:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	f003 031f 	and.w	r3, r3, #31
 8005530:	2201      	movs	r2, #1
 8005532:	409a      	lsls	r2, r3
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005538:	e024      	b.n	8005584 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	b2db      	uxtb	r3, r3
 8005540:	3b10      	subs	r3, #16
 8005542:	4a1e      	ldr	r2, [pc, #120]	; (80055bc <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8005544:	fba2 2303 	umull	r2, r3, r2, r3
 8005548:	091b      	lsrs	r3, r3, #4
 800554a:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	4a1c      	ldr	r2, [pc, #112]	; (80055c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d806      	bhi.n	8005562 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	4a1b      	ldr	r2, [pc, #108]	; (80055c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d902      	bls.n	8005562 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	3308      	adds	r3, #8
 8005560:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005562:	68fa      	ldr	r2, [r7, #12]
 8005564:	4b18      	ldr	r3, [pc, #96]	; (80055c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8005566:	4413      	add	r3, r2
 8005568:	009b      	lsls	r3, r3, #2
 800556a:	461a      	mov	r2, r3
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	4a16      	ldr	r2, [pc, #88]	; (80055cc <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8005574:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	f003 031f 	and.w	r3, r3, #31
 800557c:	2201      	movs	r2, #1
 800557e:	409a      	lsls	r2, r3
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005584:	bf00      	nop
 8005586:	3714      	adds	r7, #20
 8005588:	46bd      	mov	sp, r7
 800558a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558e:	4770      	bx	lr
 8005590:	58025408 	.word	0x58025408
 8005594:	5802541c 	.word	0x5802541c
 8005598:	58025430 	.word	0x58025430
 800559c:	58025444 	.word	0x58025444
 80055a0:	58025458 	.word	0x58025458
 80055a4:	5802546c 	.word	0x5802546c
 80055a8:	58025480 	.word	0x58025480
 80055ac:	58025494 	.word	0x58025494
 80055b0:	cccccccd 	.word	0xcccccccd
 80055b4:	16009600 	.word	0x16009600
 80055b8:	58025880 	.word	0x58025880
 80055bc:	aaaaaaab 	.word	0xaaaaaaab
 80055c0:	400204b8 	.word	0x400204b8
 80055c4:	4002040f 	.word	0x4002040f
 80055c8:	10008200 	.word	0x10008200
 80055cc:	40020880 	.word	0x40020880

080055d0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b085      	sub	sp, #20
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	b2db      	uxtb	r3, r3
 80055de:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d04a      	beq.n	800567c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2b08      	cmp	r3, #8
 80055ea:	d847      	bhi.n	800567c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a25      	ldr	r2, [pc, #148]	; (8005688 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d022      	beq.n	800563c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4a24      	ldr	r2, [pc, #144]	; (800568c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d01d      	beq.n	800563c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a22      	ldr	r2, [pc, #136]	; (8005690 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d018      	beq.n	800563c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a21      	ldr	r2, [pc, #132]	; (8005694 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d013      	beq.n	800563c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a1f      	ldr	r2, [pc, #124]	; (8005698 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d00e      	beq.n	800563c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a1e      	ldr	r2, [pc, #120]	; (800569c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d009      	beq.n	800563c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a1c      	ldr	r2, [pc, #112]	; (80056a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d004      	beq.n	800563c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a1b      	ldr	r2, [pc, #108]	; (80056a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d101      	bne.n	8005640 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800563c:	2301      	movs	r3, #1
 800563e:	e000      	b.n	8005642 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8005640:	2300      	movs	r3, #0
 8005642:	2b00      	cmp	r3, #0
 8005644:	d00a      	beq.n	800565c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8005646:	68fa      	ldr	r2, [r7, #12]
 8005648:	4b17      	ldr	r3, [pc, #92]	; (80056a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800564a:	4413      	add	r3, r2
 800564c:	009b      	lsls	r3, r3, #2
 800564e:	461a      	mov	r2, r3
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	4a15      	ldr	r2, [pc, #84]	; (80056ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8005658:	671a      	str	r2, [r3, #112]	; 0x70
 800565a:	e009      	b.n	8005670 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800565c:	68fa      	ldr	r2, [r7, #12]
 800565e:	4b14      	ldr	r3, [pc, #80]	; (80056b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8005660:	4413      	add	r3, r2
 8005662:	009b      	lsls	r3, r3, #2
 8005664:	461a      	mov	r2, r3
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	4a11      	ldr	r2, [pc, #68]	; (80056b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800566e:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	3b01      	subs	r3, #1
 8005674:	2201      	movs	r2, #1
 8005676:	409a      	lsls	r2, r3
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 800567c:	bf00      	nop
 800567e:	3714      	adds	r7, #20
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr
 8005688:	58025408 	.word	0x58025408
 800568c:	5802541c 	.word	0x5802541c
 8005690:	58025430 	.word	0x58025430
 8005694:	58025444 	.word	0x58025444
 8005698:	58025458 	.word	0x58025458
 800569c:	5802546c 	.word	0x5802546c
 80056a0:	58025480 	.word	0x58025480
 80056a4:	58025494 	.word	0x58025494
 80056a8:	1600963f 	.word	0x1600963f
 80056ac:	58025940 	.word	0x58025940
 80056b0:	1000823f 	.word	0x1000823f
 80056b4:	40020940 	.word	0x40020940

080056b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b089      	sub	sp, #36	; 0x24
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
 80056c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80056c2:	2300      	movs	r3, #0
 80056c4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80056c6:	4b89      	ldr	r3, [pc, #548]	; (80058ec <HAL_GPIO_Init+0x234>)
 80056c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80056ca:	e194      	b.n	80059f6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	681a      	ldr	r2, [r3, #0]
 80056d0:	2101      	movs	r1, #1
 80056d2:	69fb      	ldr	r3, [r7, #28]
 80056d4:	fa01 f303 	lsl.w	r3, r1, r3
 80056d8:	4013      	ands	r3, r2
 80056da:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	f000 8186 	beq.w	80059f0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	d00b      	beq.n	8005704 <HAL_GPIO_Init+0x4c>
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	2b02      	cmp	r3, #2
 80056f2:	d007      	beq.n	8005704 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80056f8:	2b11      	cmp	r3, #17
 80056fa:	d003      	beq.n	8005704 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	685b      	ldr	r3, [r3, #4]
 8005700:	2b12      	cmp	r3, #18
 8005702:	d130      	bne.n	8005766 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	689b      	ldr	r3, [r3, #8]
 8005708:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800570a:	69fb      	ldr	r3, [r7, #28]
 800570c:	005b      	lsls	r3, r3, #1
 800570e:	2203      	movs	r2, #3
 8005710:	fa02 f303 	lsl.w	r3, r2, r3
 8005714:	43db      	mvns	r3, r3
 8005716:	69ba      	ldr	r2, [r7, #24]
 8005718:	4013      	ands	r3, r2
 800571a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	68da      	ldr	r2, [r3, #12]
 8005720:	69fb      	ldr	r3, [r7, #28]
 8005722:	005b      	lsls	r3, r3, #1
 8005724:	fa02 f303 	lsl.w	r3, r2, r3
 8005728:	69ba      	ldr	r2, [r7, #24]
 800572a:	4313      	orrs	r3, r2
 800572c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	69ba      	ldr	r2, [r7, #24]
 8005732:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800573a:	2201      	movs	r2, #1
 800573c:	69fb      	ldr	r3, [r7, #28]
 800573e:	fa02 f303 	lsl.w	r3, r2, r3
 8005742:	43db      	mvns	r3, r3
 8005744:	69ba      	ldr	r2, [r7, #24]
 8005746:	4013      	ands	r3, r2
 8005748:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	091b      	lsrs	r3, r3, #4
 8005750:	f003 0201 	and.w	r2, r3, #1
 8005754:	69fb      	ldr	r3, [r7, #28]
 8005756:	fa02 f303 	lsl.w	r3, r2, r3
 800575a:	69ba      	ldr	r2, [r7, #24]
 800575c:	4313      	orrs	r3, r2
 800575e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	69ba      	ldr	r2, [r7, #24]
 8005764:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	68db      	ldr	r3, [r3, #12]
 800576a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800576c:	69fb      	ldr	r3, [r7, #28]
 800576e:	005b      	lsls	r3, r3, #1
 8005770:	2203      	movs	r2, #3
 8005772:	fa02 f303 	lsl.w	r3, r2, r3
 8005776:	43db      	mvns	r3, r3
 8005778:	69ba      	ldr	r2, [r7, #24]
 800577a:	4013      	ands	r3, r2
 800577c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	689a      	ldr	r2, [r3, #8]
 8005782:	69fb      	ldr	r3, [r7, #28]
 8005784:	005b      	lsls	r3, r3, #1
 8005786:	fa02 f303 	lsl.w	r3, r2, r3
 800578a:	69ba      	ldr	r2, [r7, #24]
 800578c:	4313      	orrs	r3, r2
 800578e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	69ba      	ldr	r2, [r7, #24]
 8005794:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	2b02      	cmp	r3, #2
 800579c:	d003      	beq.n	80057a6 <HAL_GPIO_Init+0xee>
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	685b      	ldr	r3, [r3, #4]
 80057a2:	2b12      	cmp	r3, #18
 80057a4:	d123      	bne.n	80057ee <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80057a6:	69fb      	ldr	r3, [r7, #28]
 80057a8:	08da      	lsrs	r2, r3, #3
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	3208      	adds	r2, #8
 80057ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80057b4:	69fb      	ldr	r3, [r7, #28]
 80057b6:	f003 0307 	and.w	r3, r3, #7
 80057ba:	009b      	lsls	r3, r3, #2
 80057bc:	220f      	movs	r2, #15
 80057be:	fa02 f303 	lsl.w	r3, r2, r3
 80057c2:	43db      	mvns	r3, r3
 80057c4:	69ba      	ldr	r2, [r7, #24]
 80057c6:	4013      	ands	r3, r2
 80057c8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	691a      	ldr	r2, [r3, #16]
 80057ce:	69fb      	ldr	r3, [r7, #28]
 80057d0:	f003 0307 	and.w	r3, r3, #7
 80057d4:	009b      	lsls	r3, r3, #2
 80057d6:	fa02 f303 	lsl.w	r3, r2, r3
 80057da:	69ba      	ldr	r2, [r7, #24]
 80057dc:	4313      	orrs	r3, r2
 80057de:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80057e0:	69fb      	ldr	r3, [r7, #28]
 80057e2:	08da      	lsrs	r2, r3, #3
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	3208      	adds	r2, #8
 80057e8:	69b9      	ldr	r1, [r7, #24]
 80057ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80057f4:	69fb      	ldr	r3, [r7, #28]
 80057f6:	005b      	lsls	r3, r3, #1
 80057f8:	2203      	movs	r2, #3
 80057fa:	fa02 f303 	lsl.w	r3, r2, r3
 80057fe:	43db      	mvns	r3, r3
 8005800:	69ba      	ldr	r2, [r7, #24]
 8005802:	4013      	ands	r3, r2
 8005804:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	f003 0203 	and.w	r2, r3, #3
 800580e:	69fb      	ldr	r3, [r7, #28]
 8005810:	005b      	lsls	r3, r3, #1
 8005812:	fa02 f303 	lsl.w	r3, r2, r3
 8005816:	69ba      	ldr	r2, [r7, #24]
 8005818:	4313      	orrs	r3, r2
 800581a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	69ba      	ldr	r2, [r7, #24]
 8005820:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800582a:	2b00      	cmp	r3, #0
 800582c:	f000 80e0 	beq.w	80059f0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005830:	4b2f      	ldr	r3, [pc, #188]	; (80058f0 <HAL_GPIO_Init+0x238>)
 8005832:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8005836:	4a2e      	ldr	r2, [pc, #184]	; (80058f0 <HAL_GPIO_Init+0x238>)
 8005838:	f043 0302 	orr.w	r3, r3, #2
 800583c:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8005840:	4b2b      	ldr	r3, [pc, #172]	; (80058f0 <HAL_GPIO_Init+0x238>)
 8005842:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8005846:	f003 0302 	and.w	r3, r3, #2
 800584a:	60fb      	str	r3, [r7, #12]
 800584c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800584e:	4a29      	ldr	r2, [pc, #164]	; (80058f4 <HAL_GPIO_Init+0x23c>)
 8005850:	69fb      	ldr	r3, [r7, #28]
 8005852:	089b      	lsrs	r3, r3, #2
 8005854:	3302      	adds	r3, #2
 8005856:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800585a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800585c:	69fb      	ldr	r3, [r7, #28]
 800585e:	f003 0303 	and.w	r3, r3, #3
 8005862:	009b      	lsls	r3, r3, #2
 8005864:	220f      	movs	r2, #15
 8005866:	fa02 f303 	lsl.w	r3, r2, r3
 800586a:	43db      	mvns	r3, r3
 800586c:	69ba      	ldr	r2, [r7, #24]
 800586e:	4013      	ands	r3, r2
 8005870:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	4a20      	ldr	r2, [pc, #128]	; (80058f8 <HAL_GPIO_Init+0x240>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d052      	beq.n	8005920 <HAL_GPIO_Init+0x268>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	4a1f      	ldr	r2, [pc, #124]	; (80058fc <HAL_GPIO_Init+0x244>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d031      	beq.n	80058e6 <HAL_GPIO_Init+0x22e>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	4a1e      	ldr	r2, [pc, #120]	; (8005900 <HAL_GPIO_Init+0x248>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d02b      	beq.n	80058e2 <HAL_GPIO_Init+0x22a>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	4a1d      	ldr	r2, [pc, #116]	; (8005904 <HAL_GPIO_Init+0x24c>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d025      	beq.n	80058de <HAL_GPIO_Init+0x226>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	4a1c      	ldr	r2, [pc, #112]	; (8005908 <HAL_GPIO_Init+0x250>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d01f      	beq.n	80058da <HAL_GPIO_Init+0x222>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	4a1b      	ldr	r2, [pc, #108]	; (800590c <HAL_GPIO_Init+0x254>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d019      	beq.n	80058d6 <HAL_GPIO_Init+0x21e>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	4a1a      	ldr	r2, [pc, #104]	; (8005910 <HAL_GPIO_Init+0x258>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d013      	beq.n	80058d2 <HAL_GPIO_Init+0x21a>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a19      	ldr	r2, [pc, #100]	; (8005914 <HAL_GPIO_Init+0x25c>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d00d      	beq.n	80058ce <HAL_GPIO_Init+0x216>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	4a18      	ldr	r2, [pc, #96]	; (8005918 <HAL_GPIO_Init+0x260>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d007      	beq.n	80058ca <HAL_GPIO_Init+0x212>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	4a17      	ldr	r2, [pc, #92]	; (800591c <HAL_GPIO_Init+0x264>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d101      	bne.n	80058c6 <HAL_GPIO_Init+0x20e>
 80058c2:	2309      	movs	r3, #9
 80058c4:	e02d      	b.n	8005922 <HAL_GPIO_Init+0x26a>
 80058c6:	230a      	movs	r3, #10
 80058c8:	e02b      	b.n	8005922 <HAL_GPIO_Init+0x26a>
 80058ca:	2308      	movs	r3, #8
 80058cc:	e029      	b.n	8005922 <HAL_GPIO_Init+0x26a>
 80058ce:	2307      	movs	r3, #7
 80058d0:	e027      	b.n	8005922 <HAL_GPIO_Init+0x26a>
 80058d2:	2306      	movs	r3, #6
 80058d4:	e025      	b.n	8005922 <HAL_GPIO_Init+0x26a>
 80058d6:	2305      	movs	r3, #5
 80058d8:	e023      	b.n	8005922 <HAL_GPIO_Init+0x26a>
 80058da:	2304      	movs	r3, #4
 80058dc:	e021      	b.n	8005922 <HAL_GPIO_Init+0x26a>
 80058de:	2303      	movs	r3, #3
 80058e0:	e01f      	b.n	8005922 <HAL_GPIO_Init+0x26a>
 80058e2:	2302      	movs	r3, #2
 80058e4:	e01d      	b.n	8005922 <HAL_GPIO_Init+0x26a>
 80058e6:	2301      	movs	r3, #1
 80058e8:	e01b      	b.n	8005922 <HAL_GPIO_Init+0x26a>
 80058ea:	bf00      	nop
 80058ec:	58000080 	.word	0x58000080
 80058f0:	58024400 	.word	0x58024400
 80058f4:	58000400 	.word	0x58000400
 80058f8:	58020000 	.word	0x58020000
 80058fc:	58020400 	.word	0x58020400
 8005900:	58020800 	.word	0x58020800
 8005904:	58020c00 	.word	0x58020c00
 8005908:	58021000 	.word	0x58021000
 800590c:	58021400 	.word	0x58021400
 8005910:	58021800 	.word	0x58021800
 8005914:	58021c00 	.word	0x58021c00
 8005918:	58022000 	.word	0x58022000
 800591c:	58022400 	.word	0x58022400
 8005920:	2300      	movs	r3, #0
 8005922:	69fa      	ldr	r2, [r7, #28]
 8005924:	f002 0203 	and.w	r2, r2, #3
 8005928:	0092      	lsls	r2, r2, #2
 800592a:	4093      	lsls	r3, r2
 800592c:	69ba      	ldr	r2, [r7, #24]
 800592e:	4313      	orrs	r3, r2
 8005930:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005932:	4938      	ldr	r1, [pc, #224]	; (8005a14 <HAL_GPIO_Init+0x35c>)
 8005934:	69fb      	ldr	r3, [r7, #28]
 8005936:	089b      	lsrs	r3, r3, #2
 8005938:	3302      	adds	r3, #2
 800593a:	69ba      	ldr	r2, [r7, #24]
 800593c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005940:	697b      	ldr	r3, [r7, #20]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005946:	693b      	ldr	r3, [r7, #16]
 8005948:	43db      	mvns	r3, r3
 800594a:	69ba      	ldr	r2, [r7, #24]
 800594c:	4013      	ands	r3, r2
 800594e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005958:	2b00      	cmp	r3, #0
 800595a:	d003      	beq.n	8005964 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800595c:	69ba      	ldr	r2, [r7, #24]
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	4313      	orrs	r3, r2
 8005962:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	69ba      	ldr	r2, [r7, #24]
 8005968:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	43db      	mvns	r3, r3
 8005974:	69ba      	ldr	r2, [r7, #24]
 8005976:	4013      	ands	r3, r2
 8005978:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	685b      	ldr	r3, [r3, #4]
 800597e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005982:	2b00      	cmp	r3, #0
 8005984:	d003      	beq.n	800598e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005986:	69ba      	ldr	r2, [r7, #24]
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	4313      	orrs	r3, r2
 800598c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	69ba      	ldr	r2, [r7, #24]
 8005992:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005994:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800599c:	693b      	ldr	r3, [r7, #16]
 800599e:	43db      	mvns	r3, r3
 80059a0:	69ba      	ldr	r2, [r7, #24]
 80059a2:	4013      	ands	r3, r2
 80059a4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d003      	beq.n	80059ba <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 80059b2:	69ba      	ldr	r2, [r7, #24]
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	4313      	orrs	r3, r2
 80059b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80059ba:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80059be:	69bb      	ldr	r3, [r7, #24]
 80059c0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80059c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	43db      	mvns	r3, r3
 80059ce:	69ba      	ldr	r2, [r7, #24]
 80059d0:	4013      	ands	r3, r2
 80059d2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d003      	beq.n	80059e8 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 80059e0:	69ba      	ldr	r2, [r7, #24]
 80059e2:	693b      	ldr	r3, [r7, #16]
 80059e4:	4313      	orrs	r3, r2
 80059e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80059e8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80059ec:	69bb      	ldr	r3, [r7, #24]
 80059ee:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 80059f0:	69fb      	ldr	r3, [r7, #28]
 80059f2:	3301      	adds	r3, #1
 80059f4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	681a      	ldr	r2, [r3, #0]
 80059fa:	69fb      	ldr	r3, [r7, #28]
 80059fc:	fa22 f303 	lsr.w	r3, r2, r3
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	f47f ae63 	bne.w	80056cc <HAL_GPIO_Init+0x14>
  }
}
 8005a06:	bf00      	nop
 8005a08:	3724      	adds	r7, #36	; 0x24
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a10:	4770      	bx	lr
 8005a12:	bf00      	nop
 8005a14:	58000400 	.word	0x58000400

08005a18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b083      	sub	sp, #12
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
 8005a20:	460b      	mov	r3, r1
 8005a22:	807b      	strh	r3, [r7, #2]
 8005a24:	4613      	mov	r3, r2
 8005a26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005a28:	787b      	ldrb	r3, [r7, #1]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d003      	beq.n	8005a36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005a2e:	887a      	ldrh	r2, [r7, #2]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005a34:	e003      	b.n	8005a3e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005a36:	887b      	ldrh	r3, [r7, #2]
 8005a38:	041a      	lsls	r2, r3, #16
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	619a      	str	r2, [r3, #24]
}
 8005a3e:	bf00      	nop
 8005a40:	370c      	adds	r7, #12
 8005a42:	46bd      	mov	sp, r7
 8005a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a48:	4770      	bx	lr

08005a4a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005a4a:	b480      	push	{r7}
 8005a4c:	b083      	sub	sp, #12
 8005a4e:	af00      	add	r7, sp, #0
 8005a50:	6078      	str	r0, [r7, #4]
 8005a52:	460b      	mov	r3, r1
 8005a54:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	695a      	ldr	r2, [r3, #20]
 8005a5a:	887b      	ldrh	r3, [r7, #2]
 8005a5c:	401a      	ands	r2, r3
 8005a5e:	887b      	ldrh	r3, [r7, #2]
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d104      	bne.n	8005a6e <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005a64:	887b      	ldrh	r3, [r7, #2]
 8005a66:	041a      	lsls	r2, r3, #16
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8005a6c:	e002      	b.n	8005a74 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8005a6e:	887a      	ldrh	r2, [r7, #2]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	619a      	str	r2, [r3, #24]
}
 8005a74:	bf00      	nop
 8005a76:	370c      	adds	r7, #12
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7e:	4770      	bx	lr

08005a80 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b084      	sub	sp, #16
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8005a88:	4b29      	ldr	r3, [pc, #164]	; (8005b30 <HAL_PWREx_ConfigSupply+0xb0>)
 8005a8a:	68db      	ldr	r3, [r3, #12]
 8005a8c:	f003 0307 	and.w	r3, r3, #7
 8005a90:	2b06      	cmp	r3, #6
 8005a92:	d00a      	beq.n	8005aaa <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005a94:	4b26      	ldr	r3, [pc, #152]	; (8005b30 <HAL_PWREx_ConfigSupply+0xb0>)
 8005a96:	68db      	ldr	r3, [r3, #12]
 8005a98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005a9c:	687a      	ldr	r2, [r7, #4]
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	d001      	beq.n	8005aa6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	e040      	b.n	8005b28 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	e03e      	b.n	8005b28 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005aaa:	4b21      	ldr	r3, [pc, #132]	; (8005b30 <HAL_PWREx_ConfigSupply+0xb0>)
 8005aac:	68db      	ldr	r3, [r3, #12]
 8005aae:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8005ab2:	491f      	ldr	r1, [pc, #124]	; (8005b30 <HAL_PWREx_ConfigSupply+0xb0>)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005aba:	f7fb ff0b 	bl	80018d4 <HAL_GetTick>
 8005abe:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005ac0:	e009      	b.n	8005ad6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005ac2:	f7fb ff07 	bl	80018d4 <HAL_GetTick>
 8005ac6:	4602      	mov	r2, r0
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	1ad3      	subs	r3, r2, r3
 8005acc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005ad0:	d901      	bls.n	8005ad6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	e028      	b.n	8005b28 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005ad6:	4b16      	ldr	r3, [pc, #88]	; (8005b30 <HAL_PWREx_ConfigSupply+0xb0>)
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005ade:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ae2:	d1ee      	bne.n	8005ac2 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2b1e      	cmp	r3, #30
 8005ae8:	d008      	beq.n	8005afc <HAL_PWREx_ConfigSupply+0x7c>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2b2e      	cmp	r3, #46	; 0x2e
 8005aee:	d005      	beq.n	8005afc <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2b1d      	cmp	r3, #29
 8005af4:	d002      	beq.n	8005afc <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2b2d      	cmp	r3, #45	; 0x2d
 8005afa:	d114      	bne.n	8005b26 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8005afc:	f7fb feea 	bl	80018d4 <HAL_GetTick>
 8005b00:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005b02:	e009      	b.n	8005b18 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005b04:	f7fb fee6 	bl	80018d4 <HAL_GetTick>
 8005b08:	4602      	mov	r2, r0
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	1ad3      	subs	r3, r2, r3
 8005b0e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005b12:	d901      	bls.n	8005b18 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8005b14:	2301      	movs	r3, #1
 8005b16:	e007      	b.n	8005b28 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005b18:	4b05      	ldr	r3, [pc, #20]	; (8005b30 <HAL_PWREx_ConfigSupply+0xb0>)
 8005b1a:	68db      	ldr	r3, [r3, #12]
 8005b1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b24:	d1ee      	bne.n	8005b04 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005b26:	2300      	movs	r3, #0
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3710      	adds	r7, #16
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}
 8005b30:	58024800 	.word	0x58024800

08005b34 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b08c      	sub	sp, #48	; 0x30
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d101      	bne.n	8005b46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	e3d7      	b.n	80062f6 <HAL_RCC_OscConfig+0x7c2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f003 0301 	and.w	r3, r3, #1
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	f000 80b3 	beq.w	8005cba <HAL_RCC_OscConfig+0x186>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005b54:	4b90      	ldr	r3, [pc, #576]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005b56:	691b      	ldr	r3, [r3, #16]
 8005b58:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005b5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005b5e:	4b8e      	ldr	r3, [pc, #568]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005b60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b62:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005b64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b66:	2b10      	cmp	r3, #16
 8005b68:	d007      	beq.n	8005b7a <HAL_RCC_OscConfig+0x46>
 8005b6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b6c:	2b18      	cmp	r3, #24
 8005b6e:	d112      	bne.n	8005b96 <HAL_RCC_OscConfig+0x62>
 8005b70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b72:	f003 0303 	and.w	r3, r3, #3
 8005b76:	2b02      	cmp	r3, #2
 8005b78:	d10d      	bne.n	8005b96 <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b7a:	4b87      	ldr	r3, [pc, #540]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	f000 8098 	beq.w	8005cb8 <HAL_RCC_OscConfig+0x184>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	f040 8093 	bne.w	8005cb8 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 8005b92:	2301      	movs	r3, #1
 8005b94:	e3af      	b.n	80062f6 <HAL_RCC_OscConfig+0x7c2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b9e:	d106      	bne.n	8005bae <HAL_RCC_OscConfig+0x7a>
 8005ba0:	4b7d      	ldr	r3, [pc, #500]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4a7c      	ldr	r2, [pc, #496]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005ba6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005baa:	6013      	str	r3, [r2, #0]
 8005bac:	e058      	b.n	8005c60 <HAL_RCC_OscConfig+0x12c>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d112      	bne.n	8005bdc <HAL_RCC_OscConfig+0xa8>
 8005bb6:	4b78      	ldr	r3, [pc, #480]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4a77      	ldr	r2, [pc, #476]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005bbc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005bc0:	6013      	str	r3, [r2, #0]
 8005bc2:	4b75      	ldr	r3, [pc, #468]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	4a74      	ldr	r2, [pc, #464]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005bc8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005bcc:	6013      	str	r3, [r2, #0]
 8005bce:	4b72      	ldr	r3, [pc, #456]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a71      	ldr	r2, [pc, #452]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005bd4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005bd8:	6013      	str	r3, [r2, #0]
 8005bda:	e041      	b.n	8005c60 <HAL_RCC_OscConfig+0x12c>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005be4:	d112      	bne.n	8005c0c <HAL_RCC_OscConfig+0xd8>
 8005be6:	4b6c      	ldr	r3, [pc, #432]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4a6b      	ldr	r2, [pc, #428]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005bec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005bf0:	6013      	str	r3, [r2, #0]
 8005bf2:	4b69      	ldr	r3, [pc, #420]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4a68      	ldr	r2, [pc, #416]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005bf8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005bfc:	6013      	str	r3, [r2, #0]
 8005bfe:	4b66      	ldr	r3, [pc, #408]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4a65      	ldr	r2, [pc, #404]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005c04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c08:	6013      	str	r3, [r2, #0]
 8005c0a:	e029      	b.n	8005c60 <HAL_RCC_OscConfig+0x12c>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 8005c14:	d112      	bne.n	8005c3c <HAL_RCC_OscConfig+0x108>
 8005c16:	4b60      	ldr	r3, [pc, #384]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4a5f      	ldr	r2, [pc, #380]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005c1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005c20:	6013      	str	r3, [r2, #0]
 8005c22:	4b5d      	ldr	r3, [pc, #372]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a5c      	ldr	r2, [pc, #368]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005c28:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005c2c:	6013      	str	r3, [r2, #0]
 8005c2e:	4b5a      	ldr	r3, [pc, #360]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a59      	ldr	r2, [pc, #356]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005c34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c38:	6013      	str	r3, [r2, #0]
 8005c3a:	e011      	b.n	8005c60 <HAL_RCC_OscConfig+0x12c>
 8005c3c:	4b56      	ldr	r3, [pc, #344]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a55      	ldr	r2, [pc, #340]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005c42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c46:	6013      	str	r3, [r2, #0]
 8005c48:	4b53      	ldr	r3, [pc, #332]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4a52      	ldr	r2, [pc, #328]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005c4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005c52:	6013      	str	r3, [r2, #0]
 8005c54:	4b50      	ldr	r3, [pc, #320]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4a4f      	ldr	r2, [pc, #316]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005c5a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005c5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d013      	beq.n	8005c90 <HAL_RCC_OscConfig+0x15c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c68:	f7fb fe34 	bl	80018d4 <HAL_GetTick>
 8005c6c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005c6e:	e008      	b.n	8005c82 <HAL_RCC_OscConfig+0x14e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005c70:	f7fb fe30 	bl	80018d4 <HAL_GetTick>
 8005c74:	4602      	mov	r2, r0
 8005c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c78:	1ad3      	subs	r3, r2, r3
 8005c7a:	2b64      	cmp	r3, #100	; 0x64
 8005c7c:	d901      	bls.n	8005c82 <HAL_RCC_OscConfig+0x14e>
          {
            return HAL_TIMEOUT;
 8005c7e:	2303      	movs	r3, #3
 8005c80:	e339      	b.n	80062f6 <HAL_RCC_OscConfig+0x7c2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005c82:	4b45      	ldr	r3, [pc, #276]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d0f0      	beq.n	8005c70 <HAL_RCC_OscConfig+0x13c>
 8005c8e:	e014      	b.n	8005cba <HAL_RCC_OscConfig+0x186>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c90:	f7fb fe20 	bl	80018d4 <HAL_GetTick>
 8005c94:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005c96:	e008      	b.n	8005caa <HAL_RCC_OscConfig+0x176>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005c98:	f7fb fe1c 	bl	80018d4 <HAL_GetTick>
 8005c9c:	4602      	mov	r2, r0
 8005c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ca0:	1ad3      	subs	r3, r2, r3
 8005ca2:	2b64      	cmp	r3, #100	; 0x64
 8005ca4:	d901      	bls.n	8005caa <HAL_RCC_OscConfig+0x176>
          {
            return HAL_TIMEOUT;
 8005ca6:	2303      	movs	r3, #3
 8005ca8:	e325      	b.n	80062f6 <HAL_RCC_OscConfig+0x7c2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005caa:	4b3b      	ldr	r3, [pc, #236]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d1f0      	bne.n	8005c98 <HAL_RCC_OscConfig+0x164>
 8005cb6:	e000      	b.n	8005cba <HAL_RCC_OscConfig+0x186>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005cb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f003 0302 	and.w	r3, r3, #2
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d070      	beq.n	8005da8 <HAL_RCC_OscConfig+0x274>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005cc6:	4b34      	ldr	r3, [pc, #208]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005cc8:	691b      	ldr	r3, [r3, #16]
 8005cca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005cce:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005cd0:	4b31      	ldr	r3, [pc, #196]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005cd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cd4:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005cd6:	6a3b      	ldr	r3, [r7, #32]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d007      	beq.n	8005cec <HAL_RCC_OscConfig+0x1b8>
 8005cdc:	6a3b      	ldr	r3, [r7, #32]
 8005cde:	2b18      	cmp	r3, #24
 8005ce0:	d11b      	bne.n	8005d1a <HAL_RCC_OscConfig+0x1e6>
 8005ce2:	69fb      	ldr	r3, [r7, #28]
 8005ce4:	f003 0303 	and.w	r3, r3, #3
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d116      	bne.n	8005d1a <HAL_RCC_OscConfig+0x1e6>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005cec:	4b2a      	ldr	r3, [pc, #168]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f003 0304 	and.w	r3, r3, #4
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d005      	beq.n	8005d04 <HAL_RCC_OscConfig+0x1d0>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	68db      	ldr	r3, [r3, #12]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d101      	bne.n	8005d04 <HAL_RCC_OscConfig+0x1d0>
      {
        return HAL_ERROR;
 8005d00:	2301      	movs	r3, #1
 8005d02:	e2f8      	b.n	80062f6 <HAL_RCC_OscConfig+0x7c2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d04:	4b24      	ldr	r3, [pc, #144]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	691b      	ldr	r3, [r3, #16]
 8005d10:	061b      	lsls	r3, r3, #24
 8005d12:	4921      	ldr	r1, [pc, #132]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005d14:	4313      	orrs	r3, r2
 8005d16:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005d18:	e046      	b.n	8005da8 <HAL_RCC_OscConfig+0x274>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	68db      	ldr	r3, [r3, #12]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d026      	beq.n	8005d70 <HAL_RCC_OscConfig+0x23c>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005d22:	4b1d      	ldr	r3, [pc, #116]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f023 0219 	bic.w	r2, r3, #25
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	68db      	ldr	r3, [r3, #12]
 8005d2e:	491a      	ldr	r1, [pc, #104]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005d30:	4313      	orrs	r3, r2
 8005d32:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d34:	f7fb fdce 	bl	80018d4 <HAL_GetTick>
 8005d38:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005d3a:	e008      	b.n	8005d4e <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005d3c:	f7fb fdca 	bl	80018d4 <HAL_GetTick>
 8005d40:	4602      	mov	r2, r0
 8005d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d44:	1ad3      	subs	r3, r2, r3
 8005d46:	2b02      	cmp	r3, #2
 8005d48:	d901      	bls.n	8005d4e <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8005d4a:	2303      	movs	r3, #3
 8005d4c:	e2d3      	b.n	80062f6 <HAL_RCC_OscConfig+0x7c2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005d4e:	4b12      	ldr	r3, [pc, #72]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f003 0304 	and.w	r3, r3, #4
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d0f0      	beq.n	8005d3c <HAL_RCC_OscConfig+0x208>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d5a:	4b0f      	ldr	r3, [pc, #60]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	691b      	ldr	r3, [r3, #16]
 8005d66:	061b      	lsls	r3, r3, #24
 8005d68:	490b      	ldr	r1, [pc, #44]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	604b      	str	r3, [r1, #4]
 8005d6e:	e01b      	b.n	8005da8 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d70:	4b09      	ldr	r3, [pc, #36]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a08      	ldr	r2, [pc, #32]	; (8005d98 <HAL_RCC_OscConfig+0x264>)
 8005d76:	f023 0301 	bic.w	r3, r3, #1
 8005d7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d7c:	f7fb fdaa 	bl	80018d4 <HAL_GetTick>
 8005d80:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005d82:	e00b      	b.n	8005d9c <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005d84:	f7fb fda6 	bl	80018d4 <HAL_GetTick>
 8005d88:	4602      	mov	r2, r0
 8005d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d8c:	1ad3      	subs	r3, r2, r3
 8005d8e:	2b02      	cmp	r3, #2
 8005d90:	d904      	bls.n	8005d9c <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8005d92:	2303      	movs	r3, #3
 8005d94:	e2af      	b.n	80062f6 <HAL_RCC_OscConfig+0x7c2>
 8005d96:	bf00      	nop
 8005d98:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005d9c:	4b99      	ldr	r3, [pc, #612]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f003 0304 	and.w	r3, r3, #4
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d1ed      	bne.n	8005d84 <HAL_RCC_OscConfig+0x250>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f003 0310 	and.w	r3, r3, #16
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d06a      	beq.n	8005e8a <HAL_RCC_OscConfig+0x356>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005db4:	4b93      	ldr	r3, [pc, #588]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005db6:	691b      	ldr	r3, [r3, #16]
 8005db8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005dbc:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005dbe:	4b91      	ldr	r3, [pc, #580]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005dc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dc2:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005dc4:	69bb      	ldr	r3, [r7, #24]
 8005dc6:	2b08      	cmp	r3, #8
 8005dc8:	d007      	beq.n	8005dda <HAL_RCC_OscConfig+0x2a6>
 8005dca:	69bb      	ldr	r3, [r7, #24]
 8005dcc:	2b18      	cmp	r3, #24
 8005dce:	d11b      	bne.n	8005e08 <HAL_RCC_OscConfig+0x2d4>
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	f003 0303 	and.w	r3, r3, #3
 8005dd6:	2b01      	cmp	r3, #1
 8005dd8:	d116      	bne.n	8005e08 <HAL_RCC_OscConfig+0x2d4>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005dda:	4b8a      	ldr	r3, [pc, #552]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d005      	beq.n	8005df2 <HAL_RCC_OscConfig+0x2be>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	69db      	ldr	r3, [r3, #28]
 8005dea:	2b80      	cmp	r3, #128	; 0x80
 8005dec:	d001      	beq.n	8005df2 <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 8005dee:	2301      	movs	r3, #1
 8005df0:	e281      	b.n	80062f6 <HAL_RCC_OscConfig+0x7c2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005df2:	4b84      	ldr	r3, [pc, #528]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005df4:	68db      	ldr	r3, [r3, #12]
 8005df6:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6a1b      	ldr	r3, [r3, #32]
 8005dfe:	061b      	lsls	r3, r3, #24
 8005e00:	4980      	ldr	r1, [pc, #512]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005e02:	4313      	orrs	r3, r2
 8005e04:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005e06:	e040      	b.n	8005e8a <HAL_RCC_OscConfig+0x356>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	69db      	ldr	r3, [r3, #28]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d023      	beq.n	8005e58 <HAL_RCC_OscConfig+0x324>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005e10:	4b7c      	ldr	r3, [pc, #496]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4a7b      	ldr	r2, [pc, #492]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005e16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e1c:	f7fb fd5a 	bl	80018d4 <HAL_GetTick>
 8005e20:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005e22:	e008      	b.n	8005e36 <HAL_RCC_OscConfig+0x302>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8005e24:	f7fb fd56 	bl	80018d4 <HAL_GetTick>
 8005e28:	4602      	mov	r2, r0
 8005e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e2c:	1ad3      	subs	r3, r2, r3
 8005e2e:	2b02      	cmp	r3, #2
 8005e30:	d901      	bls.n	8005e36 <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8005e32:	2303      	movs	r3, #3
 8005e34:	e25f      	b.n	80062f6 <HAL_RCC_OscConfig+0x7c2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005e36:	4b73      	ldr	r3, [pc, #460]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d0f0      	beq.n	8005e24 <HAL_RCC_OscConfig+0x2f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005e42:	4b70      	ldr	r3, [pc, #448]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005e44:	68db      	ldr	r3, [r3, #12]
 8005e46:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6a1b      	ldr	r3, [r3, #32]
 8005e4e:	061b      	lsls	r3, r3, #24
 8005e50:	496c      	ldr	r1, [pc, #432]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005e52:	4313      	orrs	r3, r2
 8005e54:	60cb      	str	r3, [r1, #12]
 8005e56:	e018      	b.n	8005e8a <HAL_RCC_OscConfig+0x356>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005e58:	4b6a      	ldr	r3, [pc, #424]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4a69      	ldr	r2, [pc, #420]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005e5e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e64:	f7fb fd36 	bl	80018d4 <HAL_GetTick>
 8005e68:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005e6a:	e008      	b.n	8005e7e <HAL_RCC_OscConfig+0x34a>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8005e6c:	f7fb fd32 	bl	80018d4 <HAL_GetTick>
 8005e70:	4602      	mov	r2, r0
 8005e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e74:	1ad3      	subs	r3, r2, r3
 8005e76:	2b02      	cmp	r3, #2
 8005e78:	d901      	bls.n	8005e7e <HAL_RCC_OscConfig+0x34a>
          {
            return HAL_TIMEOUT;
 8005e7a:	2303      	movs	r3, #3
 8005e7c:	e23b      	b.n	80062f6 <HAL_RCC_OscConfig+0x7c2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005e7e:	4b61      	ldr	r3, [pc, #388]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d1f0      	bne.n	8005e6c <HAL_RCC_OscConfig+0x338>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f003 0308 	and.w	r3, r3, #8
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d036      	beq.n	8005f04 <HAL_RCC_OscConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	695b      	ldr	r3, [r3, #20]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d019      	beq.n	8005ed2 <HAL_RCC_OscConfig+0x39e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e9e:	4b59      	ldr	r3, [pc, #356]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005ea0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ea2:	4a58      	ldr	r2, [pc, #352]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005ea4:	f043 0301 	orr.w	r3, r3, #1
 8005ea8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005eaa:	f7fb fd13 	bl	80018d4 <HAL_GetTick>
 8005eae:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005eb0:	e008      	b.n	8005ec4 <HAL_RCC_OscConfig+0x390>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005eb2:	f7fb fd0f 	bl	80018d4 <HAL_GetTick>
 8005eb6:	4602      	mov	r2, r0
 8005eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eba:	1ad3      	subs	r3, r2, r3
 8005ebc:	2b02      	cmp	r3, #2
 8005ebe:	d901      	bls.n	8005ec4 <HAL_RCC_OscConfig+0x390>
        {
          return HAL_TIMEOUT;
 8005ec0:	2303      	movs	r3, #3
 8005ec2:	e218      	b.n	80062f6 <HAL_RCC_OscConfig+0x7c2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005ec4:	4b4f      	ldr	r3, [pc, #316]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005ec6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ec8:	f003 0302 	and.w	r3, r3, #2
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d0f0      	beq.n	8005eb2 <HAL_RCC_OscConfig+0x37e>
 8005ed0:	e018      	b.n	8005f04 <HAL_RCC_OscConfig+0x3d0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ed2:	4b4c      	ldr	r3, [pc, #304]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005ed4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ed6:	4a4b      	ldr	r2, [pc, #300]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005ed8:	f023 0301 	bic.w	r3, r3, #1
 8005edc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ede:	f7fb fcf9 	bl	80018d4 <HAL_GetTick>
 8005ee2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005ee4:	e008      	b.n	8005ef8 <HAL_RCC_OscConfig+0x3c4>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ee6:	f7fb fcf5 	bl	80018d4 <HAL_GetTick>
 8005eea:	4602      	mov	r2, r0
 8005eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eee:	1ad3      	subs	r3, r2, r3
 8005ef0:	2b02      	cmp	r3, #2
 8005ef2:	d901      	bls.n	8005ef8 <HAL_RCC_OscConfig+0x3c4>
        {
          return HAL_TIMEOUT;
 8005ef4:	2303      	movs	r3, #3
 8005ef6:	e1fe      	b.n	80062f6 <HAL_RCC_OscConfig+0x7c2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005ef8:	4b42      	ldr	r3, [pc, #264]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005efa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005efc:	f003 0302 	and.w	r3, r3, #2
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d1f0      	bne.n	8005ee6 <HAL_RCC_OscConfig+0x3b2>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f003 0320 	and.w	r3, r3, #32
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d036      	beq.n	8005f7e <HAL_RCC_OscConfig+0x44a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	699b      	ldr	r3, [r3, #24]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d019      	beq.n	8005f4c <HAL_RCC_OscConfig+0x418>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005f18:	4b3a      	ldr	r3, [pc, #232]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a39      	ldr	r2, [pc, #228]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005f1e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005f22:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005f24:	f7fb fcd6 	bl	80018d4 <HAL_GetTick>
 8005f28:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005f2a:	e008      	b.n	8005f3e <HAL_RCC_OscConfig+0x40a>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8005f2c:	f7fb fcd2 	bl	80018d4 <HAL_GetTick>
 8005f30:	4602      	mov	r2, r0
 8005f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f34:	1ad3      	subs	r3, r2, r3
 8005f36:	2b02      	cmp	r3, #2
 8005f38:	d901      	bls.n	8005f3e <HAL_RCC_OscConfig+0x40a>
        {
          return HAL_TIMEOUT;
 8005f3a:	2303      	movs	r3, #3
 8005f3c:	e1db      	b.n	80062f6 <HAL_RCC_OscConfig+0x7c2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005f3e:	4b31      	ldr	r3, [pc, #196]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d0f0      	beq.n	8005f2c <HAL_RCC_OscConfig+0x3f8>
 8005f4a:	e018      	b.n	8005f7e <HAL_RCC_OscConfig+0x44a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005f4c:	4b2d      	ldr	r3, [pc, #180]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a2c      	ldr	r2, [pc, #176]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005f52:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f56:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005f58:	f7fb fcbc 	bl	80018d4 <HAL_GetTick>
 8005f5c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005f5e:	e008      	b.n	8005f72 <HAL_RCC_OscConfig+0x43e>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8005f60:	f7fb fcb8 	bl	80018d4 <HAL_GetTick>
 8005f64:	4602      	mov	r2, r0
 8005f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f68:	1ad3      	subs	r3, r2, r3
 8005f6a:	2b02      	cmp	r3, #2
 8005f6c:	d901      	bls.n	8005f72 <HAL_RCC_OscConfig+0x43e>
        {
          return HAL_TIMEOUT;
 8005f6e:	2303      	movs	r3, #3
 8005f70:	e1c1      	b.n	80062f6 <HAL_RCC_OscConfig+0x7c2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005f72:	4b24      	ldr	r3, [pc, #144]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d1f0      	bne.n	8005f60 <HAL_RCC_OscConfig+0x42c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f003 0304 	and.w	r3, r3, #4
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	f000 80af 	beq.w	80060ea <HAL_RCC_OscConfig+0x5b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005f8c:	4b1e      	ldr	r3, [pc, #120]	; (8006008 <HAL_RCC_OscConfig+0x4d4>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4a1d      	ldr	r2, [pc, #116]	; (8006008 <HAL_RCC_OscConfig+0x4d4>)
 8005f92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f96:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005f98:	f7fb fc9c 	bl	80018d4 <HAL_GetTick>
 8005f9c:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005f9e:	e008      	b.n	8005fb2 <HAL_RCC_OscConfig+0x47e>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005fa0:	f7fb fc98 	bl	80018d4 <HAL_GetTick>
 8005fa4:	4602      	mov	r2, r0
 8005fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fa8:	1ad3      	subs	r3, r2, r3
 8005faa:	2b64      	cmp	r3, #100	; 0x64
 8005fac:	d901      	bls.n	8005fb2 <HAL_RCC_OscConfig+0x47e>
      {
        return HAL_TIMEOUT;
 8005fae:	2303      	movs	r3, #3
 8005fb0:	e1a1      	b.n	80062f6 <HAL_RCC_OscConfig+0x7c2>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005fb2:	4b15      	ldr	r3, [pc, #84]	; (8006008 <HAL_RCC_OscConfig+0x4d4>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d0f0      	beq.n	8005fa0 <HAL_RCC_OscConfig+0x46c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	689b      	ldr	r3, [r3, #8]
 8005fc2:	2b01      	cmp	r3, #1
 8005fc4:	d106      	bne.n	8005fd4 <HAL_RCC_OscConfig+0x4a0>
 8005fc6:	4b0f      	ldr	r3, [pc, #60]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005fc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fca:	4a0e      	ldr	r2, [pc, #56]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005fcc:	f043 0301 	orr.w	r3, r3, #1
 8005fd0:	6713      	str	r3, [r2, #112]	; 0x70
 8005fd2:	e05b      	b.n	800608c <HAL_RCC_OscConfig+0x558>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	689b      	ldr	r3, [r3, #8]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d117      	bne.n	800600c <HAL_RCC_OscConfig+0x4d8>
 8005fdc:	4b09      	ldr	r3, [pc, #36]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005fde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fe0:	4a08      	ldr	r2, [pc, #32]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005fe2:	f023 0301 	bic.w	r3, r3, #1
 8005fe6:	6713      	str	r3, [r2, #112]	; 0x70
 8005fe8:	4b06      	ldr	r3, [pc, #24]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005fea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fec:	4a05      	ldr	r2, [pc, #20]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005fee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ff2:	6713      	str	r3, [r2, #112]	; 0x70
 8005ff4:	4b03      	ldr	r3, [pc, #12]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005ff6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ff8:	4a02      	ldr	r2, [pc, #8]	; (8006004 <HAL_RCC_OscConfig+0x4d0>)
 8005ffa:	f023 0304 	bic.w	r3, r3, #4
 8005ffe:	6713      	str	r3, [r2, #112]	; 0x70
 8006000:	e044      	b.n	800608c <HAL_RCC_OscConfig+0x558>
 8006002:	bf00      	nop
 8006004:	58024400 	.word	0x58024400
 8006008:	58024800 	.word	0x58024800
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	2b05      	cmp	r3, #5
 8006012:	d112      	bne.n	800603a <HAL_RCC_OscConfig+0x506>
 8006014:	4b95      	ldr	r3, [pc, #596]	; (800626c <HAL_RCC_OscConfig+0x738>)
 8006016:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006018:	4a94      	ldr	r2, [pc, #592]	; (800626c <HAL_RCC_OscConfig+0x738>)
 800601a:	f043 0304 	orr.w	r3, r3, #4
 800601e:	6713      	str	r3, [r2, #112]	; 0x70
 8006020:	4b92      	ldr	r3, [pc, #584]	; (800626c <HAL_RCC_OscConfig+0x738>)
 8006022:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006024:	4a91      	ldr	r2, [pc, #580]	; (800626c <HAL_RCC_OscConfig+0x738>)
 8006026:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800602a:	6713      	str	r3, [r2, #112]	; 0x70
 800602c:	4b8f      	ldr	r3, [pc, #572]	; (800626c <HAL_RCC_OscConfig+0x738>)
 800602e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006030:	4a8e      	ldr	r2, [pc, #568]	; (800626c <HAL_RCC_OscConfig+0x738>)
 8006032:	f043 0301 	orr.w	r3, r3, #1
 8006036:	6713      	str	r3, [r2, #112]	; 0x70
 8006038:	e028      	b.n	800608c <HAL_RCC_OscConfig+0x558>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	2b85      	cmp	r3, #133	; 0x85
 8006040:	d112      	bne.n	8006068 <HAL_RCC_OscConfig+0x534>
 8006042:	4b8a      	ldr	r3, [pc, #552]	; (800626c <HAL_RCC_OscConfig+0x738>)
 8006044:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006046:	4a89      	ldr	r2, [pc, #548]	; (800626c <HAL_RCC_OscConfig+0x738>)
 8006048:	f043 0304 	orr.w	r3, r3, #4
 800604c:	6713      	str	r3, [r2, #112]	; 0x70
 800604e:	4b87      	ldr	r3, [pc, #540]	; (800626c <HAL_RCC_OscConfig+0x738>)
 8006050:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006052:	4a86      	ldr	r2, [pc, #536]	; (800626c <HAL_RCC_OscConfig+0x738>)
 8006054:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006058:	6713      	str	r3, [r2, #112]	; 0x70
 800605a:	4b84      	ldr	r3, [pc, #528]	; (800626c <HAL_RCC_OscConfig+0x738>)
 800605c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800605e:	4a83      	ldr	r2, [pc, #524]	; (800626c <HAL_RCC_OscConfig+0x738>)
 8006060:	f043 0301 	orr.w	r3, r3, #1
 8006064:	6713      	str	r3, [r2, #112]	; 0x70
 8006066:	e011      	b.n	800608c <HAL_RCC_OscConfig+0x558>
 8006068:	4b80      	ldr	r3, [pc, #512]	; (800626c <HAL_RCC_OscConfig+0x738>)
 800606a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800606c:	4a7f      	ldr	r2, [pc, #508]	; (800626c <HAL_RCC_OscConfig+0x738>)
 800606e:	f023 0301 	bic.w	r3, r3, #1
 8006072:	6713      	str	r3, [r2, #112]	; 0x70
 8006074:	4b7d      	ldr	r3, [pc, #500]	; (800626c <HAL_RCC_OscConfig+0x738>)
 8006076:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006078:	4a7c      	ldr	r2, [pc, #496]	; (800626c <HAL_RCC_OscConfig+0x738>)
 800607a:	f023 0304 	bic.w	r3, r3, #4
 800607e:	6713      	str	r3, [r2, #112]	; 0x70
 8006080:	4b7a      	ldr	r3, [pc, #488]	; (800626c <HAL_RCC_OscConfig+0x738>)
 8006082:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006084:	4a79      	ldr	r2, [pc, #484]	; (800626c <HAL_RCC_OscConfig+0x738>)
 8006086:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800608a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d015      	beq.n	80060c0 <HAL_RCC_OscConfig+0x58c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006094:	f7fb fc1e 	bl	80018d4 <HAL_GetTick>
 8006098:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800609a:	e00a      	b.n	80060b2 <HAL_RCC_OscConfig+0x57e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800609c:	f7fb fc1a 	bl	80018d4 <HAL_GetTick>
 80060a0:	4602      	mov	r2, r0
 80060a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a4:	1ad3      	subs	r3, r2, r3
 80060a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d901      	bls.n	80060b2 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 80060ae:	2303      	movs	r3, #3
 80060b0:	e121      	b.n	80062f6 <HAL_RCC_OscConfig+0x7c2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80060b2:	4b6e      	ldr	r3, [pc, #440]	; (800626c <HAL_RCC_OscConfig+0x738>)
 80060b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060b6:	f003 0302 	and.w	r3, r3, #2
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d0ee      	beq.n	800609c <HAL_RCC_OscConfig+0x568>
 80060be:	e014      	b.n	80060ea <HAL_RCC_OscConfig+0x5b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060c0:	f7fb fc08 	bl	80018d4 <HAL_GetTick>
 80060c4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80060c6:	e00a      	b.n	80060de <HAL_RCC_OscConfig+0x5aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060c8:	f7fb fc04 	bl	80018d4 <HAL_GetTick>
 80060cc:	4602      	mov	r2, r0
 80060ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d0:	1ad3      	subs	r3, r2, r3
 80060d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d901      	bls.n	80060de <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 80060da:	2303      	movs	r3, #3
 80060dc:	e10b      	b.n	80062f6 <HAL_RCC_OscConfig+0x7c2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80060de:	4b63      	ldr	r3, [pc, #396]	; (800626c <HAL_RCC_OscConfig+0x738>)
 80060e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060e2:	f003 0302 	and.w	r3, r3, #2
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d1ee      	bne.n	80060c8 <HAL_RCC_OscConfig+0x594>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	f000 8100 	beq.w	80062f4 <HAL_RCC_OscConfig+0x7c0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80060f4:	4b5d      	ldr	r3, [pc, #372]	; (800626c <HAL_RCC_OscConfig+0x738>)
 80060f6:	691b      	ldr	r3, [r3, #16]
 80060f8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80060fc:	2b18      	cmp	r3, #24
 80060fe:	f000 80bb 	beq.w	8006278 <HAL_RCC_OscConfig+0x744>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006106:	2b02      	cmp	r3, #2
 8006108:	f040 8095 	bne.w	8006236 <HAL_RCC_OscConfig+0x702>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800610c:	4b57      	ldr	r3, [pc, #348]	; (800626c <HAL_RCC_OscConfig+0x738>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4a56      	ldr	r2, [pc, #344]	; (800626c <HAL_RCC_OscConfig+0x738>)
 8006112:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006116:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006118:	f7fb fbdc 	bl	80018d4 <HAL_GetTick>
 800611c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800611e:	e008      	b.n	8006132 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006120:	f7fb fbd8 	bl	80018d4 <HAL_GetTick>
 8006124:	4602      	mov	r2, r0
 8006126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006128:	1ad3      	subs	r3, r2, r3
 800612a:	2b02      	cmp	r3, #2
 800612c:	d901      	bls.n	8006132 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 800612e:	2303      	movs	r3, #3
 8006130:	e0e1      	b.n	80062f6 <HAL_RCC_OscConfig+0x7c2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006132:	4b4e      	ldr	r3, [pc, #312]	; (800626c <HAL_RCC_OscConfig+0x738>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800613a:	2b00      	cmp	r3, #0
 800613c:	d1f0      	bne.n	8006120 <HAL_RCC_OscConfig+0x5ec>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800613e:	4b4b      	ldr	r3, [pc, #300]	; (800626c <HAL_RCC_OscConfig+0x738>)
 8006140:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006142:	4b4b      	ldr	r3, [pc, #300]	; (8006270 <HAL_RCC_OscConfig+0x73c>)
 8006144:	4013      	ands	r3, r2
 8006146:	687a      	ldr	r2, [r7, #4]
 8006148:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800614a:	687a      	ldr	r2, [r7, #4]
 800614c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800614e:	0112      	lsls	r2, r2, #4
 8006150:	430a      	orrs	r2, r1
 8006152:	4946      	ldr	r1, [pc, #280]	; (800626c <HAL_RCC_OscConfig+0x738>)
 8006154:	4313      	orrs	r3, r2
 8006156:	628b      	str	r3, [r1, #40]	; 0x28
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800615c:	3b01      	subs	r3, #1
 800615e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006166:	3b01      	subs	r3, #1
 8006168:	025b      	lsls	r3, r3, #9
 800616a:	b29b      	uxth	r3, r3
 800616c:	431a      	orrs	r2, r3
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006172:	3b01      	subs	r3, #1
 8006174:	041b      	lsls	r3, r3, #16
 8006176:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800617a:	431a      	orrs	r2, r3
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006180:	3b01      	subs	r3, #1
 8006182:	061b      	lsls	r3, r3, #24
 8006184:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006188:	4938      	ldr	r1, [pc, #224]	; (800626c <HAL_RCC_OscConfig+0x738>)
 800618a:	4313      	orrs	r3, r2
 800618c:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800618e:	4b37      	ldr	r3, [pc, #220]	; (800626c <HAL_RCC_OscConfig+0x738>)
 8006190:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006192:	4a36      	ldr	r2, [pc, #216]	; (800626c <HAL_RCC_OscConfig+0x738>)
 8006194:	f023 0301 	bic.w	r3, r3, #1
 8006198:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800619a:	4b34      	ldr	r3, [pc, #208]	; (800626c <HAL_RCC_OscConfig+0x738>)
 800619c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800619e:	4b35      	ldr	r3, [pc, #212]	; (8006274 <HAL_RCC_OscConfig+0x740>)
 80061a0:	4013      	ands	r3, r2
 80061a2:	687a      	ldr	r2, [r7, #4]
 80061a4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80061a6:	00d2      	lsls	r2, r2, #3
 80061a8:	4930      	ldr	r1, [pc, #192]	; (800626c <HAL_RCC_OscConfig+0x738>)
 80061aa:	4313      	orrs	r3, r2
 80061ac:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80061ae:	4b2f      	ldr	r3, [pc, #188]	; (800626c <HAL_RCC_OscConfig+0x738>)
 80061b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061b2:	f023 020c 	bic.w	r2, r3, #12
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ba:	492c      	ldr	r1, [pc, #176]	; (800626c <HAL_RCC_OscConfig+0x738>)
 80061bc:	4313      	orrs	r3, r2
 80061be:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80061c0:	4b2a      	ldr	r3, [pc, #168]	; (800626c <HAL_RCC_OscConfig+0x738>)
 80061c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061c4:	f023 0202 	bic.w	r2, r3, #2
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061cc:	4927      	ldr	r1, [pc, #156]	; (800626c <HAL_RCC_OscConfig+0x738>)
 80061ce:	4313      	orrs	r3, r2
 80061d0:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80061d2:	4b26      	ldr	r3, [pc, #152]	; (800626c <HAL_RCC_OscConfig+0x738>)
 80061d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061d6:	4a25      	ldr	r2, [pc, #148]	; (800626c <HAL_RCC_OscConfig+0x738>)
 80061d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061dc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061de:	4b23      	ldr	r3, [pc, #140]	; (800626c <HAL_RCC_OscConfig+0x738>)
 80061e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061e2:	4a22      	ldr	r2, [pc, #136]	; (800626c <HAL_RCC_OscConfig+0x738>)
 80061e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80061e8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80061ea:	4b20      	ldr	r3, [pc, #128]	; (800626c <HAL_RCC_OscConfig+0x738>)
 80061ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061ee:	4a1f      	ldr	r2, [pc, #124]	; (800626c <HAL_RCC_OscConfig+0x738>)
 80061f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80061f4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80061f6:	4b1d      	ldr	r3, [pc, #116]	; (800626c <HAL_RCC_OscConfig+0x738>)
 80061f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061fa:	4a1c      	ldr	r2, [pc, #112]	; (800626c <HAL_RCC_OscConfig+0x738>)
 80061fc:	f043 0301 	orr.w	r3, r3, #1
 8006200:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006202:	4b1a      	ldr	r3, [pc, #104]	; (800626c <HAL_RCC_OscConfig+0x738>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4a19      	ldr	r2, [pc, #100]	; (800626c <HAL_RCC_OscConfig+0x738>)
 8006208:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800620c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800620e:	f7fb fb61 	bl	80018d4 <HAL_GetTick>
 8006212:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006214:	e008      	b.n	8006228 <HAL_RCC_OscConfig+0x6f4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006216:	f7fb fb5d 	bl	80018d4 <HAL_GetTick>
 800621a:	4602      	mov	r2, r0
 800621c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800621e:	1ad3      	subs	r3, r2, r3
 8006220:	2b02      	cmp	r3, #2
 8006222:	d901      	bls.n	8006228 <HAL_RCC_OscConfig+0x6f4>
          {
            return HAL_TIMEOUT;
 8006224:	2303      	movs	r3, #3
 8006226:	e066      	b.n	80062f6 <HAL_RCC_OscConfig+0x7c2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006228:	4b10      	ldr	r3, [pc, #64]	; (800626c <HAL_RCC_OscConfig+0x738>)
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006230:	2b00      	cmp	r3, #0
 8006232:	d0f0      	beq.n	8006216 <HAL_RCC_OscConfig+0x6e2>
 8006234:	e05e      	b.n	80062f4 <HAL_RCC_OscConfig+0x7c0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006236:	4b0d      	ldr	r3, [pc, #52]	; (800626c <HAL_RCC_OscConfig+0x738>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4a0c      	ldr	r2, [pc, #48]	; (800626c <HAL_RCC_OscConfig+0x738>)
 800623c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006240:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006242:	f7fb fb47 	bl	80018d4 <HAL_GetTick>
 8006246:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006248:	e008      	b.n	800625c <HAL_RCC_OscConfig+0x728>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800624a:	f7fb fb43 	bl	80018d4 <HAL_GetTick>
 800624e:	4602      	mov	r2, r0
 8006250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006252:	1ad3      	subs	r3, r2, r3
 8006254:	2b02      	cmp	r3, #2
 8006256:	d901      	bls.n	800625c <HAL_RCC_OscConfig+0x728>
          {
            return HAL_TIMEOUT;
 8006258:	2303      	movs	r3, #3
 800625a:	e04c      	b.n	80062f6 <HAL_RCC_OscConfig+0x7c2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800625c:	4b03      	ldr	r3, [pc, #12]	; (800626c <HAL_RCC_OscConfig+0x738>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006264:	2b00      	cmp	r3, #0
 8006266:	d1f0      	bne.n	800624a <HAL_RCC_OscConfig+0x716>
 8006268:	e044      	b.n	80062f4 <HAL_RCC_OscConfig+0x7c0>
 800626a:	bf00      	nop
 800626c:	58024400 	.word	0x58024400
 8006270:	fffffc0c 	.word	0xfffffc0c
 8006274:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006278:	4b21      	ldr	r3, [pc, #132]	; (8006300 <HAL_RCC_OscConfig+0x7cc>)
 800627a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800627c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800627e:	4b20      	ldr	r3, [pc, #128]	; (8006300 <HAL_RCC_OscConfig+0x7cc>)
 8006280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006282:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006288:	2b01      	cmp	r3, #1
 800628a:	d031      	beq.n	80062f0 <HAL_RCC_OscConfig+0x7bc>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800628c:	693b      	ldr	r3, [r7, #16]
 800628e:	f003 0203 	and.w	r2, r3, #3
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006296:	429a      	cmp	r2, r3
 8006298:	d12a      	bne.n	80062f0 <HAL_RCC_OscConfig+0x7bc>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800629a:	693b      	ldr	r3, [r7, #16]
 800629c:	091b      	lsrs	r3, r3, #4
 800629e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80062a6:	429a      	cmp	r2, r3
 80062a8:	d122      	bne.n	80062f0 <HAL_RCC_OscConfig+0x7bc>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062b4:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80062b6:	429a      	cmp	r2, r3
 80062b8:	d11a      	bne.n	80062f0 <HAL_RCC_OscConfig+0x7bc>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	0a5b      	lsrs	r3, r3, #9
 80062be:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062c6:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80062c8:	429a      	cmp	r2, r3
 80062ca:	d111      	bne.n	80062f0 <HAL_RCC_OscConfig+0x7bc>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	0c1b      	lsrs	r3, r3, #16
 80062d0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062d8:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80062da:	429a      	cmp	r2, r3
 80062dc:	d108      	bne.n	80062f0 <HAL_RCC_OscConfig+0x7bc>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	0e1b      	lsrs	r3, r3, #24
 80062e2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062ea:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80062ec:	429a      	cmp	r2, r3
 80062ee:	d001      	beq.n	80062f4 <HAL_RCC_OscConfig+0x7c0>
      {
        return HAL_ERROR;
 80062f0:	2301      	movs	r3, #1
 80062f2:	e000      	b.n	80062f6 <HAL_RCC_OscConfig+0x7c2>
      }
    }
  }
  return HAL_OK;
 80062f4:	2300      	movs	r3, #0
}
 80062f6:	4618      	mov	r0, r3
 80062f8:	3730      	adds	r7, #48	; 0x30
 80062fa:	46bd      	mov	sp, r7
 80062fc:	bd80      	pop	{r7, pc}
 80062fe:	bf00      	nop
 8006300:	58024400 	.word	0x58024400

08006304 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b086      	sub	sp, #24
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
 800630c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d101      	bne.n	8006318 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006314:	2301      	movs	r3, #1
 8006316:	e19c      	b.n	8006652 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006318:	4b8a      	ldr	r3, [pc, #552]	; (8006544 <HAL_RCC_ClockConfig+0x240>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f003 030f 	and.w	r3, r3, #15
 8006320:	683a      	ldr	r2, [r7, #0]
 8006322:	429a      	cmp	r2, r3
 8006324:	d910      	bls.n	8006348 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006326:	4b87      	ldr	r3, [pc, #540]	; (8006544 <HAL_RCC_ClockConfig+0x240>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f023 020f 	bic.w	r2, r3, #15
 800632e:	4985      	ldr	r1, [pc, #532]	; (8006544 <HAL_RCC_ClockConfig+0x240>)
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	4313      	orrs	r3, r2
 8006334:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006336:	4b83      	ldr	r3, [pc, #524]	; (8006544 <HAL_RCC_ClockConfig+0x240>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f003 030f 	and.w	r3, r3, #15
 800633e:	683a      	ldr	r2, [r7, #0]
 8006340:	429a      	cmp	r2, r3
 8006342:	d001      	beq.n	8006348 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006344:	2301      	movs	r3, #1
 8006346:	e184      	b.n	8006652 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f003 0304 	and.w	r3, r3, #4
 8006350:	2b00      	cmp	r3, #0
 8006352:	d010      	beq.n	8006376 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	691a      	ldr	r2, [r3, #16]
 8006358:	4b7b      	ldr	r3, [pc, #492]	; (8006548 <HAL_RCC_ClockConfig+0x244>)
 800635a:	699b      	ldr	r3, [r3, #24]
 800635c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006360:	429a      	cmp	r2, r3
 8006362:	d908      	bls.n	8006376 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006364:	4b78      	ldr	r3, [pc, #480]	; (8006548 <HAL_RCC_ClockConfig+0x244>)
 8006366:	699b      	ldr	r3, [r3, #24]
 8006368:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	691b      	ldr	r3, [r3, #16]
 8006370:	4975      	ldr	r1, [pc, #468]	; (8006548 <HAL_RCC_ClockConfig+0x244>)
 8006372:	4313      	orrs	r3, r2
 8006374:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f003 0308 	and.w	r3, r3, #8
 800637e:	2b00      	cmp	r3, #0
 8006380:	d010      	beq.n	80063a4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	695a      	ldr	r2, [r3, #20]
 8006386:	4b70      	ldr	r3, [pc, #448]	; (8006548 <HAL_RCC_ClockConfig+0x244>)
 8006388:	69db      	ldr	r3, [r3, #28]
 800638a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800638e:	429a      	cmp	r2, r3
 8006390:	d908      	bls.n	80063a4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006392:	4b6d      	ldr	r3, [pc, #436]	; (8006548 <HAL_RCC_ClockConfig+0x244>)
 8006394:	69db      	ldr	r3, [r3, #28]
 8006396:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	695b      	ldr	r3, [r3, #20]
 800639e:	496a      	ldr	r1, [pc, #424]	; (8006548 <HAL_RCC_ClockConfig+0x244>)
 80063a0:	4313      	orrs	r3, r2
 80063a2:	61cb      	str	r3, [r1, #28]
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f003 0310 	and.w	r3, r3, #16
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d010      	beq.n	80063d2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
     if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	699a      	ldr	r2, [r3, #24]
 80063b4:	4b64      	ldr	r3, [pc, #400]	; (8006548 <HAL_RCC_ClockConfig+0x244>)
 80063b6:	69db      	ldr	r3, [r3, #28]
 80063b8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80063bc:	429a      	cmp	r2, r3
 80063be:	d908      	bls.n	80063d2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80063c0:	4b61      	ldr	r3, [pc, #388]	; (8006548 <HAL_RCC_ClockConfig+0x244>)
 80063c2:	69db      	ldr	r3, [r3, #28]
 80063c4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	699b      	ldr	r3, [r3, #24]
 80063cc:	495e      	ldr	r1, [pc, #376]	; (8006548 <HAL_RCC_ClockConfig+0x244>)
 80063ce:	4313      	orrs	r3, r2
 80063d0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f003 0320 	and.w	r3, r3, #32
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d010      	beq.n	8006400 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
    }
#else
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	69da      	ldr	r2, [r3, #28]
 80063e2:	4b59      	ldr	r3, [pc, #356]	; (8006548 <HAL_RCC_ClockConfig+0x244>)
 80063e4:	6a1b      	ldr	r3, [r3, #32]
 80063e6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80063ea:	429a      	cmp	r2, r3
 80063ec:	d908      	bls.n	8006400 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80063ee:	4b56      	ldr	r3, [pc, #344]	; (8006548 <HAL_RCC_ClockConfig+0x244>)
 80063f0:	6a1b      	ldr	r3, [r3, #32]
 80063f2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	69db      	ldr	r3, [r3, #28]
 80063fa:	4953      	ldr	r1, [pc, #332]	; (8006548 <HAL_RCC_ClockConfig+0x244>)
 80063fc:	4313      	orrs	r3, r2
 80063fe:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f003 0302 	and.w	r3, r3, #2
 8006408:	2b00      	cmp	r3, #0
 800640a:	d010      	beq.n	800642e <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
        if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	68da      	ldr	r2, [r3, #12]
 8006410:	4b4d      	ldr	r3, [pc, #308]	; (8006548 <HAL_RCC_ClockConfig+0x244>)
 8006412:	699b      	ldr	r3, [r3, #24]
 8006414:	f003 030f 	and.w	r3, r3, #15
 8006418:	429a      	cmp	r2, r3
 800641a:	d908      	bls.n	800642e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800641c:	4b4a      	ldr	r3, [pc, #296]	; (8006548 <HAL_RCC_ClockConfig+0x244>)
 800641e:	699b      	ldr	r3, [r3, #24]
 8006420:	f023 020f 	bic.w	r2, r3, #15
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	68db      	ldr	r3, [r3, #12]
 8006428:	4947      	ldr	r1, [pc, #284]	; (8006548 <HAL_RCC_ClockConfig+0x244>)
 800642a:	4313      	orrs	r3, r2
 800642c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f003 0301 	and.w	r3, r3, #1
 8006436:	2b00      	cmp	r3, #0
 8006438:	d055      	beq.n	80064e6 <HAL_RCC_ClockConfig+0x1e2>
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800643a:	4b43      	ldr	r3, [pc, #268]	; (8006548 <HAL_RCC_ClockConfig+0x244>)
 800643c:	699b      	ldr	r3, [r3, #24]
 800643e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	689b      	ldr	r3, [r3, #8]
 8006446:	4940      	ldr	r1, [pc, #256]	; (8006548 <HAL_RCC_ClockConfig+0x244>)
 8006448:	4313      	orrs	r3, r2
 800644a:	618b      	str	r3, [r1, #24]
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	685b      	ldr	r3, [r3, #4]
 8006450:	2b02      	cmp	r3, #2
 8006452:	d107      	bne.n	8006464 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006454:	4b3c      	ldr	r3, [pc, #240]	; (8006548 <HAL_RCC_ClockConfig+0x244>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800645c:	2b00      	cmp	r3, #0
 800645e:	d121      	bne.n	80064a4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006460:	2301      	movs	r3, #1
 8006462:	e0f6      	b.n	8006652 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	685b      	ldr	r3, [r3, #4]
 8006468:	2b03      	cmp	r3, #3
 800646a:	d107      	bne.n	800647c <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800646c:	4b36      	ldr	r3, [pc, #216]	; (8006548 <HAL_RCC_ClockConfig+0x244>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006474:	2b00      	cmp	r3, #0
 8006476:	d115      	bne.n	80064a4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006478:	2301      	movs	r3, #1
 800647a:	e0ea      	b.n	8006652 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	2b01      	cmp	r3, #1
 8006482:	d107      	bne.n	8006494 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006484:	4b30      	ldr	r3, [pc, #192]	; (8006548 <HAL_RCC_ClockConfig+0x244>)
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800648c:	2b00      	cmp	r3, #0
 800648e:	d109      	bne.n	80064a4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006490:	2301      	movs	r3, #1
 8006492:	e0de      	b.n	8006652 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006494:	4b2c      	ldr	r3, [pc, #176]	; (8006548 <HAL_RCC_ClockConfig+0x244>)
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f003 0304 	and.w	r3, r3, #4
 800649c:	2b00      	cmp	r3, #0
 800649e:	d101      	bne.n	80064a4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80064a0:	2301      	movs	r3, #1
 80064a2:	e0d6      	b.n	8006652 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80064a4:	4b28      	ldr	r3, [pc, #160]	; (8006548 <HAL_RCC_ClockConfig+0x244>)
 80064a6:	691b      	ldr	r3, [r3, #16]
 80064a8:	f023 0207 	bic.w	r2, r3, #7
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	685b      	ldr	r3, [r3, #4]
 80064b0:	4925      	ldr	r1, [pc, #148]	; (8006548 <HAL_RCC_ClockConfig+0x244>)
 80064b2:	4313      	orrs	r3, r2
 80064b4:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064b6:	f7fb fa0d 	bl	80018d4 <HAL_GetTick>
 80064ba:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064bc:	e00a      	b.n	80064d4 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80064be:	f7fb fa09 	bl	80018d4 <HAL_GetTick>
 80064c2:	4602      	mov	r2, r0
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	1ad3      	subs	r3, r2, r3
 80064c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d901      	bls.n	80064d4 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80064d0:	2303      	movs	r3, #3
 80064d2:	e0be      	b.n	8006652 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064d4:	4b1c      	ldr	r3, [pc, #112]	; (8006548 <HAL_RCC_ClockConfig+0x244>)
 80064d6:	691b      	ldr	r3, [r3, #16]
 80064d8:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	685b      	ldr	r3, [r3, #4]
 80064e0:	00db      	lsls	r3, r3, #3
 80064e2:	429a      	cmp	r2, r3
 80064e4:	d1eb      	bne.n	80064be <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f003 0302 	and.w	r3, r3, #2
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d010      	beq.n	8006514 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	68da      	ldr	r2, [r3, #12]
 80064f6:	4b14      	ldr	r3, [pc, #80]	; (8006548 <HAL_RCC_ClockConfig+0x244>)
 80064f8:	699b      	ldr	r3, [r3, #24]
 80064fa:	f003 030f 	and.w	r3, r3, #15
 80064fe:	429a      	cmp	r2, r3
 8006500:	d208      	bcs.n	8006514 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006502:	4b11      	ldr	r3, [pc, #68]	; (8006548 <HAL_RCC_ClockConfig+0x244>)
 8006504:	699b      	ldr	r3, [r3, #24]
 8006506:	f023 020f 	bic.w	r2, r3, #15
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	68db      	ldr	r3, [r3, #12]
 800650e:	490e      	ldr	r1, [pc, #56]	; (8006548 <HAL_RCC_ClockConfig+0x244>)
 8006510:	4313      	orrs	r3, r2
 8006512:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006514:	4b0b      	ldr	r3, [pc, #44]	; (8006544 <HAL_RCC_ClockConfig+0x240>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f003 030f 	and.w	r3, r3, #15
 800651c:	683a      	ldr	r2, [r7, #0]
 800651e:	429a      	cmp	r2, r3
 8006520:	d214      	bcs.n	800654c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006522:	4b08      	ldr	r3, [pc, #32]	; (8006544 <HAL_RCC_ClockConfig+0x240>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f023 020f 	bic.w	r2, r3, #15
 800652a:	4906      	ldr	r1, [pc, #24]	; (8006544 <HAL_RCC_ClockConfig+0x240>)
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	4313      	orrs	r3, r2
 8006530:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006532:	4b04      	ldr	r3, [pc, #16]	; (8006544 <HAL_RCC_ClockConfig+0x240>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f003 030f 	and.w	r3, r3, #15
 800653a:	683a      	ldr	r2, [r7, #0]
 800653c:	429a      	cmp	r2, r3
 800653e:	d005      	beq.n	800654c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006540:	2301      	movs	r3, #1
 8006542:	e086      	b.n	8006652 <HAL_RCC_ClockConfig+0x34e>
 8006544:	52002000 	.word	0x52002000
 8006548:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f003 0304 	and.w	r3, r3, #4
 8006554:	2b00      	cmp	r3, #0
 8006556:	d010      	beq.n	800657a <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
   }
#else
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	691a      	ldr	r2, [r3, #16]
 800655c:	4b3f      	ldr	r3, [pc, #252]	; (800665c <HAL_RCC_ClockConfig+0x358>)
 800655e:	699b      	ldr	r3, [r3, #24]
 8006560:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006564:	429a      	cmp	r2, r3
 8006566:	d208      	bcs.n	800657a <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006568:	4b3c      	ldr	r3, [pc, #240]	; (800665c <HAL_RCC_ClockConfig+0x358>)
 800656a:	699b      	ldr	r3, [r3, #24]
 800656c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	691b      	ldr	r3, [r3, #16]
 8006574:	4939      	ldr	r1, [pc, #228]	; (800665c <HAL_RCC_ClockConfig+0x358>)
 8006576:	4313      	orrs	r3, r2
 8006578:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f003 0308 	and.w	r3, r3, #8
 8006582:	2b00      	cmp	r3, #0
 8006584:	d010      	beq.n	80065a8 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	695a      	ldr	r2, [r3, #20]
 800658a:	4b34      	ldr	r3, [pc, #208]	; (800665c <HAL_RCC_ClockConfig+0x358>)
 800658c:	69db      	ldr	r3, [r3, #28]
 800658e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006592:	429a      	cmp	r2, r3
 8006594:	d208      	bcs.n	80065a8 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006596:	4b31      	ldr	r3, [pc, #196]	; (800665c <HAL_RCC_ClockConfig+0x358>)
 8006598:	69db      	ldr	r3, [r3, #28]
 800659a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	695b      	ldr	r3, [r3, #20]
 80065a2:	492e      	ldr	r1, [pc, #184]	; (800665c <HAL_RCC_ClockConfig+0x358>)
 80065a4:	4313      	orrs	r3, r2
 80065a6:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f003 0310 	and.w	r3, r3, #16
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d010      	beq.n	80065d6 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	699a      	ldr	r2, [r3, #24]
 80065b8:	4b28      	ldr	r3, [pc, #160]	; (800665c <HAL_RCC_ClockConfig+0x358>)
 80065ba:	69db      	ldr	r3, [r3, #28]
 80065bc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80065c0:	429a      	cmp	r2, r3
 80065c2:	d208      	bcs.n	80065d6 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80065c4:	4b25      	ldr	r3, [pc, #148]	; (800665c <HAL_RCC_ClockConfig+0x358>)
 80065c6:	69db      	ldr	r3, [r3, #28]
 80065c8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	699b      	ldr	r3, [r3, #24]
 80065d0:	4922      	ldr	r1, [pc, #136]	; (800665c <HAL_RCC_ClockConfig+0x358>)
 80065d2:	4313      	orrs	r3, r2
 80065d4:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f003 0320 	and.w	r3, r3, #32
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d010      	beq.n	8006604 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
   }
#else
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	69da      	ldr	r2, [r3, #28]
 80065e6:	4b1d      	ldr	r3, [pc, #116]	; (800665c <HAL_RCC_ClockConfig+0x358>)
 80065e8:	6a1b      	ldr	r3, [r3, #32]
 80065ea:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80065ee:	429a      	cmp	r2, r3
 80065f0:	d208      	bcs.n	8006604 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80065f2:	4b1a      	ldr	r3, [pc, #104]	; (800665c <HAL_RCC_ClockConfig+0x358>)
 80065f4:	6a1b      	ldr	r3, [r3, #32]
 80065f6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	69db      	ldr	r3, [r3, #28]
 80065fe:	4917      	ldr	r1, [pc, #92]	; (800665c <HAL_RCC_ClockConfig+0x358>)
 8006600:	4313      	orrs	r3, r2
 8006602:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8006604:	f000 f834 	bl	8006670 <HAL_RCC_GetSysClockFreq>
 8006608:	4601      	mov	r1, r0
 800660a:	4b14      	ldr	r3, [pc, #80]	; (800665c <HAL_RCC_ClockConfig+0x358>)
 800660c:	699b      	ldr	r3, [r3, #24]
 800660e:	0a1b      	lsrs	r3, r3, #8
 8006610:	f003 030f 	and.w	r3, r3, #15
 8006614:	4a12      	ldr	r2, [pc, #72]	; (8006660 <HAL_RCC_ClockConfig+0x35c>)
 8006616:	5cd3      	ldrb	r3, [r2, r3]
 8006618:	f003 031f 	and.w	r3, r3, #31
 800661c:	fa21 f303 	lsr.w	r3, r1, r3
 8006620:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8006622:	4b0e      	ldr	r3, [pc, #56]	; (800665c <HAL_RCC_ClockConfig+0x358>)
 8006624:	699b      	ldr	r3, [r3, #24]
 8006626:	f003 030f 	and.w	r3, r3, #15
 800662a:	4a0d      	ldr	r2, [pc, #52]	; (8006660 <HAL_RCC_ClockConfig+0x35c>)
 800662c:	5cd3      	ldrb	r3, [r2, r3]
 800662e:	f003 031f 	and.w	r3, r3, #31
 8006632:	693a      	ldr	r2, [r7, #16]
 8006634:	fa22 f303 	lsr.w	r3, r2, r3
 8006638:	4a0a      	ldr	r2, [pc, #40]	; (8006664 <HAL_RCC_ClockConfig+0x360>)
 800663a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800663c:	4a0a      	ldr	r2, [pc, #40]	; (8006668 <HAL_RCC_ClockConfig+0x364>)
 800663e:	693b      	ldr	r3, [r7, #16]
 8006640:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8006642:	4b0a      	ldr	r3, [pc, #40]	; (800666c <HAL_RCC_ClockConfig+0x368>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4618      	mov	r0, r3
 8006648:	f7fb f8fa 	bl	8001840 <HAL_InitTick>
 800664c:	4603      	mov	r3, r0
 800664e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006650:	7bfb      	ldrb	r3, [r7, #15]
}
 8006652:	4618      	mov	r0, r3
 8006654:	3718      	adds	r7, #24
 8006656:	46bd      	mov	sp, r7
 8006658:	bd80      	pop	{r7, pc}
 800665a:	bf00      	nop
 800665c:	58024400 	.word	0x58024400
 8006660:	0800b5c4 	.word	0x0800b5c4
 8006664:	24000008 	.word	0x24000008
 8006668:	24000004 	.word	0x24000004
 800666c:	2400000c 	.word	0x2400000c

08006670 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006670:	b480      	push	{r7}
 8006672:	b089      	sub	sp, #36	; 0x24
 8006674:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006676:	4baf      	ldr	r3, [pc, #700]	; (8006934 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006678:	691b      	ldr	r3, [r3, #16]
 800667a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800667e:	2b18      	cmp	r3, #24
 8006680:	f200 814e 	bhi.w	8006920 <HAL_RCC_GetSysClockFreq+0x2b0>
 8006684:	a201      	add	r2, pc, #4	; (adr r2, 800668c <HAL_RCC_GetSysClockFreq+0x1c>)
 8006686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800668a:	bf00      	nop
 800668c:	080066f1 	.word	0x080066f1
 8006690:	08006921 	.word	0x08006921
 8006694:	08006921 	.word	0x08006921
 8006698:	08006921 	.word	0x08006921
 800669c:	08006921 	.word	0x08006921
 80066a0:	08006921 	.word	0x08006921
 80066a4:	08006921 	.word	0x08006921
 80066a8:	08006921 	.word	0x08006921
 80066ac:	08006717 	.word	0x08006717
 80066b0:	08006921 	.word	0x08006921
 80066b4:	08006921 	.word	0x08006921
 80066b8:	08006921 	.word	0x08006921
 80066bc:	08006921 	.word	0x08006921
 80066c0:	08006921 	.word	0x08006921
 80066c4:	08006921 	.word	0x08006921
 80066c8:	08006921 	.word	0x08006921
 80066cc:	0800671d 	.word	0x0800671d
 80066d0:	08006921 	.word	0x08006921
 80066d4:	08006921 	.word	0x08006921
 80066d8:	08006921 	.word	0x08006921
 80066dc:	08006921 	.word	0x08006921
 80066e0:	08006921 	.word	0x08006921
 80066e4:	08006921 	.word	0x08006921
 80066e8:	08006921 	.word	0x08006921
 80066ec:	08006723 	.word	0x08006723
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80066f0:	4b90      	ldr	r3, [pc, #576]	; (8006934 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f003 0320 	and.w	r3, r3, #32
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d009      	beq.n	8006710 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80066fc:	4b8d      	ldr	r3, [pc, #564]	; (8006934 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	08db      	lsrs	r3, r3, #3
 8006702:	f003 0303 	and.w	r3, r3, #3
 8006706:	4a8c      	ldr	r2, [pc, #560]	; (8006938 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8006708:	fa22 f303 	lsr.w	r3, r2, r3
 800670c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800670e:	e10a      	b.n	8006926 <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006710:	4b89      	ldr	r3, [pc, #548]	; (8006938 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8006712:	61bb      	str	r3, [r7, #24]
    break;
 8006714:	e107      	b.n	8006926 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8006716:	4b89      	ldr	r3, [pc, #548]	; (800693c <HAL_RCC_GetSysClockFreq+0x2cc>)
 8006718:	61bb      	str	r3, [r7, #24]
    break;
 800671a:	e104      	b.n	8006926 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 800671c:	4b88      	ldr	r3, [pc, #544]	; (8006940 <HAL_RCC_GetSysClockFreq+0x2d0>)
 800671e:	61bb      	str	r3, [r7, #24]
    break;
 8006720:	e101      	b.n	8006926 <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006722:	4b84      	ldr	r3, [pc, #528]	; (8006934 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006726:	f003 0303 	and.w	r3, r3, #3
 800672a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800672c:	4b81      	ldr	r3, [pc, #516]	; (8006934 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800672e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006730:	091b      	lsrs	r3, r3, #4
 8006732:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006736:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006738:	4b7e      	ldr	r3, [pc, #504]	; (8006934 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800673a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800673c:	f003 0301 	and.w	r3, r3, #1
 8006740:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006742:	4b7c      	ldr	r3, [pc, #496]	; (8006934 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006744:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006746:	08db      	lsrs	r3, r3, #3
 8006748:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800674c:	68fa      	ldr	r2, [r7, #12]
 800674e:	fb02 f303 	mul.w	r3, r2, r3
 8006752:	ee07 3a90 	vmov	s15, r3
 8006756:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800675a:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800675e:	693b      	ldr	r3, [r7, #16]
 8006760:	2b00      	cmp	r3, #0
 8006762:	f000 80da 	beq.w	800691a <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 8006766:	697b      	ldr	r3, [r7, #20]
 8006768:	2b01      	cmp	r3, #1
 800676a:	d05a      	beq.n	8006822 <HAL_RCC_GetSysClockFreq+0x1b2>
 800676c:	2b01      	cmp	r3, #1
 800676e:	d302      	bcc.n	8006776 <HAL_RCC_GetSysClockFreq+0x106>
 8006770:	2b02      	cmp	r3, #2
 8006772:	d078      	beq.n	8006866 <HAL_RCC_GetSysClockFreq+0x1f6>
 8006774:	e099      	b.n	80068aa <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006776:	4b6f      	ldr	r3, [pc, #444]	; (8006934 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f003 0320 	and.w	r3, r3, #32
 800677e:	2b00      	cmp	r3, #0
 8006780:	d02d      	beq.n	80067de <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006782:	4b6c      	ldr	r3, [pc, #432]	; (8006934 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	08db      	lsrs	r3, r3, #3
 8006788:	f003 0303 	and.w	r3, r3, #3
 800678c:	4a6a      	ldr	r2, [pc, #424]	; (8006938 <HAL_RCC_GetSysClockFreq+0x2c8>)
 800678e:	fa22 f303 	lsr.w	r3, r2, r3
 8006792:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	ee07 3a90 	vmov	s15, r3
 800679a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800679e:	693b      	ldr	r3, [r7, #16]
 80067a0:	ee07 3a90 	vmov	s15, r3
 80067a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067ac:	4b61      	ldr	r3, [pc, #388]	; (8006934 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80067ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067b4:	ee07 3a90 	vmov	s15, r3
 80067b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067bc:	ed97 6a02 	vldr	s12, [r7, #8]
 80067c0:	eddf 5a60 	vldr	s11, [pc, #384]	; 8006944 <HAL_RCC_GetSysClockFreq+0x2d4>
 80067c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067cc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80067d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067d8:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80067dc:	e087      	b.n	80068ee <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80067de:	693b      	ldr	r3, [r7, #16]
 80067e0:	ee07 3a90 	vmov	s15, r3
 80067e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067e8:	eddf 6a57 	vldr	s13, [pc, #348]	; 8006948 <HAL_RCC_GetSysClockFreq+0x2d8>
 80067ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067f0:	4b50      	ldr	r3, [pc, #320]	; (8006934 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80067f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067f8:	ee07 3a90 	vmov	s15, r3
 80067fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006800:	ed97 6a02 	vldr	s12, [r7, #8]
 8006804:	eddf 5a4f 	vldr	s11, [pc, #316]	; 8006944 <HAL_RCC_GetSysClockFreq+0x2d4>
 8006808:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800680c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006810:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006814:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006818:	ee67 7a27 	vmul.f32	s15, s14, s15
 800681c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006820:	e065      	b.n	80068ee <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006822:	693b      	ldr	r3, [r7, #16]
 8006824:	ee07 3a90 	vmov	s15, r3
 8006828:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800682c:	eddf 6a47 	vldr	s13, [pc, #284]	; 800694c <HAL_RCC_GetSysClockFreq+0x2dc>
 8006830:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006834:	4b3f      	ldr	r3, [pc, #252]	; (8006934 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006838:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800683c:	ee07 3a90 	vmov	s15, r3
 8006840:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006844:	ed97 6a02 	vldr	s12, [r7, #8]
 8006848:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8006944 <HAL_RCC_GetSysClockFreq+0x2d4>
 800684c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006850:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006854:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006858:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800685c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006860:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006864:	e043      	b.n	80068ee <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006866:	693b      	ldr	r3, [r7, #16]
 8006868:	ee07 3a90 	vmov	s15, r3
 800686c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006870:	eddf 6a37 	vldr	s13, [pc, #220]	; 8006950 <HAL_RCC_GetSysClockFreq+0x2e0>
 8006874:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006878:	4b2e      	ldr	r3, [pc, #184]	; (8006934 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800687a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800687c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006880:	ee07 3a90 	vmov	s15, r3
 8006884:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006888:	ed97 6a02 	vldr	s12, [r7, #8]
 800688c:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8006944 <HAL_RCC_GetSysClockFreq+0x2d4>
 8006890:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006894:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006898:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800689c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068a4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80068a8:	e021      	b.n	80068ee <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	ee07 3a90 	vmov	s15, r3
 80068b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068b4:	eddf 6a25 	vldr	s13, [pc, #148]	; 800694c <HAL_RCC_GetSysClockFreq+0x2dc>
 80068b8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068bc:	4b1d      	ldr	r3, [pc, #116]	; (8006934 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80068be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068c4:	ee07 3a90 	vmov	s15, r3
 80068c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068cc:	ed97 6a02 	vldr	s12, [r7, #8]
 80068d0:	eddf 5a1c 	vldr	s11, [pc, #112]	; 8006944 <HAL_RCC_GetSysClockFreq+0x2d4>
 80068d4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068d8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068dc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80068e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068e8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80068ec:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80068ee:	4b11      	ldr	r3, [pc, #68]	; (8006934 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80068f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068f2:	0a5b      	lsrs	r3, r3, #9
 80068f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80068f8:	3301      	adds	r3, #1
 80068fa:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	ee07 3a90 	vmov	s15, r3
 8006902:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006906:	edd7 6a07 	vldr	s13, [r7, #28]
 800690a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800690e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006912:	ee17 3a90 	vmov	r3, s15
 8006916:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8006918:	e005      	b.n	8006926 <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 800691a:	2300      	movs	r3, #0
 800691c:	61bb      	str	r3, [r7, #24]
    break;
 800691e:	e002      	b.n	8006926 <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 8006920:	4b06      	ldr	r3, [pc, #24]	; (800693c <HAL_RCC_GetSysClockFreq+0x2cc>)
 8006922:	61bb      	str	r3, [r7, #24]
    break;
 8006924:	bf00      	nop
  }

  return sysclockfreq;
 8006926:	69bb      	ldr	r3, [r7, #24]
}
 8006928:	4618      	mov	r0, r3
 800692a:	3724      	adds	r7, #36	; 0x24
 800692c:	46bd      	mov	sp, r7
 800692e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006932:	4770      	bx	lr
 8006934:	58024400 	.word	0x58024400
 8006938:	03d09000 	.word	0x03d09000
 800693c:	003d0900 	.word	0x003d0900
 8006940:	007a1200 	.word	0x007a1200
 8006944:	46000000 	.word	0x46000000
 8006948:	4c742400 	.word	0x4c742400
 800694c:	4a742400 	.word	0x4a742400
 8006950:	4af42400 	.word	0x4af42400

08006954 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b082      	sub	sp, #8
 8006958:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 800695a:	f7ff fe89 	bl	8006670 <HAL_RCC_GetSysClockFreq>
 800695e:	4601      	mov	r1, r0
 8006960:	4b10      	ldr	r3, [pc, #64]	; (80069a4 <HAL_RCC_GetHCLKFreq+0x50>)
 8006962:	699b      	ldr	r3, [r3, #24]
 8006964:	0a1b      	lsrs	r3, r3, #8
 8006966:	f003 030f 	and.w	r3, r3, #15
 800696a:	4a0f      	ldr	r2, [pc, #60]	; (80069a8 <HAL_RCC_GetHCLKFreq+0x54>)
 800696c:	5cd3      	ldrb	r3, [r2, r3]
 800696e:	f003 031f 	and.w	r3, r3, #31
 8006972:	fa21 f303 	lsr.w	r3, r1, r3
 8006976:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8006978:	4b0a      	ldr	r3, [pc, #40]	; (80069a4 <HAL_RCC_GetHCLKFreq+0x50>)
 800697a:	699b      	ldr	r3, [r3, #24]
 800697c:	f003 030f 	and.w	r3, r3, #15
 8006980:	4a09      	ldr	r2, [pc, #36]	; (80069a8 <HAL_RCC_GetHCLKFreq+0x54>)
 8006982:	5cd3      	ldrb	r3, [r2, r3]
 8006984:	f003 031f 	and.w	r3, r3, #31
 8006988:	687a      	ldr	r2, [r7, #4]
 800698a:	fa22 f303 	lsr.w	r3, r2, r3
 800698e:	4a07      	ldr	r2, [pc, #28]	; (80069ac <HAL_RCC_GetHCLKFreq+0x58>)
 8006990:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006992:	4a07      	ldr	r2, [pc, #28]	; (80069b0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006998:	4b04      	ldr	r3, [pc, #16]	; (80069ac <HAL_RCC_GetHCLKFreq+0x58>)
 800699a:	681b      	ldr	r3, [r3, #0]
}
 800699c:	4618      	mov	r0, r3
 800699e:	3708      	adds	r7, #8
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}
 80069a4:	58024400 	.word	0x58024400
 80069a8:	0800b5c4 	.word	0x0800b5c4
 80069ac:	24000008 	.word	0x24000008
 80069b0:	24000004 	.word	0x24000004

080069b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 80069b8:	f7ff ffcc 	bl	8006954 <HAL_RCC_GetHCLKFreq>
 80069bc:	4601      	mov	r1, r0
 80069be:	4b06      	ldr	r3, [pc, #24]	; (80069d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80069c0:	69db      	ldr	r3, [r3, #28]
 80069c2:	091b      	lsrs	r3, r3, #4
 80069c4:	f003 0307 	and.w	r3, r3, #7
 80069c8:	4a04      	ldr	r2, [pc, #16]	; (80069dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80069ca:	5cd3      	ldrb	r3, [r2, r3]
 80069cc:	f003 031f 	and.w	r3, r3, #31
 80069d0:	fa21 f303 	lsr.w	r3, r1, r3
#endif
}
 80069d4:	4618      	mov	r0, r3
 80069d6:	bd80      	pop	{r7, pc}
 80069d8:	58024400 	.word	0x58024400
 80069dc:	0800b5c4 	.word	0x0800b5c4

080069e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 80069e4:	f7ff ffb6 	bl	8006954 <HAL_RCC_GetHCLKFreq>
 80069e8:	4601      	mov	r1, r0
 80069ea:	4b06      	ldr	r3, [pc, #24]	; (8006a04 <HAL_RCC_GetPCLK2Freq+0x24>)
 80069ec:	69db      	ldr	r3, [r3, #28]
 80069ee:	0a1b      	lsrs	r3, r3, #8
 80069f0:	f003 0307 	and.w	r3, r3, #7
 80069f4:	4a04      	ldr	r2, [pc, #16]	; (8006a08 <HAL_RCC_GetPCLK2Freq+0x28>)
 80069f6:	5cd3      	ldrb	r3, [r2, r3]
 80069f8:	f003 031f 	and.w	r3, r3, #31
 80069fc:	fa21 f303 	lsr.w	r3, r1, r3
#endif
}
 8006a00:	4618      	mov	r0, r3
 8006a02:	bd80      	pop	{r7, pc}
 8006a04:	58024400 	.word	0x58024400
 8006a08:	0800b5c4 	.word	0x0800b5c4

08006a0c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b086      	sub	sp, #24
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006a14:	2300      	movs	r3, #0
 8006a16:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006a18:	2300      	movs	r3, #0
 8006a1a:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d03d      	beq.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a2c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006a30:	d013      	beq.n	8006a5a <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8006a32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006a36:	d802      	bhi.n	8006a3e <HAL_RCCEx_PeriphCLKConfig+0x32>
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d007      	beq.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0x40>
 8006a3c:	e01f      	b.n	8006a7e <HAL_RCCEx_PeriphCLKConfig+0x72>
 8006a3e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006a42:	d013      	beq.n	8006a6c <HAL_RCCEx_PeriphCLKConfig+0x60>
 8006a44:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006a48:	d01c      	beq.n	8006a84 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8006a4a:	e018      	b.n	8006a7e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a4c:	4bad      	ldr	r3, [pc, #692]	; (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a50:	4aac      	ldr	r2, [pc, #688]	; (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006a52:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006a56:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006a58:	e015      	b.n	8006a86 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	3304      	adds	r3, #4
 8006a5e:	2102      	movs	r1, #2
 8006a60:	4618      	mov	r0, r3
 8006a62:	f001 fca7 	bl	80083b4 <RCCEx_PLL2_Config>
 8006a66:	4603      	mov	r3, r0
 8006a68:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006a6a:	e00c      	b.n	8006a86 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	3324      	adds	r3, #36	; 0x24
 8006a70:	2102      	movs	r1, #2
 8006a72:	4618      	mov	r0, r3
 8006a74:	f001 fd50 	bl	8008518 <RCCEx_PLL3_Config>
 8006a78:	4603      	mov	r3, r0
 8006a7a:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006a7c:	e003      	b.n	8006a86 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006a7e:	2301      	movs	r3, #1
 8006a80:	75fb      	strb	r3, [r7, #23]
      break;
 8006a82:	e000      	b.n	8006a86 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8006a84:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006a86:	7dfb      	ldrb	r3, [r7, #23]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d109      	bne.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006a8c:	4b9d      	ldr	r3, [pc, #628]	; (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006a8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a90:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a98:	499a      	ldr	r1, [pc, #616]	; (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	650b      	str	r3, [r1, #80]	; 0x50
 8006a9e:	e001      	b.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006aa0:	7dfb      	ldrb	r3, [r7, #23]
 8006aa2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d03d      	beq.n	8006b2c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ab4:	2b04      	cmp	r3, #4
 8006ab6:	d826      	bhi.n	8006b06 <HAL_RCCEx_PeriphCLKConfig+0xfa>
 8006ab8:	a201      	add	r2, pc, #4	; (adr r2, 8006ac0 <HAL_RCCEx_PeriphCLKConfig+0xb4>)
 8006aba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006abe:	bf00      	nop
 8006ac0:	08006ad5 	.word	0x08006ad5
 8006ac4:	08006ae3 	.word	0x08006ae3
 8006ac8:	08006af5 	.word	0x08006af5
 8006acc:	08006b0d 	.word	0x08006b0d
 8006ad0:	08006b0d 	.word	0x08006b0d
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ad4:	4b8b      	ldr	r3, [pc, #556]	; (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ad8:	4a8a      	ldr	r2, [pc, #552]	; (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006ada:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006ade:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006ae0:	e015      	b.n	8006b0e <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	3304      	adds	r3, #4
 8006ae6:	2100      	movs	r1, #0
 8006ae8:	4618      	mov	r0, r3
 8006aea:	f001 fc63 	bl	80083b4 <RCCEx_PLL2_Config>
 8006aee:	4603      	mov	r3, r0
 8006af0:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006af2:	e00c      	b.n	8006b0e <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	3324      	adds	r3, #36	; 0x24
 8006af8:	2100      	movs	r1, #0
 8006afa:	4618      	mov	r0, r3
 8006afc:	f001 fd0c 	bl	8008518 <RCCEx_PLL3_Config>
 8006b00:	4603      	mov	r3, r0
 8006b02:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006b04:	e003      	b.n	8006b0e <HAL_RCCEx_PeriphCLKConfig+0x102>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006b06:	2301      	movs	r3, #1
 8006b08:	75fb      	strb	r3, [r7, #23]
      break;
 8006b0a:	e000      	b.n	8006b0e <HAL_RCCEx_PeriphCLKConfig+0x102>
      break;
 8006b0c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006b0e:	7dfb      	ldrb	r3, [r7, #23]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d109      	bne.n	8006b28 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006b14:	4b7b      	ldr	r3, [pc, #492]	; (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006b16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b18:	f023 0207 	bic.w	r2, r3, #7
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b20:	4978      	ldr	r1, [pc, #480]	; (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006b22:	4313      	orrs	r3, r2
 8006b24:	650b      	str	r3, [r1, #80]	; 0x50
 8006b26:	e001      	b.n	8006b2c <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b28:	7dfb      	ldrb	r3, [r7, #23]
 8006b2a:	75bb      	strb	r3, [r7, #22]

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d043      	beq.n	8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    switch(PeriphClkInit->Sai2AClockSelection)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b3c:	2b80      	cmp	r3, #128	; 0x80
 8006b3e:	d01f      	beq.n	8006b80 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8006b40:	2b80      	cmp	r3, #128	; 0x80
 8006b42:	d804      	bhi.n	8006b4e <HAL_RCCEx_PeriphCLKConfig+0x142>
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d00b      	beq.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8006b48:	2b40      	cmp	r3, #64	; 0x40
 8006b4a:	d010      	beq.n	8006b6e <HAL_RCCEx_PeriphCLKConfig+0x162>
 8006b4c:	e021      	b.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8006b4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b52:	d021      	beq.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8006b54:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8006b58:	d020      	beq.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x190>
 8006b5a:	2bc0      	cmp	r3, #192	; 0xc0
 8006b5c:	d020      	beq.n	8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x194>
 8006b5e:	e018      	b.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0x186>
    {
    case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
      /* Enable SAI2A Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b60:	4b68      	ldr	r3, [pc, #416]	; (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b64:	4a67      	ldr	r2, [pc, #412]	; (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006b66:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006b6a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 8006b6c:	e019      	b.n	8006ba2 <HAL_RCCEx_PeriphCLKConfig+0x196>

    case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	3304      	adds	r3, #4
 8006b72:	2100      	movs	r1, #0
 8006b74:	4618      	mov	r0, r3
 8006b76:	f001 fc1d 	bl	80083b4 <RCCEx_PLL2_Config>
 8006b7a:	4603      	mov	r3, r0
 8006b7c:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 8006b7e:	e010      	b.n	8006ba2 <HAL_RCCEx_PeriphCLKConfig+0x196>

    case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	3324      	adds	r3, #36	; 0x24
 8006b84:	2100      	movs	r1, #0
 8006b86:	4618      	mov	r0, r3
 8006b88:	f001 fcc6 	bl	8008518 <RCCEx_PLL3_Config>
 8006b8c:	4603      	mov	r3, r0
 8006b8e:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 8006b90:	e007      	b.n	8006ba2 <HAL_RCCEx_PeriphCLKConfig+0x196>
      /* SPDIF clock is used as source of SAI2A clock */
      /* SAI2A clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006b92:	2301      	movs	r3, #1
 8006b94:	75fb      	strb	r3, [r7, #23]
      break;
 8006b96:	e004      	b.n	8006ba2 <HAL_RCCEx_PeriphCLKConfig+0x196>
      break;
 8006b98:	bf00      	nop
 8006b9a:	e002      	b.n	8006ba2 <HAL_RCCEx_PeriphCLKConfig+0x196>
      break;
 8006b9c:	bf00      	nop
 8006b9e:	e000      	b.n	8006ba2 <HAL_RCCEx_PeriphCLKConfig+0x196>
      break;
 8006ba0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006ba2:	7dfb      	ldrb	r3, [r7, #23]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d109      	bne.n	8006bbc <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8006ba8:	4b56      	ldr	r3, [pc, #344]	; (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006baa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bac:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bb4:	4953      	ldr	r1, [pc, #332]	; (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006bb6:	4313      	orrs	r3, r2
 8006bb8:	650b      	str	r3, [r1, #80]	; 0x50
 8006bba:	e001      	b.n	8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bbc:	7dfb      	ldrb	r3, [r7, #23]
 8006bbe:	75bb      	strb	r3, [r7, #22]
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d047      	beq.n	8006c5c <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    switch(PeriphClkInit->Sai2BClockSelection)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006bd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bd4:	d022      	beq.n	8006c1c <HAL_RCCEx_PeriphCLKConfig+0x210>
 8006bd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bda:	d805      	bhi.n	8006be8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d00d      	beq.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
 8006be0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006be4:	d011      	beq.n	8006c0a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 8006be6:	e022      	b.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0x222>
 8006be8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006bec:	d022      	beq.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x228>
 8006bee:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8006bf2:	d021      	beq.n	8006c38 <HAL_RCCEx_PeriphCLKConfig+0x22c>
 8006bf4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006bf8:	d020      	beq.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x230>
 8006bfa:	e018      	b.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0x222>
    {
    case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006bfc:	4b41      	ldr	r3, [pc, #260]	; (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c00:	4a40      	ldr	r2, [pc, #256]	; (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006c02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006c06:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 8006c08:	e019      	b.n	8006c3e <HAL_RCCEx_PeriphCLKConfig+0x232>

    case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	3304      	adds	r3, #4
 8006c0e:	2100      	movs	r1, #0
 8006c10:	4618      	mov	r0, r3
 8006c12:	f001 fbcf 	bl	80083b4 <RCCEx_PLL2_Config>
 8006c16:	4603      	mov	r3, r0
 8006c18:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 8006c1a:	e010      	b.n	8006c3e <HAL_RCCEx_PeriphCLKConfig+0x232>

    case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	3324      	adds	r3, #36	; 0x24
 8006c20:	2100      	movs	r1, #0
 8006c22:	4618      	mov	r0, r3
 8006c24:	f001 fc78 	bl	8008518 <RCCEx_PLL3_Config>
 8006c28:	4603      	mov	r3, r0
 8006c2a:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 8006c2c:	e007      	b.n	8006c3e <HAL_RCCEx_PeriphCLKConfig+0x232>
      /* SPDIF clock is used as source of SAI2B clock */
      /* SAI2B clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006c2e:	2301      	movs	r3, #1
 8006c30:	75fb      	strb	r3, [r7, #23]
      break;
 8006c32:	e004      	b.n	8006c3e <HAL_RCCEx_PeriphCLKConfig+0x232>
      break;
 8006c34:	bf00      	nop
 8006c36:	e002      	b.n	8006c3e <HAL_RCCEx_PeriphCLKConfig+0x232>
      break;
 8006c38:	bf00      	nop
 8006c3a:	e000      	b.n	8006c3e <HAL_RCCEx_PeriphCLKConfig+0x232>
      break;
 8006c3c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006c3e:	7dfb      	ldrb	r3, [r7, #23]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d109      	bne.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x24c>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 8006c44:	4b2f      	ldr	r3, [pc, #188]	; (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006c46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c48:	f423 6260 	bic.w	r2, r3, #3584	; 0xe00
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c50:	492c      	ldr	r1, [pc, #176]	; (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006c52:	4313      	orrs	r3, r2
 8006c54:	650b      	str	r3, [r1, #80]	; 0x50
 8006c56:	e001      	b.n	8006c5c <HAL_RCCEx_PeriphCLKConfig+0x250>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c58:	7dfb      	ldrb	r3, [r7, #23]
 8006c5a:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d032      	beq.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    switch(PeriphClkInit->OspiClockSelection)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c6c:	2b10      	cmp	r3, #16
 8006c6e:	d009      	beq.n	8006c84 <HAL_RCCEx_PeriphCLKConfig+0x278>
 8006c70:	2b10      	cmp	r3, #16
 8006c72:	d802      	bhi.n	8006c7a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d018      	beq.n	8006caa <HAL_RCCEx_PeriphCLKConfig+0x29e>
 8006c78:	e014      	b.n	8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8006c7a:	2b20      	cmp	r3, #32
 8006c7c:	d009      	beq.n	8006c92 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8006c7e:	2b30      	cmp	r3, #48	; 0x30
 8006c80:	d015      	beq.n	8006cae <HAL_RCCEx_PeriphCLKConfig+0x2a2>
 8006c82:	e00f      	b.n	8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x298>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c84:	4b1f      	ldr	r3, [pc, #124]	; (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c88:	4a1e      	ldr	r2, [pc, #120]	; (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006c8a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006c8e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8006c90:	e00e      	b.n	8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x2a4>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	3304      	adds	r3, #4
 8006c96:	2102      	movs	r1, #2
 8006c98:	4618      	mov	r0, r3
 8006c9a:	f001 fb8b 	bl	80083b4 <RCCEx_PLL2_Config>
 8006c9e:	4603      	mov	r3, r0
 8006ca0:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8006ca2:	e005      	b.n	8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	75fb      	strb	r3, [r7, #23]
      break;
 8006ca8:	e002      	b.n	8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
      break;
 8006caa:	bf00      	nop
 8006cac:	e000      	b.n	8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
      break;
 8006cae:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006cb0:	7dfb      	ldrb	r3, [r7, #23]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d109      	bne.n	8006cca <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006cb6:	4b13      	ldr	r3, [pc, #76]	; (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006cb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006cba:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006cc2:	4910      	ldr	r1, [pc, #64]	; (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006cc4:	4313      	orrs	r3, r2
 8006cc6:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006cc8:	e001      	b.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cca:	7dfb      	ldrb	r3, [r7, #23]
 8006ccc:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d044      	beq.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0x358>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006cde:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ce2:	d021      	beq.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8006ce4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ce8:	d805      	bhi.n	8006cf6 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d00c      	beq.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8006cee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006cf2:	d010      	beq.n	8006d16 <HAL_RCCEx_PeriphCLKConfig+0x30a>
 8006cf4:	e021      	b.n	8006d3a <HAL_RCCEx_PeriphCLKConfig+0x32e>
 8006cf6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006cfa:	d021      	beq.n	8006d40 <HAL_RCCEx_PeriphCLKConfig+0x334>
 8006cfc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006d00:	d020      	beq.n	8006d44 <HAL_RCCEx_PeriphCLKConfig+0x338>
 8006d02:	e01a      	b.n	8006d3a <HAL_RCCEx_PeriphCLKConfig+0x32e>
 8006d04:	58024400 	.word	0x58024400
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d08:	4ba6      	ldr	r3, [pc, #664]	; (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006d0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d0c:	4aa5      	ldr	r2, [pc, #660]	; (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006d0e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006d12:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006d14:	e017      	b.n	8006d46 <HAL_RCCEx_PeriphCLKConfig+0x33a>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	3304      	adds	r3, #4
 8006d1a:	2100      	movs	r1, #0
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	f001 fb49 	bl	80083b4 <RCCEx_PLL2_Config>
 8006d22:	4603      	mov	r3, r0
 8006d24:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006d26:	e00e      	b.n	8006d46 <HAL_RCCEx_PeriphCLKConfig+0x33a>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	3324      	adds	r3, #36	; 0x24
 8006d2c:	2100      	movs	r1, #0
 8006d2e:	4618      	mov	r0, r3
 8006d30:	f001 fbf2 	bl	8008518 <RCCEx_PLL3_Config>
 8006d34:	4603      	mov	r3, r0
 8006d36:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006d38:	e005      	b.n	8006d46 <HAL_RCCEx_PeriphCLKConfig+0x33a>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	75fb      	strb	r3, [r7, #23]
      break;
 8006d3e:	e002      	b.n	8006d46 <HAL_RCCEx_PeriphCLKConfig+0x33a>
      break;
 8006d40:	bf00      	nop
 8006d42:	e000      	b.n	8006d46 <HAL_RCCEx_PeriphCLKConfig+0x33a>
      break;
 8006d44:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006d46:	7dfb      	ldrb	r3, [r7, #23]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d109      	bne.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0x354>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006d4c:	4b95      	ldr	r3, [pc, #596]	; (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006d4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d50:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d58:	4992      	ldr	r1, [pc, #584]	; (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	650b      	str	r3, [r1, #80]	; 0x50
 8006d5e:	e001      	b.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0x358>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d60:	7dfb      	ldrb	r3, [r7, #23]
 8006d62:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d042      	beq.n	8006df6 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006d74:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006d78:	d01b      	beq.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
 8006d7a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006d7e:	d805      	bhi.n	8006d8c <HAL_RCCEx_PeriphCLKConfig+0x380>
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d022      	beq.n	8006dca <HAL_RCCEx_PeriphCLKConfig+0x3be>
 8006d84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d88:	d00a      	beq.n	8006da0 <HAL_RCCEx_PeriphCLKConfig+0x394>
 8006d8a:	e01b      	b.n	8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
 8006d8c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006d90:	d01d      	beq.n	8006dce <HAL_RCCEx_PeriphCLKConfig+0x3c2>
 8006d92:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006d96:	d01c      	beq.n	8006dd2 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
 8006d98:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006d9c:	d01b      	beq.n	8006dd6 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
 8006d9e:	e011      	b.n	8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	3304      	adds	r3, #4
 8006da4:	2101      	movs	r1, #1
 8006da6:	4618      	mov	r0, r3
 8006da8:	f001 fb04 	bl	80083b4 <RCCEx_PLL2_Config>
 8006dac:	4603      	mov	r3, r0
 8006dae:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8006db0:	e012      	b.n	8006dd8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	3324      	adds	r3, #36	; 0x24
 8006db6:	2101      	movs	r1, #1
 8006db8:	4618      	mov	r0, r3
 8006dba:	f001 fbad 	bl	8008518 <RCCEx_PLL3_Config>
 8006dbe:	4603      	mov	r3, r0
 8006dc0:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8006dc2:	e009      	b.n	8006dd8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	75fb      	strb	r3, [r7, #23]
      break;
 8006dc8:	e006      	b.n	8006dd8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
      break;
 8006dca:	bf00      	nop
 8006dcc:	e004      	b.n	8006dd8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
      break;
 8006dce:	bf00      	nop
 8006dd0:	e002      	b.n	8006dd8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
      break;
 8006dd2:	bf00      	nop
 8006dd4:	e000      	b.n	8006dd8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
      break;
 8006dd6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006dd8:	7dfb      	ldrb	r3, [r7, #23]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d109      	bne.n	8006df2 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006dde:	4b71      	ldr	r3, [pc, #452]	; (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006de0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006de2:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006dea:	496e      	ldr	r1, [pc, #440]	; (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006dec:	4313      	orrs	r3, r2
 8006dee:	650b      	str	r3, [r1, #80]	; 0x50
 8006df0:	e001      	b.n	8006df6 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006df2:	7dfb      	ldrb	r3, [r7, #23]
 8006df4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d049      	beq.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006e08:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006e0c:	d02a      	beq.n	8006e64 <HAL_RCCEx_PeriphCLKConfig+0x458>
 8006e0e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006e12:	d808      	bhi.n	8006e26 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8006e14:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006e18:	d00f      	beq.n	8006e3a <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8006e1a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006e1e:	d015      	beq.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x440>
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d021      	beq.n	8006e68 <HAL_RCCEx_PeriphCLKConfig+0x45c>
 8006e24:	e01b      	b.n	8006e5e <HAL_RCCEx_PeriphCLKConfig+0x452>
 8006e26:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006e2a:	d01f      	beq.n	8006e6c <HAL_RCCEx_PeriphCLKConfig+0x460>
 8006e2c:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8006e30:	d01e      	beq.n	8006e70 <HAL_RCCEx_PeriphCLKConfig+0x464>
 8006e32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e36:	d01d      	beq.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x468>
 8006e38:	e011      	b.n	8006e5e <HAL_RCCEx_PeriphCLKConfig+0x452>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	3304      	adds	r3, #4
 8006e3e:	2101      	movs	r1, #1
 8006e40:	4618      	mov	r0, r3
 8006e42:	f001 fab7 	bl	80083b4 <RCCEx_PLL2_Config>
 8006e46:	4603      	mov	r3, r0
 8006e48:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8006e4a:	e014      	b.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	3324      	adds	r3, #36	; 0x24
 8006e50:	2101      	movs	r1, #1
 8006e52:	4618      	mov	r0, r3
 8006e54:	f001 fb60 	bl	8008518 <RCCEx_PLL3_Config>
 8006e58:	4603      	mov	r3, r0
 8006e5a:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8006e5c:	e00b      	b.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0x46a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8006e5e:	2301      	movs	r3, #1
 8006e60:	75fb      	strb	r3, [r7, #23]
      break;
 8006e62:	e008      	b.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0x46a>
      break;
 8006e64:	bf00      	nop
 8006e66:	e006      	b.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0x46a>
      break;
 8006e68:	bf00      	nop
 8006e6a:	e004      	b.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0x46a>
      break;
 8006e6c:	bf00      	nop
 8006e6e:	e002      	b.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0x46a>
      break;
 8006e70:	bf00      	nop
 8006e72:	e000      	b.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0x46a>
      break;
 8006e74:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006e76:	7dfb      	ldrb	r3, [r7, #23]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d10a      	bne.n	8006e92 <HAL_RCCEx_PeriphCLKConfig+0x486>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006e7c:	4b49      	ldr	r3, [pc, #292]	; (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006e7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e80:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006e8a:	4946      	ldr	r1, [pc, #280]	; (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006e8c:	4313      	orrs	r3, r2
 8006e8e:	658b      	str	r3, [r1, #88]	; 0x58
 8006e90:	e001      	b.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e92:	7dfb      	ldrb	r3, [r7, #23]
 8006e94:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d02d      	beq.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0x4f2>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ea6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006eaa:	d005      	beq.n	8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 8006eac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006eb0:	d009      	beq.n	8006ec6 <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d013      	beq.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006eb6:	e00f      	b.n	8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006eb8:	4b3a      	ldr	r3, [pc, #232]	; (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ebc:	4a39      	ldr	r2, [pc, #228]	; (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006ebe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006ec2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8006ec4:	e00c      	b.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	3304      	adds	r3, #4
 8006eca:	2101      	movs	r1, #1
 8006ecc:	4618      	mov	r0, r3
 8006ece:	f001 fa71 	bl	80083b4 <RCCEx_PLL2_Config>
 8006ed2:	4603      	mov	r3, r0
 8006ed4:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8006ed6:	e003      	b.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006ed8:	2301      	movs	r3, #1
 8006eda:	75fb      	strb	r3, [r7, #23]
      break;
 8006edc:	e000      	b.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      break;
 8006ede:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006ee0:	7dfb      	ldrb	r3, [r7, #23]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d109      	bne.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x4ee>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006ee6:	4b2f      	ldr	r3, [pc, #188]	; (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006ee8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006eea:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ef2:	492c      	ldr	r1, [pc, #176]	; (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006ef4:	4313      	orrs	r3, r2
 8006ef6:	650b      	str	r3, [r1, #80]	; 0x50
 8006ef8:	e001      	b.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0x4f2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006efa:	7dfb      	ldrb	r3, [r7, #23]
 8006efc:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d031      	beq.n	8006f6e <HAL_RCCEx_PeriphCLKConfig+0x562>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f0e:	2b03      	cmp	r3, #3
 8006f10:	d81a      	bhi.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x53c>
 8006f12:	a201      	add	r2, pc, #4	; (adr r2, 8006f18 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f18:	08006f4f 	.word	0x08006f4f
 8006f1c:	08006f29 	.word	0x08006f29
 8006f20:	08006f37 	.word	0x08006f37
 8006f24:	08006f4f 	.word	0x08006f4f
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f28:	4b1e      	ldr	r3, [pc, #120]	; (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f2c:	4a1d      	ldr	r2, [pc, #116]	; (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006f2e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006f32:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8006f34:	e00c      	b.n	8006f50 <HAL_RCCEx_PeriphCLKConfig+0x544>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	3304      	adds	r3, #4
 8006f3a:	2102      	movs	r1, #2
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	f001 fa39 	bl	80083b4 <RCCEx_PLL2_Config>
 8006f42:	4603      	mov	r3, r0
 8006f44:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8006f46:	e003      	b.n	8006f50 <HAL_RCCEx_PeriphCLKConfig+0x544>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8006f48:	2301      	movs	r3, #1
 8006f4a:	75fb      	strb	r3, [r7, #23]
      break;
 8006f4c:	e000      	b.n	8006f50 <HAL_RCCEx_PeriphCLKConfig+0x544>
      break;
 8006f4e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006f50:	7dfb      	ldrb	r3, [r7, #23]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d109      	bne.n	8006f6a <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006f56:	4b13      	ldr	r3, [pc, #76]	; (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006f58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f5a:	f023 0203 	bic.w	r2, r3, #3
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f62:	4910      	ldr	r1, [pc, #64]	; (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006f64:	4313      	orrs	r3, r2
 8006f66:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006f68:	e001      	b.n	8006f6e <HAL_RCCEx_PeriphCLKConfig+0x562>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f6a:	7dfb      	ldrb	r3, [r7, #23]
 8006f6c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	f000 808a 	beq.w	8007090 <HAL_RCCEx_PeriphCLKConfig+0x684>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006f7c:	4b0a      	ldr	r3, [pc, #40]	; (8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4a09      	ldr	r2, [pc, #36]	; (8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8006f82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f86:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006f88:	f7fa fca4 	bl	80018d4 <HAL_GetTick>
 8006f8c:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006f8e:	e00d      	b.n	8006fac <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f90:	f7fa fca0 	bl	80018d4 <HAL_GetTick>
 8006f94:	4602      	mov	r2, r0
 8006f96:	693b      	ldr	r3, [r7, #16]
 8006f98:	1ad3      	subs	r3, r2, r3
 8006f9a:	2b64      	cmp	r3, #100	; 0x64
 8006f9c:	d906      	bls.n	8006fac <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        ret = HAL_TIMEOUT;
 8006f9e:	2303      	movs	r3, #3
 8006fa0:	75fb      	strb	r3, [r7, #23]
        break;
 8006fa2:	e009      	b.n	8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8006fa4:	58024400 	.word	0x58024400
 8006fa8:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006fac:	4bba      	ldr	r3, [pc, #744]	; (8007298 <HAL_RCCEx_PeriphCLKConfig+0x88c>)
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d0eb      	beq.n	8006f90 <HAL_RCCEx_PeriphCLKConfig+0x584>
      }
    }

    if(ret == HAL_OK)
 8006fb8:	7dfb      	ldrb	r3, [r7, #23]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d166      	bne.n	800708c <HAL_RCCEx_PeriphCLKConfig+0x680>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006fbe:	4bb7      	ldr	r3, [pc, #732]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8006fc0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006fc8:	4053      	eors	r3, r2
 8006fca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d013      	beq.n	8006ffa <HAL_RCCEx_PeriphCLKConfig+0x5ee>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006fd2:	4bb2      	ldr	r3, [pc, #712]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8006fd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fda:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006fdc:	4baf      	ldr	r3, [pc, #700]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8006fde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fe0:	4aae      	ldr	r2, [pc, #696]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8006fe2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006fe6:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006fe8:	4bac      	ldr	r3, [pc, #688]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8006fea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fec:	4aab      	ldr	r2, [pc, #684]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8006fee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ff2:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006ff4:	4aa9      	ldr	r2, [pc, #676]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007000:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007004:	d115      	bne.n	8007032 <HAL_RCCEx_PeriphCLKConfig+0x626>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007006:	f7fa fc65 	bl	80018d4 <HAL_GetTick>
 800700a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800700c:	e00b      	b.n	8007026 <HAL_RCCEx_PeriphCLKConfig+0x61a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800700e:	f7fa fc61 	bl	80018d4 <HAL_GetTick>
 8007012:	4602      	mov	r2, r0
 8007014:	693b      	ldr	r3, [r7, #16]
 8007016:	1ad3      	subs	r3, r2, r3
 8007018:	f241 3288 	movw	r2, #5000	; 0x1388
 800701c:	4293      	cmp	r3, r2
 800701e:	d902      	bls.n	8007026 <HAL_RCCEx_PeriphCLKConfig+0x61a>
          {
            ret = HAL_TIMEOUT;
 8007020:	2303      	movs	r3, #3
 8007022:	75fb      	strb	r3, [r7, #23]
            break;
 8007024:	e005      	b.n	8007032 <HAL_RCCEx_PeriphCLKConfig+0x626>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007026:	4b9d      	ldr	r3, [pc, #628]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8007028:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800702a:	f003 0302 	and.w	r3, r3, #2
 800702e:	2b00      	cmp	r3, #0
 8007030:	d0ed      	beq.n	800700e <HAL_RCCEx_PeriphCLKConfig+0x602>
          }
        }
      }

      if(ret == HAL_OK)
 8007032:	7dfb      	ldrb	r3, [r7, #23]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d126      	bne.n	8007086 <HAL_RCCEx_PeriphCLKConfig+0x67a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800703e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007042:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007046:	d10d      	bne.n	8007064 <HAL_RCCEx_PeriphCLKConfig+0x658>
 8007048:	4b94      	ldr	r3, [pc, #592]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 800704a:	691b      	ldr	r3, [r3, #16]
 800704c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007056:	0919      	lsrs	r1, r3, #4
 8007058:	4b91      	ldr	r3, [pc, #580]	; (80072a0 <HAL_RCCEx_PeriphCLKConfig+0x894>)
 800705a:	400b      	ands	r3, r1
 800705c:	498f      	ldr	r1, [pc, #572]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 800705e:	4313      	orrs	r3, r2
 8007060:	610b      	str	r3, [r1, #16]
 8007062:	e005      	b.n	8007070 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8007064:	4b8d      	ldr	r3, [pc, #564]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8007066:	691b      	ldr	r3, [r3, #16]
 8007068:	4a8c      	ldr	r2, [pc, #560]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 800706a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800706e:	6113      	str	r3, [r2, #16]
 8007070:	4b8a      	ldr	r3, [pc, #552]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8007072:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800707a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800707e:	4987      	ldr	r1, [pc, #540]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8007080:	4313      	orrs	r3, r2
 8007082:	670b      	str	r3, [r1, #112]	; 0x70
 8007084:	e004      	b.n	8007090 <HAL_RCCEx_PeriphCLKConfig+0x684>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007086:	7dfb      	ldrb	r3, [r7, #23]
 8007088:	75bb      	strb	r3, [r7, #22]
 800708a:	e001      	b.n	8007090 <HAL_RCCEx_PeriphCLKConfig+0x684>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800708c:	7dfb      	ldrb	r3, [r7, #23]
 800708e:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f003 0301 	and.w	r3, r3, #1
 8007098:	2b00      	cmp	r3, #0
 800709a:	d07f      	beq.n	800719c <HAL_RCCEx_PeriphCLKConfig+0x790>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80070a2:	2b28      	cmp	r3, #40	; 0x28
 80070a4:	d866      	bhi.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0x768>
 80070a6:	a201      	add	r2, pc, #4	; (adr r2, 80070ac <HAL_RCCEx_PeriphCLKConfig+0x6a0>)
 80070a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070ac:	0800717b 	.word	0x0800717b
 80070b0:	08007175 	.word	0x08007175
 80070b4:	08007175 	.word	0x08007175
 80070b8:	08007175 	.word	0x08007175
 80070bc:	08007175 	.word	0x08007175
 80070c0:	08007175 	.word	0x08007175
 80070c4:	08007175 	.word	0x08007175
 80070c8:	08007175 	.word	0x08007175
 80070cc:	08007151 	.word	0x08007151
 80070d0:	08007175 	.word	0x08007175
 80070d4:	08007175 	.word	0x08007175
 80070d8:	08007175 	.word	0x08007175
 80070dc:	08007175 	.word	0x08007175
 80070e0:	08007175 	.word	0x08007175
 80070e4:	08007175 	.word	0x08007175
 80070e8:	08007175 	.word	0x08007175
 80070ec:	08007163 	.word	0x08007163
 80070f0:	08007175 	.word	0x08007175
 80070f4:	08007175 	.word	0x08007175
 80070f8:	08007175 	.word	0x08007175
 80070fc:	08007175 	.word	0x08007175
 8007100:	08007175 	.word	0x08007175
 8007104:	08007175 	.word	0x08007175
 8007108:	08007175 	.word	0x08007175
 800710c:	0800717b 	.word	0x0800717b
 8007110:	08007175 	.word	0x08007175
 8007114:	08007175 	.word	0x08007175
 8007118:	08007175 	.word	0x08007175
 800711c:	08007175 	.word	0x08007175
 8007120:	08007175 	.word	0x08007175
 8007124:	08007175 	.word	0x08007175
 8007128:	08007175 	.word	0x08007175
 800712c:	0800717b 	.word	0x0800717b
 8007130:	08007175 	.word	0x08007175
 8007134:	08007175 	.word	0x08007175
 8007138:	08007175 	.word	0x08007175
 800713c:	08007175 	.word	0x08007175
 8007140:	08007175 	.word	0x08007175
 8007144:	08007175 	.word	0x08007175
 8007148:	08007175 	.word	0x08007175
 800714c:	0800717b 	.word	0x0800717b
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	3304      	adds	r3, #4
 8007154:	2101      	movs	r1, #1
 8007156:	4618      	mov	r0, r3
 8007158:	f001 f92c 	bl	80083b4 <RCCEx_PLL2_Config>
 800715c:	4603      	mov	r3, r0
 800715e:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8007160:	e00c      	b.n	800717c <HAL_RCCEx_PeriphCLKConfig+0x770>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	3324      	adds	r3, #36	; 0x24
 8007166:	2101      	movs	r1, #1
 8007168:	4618      	mov	r0, r3
 800716a:	f001 f9d5 	bl	8008518 <RCCEx_PLL3_Config>
 800716e:	4603      	mov	r3, r0
 8007170:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8007172:	e003      	b.n	800717c <HAL_RCCEx_PeriphCLKConfig+0x770>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007174:	2301      	movs	r3, #1
 8007176:	75fb      	strb	r3, [r7, #23]
      break;
 8007178:	e000      	b.n	800717c <HAL_RCCEx_PeriphCLKConfig+0x770>
      break;
 800717a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800717c:	7dfb      	ldrb	r3, [r7, #23]
 800717e:	2b00      	cmp	r3, #0
 8007180:	d10a      	bne.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x78c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007182:	4b46      	ldr	r3, [pc, #280]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8007184:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007186:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007190:	4942      	ldr	r1, [pc, #264]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8007192:	4313      	orrs	r3, r2
 8007194:	654b      	str	r3, [r1, #84]	; 0x54
 8007196:	e001      	b.n	800719c <HAL_RCCEx_PeriphCLKConfig+0x790>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007198:	7dfb      	ldrb	r3, [r7, #23]
 800719a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f003 0302 	and.w	r3, r3, #2
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d038      	beq.n	800721a <HAL_RCCEx_PeriphCLKConfig+0x80e>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80071ac:	2b05      	cmp	r3, #5
 80071ae:	d821      	bhi.n	80071f4 <HAL_RCCEx_PeriphCLKConfig+0x7e8>
 80071b0:	a201      	add	r2, pc, #4	; (adr r2, 80071b8 <HAL_RCCEx_PeriphCLKConfig+0x7ac>)
 80071b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071b6:	bf00      	nop
 80071b8:	080071fb 	.word	0x080071fb
 80071bc:	080071d1 	.word	0x080071d1
 80071c0:	080071e3 	.word	0x080071e3
 80071c4:	080071fb 	.word	0x080071fb
 80071c8:	080071fb 	.word	0x080071fb
 80071cc:	080071fb 	.word	0x080071fb
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	3304      	adds	r3, #4
 80071d4:	2101      	movs	r1, #1
 80071d6:	4618      	mov	r0, r3
 80071d8:	f001 f8ec 	bl	80083b4 <RCCEx_PLL2_Config>
 80071dc:	4603      	mov	r3, r0
 80071de:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80071e0:	e00c      	b.n	80071fc <HAL_RCCEx_PeriphCLKConfig+0x7f0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	3324      	adds	r3, #36	; 0x24
 80071e6:	2101      	movs	r1, #1
 80071e8:	4618      	mov	r0, r3
 80071ea:	f001 f995 	bl	8008518 <RCCEx_PLL3_Config>
 80071ee:	4603      	mov	r3, r0
 80071f0:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80071f2:	e003      	b.n	80071fc <HAL_RCCEx_PeriphCLKConfig+0x7f0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80071f4:	2301      	movs	r3, #1
 80071f6:	75fb      	strb	r3, [r7, #23]
      break;
 80071f8:	e000      	b.n	80071fc <HAL_RCCEx_PeriphCLKConfig+0x7f0>
      break;
 80071fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80071fc:	7dfb      	ldrb	r3, [r7, #23]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d109      	bne.n	8007216 <HAL_RCCEx_PeriphCLKConfig+0x80a>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007202:	4b26      	ldr	r3, [pc, #152]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8007204:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007206:	f023 0207 	bic.w	r2, r3, #7
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800720e:	4923      	ldr	r1, [pc, #140]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8007210:	4313      	orrs	r3, r2
 8007212:	654b      	str	r3, [r1, #84]	; 0x54
 8007214:	e001      	b.n	800721a <HAL_RCCEx_PeriphCLKConfig+0x80e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007216:	7dfb      	ldrb	r3, [r7, #23]
 8007218:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f003 0304 	and.w	r3, r3, #4
 8007222:	2b00      	cmp	r3, #0
 8007224:	d040      	beq.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0x89c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800722c:	2b05      	cmp	r3, #5
 800722e:	d821      	bhi.n	8007274 <HAL_RCCEx_PeriphCLKConfig+0x868>
 8007230:	a201      	add	r2, pc, #4	; (adr r2, 8007238 <HAL_RCCEx_PeriphCLKConfig+0x82c>)
 8007232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007236:	bf00      	nop
 8007238:	0800727b 	.word	0x0800727b
 800723c:	08007251 	.word	0x08007251
 8007240:	08007263 	.word	0x08007263
 8007244:	0800727b 	.word	0x0800727b
 8007248:	0800727b 	.word	0x0800727b
 800724c:	0800727b 	.word	0x0800727b
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	3304      	adds	r3, #4
 8007254:	2101      	movs	r1, #1
 8007256:	4618      	mov	r0, r3
 8007258:	f001 f8ac 	bl	80083b4 <RCCEx_PLL2_Config>
 800725c:	4603      	mov	r3, r0
 800725e:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007260:	e00c      	b.n	800727c <HAL_RCCEx_PeriphCLKConfig+0x870>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	3324      	adds	r3, #36	; 0x24
 8007266:	2101      	movs	r1, #1
 8007268:	4618      	mov	r0, r3
 800726a:	f001 f955 	bl	8008518 <RCCEx_PLL3_Config>
 800726e:	4603      	mov	r3, r0
 8007270:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007272:	e003      	b.n	800727c <HAL_RCCEx_PeriphCLKConfig+0x870>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007274:	2301      	movs	r3, #1
 8007276:	75fb      	strb	r3, [r7, #23]
      break;
 8007278:	e000      	b.n	800727c <HAL_RCCEx_PeriphCLKConfig+0x870>
      break;
 800727a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800727c:	7dfb      	ldrb	r3, [r7, #23]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d110      	bne.n	80072a4 <HAL_RCCEx_PeriphCLKConfig+0x898>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007282:	4b06      	ldr	r3, [pc, #24]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8007284:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007286:	f023 0207 	bic.w	r2, r3, #7
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007290:	4902      	ldr	r1, [pc, #8]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8007292:	4313      	orrs	r3, r2
 8007294:	658b      	str	r3, [r1, #88]	; 0x58
 8007296:	e007      	b.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0x89c>
 8007298:	58024800 	.word	0x58024800
 800729c:	58024400 	.word	0x58024400
 80072a0:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072a4:	7dfb      	ldrb	r3, [r7, #23]
 80072a6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f003 0320 	and.w	r3, r3, #32
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d044      	beq.n	800733e <HAL_RCCEx_PeriphCLKConfig+0x932>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80072ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80072be:	d01b      	beq.n	80072f8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
 80072c0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80072c4:	d805      	bhi.n	80072d2 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d022      	beq.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0x904>
 80072ca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80072ce:	d00a      	beq.n	80072e6 <HAL_RCCEx_PeriphCLKConfig+0x8da>
 80072d0:	e01b      	b.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x8fe>
 80072d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072d6:	d01d      	beq.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0x908>
 80072d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80072dc:	d01c      	beq.n	8007318 <HAL_RCCEx_PeriphCLKConfig+0x90c>
 80072de:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80072e2:	d01b      	beq.n	800731c <HAL_RCCEx_PeriphCLKConfig+0x910>
 80072e4:	e011      	b.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x8fe>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	3304      	adds	r3, #4
 80072ea:	2100      	movs	r1, #0
 80072ec:	4618      	mov	r0, r3
 80072ee:	f001 f861 	bl	80083b4 <RCCEx_PLL2_Config>
 80072f2:	4603      	mov	r3, r0
 80072f4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80072f6:	e012      	b.n	800731e <HAL_RCCEx_PeriphCLKConfig+0x912>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	3324      	adds	r3, #36	; 0x24
 80072fc:	2102      	movs	r1, #2
 80072fe:	4618      	mov	r0, r3
 8007300:	f001 f90a 	bl	8008518 <RCCEx_PLL3_Config>
 8007304:	4603      	mov	r3, r0
 8007306:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8007308:	e009      	b.n	800731e <HAL_RCCEx_PeriphCLKConfig+0x912>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800730a:	2301      	movs	r3, #1
 800730c:	75fb      	strb	r3, [r7, #23]
      break;
 800730e:	e006      	b.n	800731e <HAL_RCCEx_PeriphCLKConfig+0x912>
      break;
 8007310:	bf00      	nop
 8007312:	e004      	b.n	800731e <HAL_RCCEx_PeriphCLKConfig+0x912>
      break;
 8007314:	bf00      	nop
 8007316:	e002      	b.n	800731e <HAL_RCCEx_PeriphCLKConfig+0x912>
      break;
 8007318:	bf00      	nop
 800731a:	e000      	b.n	800731e <HAL_RCCEx_PeriphCLKConfig+0x912>
      break;
 800731c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800731e:	7dfb      	ldrb	r3, [r7, #23]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d10a      	bne.n	800733a <HAL_RCCEx_PeriphCLKConfig+0x92e>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007324:	4bb3      	ldr	r3, [pc, #716]	; (80075f4 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 8007326:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007328:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007332:	49b0      	ldr	r1, [pc, #704]	; (80075f4 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 8007334:	4313      	orrs	r3, r2
 8007336:	654b      	str	r3, [r1, #84]	; 0x54
 8007338:	e001      	b.n	800733e <HAL_RCCEx_PeriphCLKConfig+0x932>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800733a:	7dfb      	ldrb	r3, [r7, #23]
 800733c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007346:	2b00      	cmp	r3, #0
 8007348:	d044      	beq.n	80073d4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007350:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007354:	d01b      	beq.n	800738e <HAL_RCCEx_PeriphCLKConfig+0x982>
 8007356:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800735a:	d805      	bhi.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 800735c:	2b00      	cmp	r3, #0
 800735e:	d022      	beq.n	80073a6 <HAL_RCCEx_PeriphCLKConfig+0x99a>
 8007360:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007364:	d00a      	beq.n	800737c <HAL_RCCEx_PeriphCLKConfig+0x970>
 8007366:	e01b      	b.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0x994>
 8007368:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800736c:	d01d      	beq.n	80073aa <HAL_RCCEx_PeriphCLKConfig+0x99e>
 800736e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007372:	d01c      	beq.n	80073ae <HAL_RCCEx_PeriphCLKConfig+0x9a2>
 8007374:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007378:	d01b      	beq.n	80073b2 <HAL_RCCEx_PeriphCLKConfig+0x9a6>
 800737a:	e011      	b.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0x994>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	3304      	adds	r3, #4
 8007380:	2100      	movs	r1, #0
 8007382:	4618      	mov	r0, r3
 8007384:	f001 f816 	bl	80083b4 <RCCEx_PLL2_Config>
 8007388:	4603      	mov	r3, r0
 800738a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800738c:	e012      	b.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0x9a8>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	3324      	adds	r3, #36	; 0x24
 8007392:	2102      	movs	r1, #2
 8007394:	4618      	mov	r0, r3
 8007396:	f001 f8bf 	bl	8008518 <RCCEx_PLL3_Config>
 800739a:	4603      	mov	r3, r0
 800739c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800739e:	e009      	b.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80073a0:	2301      	movs	r3, #1
 80073a2:	75fb      	strb	r3, [r7, #23]
      break;
 80073a4:	e006      	b.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
      break;
 80073a6:	bf00      	nop
 80073a8:	e004      	b.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
      break;
 80073aa:	bf00      	nop
 80073ac:	e002      	b.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
      break;
 80073ae:	bf00      	nop
 80073b0:	e000      	b.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
      break;
 80073b2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80073b4:	7dfb      	ldrb	r3, [r7, #23]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d10a      	bne.n	80073d0 <HAL_RCCEx_PeriphCLKConfig+0x9c4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80073ba:	4b8e      	ldr	r3, [pc, #568]	; (80075f4 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 80073bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073be:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80073c8:	498a      	ldr	r1, [pc, #552]	; (80075f4 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 80073ca:	4313      	orrs	r3, r2
 80073cc:	658b      	str	r3, [r1, #88]	; 0x58
 80073ce:	e001      	b.n	80073d4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073d0:	7dfb      	ldrb	r3, [r7, #23]
 80073d2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d044      	beq.n	800746a <HAL_RCCEx_PeriphCLKConfig+0xa5e>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80073e6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80073ea:	d01b      	beq.n	8007424 <HAL_RCCEx_PeriphCLKConfig+0xa18>
 80073ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80073f0:	d805      	bhi.n	80073fe <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d022      	beq.n	800743c <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80073f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073fa:	d00a      	beq.n	8007412 <HAL_RCCEx_PeriphCLKConfig+0xa06>
 80073fc:	e01b      	b.n	8007436 <HAL_RCCEx_PeriphCLKConfig+0xa2a>
 80073fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007402:	d01d      	beq.n	8007440 <HAL_RCCEx_PeriphCLKConfig+0xa34>
 8007404:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8007408:	d01c      	beq.n	8007444 <HAL_RCCEx_PeriphCLKConfig+0xa38>
 800740a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800740e:	d01b      	beq.n	8007448 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
 8007410:	e011      	b.n	8007436 <HAL_RCCEx_PeriphCLKConfig+0xa2a>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	3304      	adds	r3, #4
 8007416:	2100      	movs	r1, #0
 8007418:	4618      	mov	r0, r3
 800741a:	f000 ffcb 	bl	80083b4 <RCCEx_PLL2_Config>
 800741e:	4603      	mov	r3, r0
 8007420:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8007422:	e012      	b.n	800744a <HAL_RCCEx_PeriphCLKConfig+0xa3e>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	3324      	adds	r3, #36	; 0x24
 8007428:	2102      	movs	r1, #2
 800742a:	4618      	mov	r0, r3
 800742c:	f001 f874 	bl	8008518 <RCCEx_PLL3_Config>
 8007430:	4603      	mov	r3, r0
 8007432:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8007434:	e009      	b.n	800744a <HAL_RCCEx_PeriphCLKConfig+0xa3e>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007436:	2301      	movs	r3, #1
 8007438:	75fb      	strb	r3, [r7, #23]
      break;
 800743a:	e006      	b.n	800744a <HAL_RCCEx_PeriphCLKConfig+0xa3e>
      break;
 800743c:	bf00      	nop
 800743e:	e004      	b.n	800744a <HAL_RCCEx_PeriphCLKConfig+0xa3e>
      break;
 8007440:	bf00      	nop
 8007442:	e002      	b.n	800744a <HAL_RCCEx_PeriphCLKConfig+0xa3e>
      break;
 8007444:	bf00      	nop
 8007446:	e000      	b.n	800744a <HAL_RCCEx_PeriphCLKConfig+0xa3e>
      break;
 8007448:	bf00      	nop
    }

    if(ret == HAL_OK)
 800744a:	7dfb      	ldrb	r3, [r7, #23]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d10a      	bne.n	8007466 <HAL_RCCEx_PeriphCLKConfig+0xa5a>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007450:	4b68      	ldr	r3, [pc, #416]	; (80075f4 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 8007452:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007454:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800745e:	4965      	ldr	r1, [pc, #404]	; (80075f4 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 8007460:	4313      	orrs	r3, r2
 8007462:	658b      	str	r3, [r1, #88]	; 0x58
 8007464:	e001      	b.n	800746a <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007466:	7dfb      	ldrb	r3, [r7, #23]
 8007468:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f003 0308 	and.w	r3, r3, #8
 8007472:	2b00      	cmp	r3, #0
 8007474:	d01a      	beq.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0xaa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800747c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007480:	d10a      	bne.n	8007498 <HAL_RCCEx_PeriphCLKConfig+0xa8c>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	3324      	adds	r3, #36	; 0x24
 8007486:	2102      	movs	r1, #2
 8007488:	4618      	mov	r0, r3
 800748a:	f001 f845 	bl	8008518 <RCCEx_PLL3_Config>
 800748e:	4603      	mov	r3, r0
 8007490:	2b00      	cmp	r3, #0
 8007492:	d001      	beq.n	8007498 <HAL_RCCEx_PeriphCLKConfig+0xa8c>
        {
          status = HAL_ERROR;
 8007494:	2301      	movs	r3, #1
 8007496:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007498:	4b56      	ldr	r3, [pc, #344]	; (80075f4 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 800749a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800749c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074a6:	4953      	ldr	r1, [pc, #332]	; (80075f4 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 80074a8:	4313      	orrs	r3, r2
 80074aa:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f003 0310 	and.w	r3, r3, #16
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d01a      	beq.n	80074ee <HAL_RCCEx_PeriphCLKConfig+0xae2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80074be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074c2:	d10a      	bne.n	80074da <HAL_RCCEx_PeriphCLKConfig+0xace>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	3324      	adds	r3, #36	; 0x24
 80074c8:	2102      	movs	r1, #2
 80074ca:	4618      	mov	r0, r3
 80074cc:	f001 f824 	bl	8008518 <RCCEx_PLL3_Config>
 80074d0:	4603      	mov	r3, r0
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d001      	beq.n	80074da <HAL_RCCEx_PeriphCLKConfig+0xace>
      {
        status = HAL_ERROR;
 80074d6:	2301      	movs	r3, #1
 80074d8:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80074da:	4b46      	ldr	r3, [pc, #280]	; (80075f4 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 80074dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074de:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80074e8:	4942      	ldr	r1, [pc, #264]	; (80075f4 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 80074ea:	4313      	orrs	r3, r2
 80074ec:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d030      	beq.n	800755c <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->AdcClockSelection)
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8007500:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007504:	d00d      	beq.n	8007522 <HAL_RCCEx_PeriphCLKConfig+0xb16>
 8007506:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800750a:	d016      	beq.n	800753a <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 800750c:	2b00      	cmp	r3, #0
 800750e:	d111      	bne.n	8007534 <HAL_RCCEx_PeriphCLKConfig+0xb28>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	3304      	adds	r3, #4
 8007514:	2100      	movs	r1, #0
 8007516:	4618      	mov	r0, r3
 8007518:	f000 ff4c 	bl	80083b4 <RCCEx_PLL2_Config>
 800751c:	4603      	mov	r3, r0
 800751e:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8007520:	e00c      	b.n	800753c <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	3324      	adds	r3, #36	; 0x24
 8007526:	2102      	movs	r1, #2
 8007528:	4618      	mov	r0, r3
 800752a:	f000 fff5 	bl	8008518 <RCCEx_PLL3_Config>
 800752e:	4603      	mov	r3, r0
 8007530:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8007532:	e003      	b.n	800753c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007534:	2301      	movs	r3, #1
 8007536:	75fb      	strb	r3, [r7, #23]
      break;
 8007538:	e000      	b.n	800753c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800753a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800753c:	7dfb      	ldrb	r3, [r7, #23]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d10a      	bne.n	8007558 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007542:	4b2c      	ldr	r3, [pc, #176]	; (80075f4 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 8007544:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007546:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8007550:	4928      	ldr	r1, [pc, #160]	; (80075f4 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 8007552:	4313      	orrs	r3, r2
 8007554:	658b      	str	r3, [r1, #88]	; 0x58
 8007556:	e001      	b.n	800755c <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007558:	7dfb      	ldrb	r3, [r7, #23]
 800755a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007564:	2b00      	cmp	r3, #0
 8007566:	d02f      	beq.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0xbbc>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800756e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007572:	d00c      	beq.n	800758e <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8007574:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007578:	d015      	beq.n	80075a6 <HAL_RCCEx_PeriphCLKConfig+0xb9a>
 800757a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800757e:	d10f      	bne.n	80075a0 <HAL_RCCEx_PeriphCLKConfig+0xb94>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007580:	4b1c      	ldr	r3, [pc, #112]	; (80075f4 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 8007582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007584:	4a1b      	ldr	r2, [pc, #108]	; (80075f4 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 8007586:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800758a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800758c:	e00c      	b.n	80075a8 <HAL_RCCEx_PeriphCLKConfig+0xb9c>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	3324      	adds	r3, #36	; 0x24
 8007592:	2101      	movs	r1, #1
 8007594:	4618      	mov	r0, r3
 8007596:	f000 ffbf 	bl	8008518 <RCCEx_PLL3_Config>
 800759a:	4603      	mov	r3, r0
 800759c:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 800759e:	e003      	b.n	80075a8 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80075a0:	2301      	movs	r3, #1
 80075a2:	75fb      	strb	r3, [r7, #23]
      break;
 80075a4:	e000      	b.n	80075a8 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
      break;
 80075a6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80075a8:	7dfb      	ldrb	r3, [r7, #23]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d10a      	bne.n	80075c4 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80075ae:	4b11      	ldr	r3, [pc, #68]	; (80075f4 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 80075b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075b2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80075bc:	490d      	ldr	r1, [pc, #52]	; (80075f4 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 80075be:	4313      	orrs	r3, r2
 80075c0:	654b      	str	r3, [r1, #84]	; 0x54
 80075c2:	e001      	b.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0xbbc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075c4:	7dfb      	ldrb	r3, [r7, #23]
 80075c6:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d02c      	beq.n	800762e <HAL_RCCEx_PeriphCLKConfig+0xc22>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d003      	beq.n	80075e4 <HAL_RCCEx_PeriphCLKConfig+0xbd8>
 80075dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80075e0:	d00a      	beq.n	80075f8 <HAL_RCCEx_PeriphCLKConfig+0xbec>
 80075e2:	e012      	b.n	800760a <HAL_RCCEx_PeriphCLKConfig+0xbfe>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80075e4:	4b03      	ldr	r3, [pc, #12]	; (80075f4 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 80075e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075e8:	4a02      	ldr	r2, [pc, #8]	; (80075f4 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 80075ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80075ee:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80075f0:	e00e      	b.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0xc04>
 80075f2:	bf00      	nop
 80075f4:	58024400 	.word	0x58024400

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	3304      	adds	r3, #4
 80075fc:	2102      	movs	r1, #2
 80075fe:	4618      	mov	r0, r3
 8007600:	f000 fed8 	bl	80083b4 <RCCEx_PLL2_Config>
 8007604:	4603      	mov	r3, r0
 8007606:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8007608:	e002      	b.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0xc04>

    default:
      ret = HAL_ERROR;
 800760a:	2301      	movs	r3, #1
 800760c:	75fb      	strb	r3, [r7, #23]
      break;
 800760e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007610:	7dfb      	ldrb	r3, [r7, #23]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d109      	bne.n	800762a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007616:	4b56      	ldr	r3, [pc, #344]	; (8007770 <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 8007618:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800761a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007622:	4953      	ldr	r1, [pc, #332]	; (8007770 <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 8007624:	4313      	orrs	r3, r2
 8007626:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007628:	e001      	b.n	800762e <HAL_RCCEx_PeriphCLKConfig+0xc22>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800762a:	7dfb      	ldrb	r3, [r7, #23]
 800762c:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007636:	2b00      	cmp	r3, #0
 8007638:	d00a      	beq.n	8007650 <HAL_RCCEx_PeriphCLKConfig+0xc44>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	3324      	adds	r3, #36	; 0x24
 800763e:	2102      	movs	r1, #2
 8007640:	4618      	mov	r0, r3
 8007642:	f000 ff69 	bl	8008518 <RCCEx_PLL3_Config>
 8007646:	4603      	mov	r3, r0
 8007648:	2b00      	cmp	r3, #0
 800764a:	d001      	beq.n	8007650 <HAL_RCCEx_PeriphCLKConfig+0xc44>
    {
      status=HAL_ERROR;
 800764c:	2301      	movs	r3, #1
 800764e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007658:	2b00      	cmp	r3, #0
 800765a:	d031      	beq.n	80076c0 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007662:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007666:	d00c      	beq.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8007668:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800766c:	d802      	bhi.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800766e:	2b00      	cmp	r3, #0
 8007670:	d011      	beq.n	8007696 <HAL_RCCEx_PeriphCLKConfig+0xc8a>
 8007672:	e00d      	b.n	8007690 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8007674:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007678:	d00f      	beq.n	800769a <HAL_RCCEx_PeriphCLKConfig+0xc8e>
 800767a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800767e:	d00e      	beq.n	800769e <HAL_RCCEx_PeriphCLKConfig+0xc92>
 8007680:	e006      	b.n	8007690 <HAL_RCCEx_PeriphCLKConfig+0xc84>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007682:	4b3b      	ldr	r3, [pc, #236]	; (8007770 <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 8007684:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007686:	4a3a      	ldr	r2, [pc, #232]	; (8007770 <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 8007688:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800768c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800768e:	e007      	b.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0xc94>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007690:	2301      	movs	r3, #1
 8007692:	75fb      	strb	r3, [r7, #23]
      break;
 8007694:	e004      	b.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0xc94>
      break;
 8007696:	bf00      	nop
 8007698:	e002      	b.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0xc94>
      break;
 800769a:	bf00      	nop
 800769c:	e000      	b.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0xc94>
      break;
 800769e:	bf00      	nop
    }

    if(ret == HAL_OK)
 80076a0:	7dfb      	ldrb	r3, [r7, #23]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d10a      	bne.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0xcb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80076a6:	4b32      	ldr	r3, [pc, #200]	; (8007770 <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 80076a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076aa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80076b4:	492e      	ldr	r1, [pc, #184]	; (8007770 <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 80076b6:	4313      	orrs	r3, r2
 80076b8:	654b      	str	r3, [r1, #84]	; 0x54
 80076ba:	e001      	b.n	80076c0 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076bc:	7dfb      	ldrb	r3, [r7, #23]
 80076be:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d008      	beq.n	80076de <HAL_RCCEx_PeriphCLKConfig+0xcd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80076cc:	4b28      	ldr	r3, [pc, #160]	; (8007770 <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 80076ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076d0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80076d8:	4925      	ldr	r1, [pc, #148]	; (8007770 <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 80076da:	4313      	orrs	r3, r2
 80076dc:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d008      	beq.n	80076fc <HAL_RCCEx_PeriphCLKConfig+0xcf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80076ea:	4b21      	ldr	r3, [pc, #132]	; (8007770 <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 80076ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076ee:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80076f6:	491e      	ldr	r1, [pc, #120]	; (8007770 <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 80076f8:	4313      	orrs	r3, r2
 80076fa:	650b      	str	r3, [r1, #80]	; 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007704:	2b00      	cmp	r3, #0
 8007706:	d008      	beq.n	800771a <HAL_RCCEx_PeriphCLKConfig+0xd0e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8007708:	4b19      	ldr	r3, [pc, #100]	; (8007770 <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 800770a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800770c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007714:	4916      	ldr	r1, [pc, #88]	; (8007770 <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 8007716:	4313      	orrs	r3, r2
 8007718:	658b      	str	r3, [r1, #88]	; 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007722:	2b00      	cmp	r3, #0
 8007724:	d00d      	beq.n	8007742 <HAL_RCCEx_PeriphCLKConfig+0xd36>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007726:	4b12      	ldr	r3, [pc, #72]	; (8007770 <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 8007728:	691b      	ldr	r3, [r3, #16]
 800772a:	4a11      	ldr	r2, [pc, #68]	; (8007770 <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 800772c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007730:	6113      	str	r3, [r2, #16]
 8007732:	4b0f      	ldr	r3, [pc, #60]	; (8007770 <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 8007734:	691a      	ldr	r2, [r3, #16]
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800773c:	490c      	ldr	r1, [pc, #48]	; (8007770 <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 800773e:	4313      	orrs	r3, r2
 8007740:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	2b00      	cmp	r3, #0
 8007748:	da08      	bge.n	800775c <HAL_RCCEx_PeriphCLKConfig+0xd50>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800774a:	4b09      	ldr	r3, [pc, #36]	; (8007770 <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 800774c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800774e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007756:	4906      	ldr	r1, [pc, #24]	; (8007770 <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 8007758:	4313      	orrs	r3, r2
 800775a:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  if (status == HAL_OK)
 800775c:	7dbb      	ldrb	r3, [r7, #22]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d101      	bne.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0xd5a>
  {
    return HAL_OK;
 8007762:	2300      	movs	r3, #0
 8007764:	e000      	b.n	8007768 <HAL_RCCEx_PeriphCLKConfig+0xd5c>
  }
  return HAL_ERROR;
 8007766:	2301      	movs	r3, #1
}
 8007768:	4618      	mov	r0, r3
 800776a:	3718      	adds	r7, #24
 800776c:	46bd      	mov	sp, r7
 800776e:	bd80      	pop	{r7, pc}
 8007770:	58024400 	.word	0x58024400

08007774 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007774:	b580      	push	{r7, lr}
 8007776:	b090      	sub	sp, #64	; 0x40
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007782:	d150      	bne.n	8007826 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8007784:	4ba1      	ldr	r3, [pc, #644]	; (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007786:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007788:	f003 0307 	and.w	r3, r3, #7
 800778c:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800778e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007790:	2b04      	cmp	r3, #4
 8007792:	d844      	bhi.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
 8007794:	a201      	add	r2, pc, #4	; (adr r2, 800779c <HAL_RCCEx_GetPeriphCLKFreq+0x28>)
 8007796:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800779a:	bf00      	nop
 800779c:	080077b1 	.word	0x080077b1
 80077a0:	080077c1 	.word	0x080077c1
 80077a4:	080077d1 	.word	0x080077d1
 80077a8:	08007819 	.word	0x08007819
 80077ac:	080077e1 	.word	0x080077e1
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80077b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80077b4:	4618      	mov	r0, r3
 80077b6:	f000 fcb1 	bl	800811c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80077ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077bc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80077be:	e1ef      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80077c0:	f107 0318 	add.w	r3, r7, #24
 80077c4:	4618      	mov	r0, r3
 80077c6:	f000 fa11 	bl	8007bec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80077ca:	69bb      	ldr	r3, [r7, #24]
 80077cc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80077ce:	e1e7      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80077d0:	f107 030c 	add.w	r3, r7, #12
 80077d4:	4618      	mov	r0, r3
 80077d6:	f000 fb55 	bl	8007e84 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80077de:	e1df      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80077e0:	4b8a      	ldr	r3, [pc, #552]	; (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80077e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80077e4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80077e8:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 80077ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d102      	bne.n	80077f6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 80077f0:	4b87      	ldr	r3, [pc, #540]	; (8007a10 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80077f2:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 80077f4:	e1d4      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 80077f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077f8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80077fc:	d102      	bne.n	8007804 <HAL_RCCEx_GetPeriphCLKFreq+0x90>
            frequency = CSI_VALUE;
 80077fe:	4b85      	ldr	r3, [pc, #532]	; (8007a14 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8007800:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007802:	e1cd      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8007804:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007806:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800780a:	d102      	bne.n	8007812 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
            frequency = HSE_VALUE;
 800780c:	4b82      	ldr	r3, [pc, #520]	; (8007a18 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800780e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007810:	e1c6      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
            frequency = 0;
 8007812:	2300      	movs	r3, #0
 8007814:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007816:	e1c3      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8007818:	4b80      	ldr	r3, [pc, #512]	; (8007a1c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800781a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800781c:	e1c0      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      default :
        {
          frequency = 0;
 800781e:	2300      	movs	r3, #0
 8007820:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007822:	bf00      	nop
 8007824:	e1bc      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
    }
#endif /* SAI3 */

#if  defined(RCC_CDCCIP1R_SAI2ASEL)

    else if (PeriphClk == RCC_PERIPHCLK_SAI2A)
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800782c:	d14f      	bne.n	80078ce <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
    {
      saiclocksource= __HAL_RCC_GET_SAI2A_SOURCE();
 800782e:	4b77      	ldr	r3, [pc, #476]	; (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007830:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007832:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8007836:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8007838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800783a:	2b80      	cmp	r3, #128	; 0x80
 800783c:	d01c      	beq.n	8007878 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 800783e:	2b80      	cmp	r3, #128	; 0x80
 8007840:	d804      	bhi.n	800784c <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 8007842:	2b00      	cmp	r3, #0
 8007844:	d008      	beq.n	8007858 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
 8007846:	2b40      	cmp	r3, #64	; 0x40
 8007848:	d00e      	beq.n	8007868 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 800784a:	e03c      	b.n	80078c6 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
 800784c:	2bc0      	cmp	r3, #192	; 0xc0
 800784e:	d037      	beq.n	80078c0 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 8007850:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007854:	d018      	beq.n	8007888 <HAL_RCCEx_GetPeriphCLKFreq+0x114>
 8007856:	e036      	b.n	80078c6 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
      {
      case 0: /* PLL1 is the clock source for SAI2A */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007858:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800785c:	4618      	mov	r0, r3
 800785e:	f000 fc5d 	bl	800811c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007864:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007866:	e19b      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      case RCC_SAI2ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2A */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007868:	f107 0318 	add.w	r3, r7, #24
 800786c:	4618      	mov	r0, r3
 800786e:	f000 f9bd 	bl	8007bec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007872:	69bb      	ldr	r3, [r7, #24]
 8007874:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007876:	e193      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      case RCC_SAI2ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2A  */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007878:	f107 030c 	add.w	r3, r7, #12
 800787c:	4618      	mov	r0, r3
 800787e:	f000 fb01 	bl	8007e84 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007886:	e18b      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      case RCC_SAI2ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI2A  */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007888:	4b60      	ldr	r3, [pc, #384]	; (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800788a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800788c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007890:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 8007892:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007894:	2b00      	cmp	r3, #0
 8007896:	d102      	bne.n	800789e <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 8007898:	4b5d      	ldr	r3, [pc, #372]	; (8007a10 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800789a:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 800789c:	e180      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 800789e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078a0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80078a4:	d102      	bne.n	80078ac <HAL_RCCEx_GetPeriphCLKFreq+0x138>
            frequency = CSI_VALUE;
 80078a6:	4b5b      	ldr	r3, [pc, #364]	; (8007a14 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80078a8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80078aa:	e179      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 80078ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80078b2:	d102      	bne.n	80078ba <HAL_RCCEx_GetPeriphCLKFreq+0x146>
            frequency = HSE_VALUE;
 80078b4:	4b58      	ldr	r3, [pc, #352]	; (8007a18 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80078b6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80078b8:	e172      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
            frequency = 0;
 80078ba:	2300      	movs	r3, #0
 80078bc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80078be:	e16f      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      case (RCC_SAI2ACLKSOURCE_PIN): /* External clock is the clock source for SAI2A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80078c0:	4b56      	ldr	r3, [pc, #344]	; (8007a1c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 80078c2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80078c4:	e16c      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      default :
        {
          frequency = 0;
 80078c6:	2300      	movs	r3, #0
 80078c8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80078ca:	bf00      	nop
 80078cc:	e168      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>

    }
#endif

#if  defined(RCC_CDCCIP1R_SAI2BSEL_0)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2B)
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078d4:	d153      	bne.n	800797e <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
    {

      saiclocksource= __HAL_RCC_GET_SAI2B_SOURCE();
 80078d6:	4b4d      	ldr	r3, [pc, #308]	; (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80078d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078da:	f403 6360 	and.w	r3, r3, #3584	; 0xe00
 80078de:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 80078e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078e6:	d01f      	beq.n	8007928 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>
 80078e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078ec:	d805      	bhi.n	80078fa <HAL_RCCEx_GetPeriphCLKFreq+0x186>
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d00a      	beq.n	8007908 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
 80078f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80078f6:	d00f      	beq.n	8007918 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 80078f8:	e03d      	b.n	8007976 <HAL_RCCEx_GetPeriphCLKFreq+0x202>
 80078fa:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80078fe:	d037      	beq.n	8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 8007900:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007904:	d018      	beq.n	8007938 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>
 8007906:	e036      	b.n	8007976 <HAL_RCCEx_GetPeriphCLKFreq+0x202>
      {
      case 0: /* PLL1 is the clock source for SAI2B */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007908:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800790c:	4618      	mov	r0, r3
 800790e:	f000 fc05 	bl	800811c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007912:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007914:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007916:	e143      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      case RCC_SAI2BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2B */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007918:	f107 0318 	add.w	r3, r7, #24
 800791c:	4618      	mov	r0, r3
 800791e:	f000 f965 	bl	8007bec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007922:	69bb      	ldr	r3, [r7, #24]
 8007924:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007926:	e13b      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      case RCC_SAI2BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2B */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007928:	f107 030c 	add.w	r3, r7, #12
 800792c:	4618      	mov	r0, r3
 800792e:	f000 faa9 	bl	8007e84 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007936:	e133      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      case RCC_SAI2BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI2B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007938:	4b34      	ldr	r3, [pc, #208]	; (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800793a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800793c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007940:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 8007942:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007944:	2b00      	cmp	r3, #0
 8007946:	d102      	bne.n	800794e <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 8007948:	4b31      	ldr	r3, [pc, #196]	; (8007a10 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800794a:	63fb      	str	r3, [r7, #60]	; 0x3c
          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }
          break;
 800794c:	e128      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 800794e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007950:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007954:	d102      	bne.n	800795c <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
            frequency = CSI_VALUE;
 8007956:	4b2f      	ldr	r3, [pc, #188]	; (8007a14 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8007958:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800795a:	e121      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 800795c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800795e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007962:	d102      	bne.n	800796a <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
            frequency = HSE_VALUE;
 8007964:	4b2c      	ldr	r3, [pc, #176]	; (8007a18 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8007966:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007968:	e11a      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
            frequency = 0;
 800796a:	2300      	movs	r3, #0
 800796c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800796e:	e117      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      case (RCC_SAI2BCLKSOURCE_PIN): /* External clock is the clock source for SAI2B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8007970:	4b2a      	ldr	r3, [pc, #168]	; (8007a1c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8007972:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007974:	e114      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      default :
        {
          frequency = 0;
 8007976:	2300      	movs	r3, #0
 8007978:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800797a:	bf00      	nop
 800797c:	e110      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
          break;
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007984:	d15d      	bne.n	8007a42 <HAL_RCCEx_GetPeriphCLKFreq+0x2ce>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8007986:	4b21      	ldr	r3, [pc, #132]	; (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007988:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800798a:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800798e:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8007990:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007992:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007996:	d01f      	beq.n	80079d8 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 8007998:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800799c:	d805      	bhi.n	80079aa <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d00a      	beq.n	80079b8 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 80079a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80079a6:	d00f      	beq.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
 80079a8:	e047      	b.n	8007a3a <HAL_RCCEx_GetPeriphCLKFreq+0x2c6>
 80079aa:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80079ae:	d041      	beq.n	8007a34 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>
 80079b0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80079b4:	d018      	beq.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
 80079b6:	e040      	b.n	8007a3a <HAL_RCCEx_GetPeriphCLKFreq+0x2c6>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for I2S */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80079b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80079bc:	4618      	mov	r0, r3
 80079be:	f000 fbad 	bl	800811c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80079c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079c4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80079c6:	e0eb      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for I2S */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80079c8:	f107 0318 	add.w	r3, r7, #24
 80079cc:	4618      	mov	r0, r3
 80079ce:	f000 f90d 	bl	8007bec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80079d2:	69bb      	ldr	r3, [r7, #24]
 80079d4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80079d6:	e0e3      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for I2S */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80079d8:	f107 030c 	add.w	r3, r7, #12
 80079dc:	4618      	mov	r0, r3
 80079de:	f000 fa51 	bl	8007e84 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80079e6:	e0db      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for I2S */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80079e8:	4b08      	ldr	r3, [pc, #32]	; (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80079ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079ec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80079f0:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 80079f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d102      	bne.n	80079fe <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 80079f8:	4b05      	ldr	r3, [pc, #20]	; (8007a10 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80079fa:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 80079fc:	e0d0      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 80079fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a00:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007a04:	d10c      	bne.n	8007a20 <HAL_RCCEx_GetPeriphCLKFreq+0x2ac>
            frequency = CSI_VALUE;
 8007a06:	4b03      	ldr	r3, [pc, #12]	; (8007a14 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8007a08:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007a0a:	e0c9      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
 8007a0c:	58024400 	.word	0x58024400
 8007a10:	03d09000 	.word	0x03d09000
 8007a14:	003d0900 	.word	0x003d0900
 8007a18:	007a1200 	.word	0x007a1200
 8007a1c:	00bb8000 	.word	0x00bb8000
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8007a20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a22:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007a26:	d102      	bne.n	8007a2e <HAL_RCCEx_GetPeriphCLKFreq+0x2ba>
            frequency = HSE_VALUE;
 8007a28:	4b60      	ldr	r3, [pc, #384]	; (8007bac <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8007a2a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007a2c:	e0b8      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
            frequency = 0;
 8007a2e:	2300      	movs	r3, #0
 8007a30:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007a32:	e0b5      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8007a34:	4b5e      	ldr	r3, [pc, #376]	; (8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>)
 8007a36:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007a38:	e0b2      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      default :
        {
          frequency = 0;
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007a3e:	bf00      	nop
 8007a40:	e0ae      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007a48:	d13d      	bne.n	8007ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8007a4a:	4b5a      	ldr	r3, [pc, #360]	; (8007bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x440>)
 8007a4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a4e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007a52:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8007a54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a5a:	d00c      	beq.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 8007a5c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007a60:	d011      	beq.n	8007a86 <HAL_RCCEx_GetPeriphCLKFreq+0x312>
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d12b      	bne.n	8007abe <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007a66:	f107 0318 	add.w	r3, r7, #24
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	f000 f8be 	bl	8007bec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007a70:	69bb      	ldr	r3, [r7, #24]
 8007a72:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007a74:	e094      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007a76:	f107 030c 	add.w	r3, r7, #12
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	f000 fa02 	bl	8007e84 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007a80:	697b      	ldr	r3, [r7, #20]
 8007a82:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007a84:	e08c      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007a86:	4b4b      	ldr	r3, [pc, #300]	; (8007bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x440>)
 8007a88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a8a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007a8e:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 8007a90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d102      	bne.n	8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0x328>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 8007a96:	4b48      	ldr	r3, [pc, #288]	; (8007bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x444>)
 8007a98:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 8007a9a:	e081      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 8007a9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a9e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007aa2:	d102      	bne.n	8007aaa <HAL_RCCEx_GetPeriphCLKFreq+0x336>
            frequency = CSI_VALUE;
 8007aa4:	4b45      	ldr	r3, [pc, #276]	; (8007bbc <HAL_RCCEx_GetPeriphCLKFreq+0x448>)
 8007aa6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007aa8:	e07a      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8007aaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007aac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007ab0:	d102      	bne.n	8007ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
            frequency = HSE_VALUE;
 8007ab2:	4b3e      	ldr	r3, [pc, #248]	; (8007bac <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8007ab4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007ab6:	e073      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
            frequency = 0;
 8007ab8:	2300      	movs	r3, #0
 8007aba:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007abc:	e070      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      default :
        {
          frequency = 0;
 8007abe:	2300      	movs	r3, #0
 8007ac0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007ac2:	bf00      	nop
 8007ac4:	e06c      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007acc:	d11f      	bne.n	8007b0e <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 8007ace:	4b39      	ldr	r3, [pc, #228]	; (8007bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x440>)
 8007ad0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ad2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007ad6:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8007ad8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d003      	beq.n	8007ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8007ade:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ae2:	d008      	beq.n	8007af6 <HAL_RCCEx_GetPeriphCLKFreq+0x382>
 8007ae4:	e00f      	b.n	8007b06 <HAL_RCCEx_GetPeriphCLKFreq+0x392>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007ae6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007aea:	4618      	mov	r0, r3
 8007aec:	f000 fb16 	bl	800811c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007af0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007af2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007af4:	e054      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007af6:	f107 0318 	add.w	r3, r7, #24
 8007afa:	4618      	mov	r0, r3
 8007afc:	f000 f876 	bl	8007bec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007b00:	6a3b      	ldr	r3, [r7, #32]
 8007b02:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007b04:	e04c      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      default :
        {
          frequency = 0;
 8007b06:	2300      	movs	r3, #0
 8007b08:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007b0a:	bf00      	nop
 8007b0c:	e048      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007b14:	d142      	bne.n	8007b9c <HAL_RCCEx_GetPeriphCLKFreq+0x428>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8007b16:	4b27      	ldr	r3, [pc, #156]	; (8007bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x440>)
 8007b18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b1a:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8007b1e:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8007b20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b22:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007b26:	d029      	beq.n	8007b7c <HAL_RCCEx_GetPeriphCLKFreq+0x408>
 8007b28:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007b2c:	d808      	bhi.n	8007b40 <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
 8007b2e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007b32:	d013      	beq.n	8007b5c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8007b34:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007b38:	d018      	beq.n	8007b6c <HAL_RCCEx_GetPeriphCLKFreq+0x3f8>
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d00a      	beq.n	8007b54 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
 8007b3e:	e029      	b.n	8007b94 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
 8007b40:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007b44:	d020      	beq.n	8007b88 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
 8007b46:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8007b4a:	d020      	beq.n	8007b8e <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
 8007b4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b50:	d017      	beq.n	8007b82 <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
 8007b52:	e01f      	b.n	8007b94 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8007b54:	f000 f834 	bl	8007bc0 <HAL_RCCEx_GetD3PCLK1Freq>
 8007b58:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 8007b5a:	e021      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b5c:	f107 0318 	add.w	r3, r7, #24
 8007b60:	4618      	mov	r0, r3
 8007b62:	f000 f843 	bl	8007bec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007b66:	69fb      	ldr	r3, [r7, #28]
 8007b68:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007b6a:	e019      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007b6c:	f107 030c 	add.w	r3, r7, #12
 8007b70:	4618      	mov	r0, r3
 8007b72:	f000 f987 	bl	8007e84 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007b76:	693b      	ldr	r3, [r7, #16]
 8007b78:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007b7a:	e011      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
          frequency = HSI_VALUE;
 8007b7c:	4b0e      	ldr	r3, [pc, #56]	; (8007bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x444>)
 8007b7e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007b80:	e00e      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
          frequency = CSI_VALUE;
 8007b82:	4b0e      	ldr	r3, [pc, #56]	; (8007bbc <HAL_RCCEx_GetPeriphCLKFreq+0x448>)
 8007b84:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007b86:	e00b      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
          frequency = HSE_VALUE;
 8007b88:	4b08      	ldr	r3, [pc, #32]	; (8007bac <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8007b8a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007b8c:	e008      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
#if defined(RCC_SPI6CLKSOURCE_PIN)
      case RCC_SPI6CLKSOURCE_PIN: /* External clock is the clock source for SPI6 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8007b8e:	4b08      	ldr	r3, [pc, #32]	; (8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>)
 8007b90:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007b92:	e005      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 8007b94:	2300      	movs	r3, #0
 8007b96:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007b98:	bf00      	nop
 8007b9a:	e001      	b.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      }
    }
  else
    {
      frequency = 0;
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 8007ba0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	3740      	adds	r7, #64	; 0x40
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	bd80      	pop	{r7, pc}
 8007baa:	bf00      	nop
 8007bac:	007a1200 	.word	0x007a1200
 8007bb0:	00bb8000 	.word	0x00bb8000
 8007bb4:	58024400 	.word	0x58024400
 8007bb8:	03d09000 	.word	0x03d09000
 8007bbc:	003d0900 	.word	0x003d0900

08007bc0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 8007bc4:	f7fe fec6 	bl	8006954 <HAL_RCC_GetHCLKFreq>
 8007bc8:	4601      	mov	r1, r0
 8007bca:	4b06      	ldr	r3, [pc, #24]	; (8007be4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007bcc:	6a1b      	ldr	r3, [r3, #32]
 8007bce:	091b      	lsrs	r3, r3, #4
 8007bd0:	f003 0307 	and.w	r3, r3, #7
 8007bd4:	4a04      	ldr	r2, [pc, #16]	; (8007be8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007bd6:	5cd3      	ldrb	r3, [r2, r3]
 8007bd8:	f003 031f 	and.w	r3, r3, #31
 8007bdc:	fa21 f303 	lsr.w	r3, r1, r3
#endif
}
 8007be0:	4618      	mov	r0, r3
 8007be2:	bd80      	pop	{r7, pc}
 8007be4:	58024400 	.word	0x58024400
 8007be8:	0800b5c4 	.word	0x0800b5c4

08007bec <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8007bec:	b480      	push	{r7}
 8007bee:	b089      	sub	sp, #36	; 0x24
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007bf4:	4b9d      	ldr	r3, [pc, #628]	; (8007e6c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007bf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bf8:	f003 0303 	and.w	r3, r3, #3
 8007bfc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8007bfe:	4b9b      	ldr	r3, [pc, #620]	; (8007e6c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007c00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c02:	0b1b      	lsrs	r3, r3, #12
 8007c04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007c08:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007c0a:	4b98      	ldr	r3, [pc, #608]	; (8007e6c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007c0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c0e:	091b      	lsrs	r3, r3, #4
 8007c10:	f003 0301 	and.w	r3, r3, #1
 8007c14:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8007c16:	4b95      	ldr	r3, [pc, #596]	; (8007e6c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007c18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c1a:	08db      	lsrs	r3, r3, #3
 8007c1c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007c20:	693a      	ldr	r2, [r7, #16]
 8007c22:	fb02 f303 	mul.w	r3, r2, r3
 8007c26:	ee07 3a90 	vmov	s15, r3
 8007c2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c2e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007c32:	697b      	ldr	r3, [r7, #20]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	f000 810a 	beq.w	8007e4e <HAL_RCCEx_GetPLL2ClockFreq+0x262>
  {
    switch (pllsource)
 8007c3a:	69bb      	ldr	r3, [r7, #24]
 8007c3c:	2b01      	cmp	r3, #1
 8007c3e:	d05a      	beq.n	8007cf6 <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
 8007c40:	2b01      	cmp	r3, #1
 8007c42:	d302      	bcc.n	8007c4a <HAL_RCCEx_GetPLL2ClockFreq+0x5e>
 8007c44:	2b02      	cmp	r3, #2
 8007c46:	d078      	beq.n	8007d3a <HAL_RCCEx_GetPLL2ClockFreq+0x14e>
 8007c48:	e099      	b.n	8007d7e <HAL_RCCEx_GetPLL2ClockFreq+0x192>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007c4a:	4b88      	ldr	r3, [pc, #544]	; (8007e6c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f003 0320 	and.w	r3, r3, #32
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d02d      	beq.n	8007cb2 <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007c56:	4b85      	ldr	r3, [pc, #532]	; (8007e6c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	08db      	lsrs	r3, r3, #3
 8007c5c:	f003 0303 	and.w	r3, r3, #3
 8007c60:	4a83      	ldr	r2, [pc, #524]	; (8007e70 <HAL_RCCEx_GetPLL2ClockFreq+0x284>)
 8007c62:	fa22 f303 	lsr.w	r3, r2, r3
 8007c66:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	ee07 3a90 	vmov	s15, r3
 8007c6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c72:	697b      	ldr	r3, [r7, #20]
 8007c74:	ee07 3a90 	vmov	s15, r3
 8007c78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c7c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c80:	4b7a      	ldr	r3, [pc, #488]	; (8007e6c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007c82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c88:	ee07 3a90 	vmov	s15, r3
 8007c8c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c90:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c94:	eddf 5a77 	vldr	s11, [pc, #476]	; 8007e74 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007c98:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c9c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ca0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007ca4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ca8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cac:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007cb0:	e087      	b.n	8007dc2 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007cb2:	697b      	ldr	r3, [r7, #20]
 8007cb4:	ee07 3a90 	vmov	s15, r3
 8007cb8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cbc:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8007e78 <HAL_RCCEx_GetPLL2ClockFreq+0x28c>
 8007cc0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cc4:	4b69      	ldr	r3, [pc, #420]	; (8007e6c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ccc:	ee07 3a90 	vmov	s15, r3
 8007cd0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cd4:	ed97 6a03 	vldr	s12, [r7, #12]
 8007cd8:	eddf 5a66 	vldr	s11, [pc, #408]	; 8007e74 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007cdc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ce0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ce4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007ce8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cf0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007cf4:	e065      	b.n	8007dc2 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007cf6:	697b      	ldr	r3, [r7, #20]
 8007cf8:	ee07 3a90 	vmov	s15, r3
 8007cfc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d00:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8007e7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8007d04:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d08:	4b58      	ldr	r3, [pc, #352]	; (8007e6c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007d0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d10:	ee07 3a90 	vmov	s15, r3
 8007d14:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d18:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d1c:	eddf 5a55 	vldr	s11, [pc, #340]	; 8007e74 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007d20:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d24:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d28:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007d2c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d34:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007d38:	e043      	b.n	8007dc2 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007d3a:	697b      	ldr	r3, [r7, #20]
 8007d3c:	ee07 3a90 	vmov	s15, r3
 8007d40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d44:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8007e80 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
 8007d48:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d4c:	4b47      	ldr	r3, [pc, #284]	; (8007e6c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007d4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d54:	ee07 3a90 	vmov	s15, r3
 8007d58:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d5c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d60:	eddf 5a44 	vldr	s11, [pc, #272]	; 8007e74 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007d64:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d68:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d6c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007d70:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d78:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007d7c:	e021      	b.n	8007dc2 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007d7e:	697b      	ldr	r3, [r7, #20]
 8007d80:	ee07 3a90 	vmov	s15, r3
 8007d84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d88:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8007e7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8007d8c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d90:	4b36      	ldr	r3, [pc, #216]	; (8007e6c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007d92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d98:	ee07 3a90 	vmov	s15, r3
 8007d9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007da0:	ed97 6a03 	vldr	s12, [r7, #12]
 8007da4:	eddf 5a33 	vldr	s11, [pc, #204]	; 8007e74 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007da8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007dac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007db0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007db4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007db8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007dbc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007dc0:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8007dc2:	4b2a      	ldr	r3, [pc, #168]	; (8007e6c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007dc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dc6:	0a5b      	lsrs	r3, r3, #9
 8007dc8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007dcc:	ee07 3a90 	vmov	s15, r3
 8007dd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dd4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007dd8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ddc:	edd7 6a07 	vldr	s13, [r7, #28]
 8007de0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007de4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007de8:	ee17 2a90 	vmov	r2, s15
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8007df0:	4b1e      	ldr	r3, [pc, #120]	; (8007e6c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007df2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007df4:	0c1b      	lsrs	r3, r3, #16
 8007df6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007dfa:	ee07 3a90 	vmov	s15, r3
 8007dfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e02:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007e06:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007e0a:	edd7 6a07 	vldr	s13, [r7, #28]
 8007e0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e16:	ee17 2a90 	vmov	r2, s15
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8007e1e:	4b13      	ldr	r3, [pc, #76]	; (8007e6c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007e20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e22:	0e1b      	lsrs	r3, r3, #24
 8007e24:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e28:	ee07 3a90 	vmov	s15, r3
 8007e2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e30:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007e34:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007e38:	edd7 6a07 	vldr	s13, [r7, #28]
 8007e3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e44:	ee17 2a90 	vmov	r2, s15
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007e4c:	e008      	b.n	8007e60 <HAL_RCCEx_GetPLL2ClockFreq+0x274>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2200      	movs	r2, #0
 8007e52:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2200      	movs	r2, #0
 8007e58:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	609a      	str	r2, [r3, #8]
}
 8007e60:	bf00      	nop
 8007e62:	3724      	adds	r7, #36	; 0x24
 8007e64:	46bd      	mov	sp, r7
 8007e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6a:	4770      	bx	lr
 8007e6c:	58024400 	.word	0x58024400
 8007e70:	03d09000 	.word	0x03d09000
 8007e74:	46000000 	.word	0x46000000
 8007e78:	4c742400 	.word	0x4c742400
 8007e7c:	4a742400 	.word	0x4a742400
 8007e80:	4af42400 	.word	0x4af42400

08007e84 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b089      	sub	sp, #36	; 0x24
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007e8c:	4b9d      	ldr	r3, [pc, #628]	; (8008104 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007e8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e90:	f003 0303 	and.w	r3, r3, #3
 8007e94:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8007e96:	4b9b      	ldr	r3, [pc, #620]	; (8008104 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007e98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e9a:	0d1b      	lsrs	r3, r3, #20
 8007e9c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007ea0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007ea2:	4b98      	ldr	r3, [pc, #608]	; (8008104 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007ea4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ea6:	0a1b      	lsrs	r3, r3, #8
 8007ea8:	f003 0301 	and.w	r3, r3, #1
 8007eac:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8007eae:	4b95      	ldr	r3, [pc, #596]	; (8008104 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007eb2:	08db      	lsrs	r3, r3, #3
 8007eb4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007eb8:	693a      	ldr	r2, [r7, #16]
 8007eba:	fb02 f303 	mul.w	r3, r2, r3
 8007ebe:	ee07 3a90 	vmov	s15, r3
 8007ec2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ec6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007eca:	697b      	ldr	r3, [r7, #20]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	f000 810a 	beq.w	80080e6 <HAL_RCCEx_GetPLL3ClockFreq+0x262>
  {
    switch (pllsource)
 8007ed2:	69bb      	ldr	r3, [r7, #24]
 8007ed4:	2b01      	cmp	r3, #1
 8007ed6:	d05a      	beq.n	8007f8e <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
 8007ed8:	2b01      	cmp	r3, #1
 8007eda:	d302      	bcc.n	8007ee2 <HAL_RCCEx_GetPLL3ClockFreq+0x5e>
 8007edc:	2b02      	cmp	r3, #2
 8007ede:	d078      	beq.n	8007fd2 <HAL_RCCEx_GetPLL3ClockFreq+0x14e>
 8007ee0:	e099      	b.n	8008016 <HAL_RCCEx_GetPLL3ClockFreq+0x192>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007ee2:	4b88      	ldr	r3, [pc, #544]	; (8008104 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	f003 0320 	and.w	r3, r3, #32
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d02d      	beq.n	8007f4a <HAL_RCCEx_GetPLL3ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007eee:	4b85      	ldr	r3, [pc, #532]	; (8008104 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	08db      	lsrs	r3, r3, #3
 8007ef4:	f003 0303 	and.w	r3, r3, #3
 8007ef8:	4a83      	ldr	r2, [pc, #524]	; (8008108 <HAL_RCCEx_GetPLL3ClockFreq+0x284>)
 8007efa:	fa22 f303 	lsr.w	r3, r2, r3
 8007efe:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007f00:	68bb      	ldr	r3, [r7, #8]
 8007f02:	ee07 3a90 	vmov	s15, r3
 8007f06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	ee07 3a90 	vmov	s15, r3
 8007f10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f14:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f18:	4b7a      	ldr	r3, [pc, #488]	; (8008104 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f20:	ee07 3a90 	vmov	s15, r3
 8007f24:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f28:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f2c:	eddf 5a77 	vldr	s11, [pc, #476]	; 800810c <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8007f30:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f34:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f38:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007f3c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f44:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007f48:	e087      	b.n	800805a <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007f4a:	697b      	ldr	r3, [r7, #20]
 8007f4c:	ee07 3a90 	vmov	s15, r3
 8007f50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f54:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8008110 <HAL_RCCEx_GetPLL3ClockFreq+0x28c>
 8007f58:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f5c:	4b69      	ldr	r3, [pc, #420]	; (8008104 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f64:	ee07 3a90 	vmov	s15, r3
 8007f68:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f6c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f70:	eddf 5a66 	vldr	s11, [pc, #408]	; 800810c <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8007f74:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f78:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f7c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007f80:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f88:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007f8c:	e065      	b.n	800805a <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007f8e:	697b      	ldr	r3, [r7, #20]
 8007f90:	ee07 3a90 	vmov	s15, r3
 8007f94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f98:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8008114 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8007f9c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007fa0:	4b58      	ldr	r3, [pc, #352]	; (8008104 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fa4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fa8:	ee07 3a90 	vmov	s15, r3
 8007fac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007fb0:	ed97 6a03 	vldr	s12, [r7, #12]
 8007fb4:	eddf 5a55 	vldr	s11, [pc, #340]	; 800810c <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8007fb8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007fbc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007fc0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007fc4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007fc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007fcc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007fd0:	e043      	b.n	800805a <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007fd2:	697b      	ldr	r3, [r7, #20]
 8007fd4:	ee07 3a90 	vmov	s15, r3
 8007fd8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fdc:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8008118 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
 8007fe0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007fe4:	4b47      	ldr	r3, [pc, #284]	; (8008104 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fe8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fec:	ee07 3a90 	vmov	s15, r3
 8007ff0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ff4:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ff8:	eddf 5a44 	vldr	s11, [pc, #272]	; 800810c <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8007ffc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008000:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008004:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008008:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800800c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008010:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008014:	e021      	b.n	800805a <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	ee07 3a90 	vmov	s15, r3
 800801c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008020:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8008114 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8008024:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008028:	4b36      	ldr	r3, [pc, #216]	; (8008104 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800802a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800802c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008030:	ee07 3a90 	vmov	s15, r3
 8008034:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008038:	ed97 6a03 	vldr	s12, [r7, #12]
 800803c:	eddf 5a33 	vldr	s11, [pc, #204]	; 800810c <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8008040:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008044:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008048:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800804c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008050:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008054:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008058:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800805a:	4b2a      	ldr	r3, [pc, #168]	; (8008104 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800805c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800805e:	0a5b      	lsrs	r3, r3, #9
 8008060:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008064:	ee07 3a90 	vmov	s15, r3
 8008068:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800806c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008070:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008074:	edd7 6a07 	vldr	s13, [r7, #28]
 8008078:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800807c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008080:	ee17 2a90 	vmov	r2, s15
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8008088:	4b1e      	ldr	r3, [pc, #120]	; (8008104 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800808a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800808c:	0c1b      	lsrs	r3, r3, #16
 800808e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008092:	ee07 3a90 	vmov	s15, r3
 8008096:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800809a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800809e:	ee37 7a87 	vadd.f32	s14, s15, s14
 80080a2:	edd7 6a07 	vldr	s13, [r7, #28]
 80080a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80080aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80080ae:	ee17 2a90 	vmov	r2, s15
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80080b6:	4b13      	ldr	r3, [pc, #76]	; (8008104 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80080b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080ba:	0e1b      	lsrs	r3, r3, #24
 80080bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80080c0:	ee07 3a90 	vmov	s15, r3
 80080c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080c8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80080cc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80080d0:	edd7 6a07 	vldr	s13, [r7, #28]
 80080d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80080d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80080dc:	ee17 2a90 	vmov	r2, s15
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80080e4:	e008      	b.n	80080f8 <HAL_RCCEx_GetPLL3ClockFreq+0x274>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	2200      	movs	r2, #0
 80080ea:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2200      	movs	r2, #0
 80080f0:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2200      	movs	r2, #0
 80080f6:	609a      	str	r2, [r3, #8]
}
 80080f8:	bf00      	nop
 80080fa:	3724      	adds	r7, #36	; 0x24
 80080fc:	46bd      	mov	sp, r7
 80080fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008102:	4770      	bx	lr
 8008104:	58024400 	.word	0x58024400
 8008108:	03d09000 	.word	0x03d09000
 800810c:	46000000 	.word	0x46000000
 8008110:	4c742400 	.word	0x4c742400
 8008114:	4a742400 	.word	0x4a742400
 8008118:	4af42400 	.word	0x4af42400

0800811c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 800811c:	b480      	push	{r7}
 800811e:	b089      	sub	sp, #36	; 0x24
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008124:	4b9d      	ldr	r3, [pc, #628]	; (800839c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8008126:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008128:	f003 0303 	and.w	r3, r3, #3
 800812c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 800812e:	4b9b      	ldr	r3, [pc, #620]	; (800839c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8008130:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008132:	091b      	lsrs	r3, r3, #4
 8008134:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008138:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800813a:	4b98      	ldr	r3, [pc, #608]	; (800839c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 800813c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800813e:	f003 0301 	and.w	r3, r3, #1
 8008142:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8008144:	4b95      	ldr	r3, [pc, #596]	; (800839c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8008146:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008148:	08db      	lsrs	r3, r3, #3
 800814a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800814e:	693a      	ldr	r2, [r7, #16]
 8008150:	fb02 f303 	mul.w	r3, r2, r3
 8008154:	ee07 3a90 	vmov	s15, r3
 8008158:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800815c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8008160:	697b      	ldr	r3, [r7, #20]
 8008162:	2b00      	cmp	r3, #0
 8008164:	f000 810a 	beq.w	800837c <HAL_RCCEx_GetPLL1ClockFreq+0x260>
  {
    switch (pllsource)
 8008168:	69bb      	ldr	r3, [r7, #24]
 800816a:	2b01      	cmp	r3, #1
 800816c:	d05a      	beq.n	8008224 <HAL_RCCEx_GetPLL1ClockFreq+0x108>
 800816e:	2b01      	cmp	r3, #1
 8008170:	d302      	bcc.n	8008178 <HAL_RCCEx_GetPLL1ClockFreq+0x5c>
 8008172:	2b02      	cmp	r3, #2
 8008174:	d078      	beq.n	8008268 <HAL_RCCEx_GetPLL1ClockFreq+0x14c>
 8008176:	e099      	b.n	80082ac <HAL_RCCEx_GetPLL1ClockFreq+0x190>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008178:	4b88      	ldr	r3, [pc, #544]	; (800839c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f003 0320 	and.w	r3, r3, #32
 8008180:	2b00      	cmp	r3, #0
 8008182:	d02d      	beq.n	80081e0 <HAL_RCCEx_GetPLL1ClockFreq+0xc4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008184:	4b85      	ldr	r3, [pc, #532]	; (800839c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	08db      	lsrs	r3, r3, #3
 800818a:	f003 0303 	and.w	r3, r3, #3
 800818e:	4a84      	ldr	r2, [pc, #528]	; (80083a0 <HAL_RCCEx_GetPLL1ClockFreq+0x284>)
 8008190:	fa22 f303 	lsr.w	r3, r2, r3
 8008194:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008196:	68bb      	ldr	r3, [r7, #8]
 8008198:	ee07 3a90 	vmov	s15, r3
 800819c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80081a0:	697b      	ldr	r3, [r7, #20]
 80081a2:	ee07 3a90 	vmov	s15, r3
 80081a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80081ae:	4b7b      	ldr	r3, [pc, #492]	; (800839c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 80081b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081b6:	ee07 3a90 	vmov	s15, r3
 80081ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80081be:	ed97 6a03 	vldr	s12, [r7, #12]
 80081c2:	eddf 5a78 	vldr	s11, [pc, #480]	; 80083a4 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 80081c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80081ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80081ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80081d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80081d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081da:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80081de:	e087      	b.n	80082f0 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80081e0:	697b      	ldr	r3, [r7, #20]
 80081e2:	ee07 3a90 	vmov	s15, r3
 80081e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081ea:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80083a8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>
 80081ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80081f2:	4b6a      	ldr	r3, [pc, #424]	; (800839c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 80081f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081fa:	ee07 3a90 	vmov	s15, r3
 80081fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008202:	ed97 6a03 	vldr	s12, [r7, #12]
 8008206:	eddf 5a67 	vldr	s11, [pc, #412]	; 80083a4 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 800820a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800820e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008212:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008216:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800821a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800821e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008222:	e065      	b.n	80082f0 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008224:	697b      	ldr	r3, [r7, #20]
 8008226:	ee07 3a90 	vmov	s15, r3
 800822a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800822e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80083ac <HAL_RCCEx_GetPLL1ClockFreq+0x290>
 8008232:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008236:	4b59      	ldr	r3, [pc, #356]	; (800839c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8008238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800823a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800823e:	ee07 3a90 	vmov	s15, r3
 8008242:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008246:	ed97 6a03 	vldr	s12, [r7, #12]
 800824a:	eddf 5a56 	vldr	s11, [pc, #344]	; 80083a4 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 800824e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008252:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008256:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800825a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800825e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008262:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008266:	e043      	b.n	80082f0 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008268:	697b      	ldr	r3, [r7, #20]
 800826a:	ee07 3a90 	vmov	s15, r3
 800826e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008272:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80083b0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008276:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800827a:	4b48      	ldr	r3, [pc, #288]	; (800839c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 800827c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800827e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008282:	ee07 3a90 	vmov	s15, r3
 8008286:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800828a:	ed97 6a03 	vldr	s12, [r7, #12]
 800828e:	eddf 5a45 	vldr	s11, [pc, #276]	; 80083a4 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 8008292:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008296:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800829a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800829e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80082a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80082a6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80082aa:	e021      	b.n	80082f0 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>

    default:
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80082ac:	697b      	ldr	r3, [r7, #20]
 80082ae:	ee07 3a90 	vmov	s15, r3
 80082b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082b6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80083ac <HAL_RCCEx_GetPLL1ClockFreq+0x290>
 80082ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80082be:	4b37      	ldr	r3, [pc, #220]	; (800839c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 80082c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082c6:	ee07 3a90 	vmov	s15, r3
 80082ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80082d2:	eddf 5a34 	vldr	s11, [pc, #208]	; 80083a4 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 80082d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80082da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80082de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80082e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80082e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80082ea:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80082ee:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 80082f0:	4b2a      	ldr	r3, [pc, #168]	; (800839c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 80082f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082f4:	0a5b      	lsrs	r3, r3, #9
 80082f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80082fa:	ee07 3a90 	vmov	s15, r3
 80082fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008302:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008306:	ee37 7a87 	vadd.f32	s14, s15, s14
 800830a:	edd7 6a07 	vldr	s13, [r7, #28]
 800830e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008312:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008316:	ee17 2a90 	vmov	r2, s15
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 800831e:	4b1f      	ldr	r3, [pc, #124]	; (800839c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8008320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008322:	0c1b      	lsrs	r3, r3, #16
 8008324:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008328:	ee07 3a90 	vmov	s15, r3
 800832c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008330:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008334:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008338:	edd7 6a07 	vldr	s13, [r7, #28]
 800833c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008340:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008344:	ee17 2a90 	vmov	r2, s15
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 800834c:	4b13      	ldr	r3, [pc, #76]	; (800839c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 800834e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008350:	0e1b      	lsrs	r3, r3, #24
 8008352:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008356:	ee07 3a90 	vmov	s15, r3
 800835a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800835e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008362:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008366:	edd7 6a07 	vldr	s13, [r7, #28]
 800836a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800836e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008372:	ee17 2a90 	vmov	r2, s15
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800837a:	e008      	b.n	800838e <HAL_RCCEx_GetPLL1ClockFreq+0x272>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2200      	movs	r2, #0
 8008380:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2200      	movs	r2, #0
 8008386:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2200      	movs	r2, #0
 800838c:	609a      	str	r2, [r3, #8]
}
 800838e:	bf00      	nop
 8008390:	3724      	adds	r7, #36	; 0x24
 8008392:	46bd      	mov	sp, r7
 8008394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008398:	4770      	bx	lr
 800839a:	bf00      	nop
 800839c:	58024400 	.word	0x58024400
 80083a0:	03d09000 	.word	0x03d09000
 80083a4:	46000000 	.word	0x46000000
 80083a8:	4c742400 	.word	0x4c742400
 80083ac:	4a742400 	.word	0x4a742400
 80083b0:	4af42400 	.word	0x4af42400

080083b4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b084      	sub	sp, #16
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
 80083bc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80083be:	2300      	movs	r3, #0
 80083c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80083c2:	4b53      	ldr	r3, [pc, #332]	; (8008510 <RCCEx_PLL2_Config+0x15c>)
 80083c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083c6:	f003 0303 	and.w	r3, r3, #3
 80083ca:	2b03      	cmp	r3, #3
 80083cc:	d101      	bne.n	80083d2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80083ce:	2301      	movs	r3, #1
 80083d0:	e099      	b.n	8008506 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80083d2:	4b4f      	ldr	r3, [pc, #316]	; (8008510 <RCCEx_PLL2_Config+0x15c>)
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	4a4e      	ldr	r2, [pc, #312]	; (8008510 <RCCEx_PLL2_Config+0x15c>)
 80083d8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80083dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80083de:	f7f9 fa79 	bl	80018d4 <HAL_GetTick>
 80083e2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80083e4:	e008      	b.n	80083f8 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80083e6:	f7f9 fa75 	bl	80018d4 <HAL_GetTick>
 80083ea:	4602      	mov	r2, r0
 80083ec:	68bb      	ldr	r3, [r7, #8]
 80083ee:	1ad3      	subs	r3, r2, r3
 80083f0:	2b02      	cmp	r3, #2
 80083f2:	d901      	bls.n	80083f8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80083f4:	2303      	movs	r3, #3
 80083f6:	e086      	b.n	8008506 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80083f8:	4b45      	ldr	r3, [pc, #276]	; (8008510 <RCCEx_PLL2_Config+0x15c>)
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008400:	2b00      	cmp	r3, #0
 8008402:	d1f0      	bne.n	80083e6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008404:	4b42      	ldr	r3, [pc, #264]	; (8008510 <RCCEx_PLL2_Config+0x15c>)
 8008406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008408:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	031b      	lsls	r3, r3, #12
 8008412:	493f      	ldr	r1, [pc, #252]	; (8008510 <RCCEx_PLL2_Config+0x15c>)
 8008414:	4313      	orrs	r3, r2
 8008416:	628b      	str	r3, [r1, #40]	; 0x28
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	685b      	ldr	r3, [r3, #4]
 800841c:	3b01      	subs	r3, #1
 800841e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	689b      	ldr	r3, [r3, #8]
 8008426:	3b01      	subs	r3, #1
 8008428:	025b      	lsls	r3, r3, #9
 800842a:	b29b      	uxth	r3, r3
 800842c:	431a      	orrs	r2, r3
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	68db      	ldr	r3, [r3, #12]
 8008432:	3b01      	subs	r3, #1
 8008434:	041b      	lsls	r3, r3, #16
 8008436:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800843a:	431a      	orrs	r2, r3
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	691b      	ldr	r3, [r3, #16]
 8008440:	3b01      	subs	r3, #1
 8008442:	061b      	lsls	r3, r3, #24
 8008444:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008448:	4931      	ldr	r1, [pc, #196]	; (8008510 <RCCEx_PLL2_Config+0x15c>)
 800844a:	4313      	orrs	r3, r2
 800844c:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800844e:	4b30      	ldr	r3, [pc, #192]	; (8008510 <RCCEx_PLL2_Config+0x15c>)
 8008450:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008452:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	695b      	ldr	r3, [r3, #20]
 800845a:	492d      	ldr	r1, [pc, #180]	; (8008510 <RCCEx_PLL2_Config+0x15c>)
 800845c:	4313      	orrs	r3, r2
 800845e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008460:	4b2b      	ldr	r3, [pc, #172]	; (8008510 <RCCEx_PLL2_Config+0x15c>)
 8008462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008464:	f023 0220 	bic.w	r2, r3, #32
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	699b      	ldr	r3, [r3, #24]
 800846c:	4928      	ldr	r1, [pc, #160]	; (8008510 <RCCEx_PLL2_Config+0x15c>)
 800846e:	4313      	orrs	r3, r2
 8008470:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008472:	4b27      	ldr	r3, [pc, #156]	; (8008510 <RCCEx_PLL2_Config+0x15c>)
 8008474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008476:	4a26      	ldr	r2, [pc, #152]	; (8008510 <RCCEx_PLL2_Config+0x15c>)
 8008478:	f023 0310 	bic.w	r3, r3, #16
 800847c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800847e:	4b24      	ldr	r3, [pc, #144]	; (8008510 <RCCEx_PLL2_Config+0x15c>)
 8008480:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008482:	4b24      	ldr	r3, [pc, #144]	; (8008514 <RCCEx_PLL2_Config+0x160>)
 8008484:	4013      	ands	r3, r2
 8008486:	687a      	ldr	r2, [r7, #4]
 8008488:	69d2      	ldr	r2, [r2, #28]
 800848a:	00d2      	lsls	r2, r2, #3
 800848c:	4920      	ldr	r1, [pc, #128]	; (8008510 <RCCEx_PLL2_Config+0x15c>)
 800848e:	4313      	orrs	r3, r2
 8008490:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008492:	4b1f      	ldr	r3, [pc, #124]	; (8008510 <RCCEx_PLL2_Config+0x15c>)
 8008494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008496:	4a1e      	ldr	r2, [pc, #120]	; (8008510 <RCCEx_PLL2_Config+0x15c>)
 8008498:	f043 0310 	orr.w	r3, r3, #16
 800849c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d106      	bne.n	80084b2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80084a4:	4b1a      	ldr	r3, [pc, #104]	; (8008510 <RCCEx_PLL2_Config+0x15c>)
 80084a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084a8:	4a19      	ldr	r2, [pc, #100]	; (8008510 <RCCEx_PLL2_Config+0x15c>)
 80084aa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80084ae:	62d3      	str	r3, [r2, #44]	; 0x2c
 80084b0:	e00f      	b.n	80084d2 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	2b01      	cmp	r3, #1
 80084b6:	d106      	bne.n	80084c6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80084b8:	4b15      	ldr	r3, [pc, #84]	; (8008510 <RCCEx_PLL2_Config+0x15c>)
 80084ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084bc:	4a14      	ldr	r2, [pc, #80]	; (8008510 <RCCEx_PLL2_Config+0x15c>)
 80084be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084c2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80084c4:	e005      	b.n	80084d2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80084c6:	4b12      	ldr	r3, [pc, #72]	; (8008510 <RCCEx_PLL2_Config+0x15c>)
 80084c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084ca:	4a11      	ldr	r2, [pc, #68]	; (8008510 <RCCEx_PLL2_Config+0x15c>)
 80084cc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80084d0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80084d2:	4b0f      	ldr	r3, [pc, #60]	; (8008510 <RCCEx_PLL2_Config+0x15c>)
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	4a0e      	ldr	r2, [pc, #56]	; (8008510 <RCCEx_PLL2_Config+0x15c>)
 80084d8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80084dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80084de:	f7f9 f9f9 	bl	80018d4 <HAL_GetTick>
 80084e2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80084e4:	e008      	b.n	80084f8 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80084e6:	f7f9 f9f5 	bl	80018d4 <HAL_GetTick>
 80084ea:	4602      	mov	r2, r0
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	1ad3      	subs	r3, r2, r3
 80084f0:	2b02      	cmp	r3, #2
 80084f2:	d901      	bls.n	80084f8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80084f4:	2303      	movs	r3, #3
 80084f6:	e006      	b.n	8008506 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80084f8:	4b05      	ldr	r3, [pc, #20]	; (8008510 <RCCEx_PLL2_Config+0x15c>)
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008500:	2b00      	cmp	r3, #0
 8008502:	d0f0      	beq.n	80084e6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008504:	7bfb      	ldrb	r3, [r7, #15]
}
 8008506:	4618      	mov	r0, r3
 8008508:	3710      	adds	r7, #16
 800850a:	46bd      	mov	sp, r7
 800850c:	bd80      	pop	{r7, pc}
 800850e:	bf00      	nop
 8008510:	58024400 	.word	0x58024400
 8008514:	ffff0007 	.word	0xffff0007

08008518 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b084      	sub	sp, #16
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
 8008520:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008522:	2300      	movs	r3, #0
 8008524:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008526:	4b53      	ldr	r3, [pc, #332]	; (8008674 <RCCEx_PLL3_Config+0x15c>)
 8008528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800852a:	f003 0303 	and.w	r3, r3, #3
 800852e:	2b03      	cmp	r3, #3
 8008530:	d101      	bne.n	8008536 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008532:	2301      	movs	r3, #1
 8008534:	e099      	b.n	800866a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008536:	4b4f      	ldr	r3, [pc, #316]	; (8008674 <RCCEx_PLL3_Config+0x15c>)
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	4a4e      	ldr	r2, [pc, #312]	; (8008674 <RCCEx_PLL3_Config+0x15c>)
 800853c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008540:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008542:	f7f9 f9c7 	bl	80018d4 <HAL_GetTick>
 8008546:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008548:	e008      	b.n	800855c <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800854a:	f7f9 f9c3 	bl	80018d4 <HAL_GetTick>
 800854e:	4602      	mov	r2, r0
 8008550:	68bb      	ldr	r3, [r7, #8]
 8008552:	1ad3      	subs	r3, r2, r3
 8008554:	2b02      	cmp	r3, #2
 8008556:	d901      	bls.n	800855c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008558:	2303      	movs	r3, #3
 800855a:	e086      	b.n	800866a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800855c:	4b45      	ldr	r3, [pc, #276]	; (8008674 <RCCEx_PLL3_Config+0x15c>)
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008564:	2b00      	cmp	r3, #0
 8008566:	d1f0      	bne.n	800854a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008568:	4b42      	ldr	r3, [pc, #264]	; (8008674 <RCCEx_PLL3_Config+0x15c>)
 800856a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800856c:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	051b      	lsls	r3, r3, #20
 8008576:	493f      	ldr	r1, [pc, #252]	; (8008674 <RCCEx_PLL3_Config+0x15c>)
 8008578:	4313      	orrs	r3, r2
 800857a:	628b      	str	r3, [r1, #40]	; 0x28
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	685b      	ldr	r3, [r3, #4]
 8008580:	3b01      	subs	r3, #1
 8008582:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	689b      	ldr	r3, [r3, #8]
 800858a:	3b01      	subs	r3, #1
 800858c:	025b      	lsls	r3, r3, #9
 800858e:	b29b      	uxth	r3, r3
 8008590:	431a      	orrs	r2, r3
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	68db      	ldr	r3, [r3, #12]
 8008596:	3b01      	subs	r3, #1
 8008598:	041b      	lsls	r3, r3, #16
 800859a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800859e:	431a      	orrs	r2, r3
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	691b      	ldr	r3, [r3, #16]
 80085a4:	3b01      	subs	r3, #1
 80085a6:	061b      	lsls	r3, r3, #24
 80085a8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80085ac:	4931      	ldr	r1, [pc, #196]	; (8008674 <RCCEx_PLL3_Config+0x15c>)
 80085ae:	4313      	orrs	r3, r2
 80085b0:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80085b2:	4b30      	ldr	r3, [pc, #192]	; (8008674 <RCCEx_PLL3_Config+0x15c>)
 80085b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085b6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	695b      	ldr	r3, [r3, #20]
 80085be:	492d      	ldr	r1, [pc, #180]	; (8008674 <RCCEx_PLL3_Config+0x15c>)
 80085c0:	4313      	orrs	r3, r2
 80085c2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80085c4:	4b2b      	ldr	r3, [pc, #172]	; (8008674 <RCCEx_PLL3_Config+0x15c>)
 80085c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085c8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	699b      	ldr	r3, [r3, #24]
 80085d0:	4928      	ldr	r1, [pc, #160]	; (8008674 <RCCEx_PLL3_Config+0x15c>)
 80085d2:	4313      	orrs	r3, r2
 80085d4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80085d6:	4b27      	ldr	r3, [pc, #156]	; (8008674 <RCCEx_PLL3_Config+0x15c>)
 80085d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085da:	4a26      	ldr	r2, [pc, #152]	; (8008674 <RCCEx_PLL3_Config+0x15c>)
 80085dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80085e0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80085e2:	4b24      	ldr	r3, [pc, #144]	; (8008674 <RCCEx_PLL3_Config+0x15c>)
 80085e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80085e6:	4b24      	ldr	r3, [pc, #144]	; (8008678 <RCCEx_PLL3_Config+0x160>)
 80085e8:	4013      	ands	r3, r2
 80085ea:	687a      	ldr	r2, [r7, #4]
 80085ec:	69d2      	ldr	r2, [r2, #28]
 80085ee:	00d2      	lsls	r2, r2, #3
 80085f0:	4920      	ldr	r1, [pc, #128]	; (8008674 <RCCEx_PLL3_Config+0x15c>)
 80085f2:	4313      	orrs	r3, r2
 80085f4:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80085f6:	4b1f      	ldr	r3, [pc, #124]	; (8008674 <RCCEx_PLL3_Config+0x15c>)
 80085f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085fa:	4a1e      	ldr	r2, [pc, #120]	; (8008674 <RCCEx_PLL3_Config+0x15c>)
 80085fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008600:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d106      	bne.n	8008616 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008608:	4b1a      	ldr	r3, [pc, #104]	; (8008674 <RCCEx_PLL3_Config+0x15c>)
 800860a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800860c:	4a19      	ldr	r2, [pc, #100]	; (8008674 <RCCEx_PLL3_Config+0x15c>)
 800860e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008612:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008614:	e00f      	b.n	8008636 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	2b01      	cmp	r3, #1
 800861a:	d106      	bne.n	800862a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800861c:	4b15      	ldr	r3, [pc, #84]	; (8008674 <RCCEx_PLL3_Config+0x15c>)
 800861e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008620:	4a14      	ldr	r2, [pc, #80]	; (8008674 <RCCEx_PLL3_Config+0x15c>)
 8008622:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008626:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008628:	e005      	b.n	8008636 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800862a:	4b12      	ldr	r3, [pc, #72]	; (8008674 <RCCEx_PLL3_Config+0x15c>)
 800862c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800862e:	4a11      	ldr	r2, [pc, #68]	; (8008674 <RCCEx_PLL3_Config+0x15c>)
 8008630:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008634:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008636:	4b0f      	ldr	r3, [pc, #60]	; (8008674 <RCCEx_PLL3_Config+0x15c>)
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	4a0e      	ldr	r2, [pc, #56]	; (8008674 <RCCEx_PLL3_Config+0x15c>)
 800863c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008640:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008642:	f7f9 f947 	bl	80018d4 <HAL_GetTick>
 8008646:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008648:	e008      	b.n	800865c <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800864a:	f7f9 f943 	bl	80018d4 <HAL_GetTick>
 800864e:	4602      	mov	r2, r0
 8008650:	68bb      	ldr	r3, [r7, #8]
 8008652:	1ad3      	subs	r3, r2, r3
 8008654:	2b02      	cmp	r3, #2
 8008656:	d901      	bls.n	800865c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008658:	2303      	movs	r3, #3
 800865a:	e006      	b.n	800866a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800865c:	4b05      	ldr	r3, [pc, #20]	; (8008674 <RCCEx_PLL3_Config+0x15c>)
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008664:	2b00      	cmp	r3, #0
 8008666:	d0f0      	beq.n	800864a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008668:	7bfb      	ldrb	r3, [r7, #15]
}
 800866a:	4618      	mov	r0, r3
 800866c:	3710      	adds	r7, #16
 800866e:	46bd      	mov	sp, r7
 8008670:	bd80      	pop	{r7, pc}
 8008672:	bf00      	nop
 8008674:	58024400 	.word	0x58024400
 8008678:	ffff0007 	.word	0xffff0007

0800867c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b082      	sub	sp, #8
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d101      	bne.n	800868e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800868a:	2301      	movs	r3, #1
 800868c:	e049      	b.n	8008722 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008694:	b2db      	uxtb	r3, r3
 8008696:	2b00      	cmp	r3, #0
 8008698:	d106      	bne.n	80086a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	2200      	movs	r2, #0
 800869e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80086a2:	6878      	ldr	r0, [r7, #4]
 80086a4:	f7f8 fe7e 	bl	80013a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	2202      	movs	r2, #2
 80086ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681a      	ldr	r2, [r3, #0]
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	3304      	adds	r3, #4
 80086b8:	4619      	mov	r1, r3
 80086ba:	4610      	mov	r0, r2
 80086bc:	f000 f864 	bl	8008788 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2201      	movs	r2, #1
 80086c4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2201      	movs	r2, #1
 80086cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2201      	movs	r2, #1
 80086d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2201      	movs	r2, #1
 80086dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2201      	movs	r2, #1
 80086e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2201      	movs	r2, #1
 80086ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2201      	movs	r2, #1
 80086f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2201      	movs	r2, #1
 80086fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	2201      	movs	r2, #1
 8008704:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2201      	movs	r2, #1
 800870c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2201      	movs	r2, #1
 8008714:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	2201      	movs	r2, #1
 800871c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008720:	2300      	movs	r3, #0
}
 8008722:	4618      	mov	r0, r3
 8008724:	3708      	adds	r7, #8
 8008726:	46bd      	mov	sp, r7
 8008728:	bd80      	pop	{r7, pc}
	...

0800872c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800872c:	b480      	push	{r7}
 800872e:	b085      	sub	sp, #20
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800873a:	b2db      	uxtb	r3, r3
 800873c:	2b01      	cmp	r3, #1
 800873e:	d001      	beq.n	8008744 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008740:	2301      	movs	r3, #1
 8008742:	e019      	b.n	8008778 <HAL_TIM_Base_Start+0x4c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2202      	movs	r2, #2
 8008748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	689a      	ldr	r2, [r3, #8]
 8008752:	4b0c      	ldr	r3, [pc, #48]	; (8008784 <HAL_TIM_Base_Start+0x58>)
 8008754:	4013      	ands	r3, r2
 8008756:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	2b06      	cmp	r3, #6
 800875c:	d00b      	beq.n	8008776 <HAL_TIM_Base_Start+0x4a>
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008764:	d007      	beq.n	8008776 <HAL_TIM_Base_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	681a      	ldr	r2, [r3, #0]
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f042 0201 	orr.w	r2, r2, #1
 8008774:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008776:	2300      	movs	r3, #0
}
 8008778:	4618      	mov	r0, r3
 800877a:	3714      	adds	r7, #20
 800877c:	46bd      	mov	sp, r7
 800877e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008782:	4770      	bx	lr
 8008784:	00010007 	.word	0x00010007

08008788 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008788:	b480      	push	{r7}
 800878a:	b085      	sub	sp, #20
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
 8008790:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	4a40      	ldr	r2, [pc, #256]	; (800889c <TIM_Base_SetConfig+0x114>)
 800879c:	4293      	cmp	r3, r2
 800879e:	d013      	beq.n	80087c8 <TIM_Base_SetConfig+0x40>
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80087a6:	d00f      	beq.n	80087c8 <TIM_Base_SetConfig+0x40>
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	4a3d      	ldr	r2, [pc, #244]	; (80088a0 <TIM_Base_SetConfig+0x118>)
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d00b      	beq.n	80087c8 <TIM_Base_SetConfig+0x40>
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	4a3c      	ldr	r2, [pc, #240]	; (80088a4 <TIM_Base_SetConfig+0x11c>)
 80087b4:	4293      	cmp	r3, r2
 80087b6:	d007      	beq.n	80087c8 <TIM_Base_SetConfig+0x40>
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	4a3b      	ldr	r2, [pc, #236]	; (80088a8 <TIM_Base_SetConfig+0x120>)
 80087bc:	4293      	cmp	r3, r2
 80087be:	d003      	beq.n	80087c8 <TIM_Base_SetConfig+0x40>
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	4a3a      	ldr	r2, [pc, #232]	; (80088ac <TIM_Base_SetConfig+0x124>)
 80087c4:	4293      	cmp	r3, r2
 80087c6:	d108      	bne.n	80087da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80087ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	685b      	ldr	r3, [r3, #4]
 80087d4:	68fa      	ldr	r2, [r7, #12]
 80087d6:	4313      	orrs	r3, r2
 80087d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	4a2f      	ldr	r2, [pc, #188]	; (800889c <TIM_Base_SetConfig+0x114>)
 80087de:	4293      	cmp	r3, r2
 80087e0:	d01f      	beq.n	8008822 <TIM_Base_SetConfig+0x9a>
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80087e8:	d01b      	beq.n	8008822 <TIM_Base_SetConfig+0x9a>
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	4a2c      	ldr	r2, [pc, #176]	; (80088a0 <TIM_Base_SetConfig+0x118>)
 80087ee:	4293      	cmp	r3, r2
 80087f0:	d017      	beq.n	8008822 <TIM_Base_SetConfig+0x9a>
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	4a2b      	ldr	r2, [pc, #172]	; (80088a4 <TIM_Base_SetConfig+0x11c>)
 80087f6:	4293      	cmp	r3, r2
 80087f8:	d013      	beq.n	8008822 <TIM_Base_SetConfig+0x9a>
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	4a2a      	ldr	r2, [pc, #168]	; (80088a8 <TIM_Base_SetConfig+0x120>)
 80087fe:	4293      	cmp	r3, r2
 8008800:	d00f      	beq.n	8008822 <TIM_Base_SetConfig+0x9a>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	4a29      	ldr	r2, [pc, #164]	; (80088ac <TIM_Base_SetConfig+0x124>)
 8008806:	4293      	cmp	r3, r2
 8008808:	d00b      	beq.n	8008822 <TIM_Base_SetConfig+0x9a>
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	4a28      	ldr	r2, [pc, #160]	; (80088b0 <TIM_Base_SetConfig+0x128>)
 800880e:	4293      	cmp	r3, r2
 8008810:	d007      	beq.n	8008822 <TIM_Base_SetConfig+0x9a>
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	4a27      	ldr	r2, [pc, #156]	; (80088b4 <TIM_Base_SetConfig+0x12c>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d003      	beq.n	8008822 <TIM_Base_SetConfig+0x9a>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	4a26      	ldr	r2, [pc, #152]	; (80088b8 <TIM_Base_SetConfig+0x130>)
 800881e:	4293      	cmp	r3, r2
 8008820:	d108      	bne.n	8008834 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008828:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	68db      	ldr	r3, [r3, #12]
 800882e:	68fa      	ldr	r2, [r7, #12]
 8008830:	4313      	orrs	r3, r2
 8008832:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800883a:	683b      	ldr	r3, [r7, #0]
 800883c:	695b      	ldr	r3, [r3, #20]
 800883e:	4313      	orrs	r3, r2
 8008840:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	68fa      	ldr	r2, [r7, #12]
 8008846:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008848:	683b      	ldr	r3, [r7, #0]
 800884a:	689a      	ldr	r2, [r3, #8]
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	681a      	ldr	r2, [r3, #0]
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	4a10      	ldr	r2, [pc, #64]	; (800889c <TIM_Base_SetConfig+0x114>)
 800885c:	4293      	cmp	r3, r2
 800885e:	d00f      	beq.n	8008880 <TIM_Base_SetConfig+0xf8>
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	4a12      	ldr	r2, [pc, #72]	; (80088ac <TIM_Base_SetConfig+0x124>)
 8008864:	4293      	cmp	r3, r2
 8008866:	d00b      	beq.n	8008880 <TIM_Base_SetConfig+0xf8>
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	4a11      	ldr	r2, [pc, #68]	; (80088b0 <TIM_Base_SetConfig+0x128>)
 800886c:	4293      	cmp	r3, r2
 800886e:	d007      	beq.n	8008880 <TIM_Base_SetConfig+0xf8>
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	4a10      	ldr	r2, [pc, #64]	; (80088b4 <TIM_Base_SetConfig+0x12c>)
 8008874:	4293      	cmp	r3, r2
 8008876:	d003      	beq.n	8008880 <TIM_Base_SetConfig+0xf8>
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	4a0f      	ldr	r2, [pc, #60]	; (80088b8 <TIM_Base_SetConfig+0x130>)
 800887c:	4293      	cmp	r3, r2
 800887e:	d103      	bne.n	8008888 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008880:	683b      	ldr	r3, [r7, #0]
 8008882:	691a      	ldr	r2, [r3, #16]
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2201      	movs	r2, #1
 800888c:	615a      	str	r2, [r3, #20]
}
 800888e:	bf00      	nop
 8008890:	3714      	adds	r7, #20
 8008892:	46bd      	mov	sp, r7
 8008894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008898:	4770      	bx	lr
 800889a:	bf00      	nop
 800889c:	40010000 	.word	0x40010000
 80088a0:	40000400 	.word	0x40000400
 80088a4:	40000800 	.word	0x40000800
 80088a8:	40000c00 	.word	0x40000c00
 80088ac:	40010400 	.word	0x40010400
 80088b0:	40014000 	.word	0x40014000
 80088b4:	40014400 	.word	0x40014400
 80088b8:	40014800 	.word	0x40014800

080088bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80088bc:	b480      	push	{r7}
 80088be:	b085      	sub	sp, #20
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
 80088c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80088cc:	2b01      	cmp	r3, #1
 80088ce:	d101      	bne.n	80088d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80088d0:	2302      	movs	r3, #2
 80088d2:	e068      	b.n	80089a6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2201      	movs	r2, #1
 80088d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2202      	movs	r2, #2
 80088e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	685b      	ldr	r3, [r3, #4]
 80088ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	689b      	ldr	r3, [r3, #8]
 80088f2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	4a2e      	ldr	r2, [pc, #184]	; (80089b4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80088fa:	4293      	cmp	r3, r2
 80088fc:	d004      	beq.n	8008908 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	4a2d      	ldr	r2, [pc, #180]	; (80089b8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008904:	4293      	cmp	r3, r2
 8008906:	d108      	bne.n	800891a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800890e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	685b      	ldr	r3, [r3, #4]
 8008914:	68fa      	ldr	r2, [r7, #12]
 8008916:	4313      	orrs	r3, r2
 8008918:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008920:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	68fa      	ldr	r2, [r7, #12]
 8008928:	4313      	orrs	r3, r2
 800892a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	68fa      	ldr	r2, [r7, #12]
 8008932:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	4a1e      	ldr	r2, [pc, #120]	; (80089b4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800893a:	4293      	cmp	r3, r2
 800893c:	d01d      	beq.n	800897a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008946:	d018      	beq.n	800897a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	4a1b      	ldr	r2, [pc, #108]	; (80089bc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800894e:	4293      	cmp	r3, r2
 8008950:	d013      	beq.n	800897a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	4a1a      	ldr	r2, [pc, #104]	; (80089c0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008958:	4293      	cmp	r3, r2
 800895a:	d00e      	beq.n	800897a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	4a18      	ldr	r2, [pc, #96]	; (80089c4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008962:	4293      	cmp	r3, r2
 8008964:	d009      	beq.n	800897a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	4a13      	ldr	r2, [pc, #76]	; (80089b8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800896c:	4293      	cmp	r3, r2
 800896e:	d004      	beq.n	800897a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	4a14      	ldr	r2, [pc, #80]	; (80089c8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008976:	4293      	cmp	r3, r2
 8008978:	d10c      	bne.n	8008994 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800897a:	68bb      	ldr	r3, [r7, #8]
 800897c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008980:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	689b      	ldr	r3, [r3, #8]
 8008986:	68ba      	ldr	r2, [r7, #8]
 8008988:	4313      	orrs	r3, r2
 800898a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	68ba      	ldr	r2, [r7, #8]
 8008992:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2201      	movs	r2, #1
 8008998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	2200      	movs	r2, #0
 80089a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80089a4:	2300      	movs	r3, #0
}
 80089a6:	4618      	mov	r0, r3
 80089a8:	3714      	adds	r7, #20
 80089aa:	46bd      	mov	sp, r7
 80089ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b0:	4770      	bx	lr
 80089b2:	bf00      	nop
 80089b4:	40010000 	.word	0x40010000
 80089b8:	40010400 	.word	0x40010400
 80089bc:	40000400 	.word	0x40000400
 80089c0:	40000800 	.word	0x40000800
 80089c4:	40000c00 	.word	0x40000c00
 80089c8:	40001800 	.word	0x40001800

080089cc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80089cc:	b580      	push	{r7, lr}
 80089ce:	b082      	sub	sp, #8
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d101      	bne.n	80089de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80089da:	2301      	movs	r3, #1
 80089dc:	e042      	b.n	8008a64 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d106      	bne.n	80089f6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2200      	movs	r2, #0
 80089ec:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80089f0:	6878      	ldr	r0, [r7, #4]
 80089f2:	f7f8 fcf9 	bl	80013e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	2224      	movs	r2, #36	; 0x24
 80089fa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	681a      	ldr	r2, [r3, #0]
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f022 0201 	bic.w	r2, r2, #1
 8008a0c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008a0e:	6878      	ldr	r0, [r7, #4]
 8008a10:	f000 f82c 	bl	8008a6c <UART_SetConfig>
 8008a14:	4603      	mov	r3, r0
 8008a16:	2b01      	cmp	r3, #1
 8008a18:	d101      	bne.n	8008a1e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	e022      	b.n	8008a64 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d002      	beq.n	8008a2c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8008a26:	6878      	ldr	r0, [r7, #4]
 8008a28:	f000 fecc 	bl	80097c4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	685a      	ldr	r2, [r3, #4]
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008a3a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	689a      	ldr	r2, [r3, #8]
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008a4a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	681a      	ldr	r2, [r3, #0]
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f042 0201 	orr.w	r2, r2, #1
 8008a5a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008a5c:	6878      	ldr	r0, [r7, #4]
 8008a5e:	f000 ff53 	bl	8009908 <UART_CheckIdleState>
 8008a62:	4603      	mov	r3, r0
}
 8008a64:	4618      	mov	r0, r3
 8008a66:	3708      	adds	r7, #8
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	bd80      	pop	{r7, pc}

08008a6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a6c:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8008a70:	b08e      	sub	sp, #56	; 0x38
 8008a72:	af00      	add	r7, sp, #0
 8008a74:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008a76:	2300      	movs	r3, #0
 8008a78:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	689a      	ldr	r2, [r3, #8]
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	691b      	ldr	r3, [r3, #16]
 8008a84:	431a      	orrs	r2, r3
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	695b      	ldr	r3, [r3, #20]
 8008a8a:	431a      	orrs	r2, r3
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	69db      	ldr	r3, [r3, #28]
 8008a90:	4313      	orrs	r3, r2
 8008a92:	637b      	str	r3, [r7, #52]	; 0x34
  tmpreg |= (uint32_t)huart->FifoMode;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008a98:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008a9a:	4313      	orrs	r3, r2
 8008a9c:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	681a      	ldr	r2, [r3, #0]
 8008aa4:	4bc1      	ldr	r3, [pc, #772]	; (8008dac <UART_SetConfig+0x340>)
 8008aa6:	4013      	ands	r3, r2
 8008aa8:	687a      	ldr	r2, [r7, #4]
 8008aaa:	6812      	ldr	r2, [r2, #0]
 8008aac:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008aae:	430b      	orrs	r3, r1
 8008ab0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	685b      	ldr	r3, [r3, #4]
 8008ab8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	68da      	ldr	r2, [r3, #12]
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	430a      	orrs	r2, r1
 8008ac6:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	699b      	ldr	r3, [r3, #24]
 8008acc:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	4ab7      	ldr	r2, [pc, #732]	; (8008db0 <UART_SetConfig+0x344>)
 8008ad4:	4293      	cmp	r3, r2
 8008ad6:	d004      	beq.n	8008ae2 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	6a1b      	ldr	r3, [r3, #32]
 8008adc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008ade:	4313      	orrs	r3, r2
 8008ae0:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	689a      	ldr	r2, [r3, #8]
 8008ae8:	4bb2      	ldr	r3, [pc, #712]	; (8008db4 <UART_SetConfig+0x348>)
 8008aea:	4013      	ands	r3, r2
 8008aec:	687a      	ldr	r2, [r7, #4]
 8008aee:	6812      	ldr	r2, [r2, #0]
 8008af0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008af2:	430b      	orrs	r3, r1
 8008af4:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008afc:	f023 010f 	bic.w	r1, r3, #15
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	430a      	orrs	r2, r1
 8008b0a:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	4aa9      	ldr	r2, [pc, #676]	; (8008db8 <UART_SetConfig+0x34c>)
 8008b12:	4293      	cmp	r3, r2
 8008b14:	d177      	bne.n	8008c06 <UART_SetConfig+0x19a>
 8008b16:	4ba9      	ldr	r3, [pc, #676]	; (8008dbc <UART_SetConfig+0x350>)
 8008b18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b1a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008b1e:	2b28      	cmp	r3, #40	; 0x28
 8008b20:	d86c      	bhi.n	8008bfc <UART_SetConfig+0x190>
 8008b22:	a201      	add	r2, pc, #4	; (adr r2, 8008b28 <UART_SetConfig+0xbc>)
 8008b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b28:	08008bcd 	.word	0x08008bcd
 8008b2c:	08008bfd 	.word	0x08008bfd
 8008b30:	08008bfd 	.word	0x08008bfd
 8008b34:	08008bfd 	.word	0x08008bfd
 8008b38:	08008bfd 	.word	0x08008bfd
 8008b3c:	08008bfd 	.word	0x08008bfd
 8008b40:	08008bfd 	.word	0x08008bfd
 8008b44:	08008bfd 	.word	0x08008bfd
 8008b48:	08008bd5 	.word	0x08008bd5
 8008b4c:	08008bfd 	.word	0x08008bfd
 8008b50:	08008bfd 	.word	0x08008bfd
 8008b54:	08008bfd 	.word	0x08008bfd
 8008b58:	08008bfd 	.word	0x08008bfd
 8008b5c:	08008bfd 	.word	0x08008bfd
 8008b60:	08008bfd 	.word	0x08008bfd
 8008b64:	08008bfd 	.word	0x08008bfd
 8008b68:	08008bdd 	.word	0x08008bdd
 8008b6c:	08008bfd 	.word	0x08008bfd
 8008b70:	08008bfd 	.word	0x08008bfd
 8008b74:	08008bfd 	.word	0x08008bfd
 8008b78:	08008bfd 	.word	0x08008bfd
 8008b7c:	08008bfd 	.word	0x08008bfd
 8008b80:	08008bfd 	.word	0x08008bfd
 8008b84:	08008bfd 	.word	0x08008bfd
 8008b88:	08008be5 	.word	0x08008be5
 8008b8c:	08008bfd 	.word	0x08008bfd
 8008b90:	08008bfd 	.word	0x08008bfd
 8008b94:	08008bfd 	.word	0x08008bfd
 8008b98:	08008bfd 	.word	0x08008bfd
 8008b9c:	08008bfd 	.word	0x08008bfd
 8008ba0:	08008bfd 	.word	0x08008bfd
 8008ba4:	08008bfd 	.word	0x08008bfd
 8008ba8:	08008bed 	.word	0x08008bed
 8008bac:	08008bfd 	.word	0x08008bfd
 8008bb0:	08008bfd 	.word	0x08008bfd
 8008bb4:	08008bfd 	.word	0x08008bfd
 8008bb8:	08008bfd 	.word	0x08008bfd
 8008bbc:	08008bfd 	.word	0x08008bfd
 8008bc0:	08008bfd 	.word	0x08008bfd
 8008bc4:	08008bfd 	.word	0x08008bfd
 8008bc8:	08008bf5 	.word	0x08008bf5
 8008bcc:	2301      	movs	r3, #1
 8008bce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008bd2:	e339      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008bd4:	2304      	movs	r3, #4
 8008bd6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008bda:	e335      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008bdc:	2308      	movs	r3, #8
 8008bde:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008be2:	e331      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008be4:	2310      	movs	r3, #16
 8008be6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008bea:	e32d      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008bec:	2320      	movs	r3, #32
 8008bee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008bf2:	e329      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008bf4:	2340      	movs	r3, #64	; 0x40
 8008bf6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008bfa:	e325      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008bfc:	2380      	movs	r3, #128	; 0x80
 8008bfe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c02:	bf00      	nop
 8008c04:	e320      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	4a6d      	ldr	r2, [pc, #436]	; (8008dc0 <UART_SetConfig+0x354>)
 8008c0c:	4293      	cmp	r3, r2
 8008c0e:	d132      	bne.n	8008c76 <UART_SetConfig+0x20a>
 8008c10:	4b6a      	ldr	r3, [pc, #424]	; (8008dbc <UART_SetConfig+0x350>)
 8008c12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c14:	f003 0307 	and.w	r3, r3, #7
 8008c18:	2b05      	cmp	r3, #5
 8008c1a:	d827      	bhi.n	8008c6c <UART_SetConfig+0x200>
 8008c1c:	a201      	add	r2, pc, #4	; (adr r2, 8008c24 <UART_SetConfig+0x1b8>)
 8008c1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c22:	bf00      	nop
 8008c24:	08008c3d 	.word	0x08008c3d
 8008c28:	08008c45 	.word	0x08008c45
 8008c2c:	08008c4d 	.word	0x08008c4d
 8008c30:	08008c55 	.word	0x08008c55
 8008c34:	08008c5d 	.word	0x08008c5d
 8008c38:	08008c65 	.word	0x08008c65
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c42:	e301      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008c44:	2304      	movs	r3, #4
 8008c46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c4a:	e2fd      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008c4c:	2308      	movs	r3, #8
 8008c4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c52:	e2f9      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008c54:	2310      	movs	r3, #16
 8008c56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c5a:	e2f5      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008c5c:	2320      	movs	r3, #32
 8008c5e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c62:	e2f1      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008c64:	2340      	movs	r3, #64	; 0x40
 8008c66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c6a:	e2ed      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008c6c:	2380      	movs	r3, #128	; 0x80
 8008c6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c72:	bf00      	nop
 8008c74:	e2e8      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	4a52      	ldr	r2, [pc, #328]	; (8008dc4 <UART_SetConfig+0x358>)
 8008c7c:	4293      	cmp	r3, r2
 8008c7e:	d132      	bne.n	8008ce6 <UART_SetConfig+0x27a>
 8008c80:	4b4e      	ldr	r3, [pc, #312]	; (8008dbc <UART_SetConfig+0x350>)
 8008c82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c84:	f003 0307 	and.w	r3, r3, #7
 8008c88:	2b05      	cmp	r3, #5
 8008c8a:	d827      	bhi.n	8008cdc <UART_SetConfig+0x270>
 8008c8c:	a201      	add	r2, pc, #4	; (adr r2, 8008c94 <UART_SetConfig+0x228>)
 8008c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c92:	bf00      	nop
 8008c94:	08008cad 	.word	0x08008cad
 8008c98:	08008cb5 	.word	0x08008cb5
 8008c9c:	08008cbd 	.word	0x08008cbd
 8008ca0:	08008cc5 	.word	0x08008cc5
 8008ca4:	08008ccd 	.word	0x08008ccd
 8008ca8:	08008cd5 	.word	0x08008cd5
 8008cac:	2300      	movs	r3, #0
 8008cae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008cb2:	e2c9      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008cb4:	2304      	movs	r3, #4
 8008cb6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008cba:	e2c5      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008cbc:	2308      	movs	r3, #8
 8008cbe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008cc2:	e2c1      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008cc4:	2310      	movs	r3, #16
 8008cc6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008cca:	e2bd      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008ccc:	2320      	movs	r3, #32
 8008cce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008cd2:	e2b9      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008cd4:	2340      	movs	r3, #64	; 0x40
 8008cd6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008cda:	e2b5      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008cdc:	2380      	movs	r3, #128	; 0x80
 8008cde:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ce2:	bf00      	nop
 8008ce4:	e2b0      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	4a37      	ldr	r2, [pc, #220]	; (8008dc8 <UART_SetConfig+0x35c>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d132      	bne.n	8008d56 <UART_SetConfig+0x2ea>
 8008cf0:	4b32      	ldr	r3, [pc, #200]	; (8008dbc <UART_SetConfig+0x350>)
 8008cf2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cf4:	f003 0307 	and.w	r3, r3, #7
 8008cf8:	2b05      	cmp	r3, #5
 8008cfa:	d827      	bhi.n	8008d4c <UART_SetConfig+0x2e0>
 8008cfc:	a201      	add	r2, pc, #4	; (adr r2, 8008d04 <UART_SetConfig+0x298>)
 8008cfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d02:	bf00      	nop
 8008d04:	08008d1d 	.word	0x08008d1d
 8008d08:	08008d25 	.word	0x08008d25
 8008d0c:	08008d2d 	.word	0x08008d2d
 8008d10:	08008d35 	.word	0x08008d35
 8008d14:	08008d3d 	.word	0x08008d3d
 8008d18:	08008d45 	.word	0x08008d45
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d22:	e291      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008d24:	2304      	movs	r3, #4
 8008d26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d2a:	e28d      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008d2c:	2308      	movs	r3, #8
 8008d2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d32:	e289      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008d34:	2310      	movs	r3, #16
 8008d36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d3a:	e285      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008d3c:	2320      	movs	r3, #32
 8008d3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d42:	e281      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008d44:	2340      	movs	r3, #64	; 0x40
 8008d46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d4a:	e27d      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008d4c:	2380      	movs	r3, #128	; 0x80
 8008d4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d52:	bf00      	nop
 8008d54:	e278      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	4a1c      	ldr	r2, [pc, #112]	; (8008dcc <UART_SetConfig+0x360>)
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	d144      	bne.n	8008dea <UART_SetConfig+0x37e>
 8008d60:	4b16      	ldr	r3, [pc, #88]	; (8008dbc <UART_SetConfig+0x350>)
 8008d62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d64:	f003 0307 	and.w	r3, r3, #7
 8008d68:	2b05      	cmp	r3, #5
 8008d6a:	d839      	bhi.n	8008de0 <UART_SetConfig+0x374>
 8008d6c:	a201      	add	r2, pc, #4	; (adr r2, 8008d74 <UART_SetConfig+0x308>)
 8008d6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d72:	bf00      	nop
 8008d74:	08008d8d 	.word	0x08008d8d
 8008d78:	08008d95 	.word	0x08008d95
 8008d7c:	08008d9d 	.word	0x08008d9d
 8008d80:	08008da5 	.word	0x08008da5
 8008d84:	08008dd1 	.word	0x08008dd1
 8008d88:	08008dd9 	.word	0x08008dd9
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d92:	e259      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008d94:	2304      	movs	r3, #4
 8008d96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d9a:	e255      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008d9c:	2308      	movs	r3, #8
 8008d9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008da2:	e251      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008da4:	2310      	movs	r3, #16
 8008da6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008daa:	e24d      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008dac:	cfff69f3 	.word	0xcfff69f3
 8008db0:	58000c00 	.word	0x58000c00
 8008db4:	11fff4ff 	.word	0x11fff4ff
 8008db8:	40011000 	.word	0x40011000
 8008dbc:	58024400 	.word	0x58024400
 8008dc0:	40004400 	.word	0x40004400
 8008dc4:	40004800 	.word	0x40004800
 8008dc8:	40004c00 	.word	0x40004c00
 8008dcc:	40005000 	.word	0x40005000
 8008dd0:	2320      	movs	r3, #32
 8008dd2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008dd6:	e237      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008dd8:	2340      	movs	r3, #64	; 0x40
 8008dda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008dde:	e233      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008de0:	2380      	movs	r3, #128	; 0x80
 8008de2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008de6:	bf00      	nop
 8008de8:	e22e      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	4ab5      	ldr	r2, [pc, #724]	; (80090c4 <UART_SetConfig+0x658>)
 8008df0:	4293      	cmp	r3, r2
 8008df2:	d178      	bne.n	8008ee6 <UART_SetConfig+0x47a>
 8008df4:	4bb4      	ldr	r3, [pc, #720]	; (80090c8 <UART_SetConfig+0x65c>)
 8008df6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008df8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008dfc:	2b28      	cmp	r3, #40	; 0x28
 8008dfe:	d86d      	bhi.n	8008edc <UART_SetConfig+0x470>
 8008e00:	a201      	add	r2, pc, #4	; (adr r2, 8008e08 <UART_SetConfig+0x39c>)
 8008e02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e06:	bf00      	nop
 8008e08:	08008ead 	.word	0x08008ead
 8008e0c:	08008edd 	.word	0x08008edd
 8008e10:	08008edd 	.word	0x08008edd
 8008e14:	08008edd 	.word	0x08008edd
 8008e18:	08008edd 	.word	0x08008edd
 8008e1c:	08008edd 	.word	0x08008edd
 8008e20:	08008edd 	.word	0x08008edd
 8008e24:	08008edd 	.word	0x08008edd
 8008e28:	08008eb5 	.word	0x08008eb5
 8008e2c:	08008edd 	.word	0x08008edd
 8008e30:	08008edd 	.word	0x08008edd
 8008e34:	08008edd 	.word	0x08008edd
 8008e38:	08008edd 	.word	0x08008edd
 8008e3c:	08008edd 	.word	0x08008edd
 8008e40:	08008edd 	.word	0x08008edd
 8008e44:	08008edd 	.word	0x08008edd
 8008e48:	08008ebd 	.word	0x08008ebd
 8008e4c:	08008edd 	.word	0x08008edd
 8008e50:	08008edd 	.word	0x08008edd
 8008e54:	08008edd 	.word	0x08008edd
 8008e58:	08008edd 	.word	0x08008edd
 8008e5c:	08008edd 	.word	0x08008edd
 8008e60:	08008edd 	.word	0x08008edd
 8008e64:	08008edd 	.word	0x08008edd
 8008e68:	08008ec5 	.word	0x08008ec5
 8008e6c:	08008edd 	.word	0x08008edd
 8008e70:	08008edd 	.word	0x08008edd
 8008e74:	08008edd 	.word	0x08008edd
 8008e78:	08008edd 	.word	0x08008edd
 8008e7c:	08008edd 	.word	0x08008edd
 8008e80:	08008edd 	.word	0x08008edd
 8008e84:	08008edd 	.word	0x08008edd
 8008e88:	08008ecd 	.word	0x08008ecd
 8008e8c:	08008edd 	.word	0x08008edd
 8008e90:	08008edd 	.word	0x08008edd
 8008e94:	08008edd 	.word	0x08008edd
 8008e98:	08008edd 	.word	0x08008edd
 8008e9c:	08008edd 	.word	0x08008edd
 8008ea0:	08008edd 	.word	0x08008edd
 8008ea4:	08008edd 	.word	0x08008edd
 8008ea8:	08008ed5 	.word	0x08008ed5
 8008eac:	2301      	movs	r3, #1
 8008eae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008eb2:	e1c9      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008eb4:	2304      	movs	r3, #4
 8008eb6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008eba:	e1c5      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008ebc:	2308      	movs	r3, #8
 8008ebe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ec2:	e1c1      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008ec4:	2310      	movs	r3, #16
 8008ec6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008eca:	e1bd      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008ecc:	2320      	movs	r3, #32
 8008ece:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ed2:	e1b9      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008ed4:	2340      	movs	r3, #64	; 0x40
 8008ed6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008eda:	e1b5      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008edc:	2380      	movs	r3, #128	; 0x80
 8008ede:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ee2:	bf00      	nop
 8008ee4:	e1b0      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	4a78      	ldr	r2, [pc, #480]	; (80090cc <UART_SetConfig+0x660>)
 8008eec:	4293      	cmp	r3, r2
 8008eee:	d132      	bne.n	8008f56 <UART_SetConfig+0x4ea>
 8008ef0:	4b75      	ldr	r3, [pc, #468]	; (80090c8 <UART_SetConfig+0x65c>)
 8008ef2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ef4:	f003 0307 	and.w	r3, r3, #7
 8008ef8:	2b05      	cmp	r3, #5
 8008efa:	d827      	bhi.n	8008f4c <UART_SetConfig+0x4e0>
 8008efc:	a201      	add	r2, pc, #4	; (adr r2, 8008f04 <UART_SetConfig+0x498>)
 8008efe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f02:	bf00      	nop
 8008f04:	08008f1d 	.word	0x08008f1d
 8008f08:	08008f25 	.word	0x08008f25
 8008f0c:	08008f2d 	.word	0x08008f2d
 8008f10:	08008f35 	.word	0x08008f35
 8008f14:	08008f3d 	.word	0x08008f3d
 8008f18:	08008f45 	.word	0x08008f45
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f22:	e191      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008f24:	2304      	movs	r3, #4
 8008f26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f2a:	e18d      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008f2c:	2308      	movs	r3, #8
 8008f2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f32:	e189      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008f34:	2310      	movs	r3, #16
 8008f36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f3a:	e185      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008f3c:	2320      	movs	r3, #32
 8008f3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f42:	e181      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008f44:	2340      	movs	r3, #64	; 0x40
 8008f46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f4a:	e17d      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008f4c:	2380      	movs	r3, #128	; 0x80
 8008f4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f52:	bf00      	nop
 8008f54:	e178      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	4a5d      	ldr	r2, [pc, #372]	; (80090d0 <UART_SetConfig+0x664>)
 8008f5c:	4293      	cmp	r3, r2
 8008f5e:	d132      	bne.n	8008fc6 <UART_SetConfig+0x55a>
 8008f60:	4b59      	ldr	r3, [pc, #356]	; (80090c8 <UART_SetConfig+0x65c>)
 8008f62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f64:	f003 0307 	and.w	r3, r3, #7
 8008f68:	2b05      	cmp	r3, #5
 8008f6a:	d827      	bhi.n	8008fbc <UART_SetConfig+0x550>
 8008f6c:	a201      	add	r2, pc, #4	; (adr r2, 8008f74 <UART_SetConfig+0x508>)
 8008f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f72:	bf00      	nop
 8008f74:	08008f8d 	.word	0x08008f8d
 8008f78:	08008f95 	.word	0x08008f95
 8008f7c:	08008f9d 	.word	0x08008f9d
 8008f80:	08008fa5 	.word	0x08008fa5
 8008f84:	08008fad 	.word	0x08008fad
 8008f88:	08008fb5 	.word	0x08008fb5
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f92:	e159      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008f94:	2304      	movs	r3, #4
 8008f96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f9a:	e155      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008f9c:	2308      	movs	r3, #8
 8008f9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008fa2:	e151      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008fa4:	2310      	movs	r3, #16
 8008fa6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008faa:	e14d      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008fac:	2320      	movs	r3, #32
 8008fae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008fb2:	e149      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008fb4:	2340      	movs	r3, #64	; 0x40
 8008fb6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008fba:	e145      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008fbc:	2380      	movs	r3, #128	; 0x80
 8008fbe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008fc2:	bf00      	nop
 8008fc4:	e140      	b.n	8009248 <UART_SetConfig+0x7dc>
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	4a42      	ldr	r2, [pc, #264]	; (80090d4 <UART_SetConfig+0x668>)
 8008fcc:	4293      	cmp	r3, r2
 8008fce:	f040 8083 	bne.w	80090d8 <UART_SetConfig+0x66c>
 8008fd2:	4b3d      	ldr	r3, [pc, #244]	; (80090c8 <UART_SetConfig+0x65c>)
 8008fd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fd6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008fda:	2b28      	cmp	r3, #40	; 0x28
 8008fdc:	d86c      	bhi.n	80090b8 <UART_SetConfig+0x64c>
 8008fde:	a201      	add	r2, pc, #4	; (adr r2, 8008fe4 <UART_SetConfig+0x578>)
 8008fe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fe4:	08009089 	.word	0x08009089
 8008fe8:	080090b9 	.word	0x080090b9
 8008fec:	080090b9 	.word	0x080090b9
 8008ff0:	080090b9 	.word	0x080090b9
 8008ff4:	080090b9 	.word	0x080090b9
 8008ff8:	080090b9 	.word	0x080090b9
 8008ffc:	080090b9 	.word	0x080090b9
 8009000:	080090b9 	.word	0x080090b9
 8009004:	08009091 	.word	0x08009091
 8009008:	080090b9 	.word	0x080090b9
 800900c:	080090b9 	.word	0x080090b9
 8009010:	080090b9 	.word	0x080090b9
 8009014:	080090b9 	.word	0x080090b9
 8009018:	080090b9 	.word	0x080090b9
 800901c:	080090b9 	.word	0x080090b9
 8009020:	080090b9 	.word	0x080090b9
 8009024:	08009099 	.word	0x08009099
 8009028:	080090b9 	.word	0x080090b9
 800902c:	080090b9 	.word	0x080090b9
 8009030:	080090b9 	.word	0x080090b9
 8009034:	080090b9 	.word	0x080090b9
 8009038:	080090b9 	.word	0x080090b9
 800903c:	080090b9 	.word	0x080090b9
 8009040:	080090b9 	.word	0x080090b9
 8009044:	080090a1 	.word	0x080090a1
 8009048:	080090b9 	.word	0x080090b9
 800904c:	080090b9 	.word	0x080090b9
 8009050:	080090b9 	.word	0x080090b9
 8009054:	080090b9 	.word	0x080090b9
 8009058:	080090b9 	.word	0x080090b9
 800905c:	080090b9 	.word	0x080090b9
 8009060:	080090b9 	.word	0x080090b9
 8009064:	080090a9 	.word	0x080090a9
 8009068:	080090b9 	.word	0x080090b9
 800906c:	080090b9 	.word	0x080090b9
 8009070:	080090b9 	.word	0x080090b9
 8009074:	080090b9 	.word	0x080090b9
 8009078:	080090b9 	.word	0x080090b9
 800907c:	080090b9 	.word	0x080090b9
 8009080:	080090b9 	.word	0x080090b9
 8009084:	080090b1 	.word	0x080090b1
 8009088:	2301      	movs	r3, #1
 800908a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800908e:	e0db      	b.n	8009248 <UART_SetConfig+0x7dc>
 8009090:	2304      	movs	r3, #4
 8009092:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009096:	e0d7      	b.n	8009248 <UART_SetConfig+0x7dc>
 8009098:	2308      	movs	r3, #8
 800909a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800909e:	e0d3      	b.n	8009248 <UART_SetConfig+0x7dc>
 80090a0:	2310      	movs	r3, #16
 80090a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090a6:	e0cf      	b.n	8009248 <UART_SetConfig+0x7dc>
 80090a8:	2320      	movs	r3, #32
 80090aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090ae:	e0cb      	b.n	8009248 <UART_SetConfig+0x7dc>
 80090b0:	2340      	movs	r3, #64	; 0x40
 80090b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090b6:	e0c7      	b.n	8009248 <UART_SetConfig+0x7dc>
 80090b8:	2380      	movs	r3, #128	; 0x80
 80090ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090be:	bf00      	nop
 80090c0:	e0c2      	b.n	8009248 <UART_SetConfig+0x7dc>
 80090c2:	bf00      	nop
 80090c4:	40011400 	.word	0x40011400
 80090c8:	58024400 	.word	0x58024400
 80090cc:	40007800 	.word	0x40007800
 80090d0:	40007c00 	.word	0x40007c00
 80090d4:	40011800 	.word	0x40011800
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	4ab2      	ldr	r2, [pc, #712]	; (80093a8 <UART_SetConfig+0x93c>)
 80090de:	4293      	cmp	r3, r2
 80090e0:	d177      	bne.n	80091d2 <UART_SetConfig+0x766>
 80090e2:	4bb2      	ldr	r3, [pc, #712]	; (80093ac <UART_SetConfig+0x940>)
 80090e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090e6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80090ea:	2b28      	cmp	r3, #40	; 0x28
 80090ec:	d86c      	bhi.n	80091c8 <UART_SetConfig+0x75c>
 80090ee:	a201      	add	r2, pc, #4	; (adr r2, 80090f4 <UART_SetConfig+0x688>)
 80090f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090f4:	08009199 	.word	0x08009199
 80090f8:	080091c9 	.word	0x080091c9
 80090fc:	080091c9 	.word	0x080091c9
 8009100:	080091c9 	.word	0x080091c9
 8009104:	080091c9 	.word	0x080091c9
 8009108:	080091c9 	.word	0x080091c9
 800910c:	080091c9 	.word	0x080091c9
 8009110:	080091c9 	.word	0x080091c9
 8009114:	080091a1 	.word	0x080091a1
 8009118:	080091c9 	.word	0x080091c9
 800911c:	080091c9 	.word	0x080091c9
 8009120:	080091c9 	.word	0x080091c9
 8009124:	080091c9 	.word	0x080091c9
 8009128:	080091c9 	.word	0x080091c9
 800912c:	080091c9 	.word	0x080091c9
 8009130:	080091c9 	.word	0x080091c9
 8009134:	080091a9 	.word	0x080091a9
 8009138:	080091c9 	.word	0x080091c9
 800913c:	080091c9 	.word	0x080091c9
 8009140:	080091c9 	.word	0x080091c9
 8009144:	080091c9 	.word	0x080091c9
 8009148:	080091c9 	.word	0x080091c9
 800914c:	080091c9 	.word	0x080091c9
 8009150:	080091c9 	.word	0x080091c9
 8009154:	080091b1 	.word	0x080091b1
 8009158:	080091c9 	.word	0x080091c9
 800915c:	080091c9 	.word	0x080091c9
 8009160:	080091c9 	.word	0x080091c9
 8009164:	080091c9 	.word	0x080091c9
 8009168:	080091c9 	.word	0x080091c9
 800916c:	080091c9 	.word	0x080091c9
 8009170:	080091c9 	.word	0x080091c9
 8009174:	080091b9 	.word	0x080091b9
 8009178:	080091c9 	.word	0x080091c9
 800917c:	080091c9 	.word	0x080091c9
 8009180:	080091c9 	.word	0x080091c9
 8009184:	080091c9 	.word	0x080091c9
 8009188:	080091c9 	.word	0x080091c9
 800918c:	080091c9 	.word	0x080091c9
 8009190:	080091c9 	.word	0x080091c9
 8009194:	080091c1 	.word	0x080091c1
 8009198:	2301      	movs	r3, #1
 800919a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800919e:	e053      	b.n	8009248 <UART_SetConfig+0x7dc>
 80091a0:	2304      	movs	r3, #4
 80091a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091a6:	e04f      	b.n	8009248 <UART_SetConfig+0x7dc>
 80091a8:	2308      	movs	r3, #8
 80091aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091ae:	e04b      	b.n	8009248 <UART_SetConfig+0x7dc>
 80091b0:	2310      	movs	r3, #16
 80091b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091b6:	e047      	b.n	8009248 <UART_SetConfig+0x7dc>
 80091b8:	2320      	movs	r3, #32
 80091ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091be:	e043      	b.n	8009248 <UART_SetConfig+0x7dc>
 80091c0:	2340      	movs	r3, #64	; 0x40
 80091c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091c6:	e03f      	b.n	8009248 <UART_SetConfig+0x7dc>
 80091c8:	2380      	movs	r3, #128	; 0x80
 80091ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091ce:	bf00      	nop
 80091d0:	e03a      	b.n	8009248 <UART_SetConfig+0x7dc>
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	4a76      	ldr	r2, [pc, #472]	; (80093b0 <UART_SetConfig+0x944>)
 80091d8:	4293      	cmp	r3, r2
 80091da:	d132      	bne.n	8009242 <UART_SetConfig+0x7d6>
 80091dc:	4b73      	ldr	r3, [pc, #460]	; (80093ac <UART_SetConfig+0x940>)
 80091de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80091e0:	f003 0307 	and.w	r3, r3, #7
 80091e4:	2b05      	cmp	r3, #5
 80091e6:	d827      	bhi.n	8009238 <UART_SetConfig+0x7cc>
 80091e8:	a201      	add	r2, pc, #4	; (adr r2, 80091f0 <UART_SetConfig+0x784>)
 80091ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091ee:	bf00      	nop
 80091f0:	08009209 	.word	0x08009209
 80091f4:	08009211 	.word	0x08009211
 80091f8:	08009219 	.word	0x08009219
 80091fc:	08009221 	.word	0x08009221
 8009200:	08009229 	.word	0x08009229
 8009204:	08009231 	.word	0x08009231
 8009208:	2302      	movs	r3, #2
 800920a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800920e:	e01b      	b.n	8009248 <UART_SetConfig+0x7dc>
 8009210:	2304      	movs	r3, #4
 8009212:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009216:	e017      	b.n	8009248 <UART_SetConfig+0x7dc>
 8009218:	2308      	movs	r3, #8
 800921a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800921e:	e013      	b.n	8009248 <UART_SetConfig+0x7dc>
 8009220:	2310      	movs	r3, #16
 8009222:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009226:	e00f      	b.n	8009248 <UART_SetConfig+0x7dc>
 8009228:	2320      	movs	r3, #32
 800922a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800922e:	e00b      	b.n	8009248 <UART_SetConfig+0x7dc>
 8009230:	2340      	movs	r3, #64	; 0x40
 8009232:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009236:	e007      	b.n	8009248 <UART_SetConfig+0x7dc>
 8009238:	2380      	movs	r3, #128	; 0x80
 800923a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800923e:	bf00      	nop
 8009240:	e002      	b.n	8009248 <UART_SetConfig+0x7dc>
 8009242:	2380      	movs	r3, #128	; 0x80
 8009244:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	4a58      	ldr	r2, [pc, #352]	; (80093b0 <UART_SetConfig+0x944>)
 800924e:	4293      	cmp	r3, r2
 8009250:	f040 80b6 	bne.w	80093c0 <UART_SetConfig+0x954>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009254:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009258:	2b08      	cmp	r3, #8
 800925a:	d019      	beq.n	8009290 <UART_SetConfig+0x824>
 800925c:	2b08      	cmp	r3, #8
 800925e:	dc04      	bgt.n	800926a <UART_SetConfig+0x7fe>
 8009260:	2b02      	cmp	r3, #2
 8009262:	d009      	beq.n	8009278 <UART_SetConfig+0x80c>
 8009264:	2b04      	cmp	r3, #4
 8009266:	d00b      	beq.n	8009280 <UART_SetConfig+0x814>
 8009268:	e034      	b.n	80092d4 <UART_SetConfig+0x868>
 800926a:	2b20      	cmp	r3, #32
 800926c:	d02b      	beq.n	80092c6 <UART_SetConfig+0x85a>
 800926e:	2b40      	cmp	r3, #64	; 0x40
 8009270:	d02c      	beq.n	80092cc <UART_SetConfig+0x860>
 8009272:	2b10      	cmp	r3, #16
 8009274:	d014      	beq.n	80092a0 <UART_SetConfig+0x834>
 8009276:	e02d      	b.n	80092d4 <UART_SetConfig+0x868>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009278:	f7fe fca2 	bl	8007bc0 <HAL_RCCEx_GetD3PCLK1Freq>
 800927c:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800927e:	e02f      	b.n	80092e0 <UART_SetConfig+0x874>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009280:	f107 0314 	add.w	r3, r7, #20
 8009284:	4618      	mov	r0, r3
 8009286:	f7fe fcb1 	bl	8007bec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800928a:	69bb      	ldr	r3, [r7, #24]
 800928c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800928e:	e027      	b.n	80092e0 <UART_SetConfig+0x874>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009290:	f107 0308 	add.w	r3, r7, #8
 8009294:	4618      	mov	r0, r3
 8009296:	f7fe fdf5 	bl	8007e84 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800929e:	e01f      	b.n	80092e0 <UART_SetConfig+0x874>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80092a0:	4b42      	ldr	r3, [pc, #264]	; (80093ac <UART_SetConfig+0x940>)
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	f003 0320 	and.w	r3, r3, #32
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d009      	beq.n	80092c0 <UART_SetConfig+0x854>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80092ac:	4b3f      	ldr	r3, [pc, #252]	; (80093ac <UART_SetConfig+0x940>)
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	08db      	lsrs	r3, r3, #3
 80092b2:	f003 0303 	and.w	r3, r3, #3
 80092b6:	4a3f      	ldr	r2, [pc, #252]	; (80093b4 <UART_SetConfig+0x948>)
 80092b8:	fa22 f303 	lsr.w	r3, r2, r3
 80092bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80092be:	e00f      	b.n	80092e0 <UART_SetConfig+0x874>
          pclk = (uint32_t) HSI_VALUE;
 80092c0:	4b3c      	ldr	r3, [pc, #240]	; (80093b4 <UART_SetConfig+0x948>)
 80092c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80092c4:	e00c      	b.n	80092e0 <UART_SetConfig+0x874>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80092c6:	4b3c      	ldr	r3, [pc, #240]	; (80093b8 <UART_SetConfig+0x94c>)
 80092c8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80092ca:	e009      	b.n	80092e0 <UART_SetConfig+0x874>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80092cc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80092d0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80092d2:	e005      	b.n	80092e0 <UART_SetConfig+0x874>
      default:
        pclk = 0U;
 80092d4:	2300      	movs	r3, #0
 80092d6:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80092d8:	2301      	movs	r3, #1
 80092da:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 80092de:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80092e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	f000 8251 	beq.w	800978a <UART_SetConfig+0xd1e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092ec:	4a33      	ldr	r2, [pc, #204]	; (80093bc <UART_SetConfig+0x950>)
 80092ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80092f2:	461a      	mov	r2, r3
 80092f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092f6:	fbb3 f3f2 	udiv	r3, r3, r2
 80092fa:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	685a      	ldr	r2, [r3, #4]
 8009300:	4613      	mov	r3, r2
 8009302:	005b      	lsls	r3, r3, #1
 8009304:	4413      	add	r3, r2
 8009306:	6a3a      	ldr	r2, [r7, #32]
 8009308:	429a      	cmp	r2, r3
 800930a:	d305      	bcc.n	8009318 <UART_SetConfig+0x8ac>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	685b      	ldr	r3, [r3, #4]
 8009310:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009312:	6a3a      	ldr	r2, [r7, #32]
 8009314:	429a      	cmp	r2, r3
 8009316:	d903      	bls.n	8009320 <UART_SetConfig+0x8b4>
      {
        ret = HAL_ERROR;
 8009318:	2301      	movs	r3, #1
 800931a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800931e:	e234      	b.n	800978a <UART_SetConfig+0xd1e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009322:	4618      	mov	r0, r3
 8009324:	f04f 0100 	mov.w	r1, #0
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800932c:	4a23      	ldr	r2, [pc, #140]	; (80093bc <UART_SetConfig+0x950>)
 800932e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009332:	b29b      	uxth	r3, r3
 8009334:	f04f 0400 	mov.w	r4, #0
 8009338:	461a      	mov	r2, r3
 800933a:	4623      	mov	r3, r4
 800933c:	f7f6 ffd8 	bl	80002f0 <__aeabi_uldivmod>
 8009340:	4603      	mov	r3, r0
 8009342:	460c      	mov	r4, r1
 8009344:	4619      	mov	r1, r3
 8009346:	4622      	mov	r2, r4
 8009348:	f04f 0300 	mov.w	r3, #0
 800934c:	f04f 0400 	mov.w	r4, #0
 8009350:	0214      	lsls	r4, r2, #8
 8009352:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8009356:	020b      	lsls	r3, r1, #8
 8009358:	687a      	ldr	r2, [r7, #4]
 800935a:	6852      	ldr	r2, [r2, #4]
 800935c:	0852      	lsrs	r2, r2, #1
 800935e:	4611      	mov	r1, r2
 8009360:	f04f 0200 	mov.w	r2, #0
 8009364:	eb13 0b01 	adds.w	fp, r3, r1
 8009368:	eb44 0c02 	adc.w	ip, r4, r2
 800936c:	4658      	mov	r0, fp
 800936e:	4661      	mov	r1, ip
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	685b      	ldr	r3, [r3, #4]
 8009374:	f04f 0400 	mov.w	r4, #0
 8009378:	461a      	mov	r2, r3
 800937a:	4623      	mov	r3, r4
 800937c:	f7f6 ffb8 	bl	80002f0 <__aeabi_uldivmod>
 8009380:	4603      	mov	r3, r0
 8009382:	460c      	mov	r4, r1
 8009384:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009388:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800938c:	d308      	bcc.n	80093a0 <UART_SetConfig+0x934>
 800938e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009390:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009394:	d204      	bcs.n	80093a0 <UART_SetConfig+0x934>
        {
          huart->Instance->BRR = usartdiv;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800939c:	60da      	str	r2, [r3, #12]
 800939e:	e1f4      	b.n	800978a <UART_SetConfig+0xd1e>
        }
        else
        {
          ret = HAL_ERROR;
 80093a0:	2301      	movs	r3, #1
 80093a2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80093a6:	e1f0      	b.n	800978a <UART_SetConfig+0xd1e>
 80093a8:	40011c00 	.word	0x40011c00
 80093ac:	58024400 	.word	0x58024400
 80093b0:	58000c00 	.word	0x58000c00
 80093b4:	03d09000 	.word	0x03d09000
 80093b8:	003d0900 	.word	0x003d0900
 80093bc:	0800b5dc 	.word	0x0800b5dc
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	69db      	ldr	r3, [r3, #28]
 80093c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80093c8:	f040 80f8 	bne.w	80095bc <UART_SetConfig+0xb50>
  {
    switch (clocksource)
 80093cc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80093d0:	2b40      	cmp	r3, #64	; 0x40
 80093d2:	f200 80b7 	bhi.w	8009544 <UART_SetConfig+0xad8>
 80093d6:	a201      	add	r2, pc, #4	; (adr r2, 80093dc <UART_SetConfig+0x970>)
 80093d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093dc:	080094e1 	.word	0x080094e1
 80093e0:	080094e9 	.word	0x080094e9
 80093e4:	08009545 	.word	0x08009545
 80093e8:	08009545 	.word	0x08009545
 80093ec:	080094f1 	.word	0x080094f1
 80093f0:	08009545 	.word	0x08009545
 80093f4:	08009545 	.word	0x08009545
 80093f8:	08009545 	.word	0x08009545
 80093fc:	08009501 	.word	0x08009501
 8009400:	08009545 	.word	0x08009545
 8009404:	08009545 	.word	0x08009545
 8009408:	08009545 	.word	0x08009545
 800940c:	08009545 	.word	0x08009545
 8009410:	08009545 	.word	0x08009545
 8009414:	08009545 	.word	0x08009545
 8009418:	08009545 	.word	0x08009545
 800941c:	08009511 	.word	0x08009511
 8009420:	08009545 	.word	0x08009545
 8009424:	08009545 	.word	0x08009545
 8009428:	08009545 	.word	0x08009545
 800942c:	08009545 	.word	0x08009545
 8009430:	08009545 	.word	0x08009545
 8009434:	08009545 	.word	0x08009545
 8009438:	08009545 	.word	0x08009545
 800943c:	08009545 	.word	0x08009545
 8009440:	08009545 	.word	0x08009545
 8009444:	08009545 	.word	0x08009545
 8009448:	08009545 	.word	0x08009545
 800944c:	08009545 	.word	0x08009545
 8009450:	08009545 	.word	0x08009545
 8009454:	08009545 	.word	0x08009545
 8009458:	08009545 	.word	0x08009545
 800945c:	08009537 	.word	0x08009537
 8009460:	08009545 	.word	0x08009545
 8009464:	08009545 	.word	0x08009545
 8009468:	08009545 	.word	0x08009545
 800946c:	08009545 	.word	0x08009545
 8009470:	08009545 	.word	0x08009545
 8009474:	08009545 	.word	0x08009545
 8009478:	08009545 	.word	0x08009545
 800947c:	08009545 	.word	0x08009545
 8009480:	08009545 	.word	0x08009545
 8009484:	08009545 	.word	0x08009545
 8009488:	08009545 	.word	0x08009545
 800948c:	08009545 	.word	0x08009545
 8009490:	08009545 	.word	0x08009545
 8009494:	08009545 	.word	0x08009545
 8009498:	08009545 	.word	0x08009545
 800949c:	08009545 	.word	0x08009545
 80094a0:	08009545 	.word	0x08009545
 80094a4:	08009545 	.word	0x08009545
 80094a8:	08009545 	.word	0x08009545
 80094ac:	08009545 	.word	0x08009545
 80094b0:	08009545 	.word	0x08009545
 80094b4:	08009545 	.word	0x08009545
 80094b8:	08009545 	.word	0x08009545
 80094bc:	08009545 	.word	0x08009545
 80094c0:	08009545 	.word	0x08009545
 80094c4:	08009545 	.word	0x08009545
 80094c8:	08009545 	.word	0x08009545
 80094cc:	08009545 	.word	0x08009545
 80094d0:	08009545 	.word	0x08009545
 80094d4:	08009545 	.word	0x08009545
 80094d8:	08009545 	.word	0x08009545
 80094dc:	0800953d 	.word	0x0800953d
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80094e0:	f7fd fa68 	bl	80069b4 <HAL_RCC_GetPCLK1Freq>
 80094e4:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80094e6:	e033      	b.n	8009550 <UART_SetConfig+0xae4>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80094e8:	f7fd fa7a 	bl	80069e0 <HAL_RCC_GetPCLK2Freq>
 80094ec:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80094ee:	e02f      	b.n	8009550 <UART_SetConfig+0xae4>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80094f0:	f107 0314 	add.w	r3, r7, #20
 80094f4:	4618      	mov	r0, r3
 80094f6:	f7fe fb79 	bl	8007bec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80094fa:	69bb      	ldr	r3, [r7, #24]
 80094fc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80094fe:	e027      	b.n	8009550 <UART_SetConfig+0xae4>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009500:	f107 0308 	add.w	r3, r7, #8
 8009504:	4618      	mov	r0, r3
 8009506:	f7fe fcbd 	bl	8007e84 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800950e:	e01f      	b.n	8009550 <UART_SetConfig+0xae4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009510:	4ba8      	ldr	r3, [pc, #672]	; (80097b4 <UART_SetConfig+0xd48>)
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	f003 0320 	and.w	r3, r3, #32
 8009518:	2b00      	cmp	r3, #0
 800951a:	d009      	beq.n	8009530 <UART_SetConfig+0xac4>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800951c:	4ba5      	ldr	r3, [pc, #660]	; (80097b4 <UART_SetConfig+0xd48>)
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	08db      	lsrs	r3, r3, #3
 8009522:	f003 0303 	and.w	r3, r3, #3
 8009526:	4aa4      	ldr	r2, [pc, #656]	; (80097b8 <UART_SetConfig+0xd4c>)
 8009528:	fa22 f303 	lsr.w	r3, r2, r3
 800952c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800952e:	e00f      	b.n	8009550 <UART_SetConfig+0xae4>
          pclk = (uint32_t) HSI_VALUE;
 8009530:	4ba1      	ldr	r3, [pc, #644]	; (80097b8 <UART_SetConfig+0xd4c>)
 8009532:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009534:	e00c      	b.n	8009550 <UART_SetConfig+0xae4>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009536:	4ba1      	ldr	r3, [pc, #644]	; (80097bc <UART_SetConfig+0xd50>)
 8009538:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800953a:	e009      	b.n	8009550 <UART_SetConfig+0xae4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800953c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009540:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009542:	e005      	b.n	8009550 <UART_SetConfig+0xae4>
      default:
        pclk = 0U;
 8009544:	2300      	movs	r3, #0
 8009546:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8009548:	2301      	movs	r3, #1
 800954a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800954e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009550:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009552:	2b00      	cmp	r3, #0
 8009554:	f000 8119 	beq.w	800978a <UART_SetConfig+0xd1e>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800955c:	4a98      	ldr	r2, [pc, #608]	; (80097c0 <UART_SetConfig+0xd54>)
 800955e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009562:	461a      	mov	r2, r3
 8009564:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009566:	fbb3 f3f2 	udiv	r3, r3, r2
 800956a:	005a      	lsls	r2, r3, #1
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	685b      	ldr	r3, [r3, #4]
 8009570:	085b      	lsrs	r3, r3, #1
 8009572:	441a      	add	r2, r3
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	685b      	ldr	r3, [r3, #4]
 8009578:	fbb2 f3f3 	udiv	r3, r2, r3
 800957c:	b29b      	uxth	r3, r3
 800957e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009580:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009582:	2b0f      	cmp	r3, #15
 8009584:	d916      	bls.n	80095b4 <UART_SetConfig+0xb48>
 8009586:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009588:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800958c:	d212      	bcs.n	80095b4 <UART_SetConfig+0xb48>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800958e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009590:	b29b      	uxth	r3, r3
 8009592:	f023 030f 	bic.w	r3, r3, #15
 8009596:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009598:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800959a:	085b      	lsrs	r3, r3, #1
 800959c:	b29b      	uxth	r3, r3
 800959e:	f003 0307 	and.w	r3, r3, #7
 80095a2:	b29a      	uxth	r2, r3
 80095a4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80095a6:	4313      	orrs	r3, r2
 80095a8:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80095b0:	60da      	str	r2, [r3, #12]
 80095b2:	e0ea      	b.n	800978a <UART_SetConfig+0xd1e>
      }
      else
      {
        ret = HAL_ERROR;
 80095b4:	2301      	movs	r3, #1
 80095b6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80095ba:	e0e6      	b.n	800978a <UART_SetConfig+0xd1e>
      }
    }
  }
  else
  {
    switch (clocksource)
 80095bc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80095c0:	2b40      	cmp	r3, #64	; 0x40
 80095c2:	f200 80b7 	bhi.w	8009734 <UART_SetConfig+0xcc8>
 80095c6:	a201      	add	r2, pc, #4	; (adr r2, 80095cc <UART_SetConfig+0xb60>)
 80095c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095cc:	080096d1 	.word	0x080096d1
 80095d0:	080096d9 	.word	0x080096d9
 80095d4:	08009735 	.word	0x08009735
 80095d8:	08009735 	.word	0x08009735
 80095dc:	080096e1 	.word	0x080096e1
 80095e0:	08009735 	.word	0x08009735
 80095e4:	08009735 	.word	0x08009735
 80095e8:	08009735 	.word	0x08009735
 80095ec:	080096f1 	.word	0x080096f1
 80095f0:	08009735 	.word	0x08009735
 80095f4:	08009735 	.word	0x08009735
 80095f8:	08009735 	.word	0x08009735
 80095fc:	08009735 	.word	0x08009735
 8009600:	08009735 	.word	0x08009735
 8009604:	08009735 	.word	0x08009735
 8009608:	08009735 	.word	0x08009735
 800960c:	08009701 	.word	0x08009701
 8009610:	08009735 	.word	0x08009735
 8009614:	08009735 	.word	0x08009735
 8009618:	08009735 	.word	0x08009735
 800961c:	08009735 	.word	0x08009735
 8009620:	08009735 	.word	0x08009735
 8009624:	08009735 	.word	0x08009735
 8009628:	08009735 	.word	0x08009735
 800962c:	08009735 	.word	0x08009735
 8009630:	08009735 	.word	0x08009735
 8009634:	08009735 	.word	0x08009735
 8009638:	08009735 	.word	0x08009735
 800963c:	08009735 	.word	0x08009735
 8009640:	08009735 	.word	0x08009735
 8009644:	08009735 	.word	0x08009735
 8009648:	08009735 	.word	0x08009735
 800964c:	08009727 	.word	0x08009727
 8009650:	08009735 	.word	0x08009735
 8009654:	08009735 	.word	0x08009735
 8009658:	08009735 	.word	0x08009735
 800965c:	08009735 	.word	0x08009735
 8009660:	08009735 	.word	0x08009735
 8009664:	08009735 	.word	0x08009735
 8009668:	08009735 	.word	0x08009735
 800966c:	08009735 	.word	0x08009735
 8009670:	08009735 	.word	0x08009735
 8009674:	08009735 	.word	0x08009735
 8009678:	08009735 	.word	0x08009735
 800967c:	08009735 	.word	0x08009735
 8009680:	08009735 	.word	0x08009735
 8009684:	08009735 	.word	0x08009735
 8009688:	08009735 	.word	0x08009735
 800968c:	08009735 	.word	0x08009735
 8009690:	08009735 	.word	0x08009735
 8009694:	08009735 	.word	0x08009735
 8009698:	08009735 	.word	0x08009735
 800969c:	08009735 	.word	0x08009735
 80096a0:	08009735 	.word	0x08009735
 80096a4:	08009735 	.word	0x08009735
 80096a8:	08009735 	.word	0x08009735
 80096ac:	08009735 	.word	0x08009735
 80096b0:	08009735 	.word	0x08009735
 80096b4:	08009735 	.word	0x08009735
 80096b8:	08009735 	.word	0x08009735
 80096bc:	08009735 	.word	0x08009735
 80096c0:	08009735 	.word	0x08009735
 80096c4:	08009735 	.word	0x08009735
 80096c8:	08009735 	.word	0x08009735
 80096cc:	0800972d 	.word	0x0800972d
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80096d0:	f7fd f970 	bl	80069b4 <HAL_RCC_GetPCLK1Freq>
 80096d4:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80096d6:	e033      	b.n	8009740 <UART_SetConfig+0xcd4>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80096d8:	f7fd f982 	bl	80069e0 <HAL_RCC_GetPCLK2Freq>
 80096dc:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80096de:	e02f      	b.n	8009740 <UART_SetConfig+0xcd4>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80096e0:	f107 0314 	add.w	r3, r7, #20
 80096e4:	4618      	mov	r0, r3
 80096e6:	f7fe fa81 	bl	8007bec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80096ea:	69bb      	ldr	r3, [r7, #24]
 80096ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80096ee:	e027      	b.n	8009740 <UART_SetConfig+0xcd4>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80096f0:	f107 0308 	add.w	r3, r7, #8
 80096f4:	4618      	mov	r0, r3
 80096f6:	f7fe fbc5 	bl	8007e84 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80096fe:	e01f      	b.n	8009740 <UART_SetConfig+0xcd4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009700:	4b2c      	ldr	r3, [pc, #176]	; (80097b4 <UART_SetConfig+0xd48>)
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	f003 0320 	and.w	r3, r3, #32
 8009708:	2b00      	cmp	r3, #0
 800970a:	d009      	beq.n	8009720 <UART_SetConfig+0xcb4>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800970c:	4b29      	ldr	r3, [pc, #164]	; (80097b4 <UART_SetConfig+0xd48>)
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	08db      	lsrs	r3, r3, #3
 8009712:	f003 0303 	and.w	r3, r3, #3
 8009716:	4a28      	ldr	r2, [pc, #160]	; (80097b8 <UART_SetConfig+0xd4c>)
 8009718:	fa22 f303 	lsr.w	r3, r2, r3
 800971c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800971e:	e00f      	b.n	8009740 <UART_SetConfig+0xcd4>
          pclk = (uint32_t) HSI_VALUE;
 8009720:	4b25      	ldr	r3, [pc, #148]	; (80097b8 <UART_SetConfig+0xd4c>)
 8009722:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009724:	e00c      	b.n	8009740 <UART_SetConfig+0xcd4>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009726:	4b25      	ldr	r3, [pc, #148]	; (80097bc <UART_SetConfig+0xd50>)
 8009728:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800972a:	e009      	b.n	8009740 <UART_SetConfig+0xcd4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800972c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009730:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009732:	e005      	b.n	8009740 <UART_SetConfig+0xcd4>
      default:
        pclk = 0U;
 8009734:	2300      	movs	r3, #0
 8009736:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8009738:	2301      	movs	r3, #1
 800973a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800973e:	bf00      	nop
    }

    if (pclk != 0U)
 8009740:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009742:	2b00      	cmp	r3, #0
 8009744:	d021      	beq.n	800978a <UART_SetConfig+0xd1e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800974a:	4a1d      	ldr	r2, [pc, #116]	; (80097c0 <UART_SetConfig+0xd54>)
 800974c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009750:	461a      	mov	r2, r3
 8009752:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009754:	fbb3 f2f2 	udiv	r2, r3, r2
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	685b      	ldr	r3, [r3, #4]
 800975c:	085b      	lsrs	r3, r3, #1
 800975e:	441a      	add	r2, r3
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	685b      	ldr	r3, [r3, #4]
 8009764:	fbb2 f3f3 	udiv	r3, r2, r3
 8009768:	b29b      	uxth	r3, r3
 800976a:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800976c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800976e:	2b0f      	cmp	r3, #15
 8009770:	d908      	bls.n	8009784 <UART_SetConfig+0xd18>
 8009772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009774:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009778:	d204      	bcs.n	8009784 <UART_SetConfig+0xd18>
      {
        huart->Instance->BRR = usartdiv;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009780:	60da      	str	r2, [r3, #12]
 8009782:	e002      	b.n	800978a <UART_SetConfig+0xd1e>
      }
      else
      {
        ret = HAL_ERROR;
 8009784:	2301      	movs	r3, #1
 8009786:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	2201      	movs	r2, #1
 800978e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	2201      	movs	r2, #1
 8009796:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	2200      	movs	r2, #0
 800979e:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	2200      	movs	r2, #0
 80097a4:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 80097a6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 80097aa:	4618      	mov	r0, r3
 80097ac:	3738      	adds	r7, #56	; 0x38
 80097ae:	46bd      	mov	sp, r7
 80097b0:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 80097b4:	58024400 	.word	0x58024400
 80097b8:	03d09000 	.word	0x03d09000
 80097bc:	003d0900 	.word	0x003d0900
 80097c0:	0800b5dc 	.word	0x0800b5dc

080097c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80097c4:	b480      	push	{r7}
 80097c6:	b083      	sub	sp, #12
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097d0:	f003 0301 	and.w	r3, r3, #1
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d00a      	beq.n	80097ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	685b      	ldr	r3, [r3, #4]
 80097de:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	430a      	orrs	r2, r1
 80097ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097f2:	f003 0302 	and.w	r3, r3, #2
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d00a      	beq.n	8009810 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	685b      	ldr	r3, [r3, #4]
 8009800:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	430a      	orrs	r2, r1
 800980e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009814:	f003 0304 	and.w	r3, r3, #4
 8009818:	2b00      	cmp	r3, #0
 800981a:	d00a      	beq.n	8009832 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	685b      	ldr	r3, [r3, #4]
 8009822:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	430a      	orrs	r2, r1
 8009830:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009836:	f003 0308 	and.w	r3, r3, #8
 800983a:	2b00      	cmp	r3, #0
 800983c:	d00a      	beq.n	8009854 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	685b      	ldr	r3, [r3, #4]
 8009844:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	430a      	orrs	r2, r1
 8009852:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009858:	f003 0310 	and.w	r3, r3, #16
 800985c:	2b00      	cmp	r3, #0
 800985e:	d00a      	beq.n	8009876 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	689b      	ldr	r3, [r3, #8]
 8009866:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	430a      	orrs	r2, r1
 8009874:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800987a:	f003 0320 	and.w	r3, r3, #32
 800987e:	2b00      	cmp	r3, #0
 8009880:	d00a      	beq.n	8009898 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	689b      	ldr	r3, [r3, #8]
 8009888:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	430a      	orrs	r2, r1
 8009896:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800989c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d01a      	beq.n	80098da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	685b      	ldr	r3, [r3, #4]
 80098aa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	430a      	orrs	r2, r1
 80098b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80098c2:	d10a      	bne.n	80098da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	685b      	ldr	r3, [r3, #4]
 80098ca:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	430a      	orrs	r2, r1
 80098d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d00a      	beq.n	80098fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	685b      	ldr	r3, [r3, #4]
 80098ec:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	430a      	orrs	r2, r1
 80098fa:	605a      	str	r2, [r3, #4]
  }
}
 80098fc:	bf00      	nop
 80098fe:	370c      	adds	r7, #12
 8009900:	46bd      	mov	sp, r7
 8009902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009906:	4770      	bx	lr

08009908 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009908:	b580      	push	{r7, lr}
 800990a:	b086      	sub	sp, #24
 800990c:	af02      	add	r7, sp, #8
 800990e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	2200      	movs	r2, #0
 8009914:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8009918:	f7f7 ffdc 	bl	80018d4 <HAL_GetTick>
 800991c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	f003 0308 	and.w	r3, r3, #8
 8009928:	2b08      	cmp	r3, #8
 800992a:	d10e      	bne.n	800994a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800992c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009930:	9300      	str	r3, [sp, #0]
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	2200      	movs	r2, #0
 8009936:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800993a:	6878      	ldr	r0, [r7, #4]
 800993c:	f000 f82c 	bl	8009998 <UART_WaitOnFlagUntilTimeout>
 8009940:	4603      	mov	r3, r0
 8009942:	2b00      	cmp	r3, #0
 8009944:	d001      	beq.n	800994a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009946:	2303      	movs	r3, #3
 8009948:	e022      	b.n	8009990 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	f003 0304 	and.w	r3, r3, #4
 8009954:	2b04      	cmp	r3, #4
 8009956:	d10e      	bne.n	8009976 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009958:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800995c:	9300      	str	r3, [sp, #0]
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	2200      	movs	r2, #0
 8009962:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009966:	6878      	ldr	r0, [r7, #4]
 8009968:	f000 f816 	bl	8009998 <UART_WaitOnFlagUntilTimeout>
 800996c:	4603      	mov	r3, r0
 800996e:	2b00      	cmp	r3, #0
 8009970:	d001      	beq.n	8009976 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009972:	2303      	movs	r3, #3
 8009974:	e00c      	b.n	8009990 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	2220      	movs	r2, #32
 800997a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	2220      	movs	r2, #32
 8009982:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	2200      	movs	r2, #0
 800998a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800998e:	2300      	movs	r3, #0
}
 8009990:	4618      	mov	r0, r3
 8009992:	3710      	adds	r7, #16
 8009994:	46bd      	mov	sp, r7
 8009996:	bd80      	pop	{r7, pc}

08009998 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009998:	b580      	push	{r7, lr}
 800999a:	b084      	sub	sp, #16
 800999c:	af00      	add	r7, sp, #0
 800999e:	60f8      	str	r0, [r7, #12]
 80099a0:	60b9      	str	r1, [r7, #8]
 80099a2:	603b      	str	r3, [r7, #0]
 80099a4:	4613      	mov	r3, r2
 80099a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80099a8:	e062      	b.n	8009a70 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80099aa:	69bb      	ldr	r3, [r7, #24]
 80099ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099b0:	d05e      	beq.n	8009a70 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80099b2:	f7f7 ff8f 	bl	80018d4 <HAL_GetTick>
 80099b6:	4602      	mov	r2, r0
 80099b8:	683b      	ldr	r3, [r7, #0]
 80099ba:	1ad3      	subs	r3, r2, r3
 80099bc:	69ba      	ldr	r2, [r7, #24]
 80099be:	429a      	cmp	r2, r3
 80099c0:	d302      	bcc.n	80099c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80099c2:	69bb      	ldr	r3, [r7, #24]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d11d      	bne.n	8009a04 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	681a      	ldr	r2, [r3, #0]
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80099d6:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	689a      	ldr	r2, [r3, #8]
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	f022 0201 	bic.w	r2, r2, #1
 80099e6:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	2220      	movs	r2, #32
 80099ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	2220      	movs	r2, #32
 80099f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	2200      	movs	r2, #0
 80099fc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8009a00:	2303      	movs	r3, #3
 8009a02:	e045      	b.n	8009a90 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	f003 0304 	and.w	r3, r3, #4
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d02e      	beq.n	8009a70 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	69db      	ldr	r3, [r3, #28]
 8009a18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009a1c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009a20:	d126      	bne.n	8009a70 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009a2a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	681a      	ldr	r2, [r3, #0]
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009a3a:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	689a      	ldr	r2, [r3, #8]
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	f022 0201 	bic.w	r2, r2, #1
 8009a4a:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	2220      	movs	r2, #32
 8009a50:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	2220      	movs	r2, #32
 8009a58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	2220      	movs	r2, #32
 8009a60:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	2200      	movs	r2, #0
 8009a68:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8009a6c:	2303      	movs	r3, #3
 8009a6e:	e00f      	b.n	8009a90 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	69da      	ldr	r2, [r3, #28]
 8009a76:	68bb      	ldr	r3, [r7, #8]
 8009a78:	4013      	ands	r3, r2
 8009a7a:	68ba      	ldr	r2, [r7, #8]
 8009a7c:	429a      	cmp	r2, r3
 8009a7e:	bf0c      	ite	eq
 8009a80:	2301      	moveq	r3, #1
 8009a82:	2300      	movne	r3, #0
 8009a84:	b2db      	uxtb	r3, r3
 8009a86:	461a      	mov	r2, r3
 8009a88:	79fb      	ldrb	r3, [r7, #7]
 8009a8a:	429a      	cmp	r2, r3
 8009a8c:	d08d      	beq.n	80099aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009a8e:	2300      	movs	r3, #0
}
 8009a90:	4618      	mov	r0, r3
 8009a92:	3710      	adds	r7, #16
 8009a94:	46bd      	mov	sp, r7
 8009a96:	bd80      	pop	{r7, pc}

08009a98 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009a98:	b480      	push	{r7}
 8009a9a:	b085      	sub	sp, #20
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009aa6:	2b01      	cmp	r3, #1
 8009aa8:	d101      	bne.n	8009aae <HAL_UARTEx_DisableFifoMode+0x16>
 8009aaa:	2302      	movs	r3, #2
 8009aac:	e027      	b.n	8009afe <HAL_UARTEx_DisableFifoMode+0x66>
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	2201      	movs	r2, #1
 8009ab2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	2224      	movs	r2, #36	; 0x24
 8009aba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	681a      	ldr	r2, [r3, #0]
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	f022 0201 	bic.w	r2, r2, #1
 8009ad4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009adc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	2200      	movs	r2, #0
 8009ae2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	68fa      	ldr	r2, [r7, #12]
 8009aea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	2220      	movs	r2, #32
 8009af0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2200      	movs	r2, #0
 8009af8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009afc:	2300      	movs	r3, #0
}
 8009afe:	4618      	mov	r0, r3
 8009b00:	3714      	adds	r7, #20
 8009b02:	46bd      	mov	sp, r7
 8009b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b08:	4770      	bx	lr

08009b0a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009b0a:	b580      	push	{r7, lr}
 8009b0c:	b084      	sub	sp, #16
 8009b0e:	af00      	add	r7, sp, #0
 8009b10:	6078      	str	r0, [r7, #4]
 8009b12:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009b1a:	2b01      	cmp	r3, #1
 8009b1c:	d101      	bne.n	8009b22 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009b1e:	2302      	movs	r3, #2
 8009b20:	e02d      	b.n	8009b7e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	2201      	movs	r2, #1
 8009b26:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	2224      	movs	r2, #36	; 0x24
 8009b2e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	681a      	ldr	r2, [r3, #0]
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	f022 0201 	bic.w	r2, r2, #1
 8009b48:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	689b      	ldr	r3, [r3, #8]
 8009b50:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	683a      	ldr	r2, [r7, #0]
 8009b5a:	430a      	orrs	r2, r1
 8009b5c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009b5e:	6878      	ldr	r0, [r7, #4]
 8009b60:	f000 f850 	bl	8009c04 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	68fa      	ldr	r2, [r7, #12]
 8009b6a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	2220      	movs	r2, #32
 8009b70:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	2200      	movs	r2, #0
 8009b78:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009b7c:	2300      	movs	r3, #0
}
 8009b7e:	4618      	mov	r0, r3
 8009b80:	3710      	adds	r7, #16
 8009b82:	46bd      	mov	sp, r7
 8009b84:	bd80      	pop	{r7, pc}

08009b86 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009b86:	b580      	push	{r7, lr}
 8009b88:	b084      	sub	sp, #16
 8009b8a:	af00      	add	r7, sp, #0
 8009b8c:	6078      	str	r0, [r7, #4]
 8009b8e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009b96:	2b01      	cmp	r3, #1
 8009b98:	d101      	bne.n	8009b9e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009b9a:	2302      	movs	r3, #2
 8009b9c:	e02d      	b.n	8009bfa <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	2201      	movs	r2, #1
 8009ba2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	2224      	movs	r2, #36	; 0x24
 8009baa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	681a      	ldr	r2, [r3, #0]
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	f022 0201 	bic.w	r2, r2, #1
 8009bc4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	689b      	ldr	r3, [r3, #8]
 8009bcc:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	683a      	ldr	r2, [r7, #0]
 8009bd6:	430a      	orrs	r2, r1
 8009bd8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009bda:	6878      	ldr	r0, [r7, #4]
 8009bdc:	f000 f812 	bl	8009c04 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	68fa      	ldr	r2, [r7, #12]
 8009be6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	2220      	movs	r2, #32
 8009bec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009bf8:	2300      	movs	r3, #0
}
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	3710      	adds	r7, #16
 8009bfe:	46bd      	mov	sp, r7
 8009c00:	bd80      	pop	{r7, pc}
	...

08009c04 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009c04:	b480      	push	{r7}
 8009c06:	b089      	sub	sp, #36	; 0x24
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8009c0c:	4a2f      	ldr	r2, [pc, #188]	; (8009ccc <UARTEx_SetNbDataToProcess+0xc8>)
 8009c0e:	f107 0314 	add.w	r3, r7, #20
 8009c12:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009c16:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8009c1a:	4a2d      	ldr	r2, [pc, #180]	; (8009cd0 <UARTEx_SetNbDataToProcess+0xcc>)
 8009c1c:	f107 030c 	add.w	r3, r7, #12
 8009c20:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009c24:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d108      	bne.n	8009c42 <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	2201      	movs	r2, #1
 8009c34:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2201      	movs	r2, #1
 8009c3c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009c40:	e03d      	b.n	8009cbe <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009c42:	2310      	movs	r3, #16
 8009c44:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009c46:	2310      	movs	r3, #16
 8009c48:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	689b      	ldr	r3, [r3, #8]
 8009c50:	0e5b      	lsrs	r3, r3, #25
 8009c52:	b2db      	uxtb	r3, r3
 8009c54:	f003 0307 	and.w	r3, r3, #7
 8009c58:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	689b      	ldr	r3, [r3, #8]
 8009c60:	0f5b      	lsrs	r3, r3, #29
 8009c62:	b2db      	uxtb	r3, r3
 8009c64:	f003 0307 	and.w	r3, r3, #7
 8009c68:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8009c6a:	7fbb      	ldrb	r3, [r7, #30]
 8009c6c:	7f3a      	ldrb	r2, [r7, #28]
 8009c6e:	f107 0120 	add.w	r1, r7, #32
 8009c72:	440a      	add	r2, r1
 8009c74:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8009c78:	fb02 f303 	mul.w	r3, r2, r3
 8009c7c:	7f3a      	ldrb	r2, [r7, #28]
 8009c7e:	f107 0120 	add.w	r1, r7, #32
 8009c82:	440a      	add	r2, r1
 8009c84:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8009c88:	fb93 f3f2 	sdiv	r3, r3, r2
 8009c8c:	b29a      	uxth	r2, r3
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8009c94:	7ffb      	ldrb	r3, [r7, #31]
 8009c96:	7f7a      	ldrb	r2, [r7, #29]
 8009c98:	f107 0120 	add.w	r1, r7, #32
 8009c9c:	440a      	add	r2, r1
 8009c9e:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8009ca2:	fb02 f303 	mul.w	r3, r2, r3
 8009ca6:	7f7a      	ldrb	r2, [r7, #29]
 8009ca8:	f107 0120 	add.w	r1, r7, #32
 8009cac:	440a      	add	r2, r1
 8009cae:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8009cb2:	fb93 f3f2 	sdiv	r3, r3, r2
 8009cb6:	b29a      	uxth	r2, r3
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8009cbe:	bf00      	nop
 8009cc0:	3724      	adds	r7, #36	; 0x24
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc8:	4770      	bx	lr
 8009cca:	bf00      	nop
 8009ccc:	0800abcc 	.word	0x0800abcc
 8009cd0:	0800abd4 	.word	0x0800abd4

08009cd4 <arm_fir_init_f32>:
 8009cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cd6:	9e06      	ldr	r6, [sp, #24]
 8009cd8:	f06f 4440 	mvn.w	r4, #3221225472	; 0xc0000000
 8009cdc:	460f      	mov	r7, r1
 8009cde:	6082      	str	r2, [r0, #8]
 8009ce0:	4434      	add	r4, r6
 8009ce2:	4605      	mov	r5, r0
 8009ce4:	461e      	mov	r6, r3
 8009ce6:	8007      	strh	r7, [r0, #0]
 8009ce8:	19e2      	adds	r2, r4, r7
 8009cea:	2100      	movs	r1, #0
 8009cec:	4618      	mov	r0, r3
 8009cee:	0092      	lsls	r2, r2, #2
 8009cf0:	f000 fabe 	bl	800a270 <memset>
 8009cf4:	606e      	str	r6, [r5, #4]
 8009cf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009cf8 <arm_fir_f32>:
 8009cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cfc:	4606      	mov	r6, r0
 8009cfe:	ed2d 8b10 	vpush	{d8-d15}
 8009d02:	b089      	sub	sp, #36	; 0x24
 8009d04:	8834      	ldrh	r4, [r6, #0]
 8009d06:	f8d6 c004 	ldr.w	ip, [r6, #4]
 8009d0a:	9004      	str	r0, [sp, #16]
 8009d0c:	f06f 4040 	mvn.w	r0, #3221225472	; 0xc0000000
 8009d10:	9305      	str	r3, [sp, #20]
 8009d12:	08db      	lsrs	r3, r3, #3
 8009d14:	4420      	add	r0, r4
 8009d16:	9402      	str	r4, [sp, #8]
 8009d18:	f8d6 8008 	ldr.w	r8, [r6, #8]
 8009d1c:	eb0c 0080 	add.w	r0, ip, r0, lsl #2
 8009d20:	9303      	str	r3, [sp, #12]
 8009d22:	9001      	str	r0, [sp, #4]
 8009d24:	f000 81eb 	beq.w	800a0fe <arm_fir_f32+0x406>
 8009d28:	ea4f 09d4 	mov.w	r9, r4, lsr #3
 8009d2c:	469e      	mov	lr, r3
 8009d2e:	f004 0a07 	and.w	sl, r4, #7
 8009d32:	f100 0720 	add.w	r7, r0, #32
 8009d36:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8009d3a:	f101 0620 	add.w	r6, r1, #32
 8009d3e:	9107      	str	r1, [sp, #28]
 8009d40:	4611      	mov	r1, r2
 8009d42:	eb08 0003 	add.w	r0, r8, r3
 8009d46:	3b04      	subs	r3, #4
 8009d48:	f10c 0420 	add.w	r4, ip, #32
 8009d4c:	f102 0520 	add.w	r5, r2, #32
 8009d50:	f8cd c018 	str.w	ip, [sp, #24]
 8009d54:	4652      	mov	r2, sl
 8009d56:	4684      	mov	ip, r0
 8009d58:	468a      	mov	sl, r1
 8009d5a:	4648      	mov	r0, r9
 8009d5c:	4699      	mov	r9, r3
 8009d5e:	f856 3c20 	ldr.w	r3, [r6, #-32]
 8009d62:	1f21      	subs	r1, r4, #4
 8009d64:	ed9f 3aef 	vldr	s6, [pc, #956]	; 800a124 <arm_fir_f32+0x42c>
 8009d68:	f847 3c20 	str.w	r3, [r7, #-32]
 8009d6c:	f856 3c1c 	ldr.w	r3, [r6, #-28]
 8009d70:	f847 3c1c 	str.w	r3, [r7, #-28]
 8009d74:	f856 3c18 	ldr.w	r3, [r6, #-24]
 8009d78:	f847 3c18 	str.w	r3, [r7, #-24]
 8009d7c:	f856 3c14 	ldr.w	r3, [r6, #-20]
 8009d80:	f847 3c14 	str.w	r3, [r7, #-20]
 8009d84:	f856 3c10 	ldr.w	r3, [r6, #-16]
 8009d88:	f847 3c10 	str.w	r3, [r7, #-16]
 8009d8c:	f856 3c0c 	ldr.w	r3, [r6, #-12]
 8009d90:	f847 3c0c 	str.w	r3, [r7, #-12]
 8009d94:	f856 3c08 	ldr.w	r3, [r6, #-8]
 8009d98:	f847 3c08 	str.w	r3, [r7, #-8]
 8009d9c:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009da0:	f847 3c04 	str.w	r3, [r7, #-4]
 8009da4:	ed14 8a08 	vldr	s16, [r4, #-32]	; 0xffffffe0
 8009da8:	ed54 2a07 	vldr	s5, [r4, #-28]	; 0xffffffe4
 8009dac:	ed14 2a06 	vldr	s4, [r4, #-24]	; 0xffffffe8
 8009db0:	ed54 1a05 	vldr	s3, [r4, #-20]	; 0xffffffec
 8009db4:	ed14 1a04 	vldr	s2, [r4, #-16]
 8009db8:	ed54 0a03 	vldr	s1, [r4, #-12]
 8009dbc:	ed14 0a02 	vldr	s0, [r4, #-8]
 8009dc0:	2800      	cmp	r0, #0
 8009dc2:	f000 81f6 	beq.w	800a1b2 <arm_fir_f32+0x4ba>
 8009dc6:	eeb0 9a43 	vmov.f32	s18, s6
 8009dca:	f108 0120 	add.w	r1, r8, #32
 8009dce:	eeb0 aa43 	vmov.f32	s20, s6
 8009dd2:	f104 031c 	add.w	r3, r4, #28
 8009dd6:	eef0 aa43 	vmov.f32	s21, s6
 8009dda:	4683      	mov	fp, r0
 8009ddc:	eeb0 ba43 	vmov.f32	s22, s6
 8009de0:	eef0 ba43 	vmov.f32	s23, s6
 8009de4:	eeb0 ca43 	vmov.f32	s24, s6
 8009de8:	eeb0 4a43 	vmov.f32	s8, s6
 8009dec:	ed51 3a08 	vldr	s7, [r1, #-32]	; 0xffffffe0
 8009df0:	f1bb 0b01 	subs.w	fp, fp, #1
 8009df4:	ed53 8a08 	vldr	s17, [r3, #-32]	; 0xffffffe0
 8009df8:	f101 0120 	add.w	r1, r1, #32
 8009dfc:	ee28 fa23 	vmul.f32	s30, s16, s7
 8009e00:	ed51 4a0f 	vldr	s9, [r1, #-60]	; 0xffffffc4
 8009e04:	ee62 eaa3 	vmul.f32	s29, s5, s7
 8009e08:	ed13 8a07 	vldr	s16, [r3, #-28]	; 0xffffffe4
 8009e0c:	ee22 ea23 	vmul.f32	s28, s4, s7
 8009e10:	ed11 5a0e 	vldr	s10, [r1, #-56]	; 0xffffffc8
 8009e14:	ee61 daa3 	vmul.f32	s27, s3, s7
 8009e18:	ed51 5a0d 	vldr	s11, [r1, #-52]	; 0xffffffcc
 8009e1c:	ee21 da23 	vmul.f32	s26, s2, s7
 8009e20:	ed11 6a0c 	vldr	s12, [r1, #-48]	; 0xffffffd0
 8009e24:	ee60 caa3 	vmul.f32	s25, s1, s7
 8009e28:	ed51 6a0b 	vldr	s13, [r1, #-44]	; 0xffffffd4
 8009e2c:	ee60 9a23 	vmul.f32	s19, s0, s7
 8009e30:	ed11 7a0a 	vldr	s14, [r1, #-40]	; 0xffffffd8
 8009e34:	ee68 3aa3 	vmul.f32	s7, s17, s7
 8009e38:	ed51 7a09 	vldr	s15, [r1, #-36]	; 0xffffffdc
 8009e3c:	ee3f 4a04 	vadd.f32	s8, s30, s8
 8009e40:	f103 0320 	add.w	r3, r3, #32
 8009e44:	ee22 faa4 	vmul.f32	s30, s5, s9
 8009e48:	ed53 2a0e 	vldr	s5, [r3, #-56]	; 0xffffffc8
 8009e4c:	ee3e ca8c 	vadd.f32	s24, s29, s24
 8009e50:	ee7e ba2b 	vadd.f32	s23, s28, s23
 8009e54:	ee62 ea24 	vmul.f32	s29, s4, s9
 8009e58:	ee21 eaa4 	vmul.f32	s28, s3, s9
 8009e5c:	ee3d ba8b 	vadd.f32	s22, s27, s22
 8009e60:	ee7d aa2a 	vadd.f32	s21, s26, s21
 8009e64:	ee61 da24 	vmul.f32	s27, s2, s9
 8009e68:	ee20 daa4 	vmul.f32	s26, s1, s9
 8009e6c:	ee3c aa8a 	vadd.f32	s20, s25, s20
 8009e70:	ee39 9a89 	vadd.f32	s18, s19, s18
 8009e74:	ee60 ca24 	vmul.f32	s25, s0, s9
 8009e78:	ee68 9aa4 	vmul.f32	s19, s17, s9
 8009e7c:	ee33 3a83 	vadd.f32	s6, s7, s6
 8009e80:	ee68 4a24 	vmul.f32	s9, s16, s9
 8009e84:	ee3f 4a04 	vadd.f32	s8, s30, s8
 8009e88:	ee3e ca8c 	vadd.f32	s24, s29, s24
 8009e8c:	ee22 fa05 	vmul.f32	s30, s4, s10
 8009e90:	ed13 2a0d 	vldr	s4, [r3, #-52]	; 0xffffffcc
 8009e94:	ee61 ea85 	vmul.f32	s29, s3, s10
 8009e98:	ee74 4a83 	vadd.f32	s9, s9, s6
 8009e9c:	ee7e ba2b 	vadd.f32	s23, s28, s23
 8009ea0:	ee3d ba8b 	vadd.f32	s22, s27, s22
 8009ea4:	ee21 ea05 	vmul.f32	s28, s2, s10
 8009ea8:	ee60 da85 	vmul.f32	s27, s1, s10
 8009eac:	ee7d aa2a 	vadd.f32	s21, s26, s21
 8009eb0:	ee3c aa8a 	vadd.f32	s20, s25, s20
 8009eb4:	ee20 da05 	vmul.f32	s26, s0, s10
 8009eb8:	ee68 ca85 	vmul.f32	s25, s17, s10
 8009ebc:	ee39 9a89 	vadd.f32	s18, s19, s18
 8009ec0:	ee68 9a05 	vmul.f32	s19, s16, s10
 8009ec4:	ee22 5a85 	vmul.f32	s10, s5, s10
 8009ec8:	ee3f 4a04 	vadd.f32	s8, s30, s8
 8009ecc:	ee3e ca8c 	vadd.f32	s24, s29, s24
 8009ed0:	ee21 faa5 	vmul.f32	s30, s3, s11
 8009ed4:	ed53 1a0c 	vldr	s3, [r3, #-48]	; 0xffffffd0
 8009ed8:	ee61 ea25 	vmul.f32	s29, s2, s11
 8009edc:	ee35 5a24 	vadd.f32	s10, s10, s9
 8009ee0:	ee7e ba2b 	vadd.f32	s23, s28, s23
 8009ee4:	ee3d ba8b 	vadd.f32	s22, s27, s22
 8009ee8:	ee20 eaa5 	vmul.f32	s28, s1, s11
 8009eec:	ee60 da25 	vmul.f32	s27, s0, s11
 8009ef0:	ee7d aa2a 	vadd.f32	s21, s26, s21
 8009ef4:	ee3c aa8a 	vadd.f32	s20, s25, s20
 8009ef8:	ee28 daa5 	vmul.f32	s26, s17, s11
 8009efc:	ee68 ca25 	vmul.f32	s25, s16, s11
 8009f00:	ee39 9a89 	vadd.f32	s18, s19, s18
 8009f04:	ee62 9aa5 	vmul.f32	s19, s5, s11
 8009f08:	ee62 5a25 	vmul.f32	s11, s4, s11
 8009f0c:	ee3c aa8a 	vadd.f32	s20, s25, s20
 8009f10:	ee3f 4a04 	vadd.f32	s8, s30, s8
 8009f14:	ee75 5a85 	vadd.f32	s11, s11, s10
 8009f18:	ee21 fa06 	vmul.f32	s30, s2, s12
 8009f1c:	ed13 1a0b 	vldr	s2, [r3, #-44]	; 0xffffffd4
 8009f20:	ee22 5a06 	vmul.f32	s10, s4, s12
 8009f24:	ee3e ca8c 	vadd.f32	s24, s29, s24
 8009f28:	ee7e ba2b 	vadd.f32	s23, s28, s23
 8009f2c:	ee60 ea86 	vmul.f32	s29, s1, s12
 8009f30:	ee20 ea06 	vmul.f32	s28, s0, s12
 8009f34:	ee3d ba8b 	vadd.f32	s22, s27, s22
 8009f38:	ee7d aa2a 	vadd.f32	s21, s26, s21
 8009f3c:	ee68 da86 	vmul.f32	s27, s17, s12
 8009f40:	ee28 da06 	vmul.f32	s26, s16, s12
 8009f44:	ee62 ca86 	vmul.f32	s25, s5, s12
 8009f48:	ee39 9a89 	vadd.f32	s18, s19, s18
 8009f4c:	ee21 6a86 	vmul.f32	s12, s3, s12
 8009f50:	ee3f 4a04 	vadd.f32	s8, s30, s8
 8009f54:	ee3e ca8c 	vadd.f32	s24, s29, s24
 8009f58:	ee20 faa6 	vmul.f32	s30, s1, s13
 8009f5c:	ed53 0a0a 	vldr	s1, [r3, #-40]	; 0xffffffd8
 8009f60:	ee60 ea26 	vmul.f32	s29, s0, s13
 8009f64:	ee36 6a25 	vadd.f32	s12, s12, s11
 8009f68:	ee7e ba2b 	vadd.f32	s23, s28, s23
 8009f6c:	ee61 5aa6 	vmul.f32	s11, s3, s13
 8009f70:	ee28 eaa6 	vmul.f32	s28, s17, s13
 8009f74:	ee3d ba8b 	vadd.f32	s22, s27, s22
 8009f78:	ee7d aa2a 	vadd.f32	s21, s26, s21
 8009f7c:	ee68 da26 	vmul.f32	s27, s16, s13
 8009f80:	ee22 daa6 	vmul.f32	s26, s5, s13
 8009f84:	ee7c ca8a 	vadd.f32	s25, s25, s20
 8009f88:	ee35 9a09 	vadd.f32	s18, s10, s18
 8009f8c:	ee22 aa26 	vmul.f32	s20, s4, s13
 8009f90:	ee61 6a26 	vmul.f32	s13, s2, s13
 8009f94:	ee7d aa2a 	vadd.f32	s21, s26, s21
 8009f98:	ee35 9a89 	vadd.f32	s18, s11, s18
 8009f9c:	ee3f 4a04 	vadd.f32	s8, s30, s8
 8009fa0:	ee3e ca8c 	vadd.f32	s24, s29, s24
 8009fa4:	ee20 fa07 	vmul.f32	s30, s0, s14
 8009fa8:	ed13 0a09 	vldr	s0, [r3, #-36]	; 0xffffffdc
 8009fac:	ee68 ea87 	vmul.f32	s29, s17, s14
 8009fb0:	ee7e ba2b 	vadd.f32	s23, s28, s23
 8009fb4:	ee3d ba8b 	vadd.f32	s22, s27, s22
 8009fb8:	ee28 ea07 	vmul.f32	s28, s16, s14
 8009fbc:	ee62 da87 	vmul.f32	s27, s5, s14
 8009fc0:	ee22 da07 	vmul.f32	s26, s4, s14
 8009fc4:	ee7a ca2c 	vadd.f32	s25, s20, s25
 8009fc8:	ee76 6a86 	vadd.f32	s13, s13, s12
 8009fcc:	ee21 aa87 	vmul.f32	s20, s3, s14
 8009fd0:	ee20 3a87 	vmul.f32	s6, s1, s14
 8009fd4:	ee21 6a07 	vmul.f32	s12, s2, s14
 8009fd8:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8009fdc:	ee68 5a27 	vmul.f32	s11, s16, s15
 8009fe0:	ee22 5aa7 	vmul.f32	s10, s5, s15
 8009fe4:	ee62 4a27 	vmul.f32	s9, s4, s15
 8009fe8:	ee3d da2a 	vadd.f32	s26, s26, s21
 8009fec:	ee7a ca2c 	vadd.f32	s25, s20, s25
 8009ff0:	ee61 aaa7 	vmul.f32	s21, s3, s15
 8009ff4:	ee21 aa27 	vmul.f32	s20, s2, s15
 8009ff8:	ee36 7a09 	vadd.f32	s14, s12, s18
 8009ffc:	ee3f 4a04 	vadd.f32	s8, s30, s8
 800a000:	ee20 9aa7 	vmul.f32	s18, s1, s15
 800a004:	ee3e ca8c 	vadd.f32	s24, s29, s24
 800a008:	ee7e ba2b 	vadd.f32	s23, s28, s23
 800a00c:	ee3d ba8b 	vadd.f32	s22, s27, s22
 800a010:	ee33 3a26 	vadd.f32	s6, s6, s13
 800a014:	ee60 7a27 	vmul.f32	s15, s0, s15
 800a018:	ee38 4a84 	vadd.f32	s8, s17, s8
 800a01c:	ee35 ca8c 	vadd.f32	s24, s11, s24
 800a020:	ee75 ba2b 	vadd.f32	s23, s10, s23
 800a024:	ee34 ba8b 	vadd.f32	s22, s9, s22
 800a028:	ee7a aa8d 	vadd.f32	s21, s21, s26
 800a02c:	ee3a aa2c 	vadd.f32	s20, s20, s25
 800a030:	ee39 9a07 	vadd.f32	s18, s18, s14
 800a034:	ee37 3a83 	vadd.f32	s6, s15, s6
 800a038:	f47f aed8 	bne.w	8009dec <arm_fir_f32+0xf4>
 800a03c:	eb09 0104 	add.w	r1, r9, r4
 800a040:	46e3      	mov	fp, ip
 800a042:	b3a2      	cbz	r2, 800a0ae <arm_fir_f32+0x3b6>
 800a044:	4613      	mov	r3, r2
 800a046:	ecbb 6a01 	vldmia	fp!, {s12}
 800a04a:	3b01      	subs	r3, #1
 800a04c:	ecf1 5a01 	vldmia	r1!, {s11}
 800a050:	ee68 8a06 	vmul.f32	s17, s16, s12
 800a054:	ee62 3a86 	vmul.f32	s7, s5, s12
 800a058:	ee62 4a06 	vmul.f32	s9, s4, s12
 800a05c:	ee21 5a86 	vmul.f32	s10, s3, s12
 800a060:	ee61 6a06 	vmul.f32	s13, s2, s12
 800a064:	ee20 7a86 	vmul.f32	s14, s1, s12
 800a068:	ee60 7a06 	vmul.f32	s15, s0, s12
 800a06c:	ee25 6a86 	vmul.f32	s12, s11, s12
 800a070:	eeb0 8a62 	vmov.f32	s16, s5
 800a074:	ee34 4a28 	vadd.f32	s8, s8, s17
 800a078:	eef0 2a42 	vmov.f32	s5, s4
 800a07c:	ee3c ca23 	vadd.f32	s24, s24, s7
 800a080:	eeb0 2a61 	vmov.f32	s4, s3
 800a084:	ee7b baa4 	vadd.f32	s23, s23, s9
 800a088:	eef0 1a41 	vmov.f32	s3, s2
 800a08c:	ee3b ba05 	vadd.f32	s22, s22, s10
 800a090:	eeb0 1a60 	vmov.f32	s2, s1
 800a094:	ee7a aaa6 	vadd.f32	s21, s21, s13
 800a098:	eef0 0a40 	vmov.f32	s1, s0
 800a09c:	ee3a aa07 	vadd.f32	s20, s20, s14
 800a0a0:	eeb0 0a65 	vmov.f32	s0, s11
 800a0a4:	ee39 9a27 	vadd.f32	s18, s18, s15
 800a0a8:	ee33 3a06 	vadd.f32	s6, s6, s12
 800a0ac:	d1cb      	bne.n	800a046 <arm_fir_f32+0x34e>
 800a0ae:	f1be 0e01 	subs.w	lr, lr, #1
 800a0b2:	ed05 4a08 	vstr	s8, [r5, #-32]	; 0xffffffe0
 800a0b6:	ed05 ca07 	vstr	s24, [r5, #-28]	; 0xffffffe4
 800a0ba:	f107 0720 	add.w	r7, r7, #32
 800a0be:	ed45 ba06 	vstr	s23, [r5, #-24]	; 0xffffffe8
 800a0c2:	f106 0620 	add.w	r6, r6, #32
 800a0c6:	ed05 ba05 	vstr	s22, [r5, #-20]	; 0xffffffec
 800a0ca:	f104 0420 	add.w	r4, r4, #32
 800a0ce:	ed45 aa04 	vstr	s21, [r5, #-16]
 800a0d2:	f105 0520 	add.w	r5, r5, #32
 800a0d6:	ed05 aa0b 	vstr	s20, [r5, #-44]	; 0xffffffd4
 800a0da:	ed05 9a0a 	vstr	s18, [r5, #-40]	; 0xffffffd8
 800a0de:	ed05 3a09 	vstr	s6, [r5, #-36]	; 0xffffffdc
 800a0e2:	f47f ae3c 	bne.w	8009d5e <arm_fir_f32+0x66>
 800a0e6:	9b03      	ldr	r3, [sp, #12]
 800a0e8:	4652      	mov	r2, sl
 800a0ea:	9801      	ldr	r0, [sp, #4]
 800a0ec:	015b      	lsls	r3, r3, #5
 800a0ee:	f8dd c018 	ldr.w	ip, [sp, #24]
 800a0f2:	9907      	ldr	r1, [sp, #28]
 800a0f4:	4418      	add	r0, r3
 800a0f6:	449c      	add	ip, r3
 800a0f8:	4419      	add	r1, r3
 800a0fa:	441a      	add	r2, r3
 800a0fc:	9001      	str	r0, [sp, #4]
 800a0fe:	9b05      	ldr	r3, [sp, #20]
 800a100:	f013 0e07 	ands.w	lr, r3, #7
 800a104:	d022      	beq.n	800a14c <arm_fir_f32+0x454>
 800a106:	9f01      	ldr	r7, [sp, #4]
 800a108:	4676      	mov	r6, lr
 800a10a:	4665      	mov	r5, ip
 800a10c:	f8dd a008 	ldr.w	sl, [sp, #8]
 800a110:	f851 9b04 	ldr.w	r9, [r1], #4
 800a114:	4653      	mov	r3, sl
 800a116:	4644      	mov	r4, r8
 800a118:	eddf 6a02 	vldr	s13, [pc, #8]	; 800a124 <arm_fir_f32+0x42c>
 800a11c:	4628      	mov	r0, r5
 800a11e:	f847 9b04 	str.w	r9, [r7], #4
 800a122:	e001      	b.n	800a128 <arm_fir_f32+0x430>
 800a124:	00000000 	.word	0x00000000
 800a128:	ecb0 7a01 	vldmia	r0!, {s14}
 800a12c:	3b01      	subs	r3, #1
 800a12e:	ecf4 7a01 	vldmia	r4!, {s15}
 800a132:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a136:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800a13a:	d1f5      	bne.n	800a128 <arm_fir_f32+0x430>
 800a13c:	3e01      	subs	r6, #1
 800a13e:	ece2 6a01 	vstmia	r2!, {s13}
 800a142:	f105 0504 	add.w	r5, r5, #4
 800a146:	d1e3      	bne.n	800a110 <arm_fir_f32+0x418>
 800a148:	eb0c 0c8e 	add.w	ip, ip, lr, lsl #2
 800a14c:	9b02      	ldr	r3, [sp, #8]
 800a14e:	1e59      	subs	r1, r3, #1
 800a150:	9b04      	ldr	r3, [sp, #16]
 800a152:	088e      	lsrs	r6, r1, #2
 800a154:	685c      	ldr	r4, [r3, #4]
 800a156:	d01d      	beq.n	800a194 <arm_fir_f32+0x49c>
 800a158:	f104 0210 	add.w	r2, r4, #16
 800a15c:	f10c 0310 	add.w	r3, ip, #16
 800a160:	4630      	mov	r0, r6
 800a162:	f853 5c10 	ldr.w	r5, [r3, #-16]
 800a166:	3801      	subs	r0, #1
 800a168:	f103 0310 	add.w	r3, r3, #16
 800a16c:	f102 0210 	add.w	r2, r2, #16
 800a170:	f842 5c20 	str.w	r5, [r2, #-32]
 800a174:	f853 5c1c 	ldr.w	r5, [r3, #-28]
 800a178:	f842 5c1c 	str.w	r5, [r2, #-28]
 800a17c:	f853 5c18 	ldr.w	r5, [r3, #-24]
 800a180:	f842 5c18 	str.w	r5, [r2, #-24]
 800a184:	f853 5c14 	ldr.w	r5, [r3, #-20]
 800a188:	f842 5c14 	str.w	r5, [r2, #-20]
 800a18c:	d1e9      	bne.n	800a162 <arm_fir_f32+0x46a>
 800a18e:	0133      	lsls	r3, r6, #4
 800a190:	441c      	add	r4, r3
 800a192:	449c      	add	ip, r3
 800a194:	f011 0303 	ands.w	r3, r1, #3
 800a198:	d006      	beq.n	800a1a8 <arm_fir_f32+0x4b0>
 800a19a:	4622      	mov	r2, r4
 800a19c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a1a0:	3b01      	subs	r3, #1
 800a1a2:	f842 1b04 	str.w	r1, [r2], #4
 800a1a6:	d1f9      	bne.n	800a19c <arm_fir_f32+0x4a4>
 800a1a8:	b009      	add	sp, #36	; 0x24
 800a1aa:	ecbd 8b10 	vpop	{d8-d15}
 800a1ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1b2:	46c3      	mov	fp, r8
 800a1b4:	eeb0 9a43 	vmov.f32	s18, s6
 800a1b8:	eeb0 aa43 	vmov.f32	s20, s6
 800a1bc:	eef0 aa43 	vmov.f32	s21, s6
 800a1c0:	eeb0 ba43 	vmov.f32	s22, s6
 800a1c4:	eef0 ba43 	vmov.f32	s23, s6
 800a1c8:	eeb0 ca43 	vmov.f32	s24, s6
 800a1cc:	eeb0 4a43 	vmov.f32	s8, s6
 800a1d0:	e737      	b.n	800a042 <arm_fir_f32+0x34a>
 800a1d2:	bf00      	nop

0800a1d4 <calloc>:
 800a1d4:	4b02      	ldr	r3, [pc, #8]	; (800a1e0 <calloc+0xc>)
 800a1d6:	460a      	mov	r2, r1
 800a1d8:	4601      	mov	r1, r0
 800a1da:	6818      	ldr	r0, [r3, #0]
 800a1dc:	f000 b850 	b.w	800a280 <_calloc_r>
 800a1e0:	24000014 	.word	0x24000014

0800a1e4 <__errno>:
 800a1e4:	4b01      	ldr	r3, [pc, #4]	; (800a1ec <__errno+0x8>)
 800a1e6:	6818      	ldr	r0, [r3, #0]
 800a1e8:	4770      	bx	lr
 800a1ea:	bf00      	nop
 800a1ec:	24000014 	.word	0x24000014

0800a1f0 <exit>:
 800a1f0:	b508      	push	{r3, lr}
 800a1f2:	4b07      	ldr	r3, [pc, #28]	; (800a210 <exit+0x20>)
 800a1f4:	4604      	mov	r4, r0
 800a1f6:	b113      	cbz	r3, 800a1fe <exit+0xe>
 800a1f8:	2100      	movs	r1, #0
 800a1fa:	f3af 8000 	nop.w
 800a1fe:	4b05      	ldr	r3, [pc, #20]	; (800a214 <exit+0x24>)
 800a200:	6818      	ldr	r0, [r3, #0]
 800a202:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800a204:	b103      	cbz	r3, 800a208 <exit+0x18>
 800a206:	4798      	blx	r3
 800a208:	4620      	mov	r0, r4
 800a20a:	f7f7 f989 	bl	8001520 <_exit>
 800a20e:	bf00      	nop
 800a210:	00000000 	.word	0x00000000
 800a214:	0800b5f4 	.word	0x0800b5f4

0800a218 <__libc_init_array>:
 800a218:	b570      	push	{r4, r5, r6, lr}
 800a21a:	4e0d      	ldr	r6, [pc, #52]	; (800a250 <__libc_init_array+0x38>)
 800a21c:	4c0d      	ldr	r4, [pc, #52]	; (800a254 <__libc_init_array+0x3c>)
 800a21e:	1ba4      	subs	r4, r4, r6
 800a220:	10a4      	asrs	r4, r4, #2
 800a222:	2500      	movs	r5, #0
 800a224:	42a5      	cmp	r5, r4
 800a226:	d109      	bne.n	800a23c <__libc_init_array+0x24>
 800a228:	4e0b      	ldr	r6, [pc, #44]	; (800a258 <__libc_init_array+0x40>)
 800a22a:	4c0c      	ldr	r4, [pc, #48]	; (800a25c <__libc_init_array+0x44>)
 800a22c:	f000 fc9e 	bl	800ab6c <_init>
 800a230:	1ba4      	subs	r4, r4, r6
 800a232:	10a4      	asrs	r4, r4, #2
 800a234:	2500      	movs	r5, #0
 800a236:	42a5      	cmp	r5, r4
 800a238:	d105      	bne.n	800a246 <__libc_init_array+0x2e>
 800a23a:	bd70      	pop	{r4, r5, r6, pc}
 800a23c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a240:	4798      	blx	r3
 800a242:	3501      	adds	r5, #1
 800a244:	e7ee      	b.n	800a224 <__libc_init_array+0xc>
 800a246:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a24a:	4798      	blx	r3
 800a24c:	3501      	adds	r5, #1
 800a24e:	e7f2      	b.n	800a236 <__libc_init_array+0x1e>
 800a250:	0800b660 	.word	0x0800b660
 800a254:	0800b660 	.word	0x0800b660
 800a258:	0800b660 	.word	0x0800b660
 800a25c:	0800b664 	.word	0x0800b664

0800a260 <malloc>:
 800a260:	4b02      	ldr	r3, [pc, #8]	; (800a26c <malloc+0xc>)
 800a262:	4601      	mov	r1, r0
 800a264:	6818      	ldr	r0, [r3, #0]
 800a266:	f000 b867 	b.w	800a338 <_malloc_r>
 800a26a:	bf00      	nop
 800a26c:	24000014 	.word	0x24000014

0800a270 <memset>:
 800a270:	4402      	add	r2, r0
 800a272:	4603      	mov	r3, r0
 800a274:	4293      	cmp	r3, r2
 800a276:	d100      	bne.n	800a27a <memset+0xa>
 800a278:	4770      	bx	lr
 800a27a:	f803 1b01 	strb.w	r1, [r3], #1
 800a27e:	e7f9      	b.n	800a274 <memset+0x4>

0800a280 <_calloc_r>:
 800a280:	b538      	push	{r3, r4, r5, lr}
 800a282:	fb02 f401 	mul.w	r4, r2, r1
 800a286:	4621      	mov	r1, r4
 800a288:	f000 f856 	bl	800a338 <_malloc_r>
 800a28c:	4605      	mov	r5, r0
 800a28e:	b118      	cbz	r0, 800a298 <_calloc_r+0x18>
 800a290:	4622      	mov	r2, r4
 800a292:	2100      	movs	r1, #0
 800a294:	f7ff ffec 	bl	800a270 <memset>
 800a298:	4628      	mov	r0, r5
 800a29a:	bd38      	pop	{r3, r4, r5, pc}

0800a29c <_free_r>:
 800a29c:	b538      	push	{r3, r4, r5, lr}
 800a29e:	4605      	mov	r5, r0
 800a2a0:	2900      	cmp	r1, #0
 800a2a2:	d045      	beq.n	800a330 <_free_r+0x94>
 800a2a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a2a8:	1f0c      	subs	r4, r1, #4
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	bfb8      	it	lt
 800a2ae:	18e4      	addlt	r4, r4, r3
 800a2b0:	f000 fbae 	bl	800aa10 <__malloc_lock>
 800a2b4:	4a1f      	ldr	r2, [pc, #124]	; (800a334 <_free_r+0x98>)
 800a2b6:	6813      	ldr	r3, [r2, #0]
 800a2b8:	4610      	mov	r0, r2
 800a2ba:	b933      	cbnz	r3, 800a2ca <_free_r+0x2e>
 800a2bc:	6063      	str	r3, [r4, #4]
 800a2be:	6014      	str	r4, [r2, #0]
 800a2c0:	4628      	mov	r0, r5
 800a2c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a2c6:	f000 bba4 	b.w	800aa12 <__malloc_unlock>
 800a2ca:	42a3      	cmp	r3, r4
 800a2cc:	d90c      	bls.n	800a2e8 <_free_r+0x4c>
 800a2ce:	6821      	ldr	r1, [r4, #0]
 800a2d0:	1862      	adds	r2, r4, r1
 800a2d2:	4293      	cmp	r3, r2
 800a2d4:	bf04      	itt	eq
 800a2d6:	681a      	ldreq	r2, [r3, #0]
 800a2d8:	685b      	ldreq	r3, [r3, #4]
 800a2da:	6063      	str	r3, [r4, #4]
 800a2dc:	bf04      	itt	eq
 800a2de:	1852      	addeq	r2, r2, r1
 800a2e0:	6022      	streq	r2, [r4, #0]
 800a2e2:	6004      	str	r4, [r0, #0]
 800a2e4:	e7ec      	b.n	800a2c0 <_free_r+0x24>
 800a2e6:	4613      	mov	r3, r2
 800a2e8:	685a      	ldr	r2, [r3, #4]
 800a2ea:	b10a      	cbz	r2, 800a2f0 <_free_r+0x54>
 800a2ec:	42a2      	cmp	r2, r4
 800a2ee:	d9fa      	bls.n	800a2e6 <_free_r+0x4a>
 800a2f0:	6819      	ldr	r1, [r3, #0]
 800a2f2:	1858      	adds	r0, r3, r1
 800a2f4:	42a0      	cmp	r0, r4
 800a2f6:	d10b      	bne.n	800a310 <_free_r+0x74>
 800a2f8:	6820      	ldr	r0, [r4, #0]
 800a2fa:	4401      	add	r1, r0
 800a2fc:	1858      	adds	r0, r3, r1
 800a2fe:	4282      	cmp	r2, r0
 800a300:	6019      	str	r1, [r3, #0]
 800a302:	d1dd      	bne.n	800a2c0 <_free_r+0x24>
 800a304:	6810      	ldr	r0, [r2, #0]
 800a306:	6852      	ldr	r2, [r2, #4]
 800a308:	605a      	str	r2, [r3, #4]
 800a30a:	4401      	add	r1, r0
 800a30c:	6019      	str	r1, [r3, #0]
 800a30e:	e7d7      	b.n	800a2c0 <_free_r+0x24>
 800a310:	d902      	bls.n	800a318 <_free_r+0x7c>
 800a312:	230c      	movs	r3, #12
 800a314:	602b      	str	r3, [r5, #0]
 800a316:	e7d3      	b.n	800a2c0 <_free_r+0x24>
 800a318:	6820      	ldr	r0, [r4, #0]
 800a31a:	1821      	adds	r1, r4, r0
 800a31c:	428a      	cmp	r2, r1
 800a31e:	bf04      	itt	eq
 800a320:	6811      	ldreq	r1, [r2, #0]
 800a322:	6852      	ldreq	r2, [r2, #4]
 800a324:	6062      	str	r2, [r4, #4]
 800a326:	bf04      	itt	eq
 800a328:	1809      	addeq	r1, r1, r0
 800a32a:	6021      	streq	r1, [r4, #0]
 800a32c:	605c      	str	r4, [r3, #4]
 800a32e:	e7c7      	b.n	800a2c0 <_free_r+0x24>
 800a330:	bd38      	pop	{r3, r4, r5, pc}
 800a332:	bf00      	nop
 800a334:	240000a8 	.word	0x240000a8

0800a338 <_malloc_r>:
 800a338:	b570      	push	{r4, r5, r6, lr}
 800a33a:	1ccd      	adds	r5, r1, #3
 800a33c:	f025 0503 	bic.w	r5, r5, #3
 800a340:	3508      	adds	r5, #8
 800a342:	2d0c      	cmp	r5, #12
 800a344:	bf38      	it	cc
 800a346:	250c      	movcc	r5, #12
 800a348:	2d00      	cmp	r5, #0
 800a34a:	4606      	mov	r6, r0
 800a34c:	db01      	blt.n	800a352 <_malloc_r+0x1a>
 800a34e:	42a9      	cmp	r1, r5
 800a350:	d903      	bls.n	800a35a <_malloc_r+0x22>
 800a352:	230c      	movs	r3, #12
 800a354:	6033      	str	r3, [r6, #0]
 800a356:	2000      	movs	r0, #0
 800a358:	bd70      	pop	{r4, r5, r6, pc}
 800a35a:	f000 fb59 	bl	800aa10 <__malloc_lock>
 800a35e:	4a21      	ldr	r2, [pc, #132]	; (800a3e4 <_malloc_r+0xac>)
 800a360:	6814      	ldr	r4, [r2, #0]
 800a362:	4621      	mov	r1, r4
 800a364:	b991      	cbnz	r1, 800a38c <_malloc_r+0x54>
 800a366:	4c20      	ldr	r4, [pc, #128]	; (800a3e8 <_malloc_r+0xb0>)
 800a368:	6823      	ldr	r3, [r4, #0]
 800a36a:	b91b      	cbnz	r3, 800a374 <_malloc_r+0x3c>
 800a36c:	4630      	mov	r0, r6
 800a36e:	f000 f8a1 	bl	800a4b4 <_sbrk_r>
 800a372:	6020      	str	r0, [r4, #0]
 800a374:	4629      	mov	r1, r5
 800a376:	4630      	mov	r0, r6
 800a378:	f000 f89c 	bl	800a4b4 <_sbrk_r>
 800a37c:	1c43      	adds	r3, r0, #1
 800a37e:	d124      	bne.n	800a3ca <_malloc_r+0x92>
 800a380:	230c      	movs	r3, #12
 800a382:	6033      	str	r3, [r6, #0]
 800a384:	4630      	mov	r0, r6
 800a386:	f000 fb44 	bl	800aa12 <__malloc_unlock>
 800a38a:	e7e4      	b.n	800a356 <_malloc_r+0x1e>
 800a38c:	680b      	ldr	r3, [r1, #0]
 800a38e:	1b5b      	subs	r3, r3, r5
 800a390:	d418      	bmi.n	800a3c4 <_malloc_r+0x8c>
 800a392:	2b0b      	cmp	r3, #11
 800a394:	d90f      	bls.n	800a3b6 <_malloc_r+0x7e>
 800a396:	600b      	str	r3, [r1, #0]
 800a398:	50cd      	str	r5, [r1, r3]
 800a39a:	18cc      	adds	r4, r1, r3
 800a39c:	4630      	mov	r0, r6
 800a39e:	f000 fb38 	bl	800aa12 <__malloc_unlock>
 800a3a2:	f104 000b 	add.w	r0, r4, #11
 800a3a6:	1d23      	adds	r3, r4, #4
 800a3a8:	f020 0007 	bic.w	r0, r0, #7
 800a3ac:	1ac3      	subs	r3, r0, r3
 800a3ae:	d0d3      	beq.n	800a358 <_malloc_r+0x20>
 800a3b0:	425a      	negs	r2, r3
 800a3b2:	50e2      	str	r2, [r4, r3]
 800a3b4:	e7d0      	b.n	800a358 <_malloc_r+0x20>
 800a3b6:	428c      	cmp	r4, r1
 800a3b8:	684b      	ldr	r3, [r1, #4]
 800a3ba:	bf16      	itet	ne
 800a3bc:	6063      	strne	r3, [r4, #4]
 800a3be:	6013      	streq	r3, [r2, #0]
 800a3c0:	460c      	movne	r4, r1
 800a3c2:	e7eb      	b.n	800a39c <_malloc_r+0x64>
 800a3c4:	460c      	mov	r4, r1
 800a3c6:	6849      	ldr	r1, [r1, #4]
 800a3c8:	e7cc      	b.n	800a364 <_malloc_r+0x2c>
 800a3ca:	1cc4      	adds	r4, r0, #3
 800a3cc:	f024 0403 	bic.w	r4, r4, #3
 800a3d0:	42a0      	cmp	r0, r4
 800a3d2:	d005      	beq.n	800a3e0 <_malloc_r+0xa8>
 800a3d4:	1a21      	subs	r1, r4, r0
 800a3d6:	4630      	mov	r0, r6
 800a3d8:	f000 f86c 	bl	800a4b4 <_sbrk_r>
 800a3dc:	3001      	adds	r0, #1
 800a3de:	d0cf      	beq.n	800a380 <_malloc_r+0x48>
 800a3e0:	6025      	str	r5, [r4, #0]
 800a3e2:	e7db      	b.n	800a39c <_malloc_r+0x64>
 800a3e4:	240000a8 	.word	0x240000a8
 800a3e8:	240000ac 	.word	0x240000ac

0800a3ec <_puts_r>:
 800a3ec:	b570      	push	{r4, r5, r6, lr}
 800a3ee:	460e      	mov	r6, r1
 800a3f0:	4605      	mov	r5, r0
 800a3f2:	b118      	cbz	r0, 800a3fc <_puts_r+0x10>
 800a3f4:	6983      	ldr	r3, [r0, #24]
 800a3f6:	b90b      	cbnz	r3, 800a3fc <_puts_r+0x10>
 800a3f8:	f000 fa1c 	bl	800a834 <__sinit>
 800a3fc:	69ab      	ldr	r3, [r5, #24]
 800a3fe:	68ac      	ldr	r4, [r5, #8]
 800a400:	b913      	cbnz	r3, 800a408 <_puts_r+0x1c>
 800a402:	4628      	mov	r0, r5
 800a404:	f000 fa16 	bl	800a834 <__sinit>
 800a408:	4b23      	ldr	r3, [pc, #140]	; (800a498 <_puts_r+0xac>)
 800a40a:	429c      	cmp	r4, r3
 800a40c:	d117      	bne.n	800a43e <_puts_r+0x52>
 800a40e:	686c      	ldr	r4, [r5, #4]
 800a410:	89a3      	ldrh	r3, [r4, #12]
 800a412:	071b      	lsls	r3, r3, #28
 800a414:	d51d      	bpl.n	800a452 <_puts_r+0x66>
 800a416:	6923      	ldr	r3, [r4, #16]
 800a418:	b1db      	cbz	r3, 800a452 <_puts_r+0x66>
 800a41a:	3e01      	subs	r6, #1
 800a41c:	68a3      	ldr	r3, [r4, #8]
 800a41e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a422:	3b01      	subs	r3, #1
 800a424:	60a3      	str	r3, [r4, #8]
 800a426:	b9e9      	cbnz	r1, 800a464 <_puts_r+0x78>
 800a428:	2b00      	cmp	r3, #0
 800a42a:	da2e      	bge.n	800a48a <_puts_r+0x9e>
 800a42c:	4622      	mov	r2, r4
 800a42e:	210a      	movs	r1, #10
 800a430:	4628      	mov	r0, r5
 800a432:	f000 f84f 	bl	800a4d4 <__swbuf_r>
 800a436:	3001      	adds	r0, #1
 800a438:	d011      	beq.n	800a45e <_puts_r+0x72>
 800a43a:	200a      	movs	r0, #10
 800a43c:	e011      	b.n	800a462 <_puts_r+0x76>
 800a43e:	4b17      	ldr	r3, [pc, #92]	; (800a49c <_puts_r+0xb0>)
 800a440:	429c      	cmp	r4, r3
 800a442:	d101      	bne.n	800a448 <_puts_r+0x5c>
 800a444:	68ac      	ldr	r4, [r5, #8]
 800a446:	e7e3      	b.n	800a410 <_puts_r+0x24>
 800a448:	4b15      	ldr	r3, [pc, #84]	; (800a4a0 <_puts_r+0xb4>)
 800a44a:	429c      	cmp	r4, r3
 800a44c:	bf08      	it	eq
 800a44e:	68ec      	ldreq	r4, [r5, #12]
 800a450:	e7de      	b.n	800a410 <_puts_r+0x24>
 800a452:	4621      	mov	r1, r4
 800a454:	4628      	mov	r0, r5
 800a456:	f000 f88f 	bl	800a578 <__swsetup_r>
 800a45a:	2800      	cmp	r0, #0
 800a45c:	d0dd      	beq.n	800a41a <_puts_r+0x2e>
 800a45e:	f04f 30ff 	mov.w	r0, #4294967295
 800a462:	bd70      	pop	{r4, r5, r6, pc}
 800a464:	2b00      	cmp	r3, #0
 800a466:	da04      	bge.n	800a472 <_puts_r+0x86>
 800a468:	69a2      	ldr	r2, [r4, #24]
 800a46a:	429a      	cmp	r2, r3
 800a46c:	dc06      	bgt.n	800a47c <_puts_r+0x90>
 800a46e:	290a      	cmp	r1, #10
 800a470:	d004      	beq.n	800a47c <_puts_r+0x90>
 800a472:	6823      	ldr	r3, [r4, #0]
 800a474:	1c5a      	adds	r2, r3, #1
 800a476:	6022      	str	r2, [r4, #0]
 800a478:	7019      	strb	r1, [r3, #0]
 800a47a:	e7cf      	b.n	800a41c <_puts_r+0x30>
 800a47c:	4622      	mov	r2, r4
 800a47e:	4628      	mov	r0, r5
 800a480:	f000 f828 	bl	800a4d4 <__swbuf_r>
 800a484:	3001      	adds	r0, #1
 800a486:	d1c9      	bne.n	800a41c <_puts_r+0x30>
 800a488:	e7e9      	b.n	800a45e <_puts_r+0x72>
 800a48a:	6823      	ldr	r3, [r4, #0]
 800a48c:	200a      	movs	r0, #10
 800a48e:	1c5a      	adds	r2, r3, #1
 800a490:	6022      	str	r2, [r4, #0]
 800a492:	7018      	strb	r0, [r3, #0]
 800a494:	e7e5      	b.n	800a462 <_puts_r+0x76>
 800a496:	bf00      	nop
 800a498:	0800b618 	.word	0x0800b618
 800a49c:	0800b638 	.word	0x0800b638
 800a4a0:	0800b5f8 	.word	0x0800b5f8

0800a4a4 <puts>:
 800a4a4:	4b02      	ldr	r3, [pc, #8]	; (800a4b0 <puts+0xc>)
 800a4a6:	4601      	mov	r1, r0
 800a4a8:	6818      	ldr	r0, [r3, #0]
 800a4aa:	f7ff bf9f 	b.w	800a3ec <_puts_r>
 800a4ae:	bf00      	nop
 800a4b0:	24000014 	.word	0x24000014

0800a4b4 <_sbrk_r>:
 800a4b4:	b538      	push	{r3, r4, r5, lr}
 800a4b6:	4c06      	ldr	r4, [pc, #24]	; (800a4d0 <_sbrk_r+0x1c>)
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	4605      	mov	r5, r0
 800a4bc:	4608      	mov	r0, r1
 800a4be:	6023      	str	r3, [r4, #0]
 800a4c0:	f7f7 f8a6 	bl	8001610 <_sbrk>
 800a4c4:	1c43      	adds	r3, r0, #1
 800a4c6:	d102      	bne.n	800a4ce <_sbrk_r+0x1a>
 800a4c8:	6823      	ldr	r3, [r4, #0]
 800a4ca:	b103      	cbz	r3, 800a4ce <_sbrk_r+0x1a>
 800a4cc:	602b      	str	r3, [r5, #0]
 800a4ce:	bd38      	pop	{r3, r4, r5, pc}
 800a4d0:	24000300 	.word	0x24000300

0800a4d4 <__swbuf_r>:
 800a4d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4d6:	460e      	mov	r6, r1
 800a4d8:	4614      	mov	r4, r2
 800a4da:	4605      	mov	r5, r0
 800a4dc:	b118      	cbz	r0, 800a4e6 <__swbuf_r+0x12>
 800a4de:	6983      	ldr	r3, [r0, #24]
 800a4e0:	b90b      	cbnz	r3, 800a4e6 <__swbuf_r+0x12>
 800a4e2:	f000 f9a7 	bl	800a834 <__sinit>
 800a4e6:	4b21      	ldr	r3, [pc, #132]	; (800a56c <__swbuf_r+0x98>)
 800a4e8:	429c      	cmp	r4, r3
 800a4ea:	d12a      	bne.n	800a542 <__swbuf_r+0x6e>
 800a4ec:	686c      	ldr	r4, [r5, #4]
 800a4ee:	69a3      	ldr	r3, [r4, #24]
 800a4f0:	60a3      	str	r3, [r4, #8]
 800a4f2:	89a3      	ldrh	r3, [r4, #12]
 800a4f4:	071a      	lsls	r2, r3, #28
 800a4f6:	d52e      	bpl.n	800a556 <__swbuf_r+0x82>
 800a4f8:	6923      	ldr	r3, [r4, #16]
 800a4fa:	b363      	cbz	r3, 800a556 <__swbuf_r+0x82>
 800a4fc:	6923      	ldr	r3, [r4, #16]
 800a4fe:	6820      	ldr	r0, [r4, #0]
 800a500:	1ac0      	subs	r0, r0, r3
 800a502:	6963      	ldr	r3, [r4, #20]
 800a504:	b2f6      	uxtb	r6, r6
 800a506:	4283      	cmp	r3, r0
 800a508:	4637      	mov	r7, r6
 800a50a:	dc04      	bgt.n	800a516 <__swbuf_r+0x42>
 800a50c:	4621      	mov	r1, r4
 800a50e:	4628      	mov	r0, r5
 800a510:	f000 f926 	bl	800a760 <_fflush_r>
 800a514:	bb28      	cbnz	r0, 800a562 <__swbuf_r+0x8e>
 800a516:	68a3      	ldr	r3, [r4, #8]
 800a518:	3b01      	subs	r3, #1
 800a51a:	60a3      	str	r3, [r4, #8]
 800a51c:	6823      	ldr	r3, [r4, #0]
 800a51e:	1c5a      	adds	r2, r3, #1
 800a520:	6022      	str	r2, [r4, #0]
 800a522:	701e      	strb	r6, [r3, #0]
 800a524:	6963      	ldr	r3, [r4, #20]
 800a526:	3001      	adds	r0, #1
 800a528:	4283      	cmp	r3, r0
 800a52a:	d004      	beq.n	800a536 <__swbuf_r+0x62>
 800a52c:	89a3      	ldrh	r3, [r4, #12]
 800a52e:	07db      	lsls	r3, r3, #31
 800a530:	d519      	bpl.n	800a566 <__swbuf_r+0x92>
 800a532:	2e0a      	cmp	r6, #10
 800a534:	d117      	bne.n	800a566 <__swbuf_r+0x92>
 800a536:	4621      	mov	r1, r4
 800a538:	4628      	mov	r0, r5
 800a53a:	f000 f911 	bl	800a760 <_fflush_r>
 800a53e:	b190      	cbz	r0, 800a566 <__swbuf_r+0x92>
 800a540:	e00f      	b.n	800a562 <__swbuf_r+0x8e>
 800a542:	4b0b      	ldr	r3, [pc, #44]	; (800a570 <__swbuf_r+0x9c>)
 800a544:	429c      	cmp	r4, r3
 800a546:	d101      	bne.n	800a54c <__swbuf_r+0x78>
 800a548:	68ac      	ldr	r4, [r5, #8]
 800a54a:	e7d0      	b.n	800a4ee <__swbuf_r+0x1a>
 800a54c:	4b09      	ldr	r3, [pc, #36]	; (800a574 <__swbuf_r+0xa0>)
 800a54e:	429c      	cmp	r4, r3
 800a550:	bf08      	it	eq
 800a552:	68ec      	ldreq	r4, [r5, #12]
 800a554:	e7cb      	b.n	800a4ee <__swbuf_r+0x1a>
 800a556:	4621      	mov	r1, r4
 800a558:	4628      	mov	r0, r5
 800a55a:	f000 f80d 	bl	800a578 <__swsetup_r>
 800a55e:	2800      	cmp	r0, #0
 800a560:	d0cc      	beq.n	800a4fc <__swbuf_r+0x28>
 800a562:	f04f 37ff 	mov.w	r7, #4294967295
 800a566:	4638      	mov	r0, r7
 800a568:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a56a:	bf00      	nop
 800a56c:	0800b618 	.word	0x0800b618
 800a570:	0800b638 	.word	0x0800b638
 800a574:	0800b5f8 	.word	0x0800b5f8

0800a578 <__swsetup_r>:
 800a578:	4b32      	ldr	r3, [pc, #200]	; (800a644 <__swsetup_r+0xcc>)
 800a57a:	b570      	push	{r4, r5, r6, lr}
 800a57c:	681d      	ldr	r5, [r3, #0]
 800a57e:	4606      	mov	r6, r0
 800a580:	460c      	mov	r4, r1
 800a582:	b125      	cbz	r5, 800a58e <__swsetup_r+0x16>
 800a584:	69ab      	ldr	r3, [r5, #24]
 800a586:	b913      	cbnz	r3, 800a58e <__swsetup_r+0x16>
 800a588:	4628      	mov	r0, r5
 800a58a:	f000 f953 	bl	800a834 <__sinit>
 800a58e:	4b2e      	ldr	r3, [pc, #184]	; (800a648 <__swsetup_r+0xd0>)
 800a590:	429c      	cmp	r4, r3
 800a592:	d10f      	bne.n	800a5b4 <__swsetup_r+0x3c>
 800a594:	686c      	ldr	r4, [r5, #4]
 800a596:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a59a:	b29a      	uxth	r2, r3
 800a59c:	0715      	lsls	r5, r2, #28
 800a59e:	d42c      	bmi.n	800a5fa <__swsetup_r+0x82>
 800a5a0:	06d0      	lsls	r0, r2, #27
 800a5a2:	d411      	bmi.n	800a5c8 <__swsetup_r+0x50>
 800a5a4:	2209      	movs	r2, #9
 800a5a6:	6032      	str	r2, [r6, #0]
 800a5a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a5ac:	81a3      	strh	r3, [r4, #12]
 800a5ae:	f04f 30ff 	mov.w	r0, #4294967295
 800a5b2:	e03e      	b.n	800a632 <__swsetup_r+0xba>
 800a5b4:	4b25      	ldr	r3, [pc, #148]	; (800a64c <__swsetup_r+0xd4>)
 800a5b6:	429c      	cmp	r4, r3
 800a5b8:	d101      	bne.n	800a5be <__swsetup_r+0x46>
 800a5ba:	68ac      	ldr	r4, [r5, #8]
 800a5bc:	e7eb      	b.n	800a596 <__swsetup_r+0x1e>
 800a5be:	4b24      	ldr	r3, [pc, #144]	; (800a650 <__swsetup_r+0xd8>)
 800a5c0:	429c      	cmp	r4, r3
 800a5c2:	bf08      	it	eq
 800a5c4:	68ec      	ldreq	r4, [r5, #12]
 800a5c6:	e7e6      	b.n	800a596 <__swsetup_r+0x1e>
 800a5c8:	0751      	lsls	r1, r2, #29
 800a5ca:	d512      	bpl.n	800a5f2 <__swsetup_r+0x7a>
 800a5cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a5ce:	b141      	cbz	r1, 800a5e2 <__swsetup_r+0x6a>
 800a5d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a5d4:	4299      	cmp	r1, r3
 800a5d6:	d002      	beq.n	800a5de <__swsetup_r+0x66>
 800a5d8:	4630      	mov	r0, r6
 800a5da:	f7ff fe5f 	bl	800a29c <_free_r>
 800a5de:	2300      	movs	r3, #0
 800a5e0:	6363      	str	r3, [r4, #52]	; 0x34
 800a5e2:	89a3      	ldrh	r3, [r4, #12]
 800a5e4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a5e8:	81a3      	strh	r3, [r4, #12]
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	6063      	str	r3, [r4, #4]
 800a5ee:	6923      	ldr	r3, [r4, #16]
 800a5f0:	6023      	str	r3, [r4, #0]
 800a5f2:	89a3      	ldrh	r3, [r4, #12]
 800a5f4:	f043 0308 	orr.w	r3, r3, #8
 800a5f8:	81a3      	strh	r3, [r4, #12]
 800a5fa:	6923      	ldr	r3, [r4, #16]
 800a5fc:	b94b      	cbnz	r3, 800a612 <__swsetup_r+0x9a>
 800a5fe:	89a3      	ldrh	r3, [r4, #12]
 800a600:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a604:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a608:	d003      	beq.n	800a612 <__swsetup_r+0x9a>
 800a60a:	4621      	mov	r1, r4
 800a60c:	4630      	mov	r0, r6
 800a60e:	f000 f9bf 	bl	800a990 <__smakebuf_r>
 800a612:	89a2      	ldrh	r2, [r4, #12]
 800a614:	f012 0301 	ands.w	r3, r2, #1
 800a618:	d00c      	beq.n	800a634 <__swsetup_r+0xbc>
 800a61a:	2300      	movs	r3, #0
 800a61c:	60a3      	str	r3, [r4, #8]
 800a61e:	6963      	ldr	r3, [r4, #20]
 800a620:	425b      	negs	r3, r3
 800a622:	61a3      	str	r3, [r4, #24]
 800a624:	6923      	ldr	r3, [r4, #16]
 800a626:	b953      	cbnz	r3, 800a63e <__swsetup_r+0xc6>
 800a628:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a62c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800a630:	d1ba      	bne.n	800a5a8 <__swsetup_r+0x30>
 800a632:	bd70      	pop	{r4, r5, r6, pc}
 800a634:	0792      	lsls	r2, r2, #30
 800a636:	bf58      	it	pl
 800a638:	6963      	ldrpl	r3, [r4, #20]
 800a63a:	60a3      	str	r3, [r4, #8]
 800a63c:	e7f2      	b.n	800a624 <__swsetup_r+0xac>
 800a63e:	2000      	movs	r0, #0
 800a640:	e7f7      	b.n	800a632 <__swsetup_r+0xba>
 800a642:	bf00      	nop
 800a644:	24000014 	.word	0x24000014
 800a648:	0800b618 	.word	0x0800b618
 800a64c:	0800b638 	.word	0x0800b638
 800a650:	0800b5f8 	.word	0x0800b5f8

0800a654 <__sflush_r>:
 800a654:	898a      	ldrh	r2, [r1, #12]
 800a656:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a65a:	4605      	mov	r5, r0
 800a65c:	0710      	lsls	r0, r2, #28
 800a65e:	460c      	mov	r4, r1
 800a660:	d458      	bmi.n	800a714 <__sflush_r+0xc0>
 800a662:	684b      	ldr	r3, [r1, #4]
 800a664:	2b00      	cmp	r3, #0
 800a666:	dc05      	bgt.n	800a674 <__sflush_r+0x20>
 800a668:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	dc02      	bgt.n	800a674 <__sflush_r+0x20>
 800a66e:	2000      	movs	r0, #0
 800a670:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a674:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a676:	2e00      	cmp	r6, #0
 800a678:	d0f9      	beq.n	800a66e <__sflush_r+0x1a>
 800a67a:	2300      	movs	r3, #0
 800a67c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a680:	682f      	ldr	r7, [r5, #0]
 800a682:	6a21      	ldr	r1, [r4, #32]
 800a684:	602b      	str	r3, [r5, #0]
 800a686:	d032      	beq.n	800a6ee <__sflush_r+0x9a>
 800a688:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a68a:	89a3      	ldrh	r3, [r4, #12]
 800a68c:	075a      	lsls	r2, r3, #29
 800a68e:	d505      	bpl.n	800a69c <__sflush_r+0x48>
 800a690:	6863      	ldr	r3, [r4, #4]
 800a692:	1ac0      	subs	r0, r0, r3
 800a694:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a696:	b10b      	cbz	r3, 800a69c <__sflush_r+0x48>
 800a698:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a69a:	1ac0      	subs	r0, r0, r3
 800a69c:	2300      	movs	r3, #0
 800a69e:	4602      	mov	r2, r0
 800a6a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a6a2:	6a21      	ldr	r1, [r4, #32]
 800a6a4:	4628      	mov	r0, r5
 800a6a6:	47b0      	blx	r6
 800a6a8:	1c43      	adds	r3, r0, #1
 800a6aa:	89a3      	ldrh	r3, [r4, #12]
 800a6ac:	d106      	bne.n	800a6bc <__sflush_r+0x68>
 800a6ae:	6829      	ldr	r1, [r5, #0]
 800a6b0:	291d      	cmp	r1, #29
 800a6b2:	d848      	bhi.n	800a746 <__sflush_r+0xf2>
 800a6b4:	4a29      	ldr	r2, [pc, #164]	; (800a75c <__sflush_r+0x108>)
 800a6b6:	40ca      	lsrs	r2, r1
 800a6b8:	07d6      	lsls	r6, r2, #31
 800a6ba:	d544      	bpl.n	800a746 <__sflush_r+0xf2>
 800a6bc:	2200      	movs	r2, #0
 800a6be:	6062      	str	r2, [r4, #4]
 800a6c0:	04d9      	lsls	r1, r3, #19
 800a6c2:	6922      	ldr	r2, [r4, #16]
 800a6c4:	6022      	str	r2, [r4, #0]
 800a6c6:	d504      	bpl.n	800a6d2 <__sflush_r+0x7e>
 800a6c8:	1c42      	adds	r2, r0, #1
 800a6ca:	d101      	bne.n	800a6d0 <__sflush_r+0x7c>
 800a6cc:	682b      	ldr	r3, [r5, #0]
 800a6ce:	b903      	cbnz	r3, 800a6d2 <__sflush_r+0x7e>
 800a6d0:	6560      	str	r0, [r4, #84]	; 0x54
 800a6d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a6d4:	602f      	str	r7, [r5, #0]
 800a6d6:	2900      	cmp	r1, #0
 800a6d8:	d0c9      	beq.n	800a66e <__sflush_r+0x1a>
 800a6da:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a6de:	4299      	cmp	r1, r3
 800a6e0:	d002      	beq.n	800a6e8 <__sflush_r+0x94>
 800a6e2:	4628      	mov	r0, r5
 800a6e4:	f7ff fdda 	bl	800a29c <_free_r>
 800a6e8:	2000      	movs	r0, #0
 800a6ea:	6360      	str	r0, [r4, #52]	; 0x34
 800a6ec:	e7c0      	b.n	800a670 <__sflush_r+0x1c>
 800a6ee:	2301      	movs	r3, #1
 800a6f0:	4628      	mov	r0, r5
 800a6f2:	47b0      	blx	r6
 800a6f4:	1c41      	adds	r1, r0, #1
 800a6f6:	d1c8      	bne.n	800a68a <__sflush_r+0x36>
 800a6f8:	682b      	ldr	r3, [r5, #0]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d0c5      	beq.n	800a68a <__sflush_r+0x36>
 800a6fe:	2b1d      	cmp	r3, #29
 800a700:	d001      	beq.n	800a706 <__sflush_r+0xb2>
 800a702:	2b16      	cmp	r3, #22
 800a704:	d101      	bne.n	800a70a <__sflush_r+0xb6>
 800a706:	602f      	str	r7, [r5, #0]
 800a708:	e7b1      	b.n	800a66e <__sflush_r+0x1a>
 800a70a:	89a3      	ldrh	r3, [r4, #12]
 800a70c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a710:	81a3      	strh	r3, [r4, #12]
 800a712:	e7ad      	b.n	800a670 <__sflush_r+0x1c>
 800a714:	690f      	ldr	r7, [r1, #16]
 800a716:	2f00      	cmp	r7, #0
 800a718:	d0a9      	beq.n	800a66e <__sflush_r+0x1a>
 800a71a:	0793      	lsls	r3, r2, #30
 800a71c:	680e      	ldr	r6, [r1, #0]
 800a71e:	bf08      	it	eq
 800a720:	694b      	ldreq	r3, [r1, #20]
 800a722:	600f      	str	r7, [r1, #0]
 800a724:	bf18      	it	ne
 800a726:	2300      	movne	r3, #0
 800a728:	eba6 0807 	sub.w	r8, r6, r7
 800a72c:	608b      	str	r3, [r1, #8]
 800a72e:	f1b8 0f00 	cmp.w	r8, #0
 800a732:	dd9c      	ble.n	800a66e <__sflush_r+0x1a>
 800a734:	4643      	mov	r3, r8
 800a736:	463a      	mov	r2, r7
 800a738:	6a21      	ldr	r1, [r4, #32]
 800a73a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a73c:	4628      	mov	r0, r5
 800a73e:	47b0      	blx	r6
 800a740:	2800      	cmp	r0, #0
 800a742:	dc06      	bgt.n	800a752 <__sflush_r+0xfe>
 800a744:	89a3      	ldrh	r3, [r4, #12]
 800a746:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a74a:	81a3      	strh	r3, [r4, #12]
 800a74c:	f04f 30ff 	mov.w	r0, #4294967295
 800a750:	e78e      	b.n	800a670 <__sflush_r+0x1c>
 800a752:	4407      	add	r7, r0
 800a754:	eba8 0800 	sub.w	r8, r8, r0
 800a758:	e7e9      	b.n	800a72e <__sflush_r+0xda>
 800a75a:	bf00      	nop
 800a75c:	20400001 	.word	0x20400001

0800a760 <_fflush_r>:
 800a760:	b538      	push	{r3, r4, r5, lr}
 800a762:	690b      	ldr	r3, [r1, #16]
 800a764:	4605      	mov	r5, r0
 800a766:	460c      	mov	r4, r1
 800a768:	b1db      	cbz	r3, 800a7a2 <_fflush_r+0x42>
 800a76a:	b118      	cbz	r0, 800a774 <_fflush_r+0x14>
 800a76c:	6983      	ldr	r3, [r0, #24]
 800a76e:	b90b      	cbnz	r3, 800a774 <_fflush_r+0x14>
 800a770:	f000 f860 	bl	800a834 <__sinit>
 800a774:	4b0c      	ldr	r3, [pc, #48]	; (800a7a8 <_fflush_r+0x48>)
 800a776:	429c      	cmp	r4, r3
 800a778:	d109      	bne.n	800a78e <_fflush_r+0x2e>
 800a77a:	686c      	ldr	r4, [r5, #4]
 800a77c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a780:	b17b      	cbz	r3, 800a7a2 <_fflush_r+0x42>
 800a782:	4621      	mov	r1, r4
 800a784:	4628      	mov	r0, r5
 800a786:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a78a:	f7ff bf63 	b.w	800a654 <__sflush_r>
 800a78e:	4b07      	ldr	r3, [pc, #28]	; (800a7ac <_fflush_r+0x4c>)
 800a790:	429c      	cmp	r4, r3
 800a792:	d101      	bne.n	800a798 <_fflush_r+0x38>
 800a794:	68ac      	ldr	r4, [r5, #8]
 800a796:	e7f1      	b.n	800a77c <_fflush_r+0x1c>
 800a798:	4b05      	ldr	r3, [pc, #20]	; (800a7b0 <_fflush_r+0x50>)
 800a79a:	429c      	cmp	r4, r3
 800a79c:	bf08      	it	eq
 800a79e:	68ec      	ldreq	r4, [r5, #12]
 800a7a0:	e7ec      	b.n	800a77c <_fflush_r+0x1c>
 800a7a2:	2000      	movs	r0, #0
 800a7a4:	bd38      	pop	{r3, r4, r5, pc}
 800a7a6:	bf00      	nop
 800a7a8:	0800b618 	.word	0x0800b618
 800a7ac:	0800b638 	.word	0x0800b638
 800a7b0:	0800b5f8 	.word	0x0800b5f8

0800a7b4 <std>:
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	b510      	push	{r4, lr}
 800a7b8:	4604      	mov	r4, r0
 800a7ba:	e9c0 3300 	strd	r3, r3, [r0]
 800a7be:	6083      	str	r3, [r0, #8]
 800a7c0:	8181      	strh	r1, [r0, #12]
 800a7c2:	6643      	str	r3, [r0, #100]	; 0x64
 800a7c4:	81c2      	strh	r2, [r0, #14]
 800a7c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a7ca:	6183      	str	r3, [r0, #24]
 800a7cc:	4619      	mov	r1, r3
 800a7ce:	2208      	movs	r2, #8
 800a7d0:	305c      	adds	r0, #92	; 0x5c
 800a7d2:	f7ff fd4d 	bl	800a270 <memset>
 800a7d6:	4b05      	ldr	r3, [pc, #20]	; (800a7ec <std+0x38>)
 800a7d8:	6263      	str	r3, [r4, #36]	; 0x24
 800a7da:	4b05      	ldr	r3, [pc, #20]	; (800a7f0 <std+0x3c>)
 800a7dc:	62a3      	str	r3, [r4, #40]	; 0x28
 800a7de:	4b05      	ldr	r3, [pc, #20]	; (800a7f4 <std+0x40>)
 800a7e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a7e2:	4b05      	ldr	r3, [pc, #20]	; (800a7f8 <std+0x44>)
 800a7e4:	6224      	str	r4, [r4, #32]
 800a7e6:	6323      	str	r3, [r4, #48]	; 0x30
 800a7e8:	bd10      	pop	{r4, pc}
 800a7ea:	bf00      	nop
 800a7ec:	0800aa15 	.word	0x0800aa15
 800a7f0:	0800aa37 	.word	0x0800aa37
 800a7f4:	0800aa6f 	.word	0x0800aa6f
 800a7f8:	0800aa93 	.word	0x0800aa93

0800a7fc <_cleanup_r>:
 800a7fc:	4901      	ldr	r1, [pc, #4]	; (800a804 <_cleanup_r+0x8>)
 800a7fe:	f000 b885 	b.w	800a90c <_fwalk_reent>
 800a802:	bf00      	nop
 800a804:	0800a761 	.word	0x0800a761

0800a808 <__sfmoreglue>:
 800a808:	b570      	push	{r4, r5, r6, lr}
 800a80a:	1e4a      	subs	r2, r1, #1
 800a80c:	2568      	movs	r5, #104	; 0x68
 800a80e:	4355      	muls	r5, r2
 800a810:	460e      	mov	r6, r1
 800a812:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a816:	f7ff fd8f 	bl	800a338 <_malloc_r>
 800a81a:	4604      	mov	r4, r0
 800a81c:	b140      	cbz	r0, 800a830 <__sfmoreglue+0x28>
 800a81e:	2100      	movs	r1, #0
 800a820:	e9c0 1600 	strd	r1, r6, [r0]
 800a824:	300c      	adds	r0, #12
 800a826:	60a0      	str	r0, [r4, #8]
 800a828:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a82c:	f7ff fd20 	bl	800a270 <memset>
 800a830:	4620      	mov	r0, r4
 800a832:	bd70      	pop	{r4, r5, r6, pc}

0800a834 <__sinit>:
 800a834:	6983      	ldr	r3, [r0, #24]
 800a836:	b510      	push	{r4, lr}
 800a838:	4604      	mov	r4, r0
 800a83a:	bb33      	cbnz	r3, 800a88a <__sinit+0x56>
 800a83c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800a840:	6503      	str	r3, [r0, #80]	; 0x50
 800a842:	4b12      	ldr	r3, [pc, #72]	; (800a88c <__sinit+0x58>)
 800a844:	4a12      	ldr	r2, [pc, #72]	; (800a890 <__sinit+0x5c>)
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	6282      	str	r2, [r0, #40]	; 0x28
 800a84a:	4298      	cmp	r0, r3
 800a84c:	bf04      	itt	eq
 800a84e:	2301      	moveq	r3, #1
 800a850:	6183      	streq	r3, [r0, #24]
 800a852:	f000 f81f 	bl	800a894 <__sfp>
 800a856:	6060      	str	r0, [r4, #4]
 800a858:	4620      	mov	r0, r4
 800a85a:	f000 f81b 	bl	800a894 <__sfp>
 800a85e:	60a0      	str	r0, [r4, #8]
 800a860:	4620      	mov	r0, r4
 800a862:	f000 f817 	bl	800a894 <__sfp>
 800a866:	2200      	movs	r2, #0
 800a868:	60e0      	str	r0, [r4, #12]
 800a86a:	2104      	movs	r1, #4
 800a86c:	6860      	ldr	r0, [r4, #4]
 800a86e:	f7ff ffa1 	bl	800a7b4 <std>
 800a872:	2201      	movs	r2, #1
 800a874:	2109      	movs	r1, #9
 800a876:	68a0      	ldr	r0, [r4, #8]
 800a878:	f7ff ff9c 	bl	800a7b4 <std>
 800a87c:	2202      	movs	r2, #2
 800a87e:	2112      	movs	r1, #18
 800a880:	68e0      	ldr	r0, [r4, #12]
 800a882:	f7ff ff97 	bl	800a7b4 <std>
 800a886:	2301      	movs	r3, #1
 800a888:	61a3      	str	r3, [r4, #24]
 800a88a:	bd10      	pop	{r4, pc}
 800a88c:	0800b5f4 	.word	0x0800b5f4
 800a890:	0800a7fd 	.word	0x0800a7fd

0800a894 <__sfp>:
 800a894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a896:	4b1b      	ldr	r3, [pc, #108]	; (800a904 <__sfp+0x70>)
 800a898:	681e      	ldr	r6, [r3, #0]
 800a89a:	69b3      	ldr	r3, [r6, #24]
 800a89c:	4607      	mov	r7, r0
 800a89e:	b913      	cbnz	r3, 800a8a6 <__sfp+0x12>
 800a8a0:	4630      	mov	r0, r6
 800a8a2:	f7ff ffc7 	bl	800a834 <__sinit>
 800a8a6:	3648      	adds	r6, #72	; 0x48
 800a8a8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a8ac:	3b01      	subs	r3, #1
 800a8ae:	d503      	bpl.n	800a8b8 <__sfp+0x24>
 800a8b0:	6833      	ldr	r3, [r6, #0]
 800a8b2:	b133      	cbz	r3, 800a8c2 <__sfp+0x2e>
 800a8b4:	6836      	ldr	r6, [r6, #0]
 800a8b6:	e7f7      	b.n	800a8a8 <__sfp+0x14>
 800a8b8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a8bc:	b16d      	cbz	r5, 800a8da <__sfp+0x46>
 800a8be:	3468      	adds	r4, #104	; 0x68
 800a8c0:	e7f4      	b.n	800a8ac <__sfp+0x18>
 800a8c2:	2104      	movs	r1, #4
 800a8c4:	4638      	mov	r0, r7
 800a8c6:	f7ff ff9f 	bl	800a808 <__sfmoreglue>
 800a8ca:	6030      	str	r0, [r6, #0]
 800a8cc:	2800      	cmp	r0, #0
 800a8ce:	d1f1      	bne.n	800a8b4 <__sfp+0x20>
 800a8d0:	230c      	movs	r3, #12
 800a8d2:	603b      	str	r3, [r7, #0]
 800a8d4:	4604      	mov	r4, r0
 800a8d6:	4620      	mov	r0, r4
 800a8d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a8da:	4b0b      	ldr	r3, [pc, #44]	; (800a908 <__sfp+0x74>)
 800a8dc:	6665      	str	r5, [r4, #100]	; 0x64
 800a8de:	e9c4 5500 	strd	r5, r5, [r4]
 800a8e2:	60a5      	str	r5, [r4, #8]
 800a8e4:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800a8e8:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800a8ec:	2208      	movs	r2, #8
 800a8ee:	4629      	mov	r1, r5
 800a8f0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a8f4:	f7ff fcbc 	bl	800a270 <memset>
 800a8f8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a8fc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a900:	e7e9      	b.n	800a8d6 <__sfp+0x42>
 800a902:	bf00      	nop
 800a904:	0800b5f4 	.word	0x0800b5f4
 800a908:	ffff0001 	.word	0xffff0001

0800a90c <_fwalk_reent>:
 800a90c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a910:	4680      	mov	r8, r0
 800a912:	4689      	mov	r9, r1
 800a914:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a918:	2600      	movs	r6, #0
 800a91a:	b914      	cbnz	r4, 800a922 <_fwalk_reent+0x16>
 800a91c:	4630      	mov	r0, r6
 800a91e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a922:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800a926:	3f01      	subs	r7, #1
 800a928:	d501      	bpl.n	800a92e <_fwalk_reent+0x22>
 800a92a:	6824      	ldr	r4, [r4, #0]
 800a92c:	e7f5      	b.n	800a91a <_fwalk_reent+0xe>
 800a92e:	89ab      	ldrh	r3, [r5, #12]
 800a930:	2b01      	cmp	r3, #1
 800a932:	d907      	bls.n	800a944 <_fwalk_reent+0x38>
 800a934:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a938:	3301      	adds	r3, #1
 800a93a:	d003      	beq.n	800a944 <_fwalk_reent+0x38>
 800a93c:	4629      	mov	r1, r5
 800a93e:	4640      	mov	r0, r8
 800a940:	47c8      	blx	r9
 800a942:	4306      	orrs	r6, r0
 800a944:	3568      	adds	r5, #104	; 0x68
 800a946:	e7ee      	b.n	800a926 <_fwalk_reent+0x1a>

0800a948 <__swhatbuf_r>:
 800a948:	b570      	push	{r4, r5, r6, lr}
 800a94a:	460e      	mov	r6, r1
 800a94c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a950:	2900      	cmp	r1, #0
 800a952:	b096      	sub	sp, #88	; 0x58
 800a954:	4614      	mov	r4, r2
 800a956:	461d      	mov	r5, r3
 800a958:	da07      	bge.n	800a96a <__swhatbuf_r+0x22>
 800a95a:	2300      	movs	r3, #0
 800a95c:	602b      	str	r3, [r5, #0]
 800a95e:	89b3      	ldrh	r3, [r6, #12]
 800a960:	061a      	lsls	r2, r3, #24
 800a962:	d410      	bmi.n	800a986 <__swhatbuf_r+0x3e>
 800a964:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a968:	e00e      	b.n	800a988 <__swhatbuf_r+0x40>
 800a96a:	466a      	mov	r2, sp
 800a96c:	f000 f8b8 	bl	800aae0 <_fstat_r>
 800a970:	2800      	cmp	r0, #0
 800a972:	dbf2      	blt.n	800a95a <__swhatbuf_r+0x12>
 800a974:	9a01      	ldr	r2, [sp, #4]
 800a976:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a97a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a97e:	425a      	negs	r2, r3
 800a980:	415a      	adcs	r2, r3
 800a982:	602a      	str	r2, [r5, #0]
 800a984:	e7ee      	b.n	800a964 <__swhatbuf_r+0x1c>
 800a986:	2340      	movs	r3, #64	; 0x40
 800a988:	2000      	movs	r0, #0
 800a98a:	6023      	str	r3, [r4, #0]
 800a98c:	b016      	add	sp, #88	; 0x58
 800a98e:	bd70      	pop	{r4, r5, r6, pc}

0800a990 <__smakebuf_r>:
 800a990:	898b      	ldrh	r3, [r1, #12]
 800a992:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a994:	079d      	lsls	r5, r3, #30
 800a996:	4606      	mov	r6, r0
 800a998:	460c      	mov	r4, r1
 800a99a:	d507      	bpl.n	800a9ac <__smakebuf_r+0x1c>
 800a99c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a9a0:	6023      	str	r3, [r4, #0]
 800a9a2:	6123      	str	r3, [r4, #16]
 800a9a4:	2301      	movs	r3, #1
 800a9a6:	6163      	str	r3, [r4, #20]
 800a9a8:	b002      	add	sp, #8
 800a9aa:	bd70      	pop	{r4, r5, r6, pc}
 800a9ac:	ab01      	add	r3, sp, #4
 800a9ae:	466a      	mov	r2, sp
 800a9b0:	f7ff ffca 	bl	800a948 <__swhatbuf_r>
 800a9b4:	9900      	ldr	r1, [sp, #0]
 800a9b6:	4605      	mov	r5, r0
 800a9b8:	4630      	mov	r0, r6
 800a9ba:	f7ff fcbd 	bl	800a338 <_malloc_r>
 800a9be:	b948      	cbnz	r0, 800a9d4 <__smakebuf_r+0x44>
 800a9c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9c4:	059a      	lsls	r2, r3, #22
 800a9c6:	d4ef      	bmi.n	800a9a8 <__smakebuf_r+0x18>
 800a9c8:	f023 0303 	bic.w	r3, r3, #3
 800a9cc:	f043 0302 	orr.w	r3, r3, #2
 800a9d0:	81a3      	strh	r3, [r4, #12]
 800a9d2:	e7e3      	b.n	800a99c <__smakebuf_r+0xc>
 800a9d4:	4b0d      	ldr	r3, [pc, #52]	; (800aa0c <__smakebuf_r+0x7c>)
 800a9d6:	62b3      	str	r3, [r6, #40]	; 0x28
 800a9d8:	89a3      	ldrh	r3, [r4, #12]
 800a9da:	6020      	str	r0, [r4, #0]
 800a9dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a9e0:	81a3      	strh	r3, [r4, #12]
 800a9e2:	9b00      	ldr	r3, [sp, #0]
 800a9e4:	6163      	str	r3, [r4, #20]
 800a9e6:	9b01      	ldr	r3, [sp, #4]
 800a9e8:	6120      	str	r0, [r4, #16]
 800a9ea:	b15b      	cbz	r3, 800aa04 <__smakebuf_r+0x74>
 800a9ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a9f0:	4630      	mov	r0, r6
 800a9f2:	f000 f887 	bl	800ab04 <_isatty_r>
 800a9f6:	b128      	cbz	r0, 800aa04 <__smakebuf_r+0x74>
 800a9f8:	89a3      	ldrh	r3, [r4, #12]
 800a9fa:	f023 0303 	bic.w	r3, r3, #3
 800a9fe:	f043 0301 	orr.w	r3, r3, #1
 800aa02:	81a3      	strh	r3, [r4, #12]
 800aa04:	89a3      	ldrh	r3, [r4, #12]
 800aa06:	431d      	orrs	r5, r3
 800aa08:	81a5      	strh	r5, [r4, #12]
 800aa0a:	e7cd      	b.n	800a9a8 <__smakebuf_r+0x18>
 800aa0c:	0800a7fd 	.word	0x0800a7fd

0800aa10 <__malloc_lock>:
 800aa10:	4770      	bx	lr

0800aa12 <__malloc_unlock>:
 800aa12:	4770      	bx	lr

0800aa14 <__sread>:
 800aa14:	b510      	push	{r4, lr}
 800aa16:	460c      	mov	r4, r1
 800aa18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa1c:	f000 f894 	bl	800ab48 <_read_r>
 800aa20:	2800      	cmp	r0, #0
 800aa22:	bfab      	itete	ge
 800aa24:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800aa26:	89a3      	ldrhlt	r3, [r4, #12]
 800aa28:	181b      	addge	r3, r3, r0
 800aa2a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800aa2e:	bfac      	ite	ge
 800aa30:	6563      	strge	r3, [r4, #84]	; 0x54
 800aa32:	81a3      	strhlt	r3, [r4, #12]
 800aa34:	bd10      	pop	{r4, pc}

0800aa36 <__swrite>:
 800aa36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa3a:	461f      	mov	r7, r3
 800aa3c:	898b      	ldrh	r3, [r1, #12]
 800aa3e:	05db      	lsls	r3, r3, #23
 800aa40:	4605      	mov	r5, r0
 800aa42:	460c      	mov	r4, r1
 800aa44:	4616      	mov	r6, r2
 800aa46:	d505      	bpl.n	800aa54 <__swrite+0x1e>
 800aa48:	2302      	movs	r3, #2
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa50:	f000 f868 	bl	800ab24 <_lseek_r>
 800aa54:	89a3      	ldrh	r3, [r4, #12]
 800aa56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa5a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800aa5e:	81a3      	strh	r3, [r4, #12]
 800aa60:	4632      	mov	r2, r6
 800aa62:	463b      	mov	r3, r7
 800aa64:	4628      	mov	r0, r5
 800aa66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa6a:	f000 b817 	b.w	800aa9c <_write_r>

0800aa6e <__sseek>:
 800aa6e:	b510      	push	{r4, lr}
 800aa70:	460c      	mov	r4, r1
 800aa72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa76:	f000 f855 	bl	800ab24 <_lseek_r>
 800aa7a:	1c43      	adds	r3, r0, #1
 800aa7c:	89a3      	ldrh	r3, [r4, #12]
 800aa7e:	bf15      	itete	ne
 800aa80:	6560      	strne	r0, [r4, #84]	; 0x54
 800aa82:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800aa86:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800aa8a:	81a3      	strheq	r3, [r4, #12]
 800aa8c:	bf18      	it	ne
 800aa8e:	81a3      	strhne	r3, [r4, #12]
 800aa90:	bd10      	pop	{r4, pc}

0800aa92 <__sclose>:
 800aa92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa96:	f000 b813 	b.w	800aac0 <_close_r>
	...

0800aa9c <_write_r>:
 800aa9c:	b538      	push	{r3, r4, r5, lr}
 800aa9e:	4c07      	ldr	r4, [pc, #28]	; (800aabc <_write_r+0x20>)
 800aaa0:	4605      	mov	r5, r0
 800aaa2:	4608      	mov	r0, r1
 800aaa4:	4611      	mov	r1, r2
 800aaa6:	2200      	movs	r2, #0
 800aaa8:	6022      	str	r2, [r4, #0]
 800aaaa:	461a      	mov	r2, r3
 800aaac:	f7f6 fd5f 	bl	800156e <_write>
 800aab0:	1c43      	adds	r3, r0, #1
 800aab2:	d102      	bne.n	800aaba <_write_r+0x1e>
 800aab4:	6823      	ldr	r3, [r4, #0]
 800aab6:	b103      	cbz	r3, 800aaba <_write_r+0x1e>
 800aab8:	602b      	str	r3, [r5, #0]
 800aaba:	bd38      	pop	{r3, r4, r5, pc}
 800aabc:	24000300 	.word	0x24000300

0800aac0 <_close_r>:
 800aac0:	b538      	push	{r3, r4, r5, lr}
 800aac2:	4c06      	ldr	r4, [pc, #24]	; (800aadc <_close_r+0x1c>)
 800aac4:	2300      	movs	r3, #0
 800aac6:	4605      	mov	r5, r0
 800aac8:	4608      	mov	r0, r1
 800aaca:	6023      	str	r3, [r4, #0]
 800aacc:	f7f6 fd6b 	bl	80015a6 <_close>
 800aad0:	1c43      	adds	r3, r0, #1
 800aad2:	d102      	bne.n	800aada <_close_r+0x1a>
 800aad4:	6823      	ldr	r3, [r4, #0]
 800aad6:	b103      	cbz	r3, 800aada <_close_r+0x1a>
 800aad8:	602b      	str	r3, [r5, #0]
 800aada:	bd38      	pop	{r3, r4, r5, pc}
 800aadc:	24000300 	.word	0x24000300

0800aae0 <_fstat_r>:
 800aae0:	b538      	push	{r3, r4, r5, lr}
 800aae2:	4c07      	ldr	r4, [pc, #28]	; (800ab00 <_fstat_r+0x20>)
 800aae4:	2300      	movs	r3, #0
 800aae6:	4605      	mov	r5, r0
 800aae8:	4608      	mov	r0, r1
 800aaea:	4611      	mov	r1, r2
 800aaec:	6023      	str	r3, [r4, #0]
 800aaee:	f7f6 fd66 	bl	80015be <_fstat>
 800aaf2:	1c43      	adds	r3, r0, #1
 800aaf4:	d102      	bne.n	800aafc <_fstat_r+0x1c>
 800aaf6:	6823      	ldr	r3, [r4, #0]
 800aaf8:	b103      	cbz	r3, 800aafc <_fstat_r+0x1c>
 800aafa:	602b      	str	r3, [r5, #0]
 800aafc:	bd38      	pop	{r3, r4, r5, pc}
 800aafe:	bf00      	nop
 800ab00:	24000300 	.word	0x24000300

0800ab04 <_isatty_r>:
 800ab04:	b538      	push	{r3, r4, r5, lr}
 800ab06:	4c06      	ldr	r4, [pc, #24]	; (800ab20 <_isatty_r+0x1c>)
 800ab08:	2300      	movs	r3, #0
 800ab0a:	4605      	mov	r5, r0
 800ab0c:	4608      	mov	r0, r1
 800ab0e:	6023      	str	r3, [r4, #0]
 800ab10:	f7f6 fd65 	bl	80015de <_isatty>
 800ab14:	1c43      	adds	r3, r0, #1
 800ab16:	d102      	bne.n	800ab1e <_isatty_r+0x1a>
 800ab18:	6823      	ldr	r3, [r4, #0]
 800ab1a:	b103      	cbz	r3, 800ab1e <_isatty_r+0x1a>
 800ab1c:	602b      	str	r3, [r5, #0]
 800ab1e:	bd38      	pop	{r3, r4, r5, pc}
 800ab20:	24000300 	.word	0x24000300

0800ab24 <_lseek_r>:
 800ab24:	b538      	push	{r3, r4, r5, lr}
 800ab26:	4c07      	ldr	r4, [pc, #28]	; (800ab44 <_lseek_r+0x20>)
 800ab28:	4605      	mov	r5, r0
 800ab2a:	4608      	mov	r0, r1
 800ab2c:	4611      	mov	r1, r2
 800ab2e:	2200      	movs	r2, #0
 800ab30:	6022      	str	r2, [r4, #0]
 800ab32:	461a      	mov	r2, r3
 800ab34:	f7f6 fd5e 	bl	80015f4 <_lseek>
 800ab38:	1c43      	adds	r3, r0, #1
 800ab3a:	d102      	bne.n	800ab42 <_lseek_r+0x1e>
 800ab3c:	6823      	ldr	r3, [r4, #0]
 800ab3e:	b103      	cbz	r3, 800ab42 <_lseek_r+0x1e>
 800ab40:	602b      	str	r3, [r5, #0]
 800ab42:	bd38      	pop	{r3, r4, r5, pc}
 800ab44:	24000300 	.word	0x24000300

0800ab48 <_read_r>:
 800ab48:	b538      	push	{r3, r4, r5, lr}
 800ab4a:	4c07      	ldr	r4, [pc, #28]	; (800ab68 <_read_r+0x20>)
 800ab4c:	4605      	mov	r5, r0
 800ab4e:	4608      	mov	r0, r1
 800ab50:	4611      	mov	r1, r2
 800ab52:	2200      	movs	r2, #0
 800ab54:	6022      	str	r2, [r4, #0]
 800ab56:	461a      	mov	r2, r3
 800ab58:	f7f6 fcec 	bl	8001534 <_read>
 800ab5c:	1c43      	adds	r3, r0, #1
 800ab5e:	d102      	bne.n	800ab66 <_read_r+0x1e>
 800ab60:	6823      	ldr	r3, [r4, #0]
 800ab62:	b103      	cbz	r3, 800ab66 <_read_r+0x1e>
 800ab64:	602b      	str	r3, [r5, #0]
 800ab66:	bd38      	pop	{r3, r4, r5, pc}
 800ab68:	24000300 	.word	0x24000300

0800ab6c <_init>:
 800ab6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab6e:	bf00      	nop
 800ab70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab72:	bc08      	pop	{r3}
 800ab74:	469e      	mov	lr, r3
 800ab76:	4770      	bx	lr

0800ab78 <_fini>:
 800ab78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab7a:	bf00      	nop
 800ab7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab7e:	bc08      	pop	{r3}
 800ab80:	469e      	mov	lr, r3
 800ab82:	4770      	bx	lr
