// Seed: 2164874288
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3, id_4, id_5 = id_4, id_6, id_7, id_8, id_9;
  tri1 id_10;
  assign id_1 = id_9;
  wire id_11;
  wire id_12 = id_11;
  tri1 id_13, id_14;
  supply0 id_15, id_16;
  assign id_10 = id_7;
  wire id_17, id_18 = -1;
  assign id_7  = id_15;
  assign id_13 = id_10 * id_14, id_9 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  supply0 id_6, id_7, id_8 = -1, id_9;
  uwire id_10, id_11;
  module_0 modCall_1 (
      id_1,
      id_7
  );
  wire id_12;
  wire id_13;
  assign id_10 = 1;
  always id_4 <= -1;
  id_14(
      "" + id_10, 1'd0
  );
endmodule
