# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../src/deserializer_12bit.v" \
"../../../../src/top.v" \
"../../../../sim/tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
