-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                al3515@EEWS104A-014                                 
-- Generated date:              Fri May 06 15:35:14 +0100 2016                      

Solution Settings: MemBlock.v2
  Current state: extract
  Project: MemoryTesterv2
  
  Design Input Files Specified
    $PROJECT_HOME/src2/NewMemory.cpp
      $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/src2/NewMemory.h
    $PROJECT_HOME/src2/NewMemory.h
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process        Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------- ----------------------- ------- ---------- ------------ -- --------
    /MemBlock/core                      17       2          3         9601  0          
    Design Total:                       17       2          3         9601  0          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------------- ---------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                    
    mgc_add(10,0,7,1,10)                        11.000     11.000 1.307          2           1 
    mgc_add(13,0,1,1,13)                        14.000     14.000 1.528          1           1 
    mgc_add(7,0,6,0,7)                           8.271      8.271 1.093          2           1 
    mgc_and(1,2)                                 0.730      0.730 0.263          0           2 
    mgc_mux(1,1,2)                               0.919      0.919 0.369          1           1 
    mgc_mux(13,1,2)                             11.952     11.952 0.369          0           2 
    mgc_mux(30,1,2)                             27.583     27.583 0.369          0           1 
    mgc_nand(1,2)                                0.730      0.730 0.268          0           1 
    mgc_nor(1,13)                                4.301      4.301 0.971          0           1 
    mgc_nor(1,2)                                 0.730      0.730 0.263          0           1 
    mgc_not(1)                                   0.000      0.000 0.000          0           2 
    mgc_not(6)                                   0.000      0.000 0.000          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                   0.000      0.000 0.000          0           3 
    mgc_reg_pos(13,0,0,1,1,0,0)                  0.000      0.000 0.000          0           2 
    mgc_reg_pos(30,0,0,1,1,0,0)                  0.000      0.000 0.000          0           1 
    [Lib: mgc_ioport]                                                                          
    mgc_in_wire(1,6)                             0.000      0.000 0.000          1           1 
    mgc_in_wire(2,7)                             0.000      0.000 0.000          1           1 
    mgc_in_wire(3,1)                             0.000      0.000 0.000          1           1 
    mgc_in_wire(4,1)                             0.000      0.000 0.000          1           1 
    mgc_out_stdreg(5,30)                         0.000      0.000 0.000          1           1 
    [Lib: ram_Altera-Cyclone-III-6_RAMSB]                                                      
    singleport(6,4800,1,13,0,1,0,0,0,1,1,1       0.000      0.000 0.010          1           1 
                                                                                               
    TOTAL AREA (After Assignment):              92.898     93.000                              
    
  Area Scores
                      Post-Scheduling Post-DP & FSM Post-Assignment 
    ----------------- --------------- ------------- ---------------
    Total Area Score:     53.5         116.6            92.9        
    Total Reg:             0.0           0.0             0.0        
                                                                    
    DataPath:             53.5 (100%)  116.6 (100%)     92.9 (100%) 
      MUX:                 0.9   (2%)   76.1  (65%)     52.4  (56%) 
      FUNC:               52.5  (98%)   33.3  (29%)     33.3  (36%) 
      LOGIC:               0.0           7.2   (6%)      7.2   (8%) 
      BUFFER:              0.0           0.0             0.0        
      MEM:                 0.0           0.0             0.0        
      ROM:                 0.0           0.0             0.0        
      REG:                 0.0           0.0             0.0        
                                                                    
    
    FSM:                   0.0           0.0             0.0        
      FSM-REG:             0.0           0.0             0.0        
      FSM-COMB:            0.0           0.0             0.0        
                                                                    
    
  Register-to-Variable Mappings
    Register                           Size(bits) Gated Register CG Opt Done Variables                                             
    ---------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    bits_out:rsc:mgc_out_stdreg.d              30                            bits_out:rsc:mgc_out_stdreg.d                         
    data:vinit.ndx.sva                         13                            data:vinit.ndx.sva                                    
    if:acc#1.itm                               13                            if:acc#1.itm                                          
    data:rsc:singleport.data_in.reg             1                            data:rsc:singleport.data_in.reg                       
    if:nor.itm                                  1                            if:nor.itm                                            
    io_read(write_enable:rsc.d).svs.st          1                            io_read(write_enable:rsc.d).svs.st                    
                                                                                                                                   
    Total:                                     59              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  4.587940000000001
      Slack:      15.41206
      
      Path                                               Startpoint                                               Endpoint                                         Delay  Slack   
      -------------------------------------------------- -------------------------------------------------------- ------------------------------------------------ ------ -------
      1                                                  MemBlock/data:rsc:singleport                             MemBlock:core/reg(bits_out:rsc:mgc_out_stdreg.d) 4.5879 15.4121 
                                                                                                                                                                                  
        Instance                                         Component                                                                                                 Delta  Delay   
        --------                                         ---------                                                                                                 -----  -----   
        MemBlock/data:rsc:singleport                     singleport_ram_be_6_4800_1_13_0_1_0_0_0_1_1_1_0_4800_1_1                                                  3.8500 3.8500  
        MemBlock/data:rsc:singleport.data_out                                                                                                                      0.0000 3.8500  
        MemBlock:core/data:rsc:singleport.data_out                                                                                                                 0.0000 3.8500  
        MemBlock:core/mux#6                              mgc_mux_1_1_2                                                                                             0.3690 4.2190  
        MemBlock:core/mux#6.itm                                                                                                                                    0.0000 4.2190  
        MemBlock:core/conc                                                                                                                                         0.0000 4.2190  
        MemBlock:core/conc.itm                                                                                                                                     0.0000 4.2190  
        MemBlock:core/mux#4                              mgc_mux_30_1_2                                                                                            0.3690 4.5879  
        MemBlock:core/mux#4.itm                                                                                                                                    0.0000 4.5879  
        MemBlock:core/reg(bits_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_30_0_0_1_1_0_0                                                                                0.0000 4.5879  
                                                                                                                                                                                  
      2                                                  MemBlock:core/col:rsc:mgc_in_wire.d                      MemBlock/data:rsc:singleport                     2.7690 17.2310 
                                                                                                                                                                                  
        Instance                                         Component                                                                                                 Delta  Delay   
        --------                                         ---------                                                                                                 -----  -----   
        MemBlock:core/col:rsc:mgc_in_wire.d                                                                                                                        0.0000 0.0000  
        MemBlock:core/slc(col:rsc:mgc_in_wire.d)                                                                                                                   0.0000 0.0000  
        MemBlock:core/slc(col:rsc:mgc_in_wire.d).itm                                                                                                               0.0000 0.0000  
        MemBlock:core/conc#20                                                                                                                                      0.0000 0.0000  
        MemBlock:core/conc#20.itm                                                                                                                                  0.0000 0.0000  
        MemBlock:core/if:acc#3                           mgc_add_7_0_6_0_7                                                                                         1.0931 1.0931  
        MemBlock:core/if:acc#3.itm                                                                                                                                 0.0000 1.0931  
        MemBlock:core/if:acc#5                           mgc_add_10_0_7_1_10                                                                                       1.3070 2.4000  
        MemBlock:core/if:acc#5.itm                                                                                                                                 0.0000 2.4000  
        MemBlock:core/conc#19                                                                                                                                      0.0000 2.4000  
        MemBlock:core/conc#19.itm                                                                                                                                  0.0000 2.4000  
        MemBlock:core/mux#2                              mgc_mux_13_1_2                                                                                            0.3690 2.7690  
        MemBlock:core/data:rsc:singleport.addr                                                                                                                     0.0000 2.7690  
        MemBlock/data:rsc:singleport.addr                                                                                                                          0.0000 2.7690  
                                                                                                                                                                                  
      3                                                  MemBlock:core/row:rsc:mgc_in_wire.d                      MemBlock/data:rsc:singleport                     2.7690 17.2310 
                                                                                                                                                                                  
        Instance                                         Component                                                                                                 Delta  Delay   
        --------                                         ---------                                                                                                 -----  -----   
        MemBlock:core/row:rsc:mgc_in_wire.d                                                                                                                        0.0000 0.0000  
        MemBlock:core/row:not#2                          mgc_not_6                                                                                                 0.0000 0.0000  
        MemBlock:core/row:not#2.itm                                                                                                                                0.0000 0.0000  
        MemBlock:core/if:acc#3                           mgc_add_7_0_6_0_7                                                                                         1.0931 1.0931  
        MemBlock:core/if:acc#3.itm                                                                                                                                 0.0000 1.0931  
        MemBlock:core/if:acc#5                           mgc_add_10_0_7_1_10                                                                                       1.3070 2.4000  
        MemBlock:core/if:acc#5.itm                                                                                                                                 0.0000 2.4000  
        MemBlock:core/conc#19                                                                                                                                      0.0000 2.4000  
        MemBlock:core/conc#19.itm                                                                                                                                  0.0000 2.4000  
        MemBlock:core/mux#2                              mgc_mux_13_1_2                                                                                            0.3690 2.7690  
        MemBlock:core/data:rsc:singleport.addr                                                                                                                     0.0000 2.7690  
        MemBlock/data:rsc:singleport.addr                                                                                                                          0.0000 2.7690  
                                                                                                                                                                                  
      4                                                  MemBlock:core/row:rsc:mgc_in_wire.d                      MemBlock/data:rsc:singleport                     1.6759 18.3241 
                                                                                                                                                                                  
        Instance                                         Component                                                                                                 Delta  Delay   
        --------                                         ---------                                                                                                 -----  -----   
        MemBlock:core/row:rsc:mgc_in_wire.d                                                                                                                        0.0000 0.0000  
        MemBlock:core/conc#21                                                                                                                                      0.0000 0.0000  
        MemBlock:core/conc#21.itm                                                                                                                                  0.0000 0.0000  
        MemBlock:core/if:acc#5                           mgc_add_10_0_7_1_10                                                                                       1.3070 1.3070  
        MemBlock:core/if:acc#5.itm                                                                                                                                 0.0000 1.3070  
        MemBlock:core/conc#19                                                                                                                                      0.0000 1.3070  
        MemBlock:core/conc#19.itm                                                                                                                                  0.0000 1.3070  
        MemBlock:core/mux#2                              mgc_mux_13_1_2                                                                                            0.3690 1.6759  
        MemBlock:core/data:rsc:singleport.addr                                                                                                                     0.0000 1.6759  
        MemBlock/data:rsc:singleport.addr                                                                                                                          0.0000 1.6759  
                                                                                                                                                                                  
      5                                                  MemBlock:core/reg(data:vinit.ndx.sva)                    MemBlock:core/reg(if:acc#1.itm)                  1.5280 18.4720 
                                                                                                                                                                                  
        Instance                                         Component                                                                                                 Delta  Delay   
        --------                                         ---------                                                                                                 -----  -----   
        MemBlock:core/reg(data:vinit.ndx.sva)            mgc_reg_pos_13_0_0_1_1_0_0                                                                                0.0000 0.0000  
        MemBlock:core/data:vinit.ndx.sva                                                                                                                           0.0000 0.0000  
        MemBlock:core/if:acc#1                           mgc_add_13_0_1_1_13                                                                                       1.5280 1.5280  
        MemBlock:core/if:acc#1.itm#2                                                                                                                               0.0000 1.5280  
        MemBlock:core/reg(if:acc#1.itm)                  mgc_reg_pos_13_0_0_1_1_0_0                                                                                0.0000 1.5280  
                                                                                                                                                                                  
      6                                                  MemBlock:core/reg(data:vinit.ndx.sva)                    MemBlock:core/reg(if:nor.itm)                    0.9714 19.0286 
                                                                                                                                                                                  
        Instance                                         Component                                                                                                 Delta  Delay   
        --------                                         ---------                                                                                                 -----  -----   
        MemBlock:core/reg(data:vinit.ndx.sva)            mgc_reg_pos_13_0_0_1_1_0_0                                                                                0.0000 0.0000  
        MemBlock:core/data:vinit.ndx.sva                                                                                                                           0.0000 0.0000  
        MemBlock:core/slc(data:vinit.ndx.sva)                                                                                                                      0.0000 0.0000  
        MemBlock:core/slc(data:vinit.ndx.sva).itm                                                                                                                  0.0000 0.0000  
        MemBlock:core/if:nor                             mgc_nor_1_13                                                                                              0.9714 0.9714  
        MemBlock:core/if:nor.itm#1                                                                                                                                 0.0000 0.9714  
        MemBlock:core/reg(if:nor.itm)                    mgc_reg_pos_1_0_0_1_1_0_0                                                                                 0.0000 0.9714  
                                                                                                                                                                                  
      7                                                  MemBlock:core/reg(data:vinit.ndx.sva)                    MemBlock:core/reg(if:nor.itm)                    0.9714 19.0286 
                                                                                                                                                                                  
        Instance                                         Component                                                                                                 Delta  Delay   
        --------                                         ---------                                                                                                 -----  -----   
        MemBlock:core/reg(data:vinit.ndx.sva)            mgc_reg_pos_13_0_0_1_1_0_0                                                                                0.0000 0.0000  
        MemBlock:core/data:vinit.ndx.sva                                                                                                                           0.0000 0.0000  
        MemBlock:core/slc(data:vinit.ndx.sva)#1                                                                                                                    0.0000 0.0000  
        MemBlock:core/slc(data:vinit.ndx.sva)#1.itm                                                                                                                0.0000 0.0000  
        MemBlock:core/if:nor                             mgc_nor_1_13                                                                                              0.9714 0.9714  
        MemBlock:core/if:nor.itm#1                                                                                                                                 0.0000 0.9714  
        MemBlock:core/reg(if:nor.itm)                    mgc_reg_pos_1_0_0_1_1_0_0                                                                                 0.0000 0.9714  
                                                                                                                                                                                  
      8                                                  MemBlock:core/reg(data:vinit.ndx.sva)                    MemBlock:core/reg(if:nor.itm)                    0.9714 19.0286 
                                                                                                                                                                                  
        Instance                                         Component                                                                                                 Delta  Delay   
        --------                                         ---------                                                                                                 -----  -----   
        MemBlock:core/reg(data:vinit.ndx.sva)            mgc_reg_pos_13_0_0_1_1_0_0                                                                                0.0000 0.0000  
        MemBlock:core/data:vinit.ndx.sva                                                                                                                           0.0000 0.0000  
        MemBlock:core/slc(data:vinit.ndx.sva)#2                                                                                                                    0.0000 0.0000  
        MemBlock:core/slc(data:vinit.ndx.sva)#2.itm                                                                                                                0.0000 0.0000  
        MemBlock:core/if:nor                             mgc_nor_1_13                                                                                              0.9714 0.9714  
        MemBlock:core/if:nor.itm#1                                                                                                                                 0.0000 0.9714  
        MemBlock:core/reg(if:nor.itm)                    mgc_reg_pos_1_0_0_1_1_0_0                                                                                 0.0000 0.9714  
                                                                                                                                                                                  
      9                                                  MemBlock:core/reg(data:vinit.ndx.sva)                    MemBlock:core/reg(if:nor.itm)                    0.9714 19.0286 
                                                                                                                                                                                  
        Instance                                         Component                                                                                                 Delta  Delay   
        --------                                         ---------                                                                                                 -----  -----   
        MemBlock:core/reg(data:vinit.ndx.sva)            mgc_reg_pos_13_0_0_1_1_0_0                                                                                0.0000 0.0000  
        MemBlock:core/data:vinit.ndx.sva                                                                                                                           0.0000 0.0000  
        MemBlock:core/slc(data:vinit.ndx.sva)#3                                                                                                                    0.0000 0.0000  
        MemBlock:core/slc(data:vinit.ndx.sva)#3.itm                                                                                                                0.0000 0.0000  
        MemBlock:core/if:nor                             mgc_nor_1_13                                                                                              0.9714 0.9714  
        MemBlock:core/if:nor.itm#1                                                                                                                                 0.0000 0.9714  
        MemBlock:core/reg(if:nor.itm)                    mgc_reg_pos_1_0_0_1_1_0_0                                                                                 0.0000 0.9714  
                                                                                                                                                                                  
      10                                                 MemBlock:core/reg(data:vinit.ndx.sva)                    MemBlock:core/reg(if:nor.itm)                    0.9714 19.0286 
                                                                                                                                                                                  
        Instance                                         Component                                                                                                 Delta  Delay   
        --------                                         ---------                                                                                                 -----  -----   
        MemBlock:core/reg(data:vinit.ndx.sva)            mgc_reg_pos_13_0_0_1_1_0_0                                                                                0.0000 0.0000  
        MemBlock:core/data:vinit.ndx.sva                                                                                                                           0.0000 0.0000  
        MemBlock:core/slc(data:vinit.ndx.sva)#12                                                                                                                   0.0000 0.0000  
        MemBlock:core/slc(data:vinit.ndx.sva)#12.itm                                                                                                               0.0000 0.0000  
        MemBlock:core/if:nor                             mgc_nor_1_13                                                                                              0.9714 0.9714  
        MemBlock:core/if:nor.itm#1                                                                                                                                 0.0000 0.9714  
        MemBlock:core/reg(if:nor.itm)                    mgc_reg_pos_1_0_0_1_1_0_0                                                                                 0.0000 0.9714  
                                                                                                                                                                                  
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                              Port                             Slack (Delay) Messages 
      ----------------------------------------------------- ------------------------------ ------- ------- --------
      MemBlock:core/reg(data:rsc:singleport.data_in)        and#4.rmff                     19.7375  0.2625          
      MemBlock:core/reg(bits_out:rsc:mgc_out_stdreg.d)      mux#4.itm                      15.4121  4.5879          
      MemBlock:core/reg(data:vinit.ndx.sva)                 mux#5.itm                      19.6310  0.3690          
      MemBlock:core/reg(if:nor.itm)                         if:nor.itm#1                   19.0286  0.9714          
      MemBlock:core/reg(if:acc#1.itm)                       if:acc#1.itm#2                 18.4720  1.5280          
      MemBlock:core/reg(io_read(write_enable:rsc.d).svs.st) write_enable:rsc:mgc_in_wire.d 19.4750  0.5250          
      MemBlock                                              bits_out:rsc.z                 20.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   13     1 
    -                   10     1 
    -                    7     1 
    and                          
    -                    2     2 
    mux                          
    -                    1     4 
    nand                         
    -                    2     1 
    nor                          
    -                   13     1 
    -                    2     1 
    not                          
    -                    6     1 
    -                    1     2 
    read_port                    
    -                    7     1 
    -                    6     1 
    -                    1     2 
    read_ram                     
    -                    1     1 
    reg                          
    -                   30     1 
    -                   13     2 
    -                    1     3 
    write_port                   
    -                   30     1 
    
  End of Report
