# //  ModelSim SE-64 2019.2 Apr 17 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do collectCoverage1000315s.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap work work 
# Modifying D:/modeltech64_2019.2/win64/modelsim.ini
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:06:19 on Jun 03,2022
# vlog -reportprogress 300 i2c_master_bit_ctrl_kgoliya_buggy1.v "+cover=sbcet" -coveropt 1 
# -- Compiling module i2c_master_bit_ctrl
# 
# Top level modules:
# 	i2c_master_bit_ctrl
# End time: 18:06:19 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:06:19 on Jun 03,2022
# vlog -reportprogress 300 i2c_master_top.v "+cover=sbcet" -coveropt 1 
# -- Compiling module i2c_master_top
# 
# Top level modules:
# 	i2c_master_top
# End time: 18:06:19 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:06:20 on Jun 03,2022
# vlog -reportprogress 300 wb_master_model.v "+cover=sbcet" -coveropt 1 
# -- Compiling module wb_master_model
# 
# Top level modules:
# 	wb_master_model
# End time: 18:06:20 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:06:20 on Jun 03,2022
# vlog -reportprogress 300 i2c_slave_model.v "+cover=sbcet" -coveropt 1 
# -- Compiling module i2c_slave_model
# 
# Top level modules:
# 	i2c_slave_model
# End time: 18:06:20 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:06:20 on Jun 03,2022
# vlog -reportprogress 300 i2c_master_byte_ctrl.v "+cover=sbcet" -coveropt 1 
# -- Compiling module i2c_master_byte_ctrl
# 
# Top level modules:
# 	i2c_master_byte_ctrl
# End time: 18:06:20 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:06:20 on Jun 03,2022
# vlog -reportprogress 300 -sv tst_bench_top_t1.v "+cover=sbcet" -coveropt 1 
# -- Compiling module tst_bench_top
# -- Compiling module delay
# 
# Top level modules:
# 	tst_bench_top
# End time: 18:06:20 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -coverage tst_bench_top 
# Start time: 18:06:21 on Jun 03,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.tst_bench_top(fast)
# Loading work.wb_master_model(fast)
# Loading work.i2c_master_top(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.delay(fast)
# 
# status:                    0 Testbench started
# 
# 
# 
# INFO: WISHBONE MASTER MODEL INSTANTIATED (tst_bench_top.u0)
# 
# status:                  500 done reset
# status:                10600 programmed registers
# status:                14600 verified registers
# status:                17600 core enabled
# status:                22600 generate 'start', write cmd 20 (slave address+write)
# status:              1239600 tip==0
# status:              1244600 write slave memory address 01
# status:              1259600 tip==0
# status:              1264600 write data a5
# status:             11287600 tip==0
# status:             11292600 write next data 5a, generate 'stop'
# status:             11310600 tip==0
# status:             11315600 generate 'start', write cmd 20 (slave address+write)
# status:             11333600 tip==0
# status:             11338600 write slave address 01
# status:             11353600 tip==0
# status:             11358600 generate 'repeated start', write cmd 21 (slave address+read)
# status:             11376600 tip==0
# status:             11379600 read + ack
# status:             11394600 tip==0
# 
# ERROR: Expected a5, received xx at time             11397600
# status:             11400600 read + ack
# status:             11415600 tip==0
# 
# ERROR: Expected 5a, received xx at time             11418600
# status:             11421600 read + ack
# status:             11436600 tip==0
# status:             11439600 received xx from 3rd read address
# status:             11442600 read + nack
# status:             11457600 tip==0
# status:             11460600 received xx from 4th read address
# status:             11465600 generate 'start', write cmd 20 (slave address+write). Check invalid address
# status:             11483600 tip==0
# status:             11488600 write slave memory address 10
# status:             11503600 tip==0
# status:             11503600 Check for nack
# status:             11506600 generate 'stop'
# status:             11509600 tip==0
# 
# 
# status:             36509600 Testbench done
# ** Note: $finish    : tst_bench_top_t1.v(465)
#    Time: 365096 ns  Iteration: 0  Instance: /tst_bench_top
# 1
# Break in Module tst_bench_top at tst_bench_top_t1.v line 465
# End time: 18:07:37 on Jun 03,2022, Elapsed time: 0:01:16
# Errors: 0, Warnings: 0
