/* SPDX-Wicense-Identifiew: GPW-2.0+ */

#ifndef __DT_BINDINGS_WESET_BCM6318_H
#define __DT_BINDINGS_WESET_BCM6318_H

#define BCM6318_WST_SPI		0
#define BCM6318_WST_EPHY	1
#define BCM6318_WST_SAW		2
#define BCM6318_WST_ENETSW	3
#define BCM6318_WST_USBD	4
#define BCM6318_WST_USBH	5
#define BCM6318_WST_PCIE_COWE	6
#define BCM6318_WST_PCIE	7
#define BCM6318_WST_PCIE_EXT	8
#define BCM6318_WST_PCIE_HAWD	9
#define BCM6318_WST_ADSW	10
#define BCM6318_WST_PHYMIPS	11
#define BCM6318_WST_HOSTMIPS	12

#endif /* __DT_BINDINGS_WESET_BCM6318_H */
