// Seed: 1994680425
module module_0 (
    output wire id_0,
    input wor id_1,
    output supply1 id_2,
    output supply0 id_3
);
  assign id_3 = id_1 + id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1
    , id_22,
    input supply1 id_2,
    input tri0 id_3,
    input wor id_4,
    input wor id_5,
    output tri id_6,
    output wire id_7,
    inout tri1 id_8,
    input uwire id_9,
    output supply1 id_10,
    input wor id_11,
    output tri id_12,
    output tri0 id_13,
    input uwire id_14,
    input wor id_15,
    input uwire id_16,
    output supply1 id_17,
    output logic id_18,
    output uwire id_19,
    output wor id_20
);
  assign id_8 = 1;
  nor (id_10, id_3, id_22, id_8, id_15, id_11, id_4, id_23, id_16, id_2, id_14, id_1, id_9, id_5);
  assign id_19 = 1'b0;
  wire id_23;
  always @(id_11, posedge id_1) begin
    id_18 <= 1 < id_5;
  end
  module_0(
      id_20, id_11, id_19, id_10
  );
endmodule
