<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: Data Fields</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('functions_m.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
<div class="textblock">Here is a list of all struct and union fields with links to the structures/unions they belong to:</div>

<h3><a id="index_m" name="index_m"></a>- m -</h3><ul>
<li>m_method&#160;:&#160;<a class="el" href="structmcl__encoder__t.html#a6d78beb4c62e80611546ccb6ee753542">mcl_encoder_t</a></li>
<li>m_t_method&#160;:&#160;<a class="el" href="structmcl__encoder__t.html#aa1d4e76186ba90cdaeb7acb095b9680d">mcl_encoder_t</a></li>
<li>MAC&#160;:&#160;<a class="el" href="structTSW__Type.html#a97f5e7c1e1a7df426f1e4f6367e7e58c">TSW_Type</a></li>
<li>MAC_ADDR&#160;:&#160;<a class="el" href="structENET__Type.html#a3bdc6609b840c1d4d4de2f2e6d2ea69c">ENET_Type</a></li>
<li>MAC_ADDR_0_HIGH&#160;:&#160;<a class="el" href="structENET__Type.html#a07b84b4682a72644e8d1946b6a771a48">ENET_Type</a></li>
<li>MAC_ADDR_0_LOW&#160;:&#160;<a class="el" href="structENET__Type.html#a6eb68bdd7cdb6edde5953c959cc4fa9b">ENET_Type</a></li>
<li>mac_addr_high&#160;:&#160;<a class="el" href="structenet__mac__config__t.html#ad75c4ef76d0fd20a0a488834e46a9072">enet_mac_config_t</a></li>
<li>mac_addr_low&#160;:&#160;<a class="el" href="structenet__mac__config__t.html#a57ef1082c798368320e5d01756e1d957">enet_mac_config_t</a></li>
<li>MAC_IRQ_CTRL&#160;:&#160;<a class="el" href="structTSW__Type.html#a00db03c2d461e1586a550e8491a9fb42">TSW_Type</a></li>
<li>MAC_MAC_CTRL&#160;:&#160;<a class="el" href="structTSW__Type.html#aa14bedeaf736cfd36d7823db868ce187">TSW_Type</a></li>
<li>MAC_MACADDR_H&#160;:&#160;<a class="el" href="structTSW__Type.html#a2a2e9dbf05fcef9dd875894a3dfcd282">TSW_Type</a></li>
<li>MAC_MACADDR_L&#160;:&#160;<a class="el" href="structTSW__Type.html#a59d1f444e99e9106fd73fc011c32f6eb">TSW_Type</a></li>
<li>MAC_MDIO_CFG&#160;:&#160;<a class="el" href="structTSW__Type.html#aacb9638dc5f40a01d0fada3861e84486">TSW_Type</a></li>
<li>MAC_MDIO_CTRL&#160;:&#160;<a class="el" href="structTSW__Type.html#aaedd6d156cbd4795a36994afe8ef5dda">TSW_Type</a></li>
<li>MAC_MDIO_RD_DATA&#160;:&#160;<a class="el" href="structTSW__Type.html#a745485380aebe61e081a10ab201bab7e">TSW_Type</a></li>
<li>MAC_MDIO_WR_DATA&#160;:&#160;<a class="el" href="structTSW__Type.html#a810477b44d6ef0e2b0d2b8cb825693c4">TSW_Type</a></li>
<li>MAC_RX_FRAMES&#160;:&#160;<a class="el" href="structTSW__Type.html#a6b2dca065369b24fd29e2061608e89bf">TSW_Type</a></li>
<li>MAC_RX_OCTETS&#160;:&#160;<a class="el" href="structTSW__Type.html#a953a8c4010d1d3fbf2dcd3fedc88ee7b">TSW_Type</a></li>
<li>MAC_TX_FRAMES&#160;:&#160;<a class="el" href="structTSW__Type.html#a78942a56f2792c57f2333062aef2a789">TSW_Type</a></li>
<li>MAC_TX_OCTETS&#160;:&#160;<a class="el" href="structTSW__Type.html#a94c15c9a0a81244e37b3e6aae7ef8f04">TSW_Type</a></li>
<li>MAC_VER&#160;:&#160;<a class="el" href="structTSW__Type.html#a166216d8d9a0e08fb3ff8922e5ad6abb">TSW_Type</a></li>
<li>MACCFG&#160;:&#160;<a class="el" href="structENET__Type.html#a8bd46fefe12544682784c15e43ceeec6">ENET_Type</a></li>
<li>MACFF&#160;:&#160;<a class="el" href="structENET__Type.html#a55e99034238aa97824082a32711bc208">ENET_Type</a></li>
<li>mach&#160;:&#160;<a class="el" href="structtsw__cb__stmid__active__mac__t.html#a667cc3991c57e6fb9fe02d5510793f06">tsw_cb_stmid_active_mac_t</a>, <a class="el" href="structtsw__cb__stmid__lookup__mac__t.html#a89a30a077a72ea1a2ac45f37582b8fb1">tsw_cb_stmid_lookup_mac_t</a></li>
<li>macl&#160;:&#160;<a class="el" href="structtsw__cb__stmid__active__mac__t.html#aab2a24c20cbd387f32102cdc1d2aca1e">tsw_cb_stmid_active_mac_t</a>, <a class="el" href="structtsw__cb__stmid__lookup__mac__t.html#a499aa8dd393388e596618d1971f232f8">tsw_cb_stmid_lookup_mac_t</a></li>
<li>magic&#160;:&#160;<a class="el" href="structe2p__header.html#acdcc3eab2abb824c1355df0f99901e6b">e2p_header</a></li>
<li>malloc&#160;:&#160;<a class="el" href="structhpm__jpeg__cfg.html#adf701d20d2860f1fcbd42a54a0b5d547">hpm_jpeg_cfg</a>, <a class="el" href="structhpm__jpeg__context.html#a92e2a5638b90d2986a36f7775aa9838b">hpm_jpeg_context</a></li>
<li>manchester_threshold&#160;:&#160;<a class="el" href="structsdm__filter__config__t.html#ae39b8ffed5971c38ae6872f716857f6b">sdm_filter_config_t</a></li>
<li>manufacturer&#160;:&#160;<a class="el" href="structsdio__cis__t.html#ac13543d0a338f1132d0193d6aae3a86b">sdio_cis_t</a></li>
<li>map&#160;:&#160;<a class="el" href="structlcb__display__mode__config.html#abe884532b7477ffe7a5e2b4c14986d12">lcb_display_mode_config</a>, <a class="el" href="structlvb__ch__config.html#a58385102455a9afe42de0b64f0d4489c">lvb_ch_config</a></li>
<li>mark_all_frames_red&#160;:&#160;<a class="el" href="structtsw__psfp__flow__meter__config__t.html#afe0858ee8d58c170180f3b2dfe3a6fcf">tsw_psfp_flow_meter_config_t</a></li>
<li>mask&#160;:&#160;<a class="el" href="structcan__filter__config__t.html#a5e970f2349ba56ec568487934cf58295">can_filter_config_t</a></li>
<li>MASKCH&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a4d32e70c480b898abcfddde54f54b8c4">DDRCTL_Type</a></li>
<li>master_config&#160;:&#160;<a class="el" href="structspi__control__config__t.html#a96cd87a49bfc5810ea771c8fbb310cde">spi_control_config_t</a>, <a class="el" href="structspi__format__config__t.html#a848dc52df304d08430857d4939fcad80">spi_format_config_t</a>, <a class="el" href="structspi__timing__config__t.html#a90ac9374c633e5f77596962520300859">spi_timing_config_t</a></li>
<li>master_idx&#160;:&#160;<a class="el" href="structxpi__ahb__buffer__cfg__t.html#a8560a3e3503c660a8088da3471084458">xpi_ahb_buffer_cfg_t</a></li>
<li>master_mode&#160;:&#160;<a class="el" href="structi2s__multiline__transfer__config.html#a5c622515076a44044d1a99bc3a59939a">i2s_multiline_transfer_config</a>, <a class="el" href="structi2s__transfer__config.html#a8e54f4b211bdec9732f58c4f86ca923c">i2s_transfer_config</a></li>
<li>match&#160;:&#160;<a class="el" href="structtsw__cb__stmid__entry__t.html#a4134800b4c1ab2d4ec3500e1a3844b68">tsw_cb_stmid_entry_t</a></li>
<li>MATCH_CFG&#160;:&#160;<a class="el" href="structQEIV2__Type.html#aa6a242e55bccc4b047891e0143903937">QEIV2_Type</a></li>
<li>match_id&#160;:&#160;<a class="el" href="structmcan__std__id__filter__elem__struct.html#af693fc342bca45814f7e1b5ea595e9cd">mcan_std_id_filter_elem_struct</a></li>
<li>matrix&#160;:&#160;<a class="el" href="structmcl__filter__iir__df1__cfg__t.html#abd045fd6d07da3749766429ad2afad40">mcl_filter_iir_df1_cfg_t</a></li>
<li>MAX&#160;:&#160;<a class="el" href="structQEO__Type.html#a2c37a3d264b2f2083913e91d25e91920">QEO_Type</a>, <a class="el" href="structSEI__Type.html#a9365a22c54919ddd82a6575a3cc9927a">SEI_Type</a></li>
<li>max_baudrate&#160;:&#160;<a class="el" href="structsei__transceiver__synchronous__slave__config__t.html#a9e472d86d1949331ef04347bc166c255">sei_transceiver_synchronous_slave_config_t</a></li>
<li>max_bit&#160;:&#160;<a class="el" href="structsei__data__format__config__t.html#a0ced7f730bdc3517e0ed1476ebbc8d4b">sei_data_format_config_t</a></li>
<li>max_blk_len&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#a7cdfd8da8060a9e6c14da713b6ffa6a0">sdxc_capabilities_t</a></li>
<li>max_blk_size&#160;:&#160;<a class="el" href="structATTR__PACKED.html#af742e85fa9253fdf9d2de3920a107618">ATTR_PACKED</a>, <a class="el" href="structsdio__cis__t.html#a513d305c0190c0597ad797e9395e10cd">sdio_cis_t</a></li>
<li>max_block_size&#160;:&#160;<a class="el" href="structsdio__func__t.html#a6a170d917de9710e012f2d57326772c5">sdio_func_t</a></li>
<li>max_bytes&#160;:&#160;<a class="el" href="structlcdc__layer__config.html#af50a570603bf9cb174f110acb0c03206">lcdc_layer_config</a></li>
<li>max_cs_low_time&#160;:&#160;<a class="el" href="structxpi__ram__config__option__t.html#aa681e2dd9237cb3ddfe5b942ab7bb407">xpi_ram_config_option_t</a>, <a class="el" href="structxpi__ram__config__t.html#a41590ac95154df4f68b1fb838c223cad">xpi_ram_config_t</a></li>
<li>max_current_1v8&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#a133fe070a27000f382bc9d98656aa2e1">sdxc_capabilities_t</a></li>
<li>max_current_3v0&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#a75304850f8d522a056e3c9d6f9280503">sdxc_capabilities_t</a></li>
<li>max_current_3v3&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#aeb2f74511ae21f85fbf048b57222f6b7">sdxc_capabilities_t</a></li>
<li>max_current_or_power_consumption&#160;:&#160;<a class="el" href="unionswitch__function__status__t.html#a23916d43d951064318fca6a2892018de">switch_function_status_t</a></li>
<li>max_current_vdd2_1v8&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#ab0d73ec56311374276e1cc1efa65801c">sdxc_capabilities_t</a></li>
<li>max_enh_size_mult&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a69501f348119faaa1b8d298dc809279a">emmc_ext_csd_t</a></li>
<li>max_enhanced_area_size&#160;:&#160;<a class="el" href="structemmc__device__attribute__t.html#ab0a0730844473333bc0e06996f6510c2">emmc_device_attribute_t</a></li>
<li>max_frame_size_in_octects&#160;:&#160;<a class="el" href="structtsw__psfp__filter__config__t.html#a920e644cdcf684c27bf37e4ba854af8b">tsw_psfp_filter_config_t</a></li>
<li>max_freq&#160;:&#160;<a class="el" href="structemmc__csd__t.html#a427f18338a98d04df7b0b7be9a7cca5e">emmc_csd_t</a></li>
<li>MAX_I&#160;:&#160;<a class="el" href="structRDC__Type.html#ae3eba034da243072732137de4289dde1">RDC_Type</a></li>
<li>max_i&#160;:&#160;<a class="el" href="structhpm__smc__pll__para.html#a69a2d0a76033ffd8a2b353ef496e9579">hpm_smc_pll_para</a></li>
<li>MAX_LEVEL0&#160;:&#160;<a class="el" href="structQEOV2__Type.html#a3828492a3289bb3966286512ea653ec4">QEOV2_Type</a></li>
<li>MAX_LEVEL1&#160;:&#160;<a class="el" href="structQEOV2__Type.html#a552d7fce97cd94b7d5202471eb95f576">QEOV2_Type</a></li>
<li>MAX_MIN_POS&#160;:&#160;<a class="el" href="structRDC__Type.html#afdf609abe38824706dc7d19efa1c5fa0">RDC_Type</a></li>
<li>max_o&#160;:&#160;<a class="el" href="structhpm__smc__pll__para.html#aed04018094a3c915ea4231b33cdfb441">hpm_smc_pll_para</a></li>
<li>max_octets&#160;:&#160;<a class="el" href="structtsw__psfer__gate__control__list__entry__t.html#a29c0bbc2053d93699c81d9af9b7405e4">tsw_psfer_gate_control_list_entry_t</a></li>
<li>max_ot&#160;:&#160;<a class="el" href="structlcdc__layer__config.html#ad6afc63d3fae5614671d2cc35a29a095">lcdc_layer_config</a></li>
<li>max_packed_reads&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a3a12e183a003800962eceb725b1f0d0a">emmc_ext_csd_t</a></li>
<li>max_packed_writes&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a0ff80c159c3bb22b09cb615d3decfe7f">emmc_ext_csd_t</a></li>
<li>max_packet_size&#160;:&#160;<a class="el" href="structdcd__qhd__t.html#a0dc3eab99ac50e0ff60d5c708f05c019">dcd_qhd_t</a>, <a class="el" href="structusb__endpoint__config__t.html#a464ade9a8ba66d3a5f057e37c6897273">usb_endpoint_config_t</a></li>
<li>max_pre_loading_data_size&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a2ad2eb1f3e117646eeba0c9e42c0d997">emmc_ext_csd_t</a></li>
<li>MAX_Q&#160;:&#160;<a class="el" href="structRDC__Type.html#a0308a283a506b2b5b48c2d08bd6341a6">RDC_Type</a></li>
<li>max_read_block_len&#160;:&#160;<a class="el" href="structemmc__csd__t.html#a7551cff9a3c649c6d6a32b4f74762cd4">emmc_csd_t</a></li>
<li>max_tran_speed&#160;:&#160;<a class="el" href="structsdio__cis__t.html#a065e90a33fb8198b2c1723f3d673bd33">sdio_cis_t</a></li>
<li>max_write_block_len&#160;:&#160;<a class="el" href="structemmc__csd__t.html#a91ec99e5c89f8ea646c3140c921fdae4">emmc_csd_t</a></li>
<li>maxlen&#160;:&#160;<a class="el" href="structtsw__dma__config__t.html#a303260962d4333abab8e4a872f71673d">tsw_dma_config_t</a></li>
<li>mcan_filter_elem_count&#160;:&#160;<a class="el" href="structmcan__filter__elem__list__struct.html#ab8a3414679fb63d24093c9e507265e48">mcan_filter_elem_list_struct</a></li>
<li>mclk&#160;:&#160;<a class="el" href="structhpm__i2s__over__spi.html#a885a9ed778ee77db3ccfbe1116c32743">hpm_i2s_over_spi</a></li>
<li>mclk_hz&#160;:&#160;<a class="el" href="structwm8960__audio__format.html#aa8584d4b2e97c6109b65982e0b30162f">wm8960_audio_format</a></li>
<li>MCR&#160;:&#160;<a class="el" href="structUART__Type.html#a0dd1cf0979cfa189ca732accea97535c">UART_Type</a></li>
<li>mcu_clock_tick&#160;:&#160;<a class="el" href="structmcl__encoder__t.html#a9faeb8989d212f9e0ffb05e601824db0">mcl_encoder_t</a>, <a class="el" href="structphysical__time__q__t.html#ab52bbf3b04a44cea672032c393d95a71">physical_time_q_t</a>, <a class="el" href="structphysical__time__t.html#ad568c059bddb5acb00c9c9efdd8d3ae4">physical_time_t</a></li>
<li>MDLR&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#a1664c5da74ceb944ebe7ddee87f7ddf8">DDRPHY_Type</a></li>
<li>mdt&#160;:&#160;<a class="el" href="unionemmc__cid__t.html#a650056a63f15f0dce861462a9d5f9383">emmc_cid_t</a>, <a class="el" href="unionsd__cid__t.html#a224eabd47bfed36f097fface79d8fbbf">sd_cid_t</a></li>
<li>mem&#160;:&#160;<a class="el" href="structbldc__contrl__pid__par.html#ac9b12722fdf27d755fe71c298257c067">bldc_contrl_pid_par</a>, <a class="el" href="structhpm__hfi__pll__para.html#aa67cdaababce724a318c1331c01bd866">hpm_hfi_pll_para</a>, <a class="el" href="structhpm__mcl__over__zero__pi__par.html#a6c99aaf43c07bc0b5a5748d4f8a55473">hpm_mcl_over_zero_pi_par</a>, <a class="el" href="structhpm__mcl__over__zero__spd__par.html#a7cd55708e4480135c06aa275b9d8ea2e">hpm_mcl_over_zero_spd_par</a>, <a class="el" href="structhpm__smc__pll__para.html#ae1ff6068e9d131bf4ac4d5c4eb5cd9e7">hpm_smc_pll_para</a>, <a class="el" href="structmcl__filter__iir__df1__t.html#a15640933ccf63eabff39e27a376d5af5">mcl_filter_iir_df1_t</a></li>
<li>mem_max&#160;:&#160;<a class="el" href="structhpm__hfi__pll__para.html#aa0e9a673d85bfc65716bd2c1eed7d464">hpm_hfi_pll_para</a></li>
<li>mem_min&#160;:&#160;<a class="el" href="structhpm__hfi__pll__para.html#abd02fc37a3cfe089b5bf70f3f259c040">hpm_hfi_pll_para</a></li>
<li>mem_type_attribute&#160;:&#160;<a class="el" href="structpmp__entry__struct.html#af5a9ea238b8791ec5c5967290056c697">pmp_entry_struct</a></li>
<li>MEMADDR&#160;:&#160;<a class="el" href="structPDM__Type.html#a16cdefc6a21284ce409fc08f2e4098d9">PDM_Type</a></li>
<li>memcpy&#160;:&#160;<a class="el" href="structsdp__driver__interface__t.html#a86d79b6fb91e73adbdce20734040bacc">sdp_driver_interface_t</a></li>
<li>MEMDATA&#160;:&#160;<a class="el" href="structPDM__Type.html#ad17314c0670195dd7ed7fc4c4ca41660">PDM_Type</a></li>
<li>memory&#160;:&#160;<a class="el" href="structmcl__encoder__t.html#a6a21574c119dd3ffd5841a3278dd942e">mcl_encoder_t</a></li>
<li>memory_present&#160;:&#160;<a class="el" href="unionsdio__cmd5__resp__t.html#a5be6fb0ec13014934fbbc7d21a3acc03">sdio_cmd5_resp_t</a></li>
<li>memset&#160;:&#160;<a class="el" href="structsdp__driver__interface__t.html#ac91e31973e2b3f11a2af6c4dda91cc20">sdp_driver_interface_t</a></li>
<li>MESSAGE_BUFF&#160;:&#160;<a class="el" href="structMCAN__Type.html#a99dcf084b10c0d5c11013faf8b7058a2">MCAN_Type</a></li>
<li>message_marker&#160;:&#160;<a class="el" href="unionmcan__tx__event__fifo__elem__struct.html#a29e1b7894297c47da2a5a4e0abfee9ea">mcan_tx_event_fifo_elem_struct</a></li>
<li>message_marker_h&#160;:&#160;<a class="el" href="structmcan__tx__message__struct.html#a9b1c5ab992c7c6dc7c15af3e3d029956">mcan_tx_message_struct</a></li>
<li>message_marker_l&#160;:&#160;<a class="el" href="structmcan__tx__message__struct.html#aaccb735434a2d572659300948dd7bed7">mcan_tx_message_struct</a></li>
<li>message_storage_indicator&#160;:&#160;<a class="el" href="structmcan__high__priority__message__status__struct.html#af25e96662b9c40702e0563eef65dc270">mcan_high_priority_message_status_struct</a></li>
<li>method&#160;:&#160;<a class="el" href="structmcl__control__callback__t.html#af6becc68757e968f656efc56deb77613">mcl_control_callback_t</a>, <a class="el" href="structmcl__control__t.html#a463cc5c16ae0d3a24397f6c494bda9ad">mcl_control_t</a></li>
<li>MFD&#160;:&#160;<a class="el" href="structPLLCTLV2__Type.html#a893d19d82485cbd3ebcd3c3e8a9eb094">PLLCTLV2_Type</a></li>
<li>MFI&#160;:&#160;<a class="el" href="structPLLCTLV2__Type.html#a9ff6a1d6505124147c1f4e4be4ef40f8">PLLCTLV2_Type</a></li>
<li>MFN&#160;:&#160;<a class="el" href="structPLLCTLV2__Type.html#a31c3edc9a3fbd831290acd08df144265">PLLCTLV2_Type</a></li>
<li>mid&#160;:&#160;<a class="el" href="unionemmc__cid__t.html#ae16e6dff5e0d12a29e8e5839f5f72845">emmc_cid_t</a>, <a class="el" href="unionsd__cid__t.html#a290bce595b398bdd5ea57c241f07c86c">sd_cid_t</a></li>
<li>mid_card&#160;:&#160;<a class="el" href="structsdio__fbr__t.html#a7d479ce309ed95b18e85955c10e3eda4">sdio_fbr_t</a></li>
<li>MID_POINT&#160;:&#160;<a class="el" href="structQEO__Type.html#a8780fd8b207187a5fb1cd1e27449ebb7">QEO_Type</a>, <a class="el" href="structQEOV2__Type.html#a344a14a0b9ec86981aca2134243f6086">QEOV2_Type</a></li>
<li>MII_MNG_CS&#160;:&#160;<a class="el" href="structESC__Type.html#ab95eb051f6bba68884ee483a2ddaa8ac">ESC_Type</a></li>
<li>MIIM_ECAT_ACC_STAT&#160;:&#160;<a class="el" href="structESC__Type.html#a0cdf9bb738da7b75fb6aa6d01b4f7980">ESC_Type</a></li>
<li>MIIM_PDI_ACC_STAT&#160;:&#160;<a class="el" href="structESC__Type.html#aab3e40f10b967a7d4a1c13f0f79c08b3">ESC_Type</a></li>
<li>miller_cap&#160;:&#160;<a class="el" href="structopamp__cfg.html#a27a0a2fbbb15ea9158e717f067029e20">opamp_cfg</a></li>
<li>MIN&#160;:&#160;<a class="el" href="structQEO__Type.html#ae9469ae0dec875fd62c8740c9d995809">QEO_Type</a>, <a class="el" href="structSEI__Type.html#a37812bcd21cb19fd66ee539c85f97ea7">SEI_Type</a></li>
<li>min_adj&#160;:&#160;<a class="el" href="structlcb__lvds__phy__clk__lane__config.html#aca38dcfce42df32c1d3190a469dcf27e">lcb_lvds_phy_clk_lane_config</a></li>
<li>min_bit&#160;:&#160;<a class="el" href="structsei__data__format__config__t.html#ab70f85c66c4b947141a56831d4815422">sei_data_format_config_t</a></li>
<li>min_bw&#160;:&#160;<a class="el" href="structATTR__PACKED.html#a344e3f677ca18d81323e380ac1743596">ATTR_PACKED</a></li>
<li>min_diff_seg1_minus_seg2&#160;:&#160;<a class="el" href="structcan__bit__timing__table__t.html#a41195197ca708404b9cab9ec6cc3497f">can_bit_timing_table_t</a>, <a class="el" href="structmcan__bit__timing__table__struct.html#a9cc8bf3bcf7874a8fe93762c8bf55239">mcan_bit_timing_table_struct</a></li>
<li>MIN_I&#160;:&#160;<a class="el" href="structRDC__Type.html#ab03d1deb396cfc8257489a7dd3bcc979">RDC_Type</a></li>
<li>min_i&#160;:&#160;<a class="el" href="structhpm__smc__pll__para.html#ad95ddc67a6ee86cea0deab19e7e18181">hpm_smc_pll_para</a></li>
<li>MIN_LEVEL0&#160;:&#160;<a class="el" href="structQEOV2__Type.html#a824042d0f86a36324561ac9b03e52fe7">QEOV2_Type</a></li>
<li>MIN_LEVEL1&#160;:&#160;<a class="el" href="structQEOV2__Type.html#abf2a6a230408f51e24ac8471c4474555">QEOV2_Type</a></li>
<li>min_o&#160;:&#160;<a class="el" href="structhpm__smc__pll__para.html#a20758d9e6bc9774d26cdc84c8058267d">hpm_smc_pll_para</a></li>
<li>min_perf_ddr_r_8_52&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#ac94f2d20afde32fc067a6758a6251231">emmc_ext_csd_t</a></li>
<li>min_perf_ddr_w_8_52&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a59610be1d67f1250a4c7239b4dd9fc2d">emmc_ext_csd_t</a></li>
<li>min_perf_r_4_26&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a677404eff9826e68f9fac270edcdf4f0">emmc_ext_csd_t</a></li>
<li>min_perf_r_8_26_4_52&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#ac4099914548fd7de3240a1f9ff71eead">emmc_ext_csd_t</a></li>
<li>min_perf_r_8_52&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#affcd5ab0dcf812b3ff8c9a8a4c211f6f">emmc_ext_csd_t</a></li>
<li>min_perf_w_8_26_4_52&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#ae33d585552b33e4c37020b6eeb5a33ac">emmc_ext_csd_t</a></li>
<li>min_perf_w_8_52&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#ae00f4e411a783a249ba9434ee55aa02a">emmc_ext_csd_t</a></li>
<li>MIN_Q&#160;:&#160;<a class="el" href="structRDC__Type.html#a762adc2e481140a2c12ef2eefb888e2c">RDC_Type</a></li>
<li>ming_perf_w_4_26&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a110fbea004bb25275bf6395a81ef0eb9">emmc_ext_csd_t</a></li>
<li>minus_input&#160;:&#160;<a class="el" href="structacmp__channel__config.html#a4b7bb1fbd6dcbaaed28e5630ac9c462d">acmp_channel_config</a></li>
<li>mipi&#160;:&#160;<a class="el" href="structhpm__panel__hw__interface.html#a9127b56f53d49f495133eed8a78f3fed">hpm_panel_hw_interface</a></li>
<li>mipi_host_base&#160;:&#160;<a class="el" href="structhpm__panel__hw__interface.html#a48c98dd1f0fd57c06adf3917f3921343">hpm_panel_hw_interface</a></li>
<li>mipi_phy_base&#160;:&#160;<a class="el" href="structhpm__panel__hw__interface.html#aa61e1499c9a5434723475dd98a2d82bf">hpm_panel_hw_interface</a></li>
<li>MISC&#160;:&#160;<a class="el" href="structPIXELMUX__Type.html#a6f3d1a7bf80f10e593c1c0d9434d8a29">PIXELMUX_Type</a></li>
<li>misc&#160;:&#160;<a class="el" href="structxpi__nor__config__option__t.html#a0dacbc83743d7fb7d04d30e625734565">xpi_nor_config_option_t</a>, <a class="el" href="structxpi__ram__config__option__t.html#aa6bd66c08c5d977c3e2709971dce2f1a">xpi_ram_config_option_t</a></li>
<li>MISC_CFGR&#160;:&#160;<a class="el" href="structI2S__Type.html#ac874ad058a104ee1474a9708541a03a7">I2S_Type</a></li>
<li>MISC_CTRL0&#160;:&#160;<a class="el" href="structSDXC__Type.html#aab6bb9dccb8905f7a70ac0f2cadeac22">SDXC_Type</a></li>
<li>MISC_CTRL1&#160;:&#160;<a class="el" href="structSDXC__Type.html#a9d114446208f50a3b0a55506b885219a">SDXC_Type</a></li>
<li>MISC_INFO&#160;:&#160;<a class="el" href="structMIPI__CSI__PHY__Type.html#a8ece1c5697f3c88feb6b2dc1ad394115">MIPI_CSI_PHY_Type</a></li>
<li>MISC_PARA&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#a6fe62cc7cb44b5aaa0410c338bf359ea">MIPI_DSI_PHY_Type</a></li>
<li>MISC_SETTING&#160;:&#160;<a class="el" href="structCRC__Type.html#a9f3fb490629ee59a97ff011cb88e468f">CRC_Type</a></li>
<li>mixer_en&#160;:&#160;<a class="el" href="structsmix__mixer__dst__config__t.html#af3e611cfc1f37063617b0b141b6e4156">smix_mixer_dst_config_t</a></li>
<li>MM2S_ADDRLO&#160;:&#160;<a class="el" href="structTSW__Type.html#a77a2ad48a90a36b0b91955eb7d07f565">TSW_Type</a></li>
<li>MM2S_CTRL&#160;:&#160;<a class="el" href="structTSW__Type.html#aa61ae5058037ea2592d9a17b324c73b4">TSW_Type</a></li>
<li>MM2S_DMA_CFG&#160;:&#160;<a class="el" href="structTSW__Type.html#afb65d3e5cba574c0d1b21c5c2c96f8bf">TSW_Type</a></li>
<li>MM2S_DMA_CR&#160;:&#160;<a class="el" href="structTSW__Type.html#a46af250792967d2ef7868a209c473fbb">TSW_Type</a></li>
<li>MM2S_DMA_FILL&#160;:&#160;<a class="el" href="structTSW__Type.html#a3a3cad9c2cf14a39e34e64470f49e41b">TSW_Type</a></li>
<li>MM2S_DMA_SR&#160;:&#160;<a class="el" href="structTSW__Type.html#a20e16f54e2c01b0586bbe4cec958d3cd">TSW_Type</a></li>
<li>MM2S_LENGTH&#160;:&#160;<a class="el" href="structTSW__Type.html#afab1d9a729607b680244298b211fe06e">TSW_Type</a></li>
<li>MM2S_RESP&#160;:&#160;<a class="el" href="structTSW__Type.html#a266fb0ec822fea18bd1bdcdfae195f0a">TSW_Type</a></li>
<li>MMC_CNTRL&#160;:&#160;<a class="el" href="structENET__Type.html#afb39d6c8175661f083f0da2b9348d936">ENET_Type</a></li>
<li>MMC_INTR_MASK_RX&#160;:&#160;<a class="el" href="structENET__Type.html#abf4ff3011d450ecaadfdd052e360a6bb">ENET_Type</a></li>
<li>mmc_intr_mask_rx&#160;:&#160;<a class="el" href="structenet__int__config__t.html#ad58fe6e028a4db9f23194b2c6fd315c1">enet_int_config_t</a></li>
<li>MMC_INTR_MASK_TX&#160;:&#160;<a class="el" href="structENET__Type.html#a22f84344b1ecc85f1999a37312d531fc">ENET_Type</a></li>
<li>mmc_intr_mask_tx&#160;:&#160;<a class="el" href="structenet__int__config__t.html#a0f346519c278bf262125f4b33ebc48c3">enet_int_config_t</a></li>
<li>MMC_INTR_RX&#160;:&#160;<a class="el" href="structENET__Type.html#a8e68a8cf211e09430cf660d9bcf7a19c">ENET_Type</a></li>
<li>mmc_intr_rx&#160;:&#160;<a class="el" href="structenet__int__config__t.html#ae3515c081a2a0d64147e7f2b0b8d1823">enet_int_config_t</a></li>
<li>MMC_INTR_TX&#160;:&#160;<a class="el" href="structENET__Type.html#ab4798b7f67d43383edd33bd219e6777f">ENET_Type</a></li>
<li>mmc_intr_tx&#160;:&#160;<a class="el" href="structenet__int__config__t.html#ae0e42753f7d561eae95445635f4951fe">enet_int_config_t</a></li>
<li>MMC_IPC_INTR_MASK_RX&#160;:&#160;<a class="el" href="structENET__Type.html#a2986c7e1ad58e4877c0699dfec118099">ENET_Type</a></li>
<li>MMC_IPC_INTR_RX&#160;:&#160;<a class="el" href="structENET__Type.html#ab79dc97a6b4b4ed7d6008da5d44d7191">ENET_Type</a></li>
<li>MODCTRL&#160;:&#160;<a class="el" href="structSDP__Type.html#a00a8d96c860f897886034b63518d5052">SDP_Type</a></li>
<li>MODE&#160;:&#160;<a class="el" href="structCLC__Type.html#a01f7162750d76ecbf6a76834f2adcc05">CLC_Type</a>, <a class="el" href="structPLB__Type.html#acdb8d5451ae260ab3b3d9ac188ff2bc1">PLB_Type</a>, <a class="el" href="structQEO__Type.html#aa30809442019b2b0cdf34073cc7fa490">QEO_Type</a>, <a class="el" href="structQEOV2__Type.html#abf440632f6f1f49f7eab8aa315cc9bc8">QEOV2_Type</a>, <a class="el" href="structSEI__Type.html#ae4ec5c89acfc8753bf6213656237fc9c">SEI_Type</a></li>
<li>mode&#160;:&#160;<a class="el" href="structcan__config__t.html#a8c5cf03988f9268851dabd73ab9c82c2">can_config_t</a>, <a class="el" href="structdispaly__alphablend__option.html#adf94fc0132393f8d00156b300e6eec34">dispaly_alphablend_option</a>, <a class="el" href="structfilter__config.html#a360e5b9f4f4913cd7913f845a55fb418">filter_config</a>, <a class="el" href="structft5406__sys__info__t.html#a42efb4f96d09e9c5fa34f8abc1b2b040">ft5406_sys_info_t</a>, <a class="el" href="structgptmr__channel__config.html#aebddbb4058ea107036102f2784ec564b">gptmr_channel_config</a>, <a class="el" href="structlcb__config.html#a4df6002489c62306ea15b418fe3b7f78">lcb_config</a>, <a class="el" href="structmcan__config__struct.html#abefde0b18ab688a345702b0d21e689a7">mcan_config_struct</a>, <a class="el" href="structmcl__loop__cfg__t.html#a7852dbd90e9f630c6ba68bd63e8c8658">mcl_loop_cfg_t</a>, <a class="el" href="structmcl__offline__param__detection__rundata__t.html#a64eded2a05e4addd50fd78520f6ce120">mcl_offline_param_detection_rundata_t</a>, <a class="el" href="structmonitor__config.html#af04fd9aa63796f302f02a46402acad75">monitor_config</a>, <a class="el" href="structmtg__event__param.html#a49e07ee5d2e7c944a0d50408437e539a">mtg_event_param</a>, <a class="el" href="structmtg__tra__cmd__cfg.html#adcdacf0de080521ddf023f7c9b9c88d9">mtg_tra_cmd_cfg</a>, <a class="el" href="structopamp__cfg.html#afa247d5b13cc6cd5585e1771f88ce55a">opamp_cfg</a>, <a class="el" href="structplb__qei__encoder__cfg__t.html#a2af940f7d731a75c629a374cb61b6f46">plb_qei_encoder_cfg_t</a>, <a class="el" href="structppi__clk__pin__config__t.html#abd73b0d8c12aac673e1feef3ec686750">ppi_clk_pin_config_t</a>, <a class="el" href="structpwm__cmp__config.html#a2c6fa131563977f7265b5a4d9deae68f">pwm_cmp_config</a>, <a class="el" href="structpwmv2__cmp__config.html#a79293a842bfa1b00f34f09fe4b7ca253">pwmv2_cmp_config</a>, <a class="el" href="structrdc__output__cfg.html#ac33e5bd986a4a1b07eb4d9b87cd245d5">rdc_output_cfg</a>, <a class="el" href="structsei__data__format__config__t.html#a3e91995cab0f107ea610915923e9900f">sei_data_format_config_t</a>, <a class="el" href="structsei__transceiver__config__t.html#aadbad946742e62f762713389dd706e90">sei_transceiver_config_t</a>, <a class="el" href="structsm4__context__t.html#af0a329bfaf6acae133360fdb2bed9bbc">sm4_context_t</a>, <a class="el" href="structspi__common__format__config__t.html#a44e71a391681bdbb23de871329563220">spi_common_format_config_t</a>, <a class="el" href="structspi__initialize__config__t.html#a36024fa308c25c04377cd1f45873d1a5">spi_initialize_config_t</a>, <a class="el" href="structtrgm__input__filter.html#a16a2364957e449ee54ff38621dbd73a0">trgm_input_filter</a>, <a class="el" href="structtsw__cb__stmid__entry__t.html#a021c3bb0d5f3b63d00e5992dad66e76c">tsw_cb_stmid_entry_t</a></li>
<li>MODE_CFG&#160;:&#160;<a class="el" href="structMIPI__DSI__Type.html#a3fc66fb209f6aecbb896d7a217636bef">MIPI_DSI_Type</a></li>
<li>mode_cfg_list&#160;:&#160;<a class="el" href="structxpi__device__info__t.html#a67d9440aa18dbe077daac5d6f6149967">xpi_device_info_t</a></li>
<li>mode_cfg_param&#160;:&#160;<a class="el" href="structxpi__device__info__t.html#a4e457fa336dd9df1e17a722ca0b1e01f">xpi_device_info_t</a></li>
<li>mode_config&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a256e6dc27774dc225c3f041cedab5c47">emmc_ext_csd_t</a></li>
<li>mode_operation_codes&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#adaa462bde3bfb4dd9fdc3b933972b5de">emmc_ext_csd_t</a></li>
<li>modem_config&#160;:&#160;<a class="el" href="structhpm__uart__config.html#adacd259970bdd4049e8e29bef8ef274a">hpm_uart_config</a></li>
<li>module&#160;:&#160;<a class="el" href="structadc__channel__config__t.html#acfe227b30af7fd86c9375469843d5597">adc_channel_config_t</a>, <a class="el" href="structadc__config__t.html#a3e3f581cd17a6ccf3865feb30f3d98ed">adc_config_t</a>, <a class="el" href="structadc__dma__config__t.html#a18ab448bb9479627a81e88ca77f379a8">adc_dma_config_t</a>, <a class="el" href="structadc__pmt__config__t.html#a837924afaedf7ff7f1bbf7bbfc5a613a">adc_pmt_config_t</a>, <a class="el" href="structadc__prd__config__t.html#afedeab635dbf8258b4c1a20148f23ae0">adc_prd_config_t</a>, <a class="el" href="structadc__seq__config__t.html#af8335c33fe6ce36f39c3f582de524ce8">adc_seq_config_t</a>, <a class="el" href="structadc__type.html#a6ffa0f9678710383a6c998eaf4fbd0c5">adc_type</a></li>
<li>MONITOR&#160;:&#160;<a class="el" href="structBMON__Type.html#a9e270e57c77ce9c1d5f15597d5855892">BMON_Type</a>, <a class="el" href="structMON__Type.html#a336ebba42d3807080b9da4bfc57e32d1">MON_Type</a>, <a class="el" href="structPMON__Type.html#a35e802d89e747d78834f5db94ef6df00">PMON_Type</a>, <a class="el" href="structSYSCTL__Type.html#ab22def0ad16b481adf429e2794fda0bb">SYSCTL_Type</a></li>
<li>MONITOR_RX_COUNTER_RX_BC&#160;:&#160;<a class="el" href="structTSW__Type.html#a3306a23dd56edc10e4f231a70fd94b44">TSW_Type</a></li>
<li>MONITOR_RX_COUNTER_RX_DROP_ERR&#160;:&#160;<a class="el" href="structTSW__Type.html#ab6143e4ea16cbcd42450163099276122">TSW_Type</a></li>
<li>MONITOR_RX_COUNTER_RX_DROP_LU&#160;:&#160;<a class="el" href="structTSW__Type.html#a2ddf0d1bf8eef6d61a79c02fb049fb52">TSW_Type</a></li>
<li>MONITOR_RX_COUNTER_RX_DROP_OVFL&#160;:&#160;<a class="el" href="structTSW__Type.html#ae6e3f7a6726d083f518af506d059f1d1">TSW_Type</a></li>
<li>MONITOR_RX_COUNTER_RX_DROP_VLAN&#160;:&#160;<a class="el" href="structTSW__Type.html#a79a6fb2e88b6735b779ad23d6c02099d">TSW_Type</a></li>
<li>MONITOR_RX_COUNTER_RX_FERROR&#160;:&#160;<a class="el" href="structTSW__Type.html#a2e039727cc6a190c150982fff7fb02dd">TSW_Type</a></li>
<li>MONITOR_RX_COUNTER_RX_FGOOD&#160;:&#160;<a class="el" href="structTSW__Type.html#a00e890e7612475b89e2baa7c7e080019">TSW_Type</a></li>
<li>MONITOR_RX_COUNTER_RX_FPE_FGOOD&#160;:&#160;<a class="el" href="structTSW__Type.html#aeafa25a74fde5162ac46a1604f030859">TSW_Type</a></li>
<li>MONITOR_RX_COUNTER_RX_INTERN&#160;:&#160;<a class="el" href="structTSW__Type.html#a55d3be075cf6718df4e5cf29c64ead07">TSW_Type</a></li>
<li>MONITOR_RX_COUNTER_RX_KNOWN&#160;:&#160;<a class="el" href="structTSW__Type.html#ad1aa1735fc4d8b97b16b2041d444bc46">TSW_Type</a></li>
<li>MONITOR_RX_COUNTER_RX_MULTI&#160;:&#160;<a class="el" href="structTSW__Type.html#a700b50abb39016f2a0c9fff61e4a8ead">TSW_Type</a></li>
<li>MONITOR_RX_COUNTER_RX_UC&#160;:&#160;<a class="el" href="structTSW__Type.html#ad13ea5cd2a0b7394f988f81983b57fcb">TSW_Type</a></li>
<li>MONITOR_RX_COUNTER_RX_UNKNOWN&#160;:&#160;<a class="el" href="structTSW__Type.html#ab12e166813034173566ba4bdefa7628a">TSW_Type</a></li>
<li>MONITOR_RX_COUNTER_RX_VLAN&#160;:&#160;<a class="el" href="structTSW__Type.html#a9aae4ea34a61147b93417a92daf12167">TSW_Type</a></li>
<li>MONITOR_TX_COUNTER_TX_DROP_OVFL&#160;:&#160;<a class="el" href="structTSW__Type.html#a8da92b60f43783e92090deb3e81e4419">TSW_Type</a></li>
<li>MONITOR_TX_COUNTER_TX_FERROR&#160;:&#160;<a class="el" href="structTSW__Type.html#ac7de108fcda406bf6274b9732b875419">TSW_Type</a></li>
<li>MONITOR_TX_COUNTER_TX_FGOOD&#160;:&#160;<a class="el" href="structTSW__Type.html#ad83247dfcf92fecb763f3193f6f030c8">TSW_Type</a></li>
<li>MONOH&#160;:&#160;<a class="el" href="structMONO__Type.html#a2b6a489e889c2298b91ec28a7ac724f7">MONO_Type</a></li>
<li>MONOL&#160;:&#160;<a class="el" href="structMONO__Type.html#a1c4d57bf761ce1e0d276e2e9c0701051">MONO_Type</a></li>
<li>mosi_bidir&#160;:&#160;<a class="el" href="structspi__common__format__config__t.html#addace38f33b9d2d11b9de77e3bd11a7f">spi_common_format_config_t</a></li>
<li>MOTO_CFG&#160;:&#160;<a class="el" href="structUART__Type.html#aec0d0055fcbb94612fdf9c0b3d2ca094">UART_Type</a></li>
<li>motor&#160;:&#160;<a class="el" href="structmcl__physical__para__q__t.html#a49baa2b66eb2e11deadaf8004971ccfd">mcl_physical_para_q_t</a>, <a class="el" href="structmcl__physical__para__t.html#aaef826e4f0231d758be293230a12200c">mcl_physical_para_t</a></li>
<li>motor_dir&#160;:&#160;<a class="el" href="structhpm__mcl__over__zero__cfg.html#a922a9c3c21357fec285d0cab0140c8fd">hpm_mcl_over_zero_cfg</a></li>
<li>motorpar&#160;:&#160;<a class="el" href="structbldc__contrl__foc__par.html#a485fb82cd785ccc108091cc9d1a6f694">bldc_contrl_foc_par</a></li>
<li>MR&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#abd2f64c97c2ce76cdb9f4966c88bd6a5">DDRPHY_Type</a></li>
<li>MR0&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#a921adbfe7477247c49b308faad070ee2">DDRPHY_Type</a></li>
<li>MR1&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#a9233dd5cd71936372f7b17f156d125b0">DDRPHY_Type</a></li>
<li>MR2&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#ac1b891aa374e186cbed4481b74a46e25">DDRPHY_Type</a></li>
<li>MR3&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#a804249ba405983c2fc43a597addd20e2">DDRPHY_Type</a></li>
<li>MRCTRL0&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a807be63f034a5ac2c0134700f89d5fdd">DDRCTL_Type</a></li>
<li>MRCTRL1&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a48e5fe6ccfa11f480c7cb12b122158c9">DDRCTL_Type</a></li>
<li>MRSTAT&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a1f0f91715d63dffc249a71a7cc39f0fa">DDRCTL_Type</a></li>
<li>msg_type&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a42c25b78b5a4ae73de2a8db5437a8596">enet_rx_desc_t</a></li>
<li>MSHC_VER_ID&#160;:&#160;<a class="el" href="structSDXC__Type.html#abb42b6dac879f214686af7b1992e72b1">SDXC_Type</a></li>
<li>MSHC_VER_TYPE&#160;:&#160;<a class="el" href="structSDXC__Type.html#aaf86ca2c72b6aa6a2bc91a491873b03e">SDXC_Type</a></li>
<li>MSK&#160;:&#160;<a class="el" href="structSEI__Type.html#a0222a60e48a532b531bb449dcd651cc0">SEI_Type</a></li>
<li>MSR&#160;:&#160;<a class="el" href="structUART__Type.html#a34261bb8a14896a64528cc10bdb37ac2">UART_Type</a></li>
<li>MSTR&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#aa1476c30f4dd95b7de918e570ef0fe24">DDRCTL_Type</a></li>
<li>MTIME&#160;:&#160;<a class="el" href="structMCHTMR__Type.html#a9c9ced702a7585a15c51b1ab437d7e1e">MCHTMR_Type</a></li>
<li>MTIMECMP&#160;:&#160;<a class="el" href="structMCHTMR__Type.html#aa72e3acee4b64d917b899798ea4cb441">MCHTMR_Type</a></li>
<li>multi_err_irq_en&#160;:&#160;<a class="el" href="structmtg__filter__param.html#afaf4b2671437ae80e5a329292aaae227">mtg_filter_param</a></li>
<li>MUXCFG&#160;:&#160;<a class="el" href="structDMAMUX__Type.html#a9a580fcfdd49bdb5319c01fcd7aa4265">DMAMUX_Type</a></li>
<li>MXSDU&#160;:&#160;<a class="el" href="structTSW__Type.html#a1cc2fd17df41a4239efcefdac62682bb">TSW_Type</a></li>
<li>MXTK&#160;:&#160;<a class="el" href="structTSW__Type.html#a3934eca4632cbecafc38e376cba6e00c">TSW_Type</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Mon Mar 31 2025 13:17:28 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
