{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543970723697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543970723717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 18:45:23 2018 " "Processing started: Tue Dec 04 18:45:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543970723717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543970723717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ctrlreadandwrite -c ctrlreadandwrite " "Command: quartus_map --read_settings_files=on --write_settings_files=off ctrlreadandwrite -c ctrlreadandwrite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543970723717 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543970724297 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543970724297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlreadandwrite.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrlreadandwrite.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrlreadandwrite " "Found entity 1: ctrlreadandwrite" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/final project/ctrlreadandwrite/ctrlreadandwrite.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543970732428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543970732428 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ctrlreadandwrite " "Elaborating entity \"ctrlreadandwrite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543970732488 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WR_En ctrlreadandwrite.v(6) " "Verilog HDL Always Construct warning at ctrlreadandwrite.v(6): inferring latch(es) for variable \"WR_En\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/final project/ctrlreadandwrite/ctrlreadandwrite.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543970732488 "|ctrlreadandwrite"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WA_1 ctrlreadandwrite.v(6) " "Verilog HDL Always Construct warning at ctrlreadandwrite.v(6): inferring latch(es) for variable \"WA_1\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/final project/ctrlreadandwrite/ctrlreadandwrite.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543970732488 "|ctrlreadandwrite"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WA_0 ctrlreadandwrite.v(6) " "Verilog HDL Always Construct warning at ctrlreadandwrite.v(6): inferring latch(es) for variable \"WA_0\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/final project/ctrlreadandwrite/ctrlreadandwrite.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543970732498 "|ctrlreadandwrite"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RP_1 ctrlreadandwrite.v(6) " "Verilog HDL Always Construct warning at ctrlreadandwrite.v(6): inferring latch(es) for variable \"RP_1\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/final project/ctrlreadandwrite/ctrlreadandwrite.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543970732498 "|ctrlreadandwrite"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RP_0 ctrlreadandwrite.v(6) " "Verilog HDL Always Construct warning at ctrlreadandwrite.v(6): inferring latch(es) for variable \"RP_0\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/final project/ctrlreadandwrite/ctrlreadandwrite.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543970732498 "|ctrlreadandwrite"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RQ_1 ctrlreadandwrite.v(6) " "Verilog HDL Always Construct warning at ctrlreadandwrite.v(6): inferring latch(es) for variable \"RQ_1\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/final project/ctrlreadandwrite/ctrlreadandwrite.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543970732498 "|ctrlreadandwrite"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RQ_0 ctrlreadandwrite.v(6) " "Verilog HDL Always Construct warning at ctrlreadandwrite.v(6): inferring latch(es) for variable \"RQ_0\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/final project/ctrlreadandwrite/ctrlreadandwrite.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543970732498 "|ctrlreadandwrite"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R_EN ctrlreadandwrite.v(6) " "Verilog HDL Always Construct warning at ctrlreadandwrite.v(6): inferring latch(es) for variable \"R_EN\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/final project/ctrlreadandwrite/ctrlreadandwrite.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543970732498 "|ctrlreadandwrite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_EN ctrlreadandwrite.v(20) " "Inferred latch for \"R_EN\" at ctrlreadandwrite.v(20)" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/final project/ctrlreadandwrite/ctrlreadandwrite.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543970732498 "|ctrlreadandwrite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RQ_0 ctrlreadandwrite.v(20) " "Inferred latch for \"RQ_0\" at ctrlreadandwrite.v(20)" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/final project/ctrlreadandwrite/ctrlreadandwrite.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543970732498 "|ctrlreadandwrite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RQ_1 ctrlreadandwrite.v(20) " "Inferred latch for \"RQ_1\" at ctrlreadandwrite.v(20)" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/final project/ctrlreadandwrite/ctrlreadandwrite.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543970732498 "|ctrlreadandwrite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RP_0 ctrlreadandwrite.v(20) " "Inferred latch for \"RP_0\" at ctrlreadandwrite.v(20)" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/final project/ctrlreadandwrite/ctrlreadandwrite.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543970732498 "|ctrlreadandwrite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RP_1 ctrlreadandwrite.v(20) " "Inferred latch for \"RP_1\" at ctrlreadandwrite.v(20)" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/final project/ctrlreadandwrite/ctrlreadandwrite.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543970732498 "|ctrlreadandwrite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WA_0 ctrlreadandwrite.v(20) " "Inferred latch for \"WA_0\" at ctrlreadandwrite.v(20)" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/final project/ctrlreadandwrite/ctrlreadandwrite.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543970732498 "|ctrlreadandwrite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WA_1 ctrlreadandwrite.v(20) " "Inferred latch for \"WA_1\" at ctrlreadandwrite.v(20)" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/final project/ctrlreadandwrite/ctrlreadandwrite.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543970732498 "|ctrlreadandwrite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WR_En ctrlreadandwrite.v(20) " "Inferred latch for \"WR_En\" at ctrlreadandwrite.v(20)" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/final project/ctrlreadandwrite/ctrlreadandwrite.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543970732498 "|ctrlreadandwrite"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "WA_0 GND " "Pin \"WA_0\" is stuck at GND" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/final project/ctrlreadandwrite/ctrlreadandwrite.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543970733658 "|ctrlreadandwrite|WA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "RP_0 GND " "Pin \"RP_0\" is stuck at GND" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/final project/ctrlreadandwrite/ctrlreadandwrite.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543970733658 "|ctrlreadandwrite|RP_0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543970733658 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543970733718 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543970734758 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543970734758 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543970735288 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543970735288 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543970735288 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543970735288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "654 " "Peak virtual memory: 654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543970735518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 18:45:35 2018 " "Processing ended: Tue Dec 04 18:45:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543970735518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543970735518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543970735518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543970735518 ""}
