// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "skeleton")
  (DATE "11/23/2019 13:38:07")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1363:1363:1363) (1233:1233:1233))
        (IOPATH i o (2442:2442:2442) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1901:1901:1901) (1720:1720:1720))
        (IOPATH i o (2548:2548:2548) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1646:1646:1646) (1601:1601:1601))
        (IOPATH i o (2538:2538:2538) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1470:1470:1470) (1372:1372:1372))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2554:2554:2554) (2374:2374:2374))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1729:1729:1729) (1621:1621:1621))
        (IOPATH i o (3629:3629:3629) (3674:3674:3674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1616:1616:1616) (1732:1732:1732))
        (IOPATH i o (3684:3684:3684) (3639:3639:3639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE curr_time\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (929:929:929) (903:903:903))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE curr_time\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (960:960:960) (936:936:936))
        (IOPATH i o (2548:2548:2548) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE curr_time\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1116:1116:1116) (1051:1051:1051))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE curr_time\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (975:975:975) (943:943:943))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE curr_time\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (916:916:916) (886:886:886))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE curr_time\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (962:962:962) (937:937:937))
        (IOPATH i o (2578:2578:2578) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE curr_time\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (925:925:925) (900:900:900))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE curr_time\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (955:955:955) (922:922:922))
        (IOPATH i o (2548:2548:2548) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE score\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4687:4687:4687) (4459:4459:4459))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE score\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2447:2447:2447) (2283:2283:2283))
        (IOPATH i o (3713:3713:3713) (3750:3750:3750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE score\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4890:4890:4890) (4523:4523:4523))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE score\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1731:1731:1731) (1642:1642:1642))
        (IOPATH i o (2452:2452:2452) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE score\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2730:2730:2730) (2619:2619:2619))
        (IOPATH i o (2452:2452:2452) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE score\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3482:3482:3482) (3259:3259:3259))
        (IOPATH i o (3629:3629:3629) (3674:3674:3674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE score\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1716:1716:1716) (1785:1785:1785))
        (IOPATH i o (2431:2431:2431) (2442:2442:2442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1679:1679:1679) (1651:1651:1651))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_HS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2225:2225:2225) (2201:2201:2201))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_VS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3267:3267:3267) (3248:3248:3248))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_BLANK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3248:3248:3248) (3126:3126:3126))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4238:4238:4238) (4064:4064:4064))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3921:3921:3921) (3765:3765:3765))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2328:2328:2328) (2339:2339:2339))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2603:2603:2603) (2567:2567:2567))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4755:4755:4755) (4523:4523:4523))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3884:3884:3884) (3859:3859:3859))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3598:3598:3598) (3568:3568:3568))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5201:5201:5201) (5128:5128:5128))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5255:5255:5255) (5031:5031:5031))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4701:4701:4701) (4475:4475:4475))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2408:2408:2408) (2453:2453:2453))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3922:3922:3922) (3773:3773:3773))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4368:4368:4368) (4239:4239:4239))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4389:4389:4389) (4171:4171:4171))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4578:4578:4578) (4325:4325:4325))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4201:4201:4201) (4027:4027:4027))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3454:3454:3454) (3406:3406:3406))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3646:3646:3646) (3422:3422:3422))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3823:3823:3823) (3649:3649:3649))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3547:3547:3547) (3394:3394:3394))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3587:3587:3587) (3439:3439:3439))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1693:1693:1693) (1700:1700:1700))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4011:4011:4011) (3799:3799:3799))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1980:1980:1980) (1967:1967:1967))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE indicator\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5436:5436:5436) (5261:5261:5261))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLOCK_50\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (704:704:704) (788:788:788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE CLOCK_50\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (162:162:162) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE inSwitch\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (622:622:622) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|count\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4040:4040:4040) (4303:4303:4303))
        (PORT datab (334:334:334) (431:431:431))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1232:1232:1232) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1232:1232:1232) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1232:1232:1232) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1232:1232:1232) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1232:1232:1232) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[5\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1232:1232:1232) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[6\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1232:1232:1232) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1232:1232:1232) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1232:1232:1232) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[9\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1232:1232:1232) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[10\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1232:1232:1232) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[11\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1232:1232:1232) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[12\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1232:1232:1232) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[13\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1232:1232:1232) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[14\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1232:1232:1232) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[15\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1232:1232:1232) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[16\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (955:955:955) (986:986:986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[17\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (955:955:955) (986:986:986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[18\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (955:955:955) (986:986:986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[19\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (955:955:955) (986:986:986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[20\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (955:955:955) (986:986:986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[21\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (955:955:955) (986:986:986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[22\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (955:955:955) (986:986:986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[23\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (955:955:955) (986:986:986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[24\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (955:955:955) (986:986:986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (499:499:499))
        (PORT datab (448:448:448) (470:470:470))
        (PORT datac (407:407:407) (439:439:439))
        (PORT datad (432:432:432) (452:452:452))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (504:504:504))
        (PORT datab (705:705:705) (691:691:691))
        (PORT datac (665:665:665) (650:650:650))
        (PORT datad (414:414:414) (439:439:439))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (480:480:480))
        (PORT datab (441:441:441) (470:470:470))
        (PORT datac (187:187:187) (216:216:216))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (660:660:660))
        (PORT datab (442:442:442) (472:472:472))
        (PORT datac (628:628:628) (619:619:619))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|LessThan0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (440:440:440) (469:469:469))
        (PORT datac (445:445:445) (464:464:464))
        (PORT datad (437:437:437) (455:455:455))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|LessThan0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (680:680:680))
        (PORT datab (442:442:442) (472:472:472))
        (PORT datac (442:442:442) (462:462:462))
        (PORT datad (435:435:435) (454:454:454))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|LessThan0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (506:506:506))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (419:419:419) (442:442:442))
        (PORT datad (411:411:411) (434:434:434))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[25\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (955:955:955) (986:986:986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[26\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (955:955:955) (986:986:986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[27\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (955:955:955) (986:986:986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[28\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (955:955:955) (986:986:986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[29\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (955:955:955) (986:986:986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[30\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (955:955:955) (986:986:986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|sampler\[31\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|sampler\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (955:955:955) (986:986:986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (675:675:675))
        (PORT datab (484:484:484) (496:496:496))
        (PORT datac (627:627:627) (618:618:618))
        (PORT datad (413:413:413) (434:434:434))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (651:651:651))
        (PORT datab (483:483:483) (494:494:494))
        (PORT datac (447:447:447) (467:467:467))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|LessThan0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (481:481:481))
        (PORT datad (436:436:436) (456:456:456))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|LessThan0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (482:482:482))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1279:1279:1279) (1211:1211:1211))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|count\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (428:428:428))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1279:1279:1279) (1211:1211:1211))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|count\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (452:452:452))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1279:1279:1279) (1211:1211:1211))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|count\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (427:427:427))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1279:1279:1279) (1211:1211:1211))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|count\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1279:1279:1279) (1211:1211:1211))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|count\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (305:305:305) (375:375:375))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1279:1279:1279) (1211:1211:1211))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|count\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1279:1279:1279) (1211:1211:1211))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|count\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (363:363:363))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cont\|count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1279:1279:1279) (1211:1211:1211))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE l\|dff7a\|q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT asdata (1020:1020:1020) (1013:1013:1013))
        (PORT ena (1077:1077:1077) (1031:1031:1031))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE l\|dff6a\|q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT asdata (1043:1043:1043) (1029:1029:1029))
        (PORT ena (1077:1077:1077) (1031:1031:1031))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE l\|dff5a\|q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT asdata (1096:1096:1096) (1080:1080:1080))
        (PORT ena (1077:1077:1077) (1031:1031:1031))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE l\|dff4a\|q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT asdata (1043:1043:1043) (1038:1038:1038))
        (PORT ena (1077:1077:1077) (1031:1031:1031))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE l\|dff3a\|q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT asdata (1059:1059:1059) (1047:1047:1047))
        (PORT ena (1077:1077:1077) (1031:1031:1031))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE l\|dff2a\|q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT asdata (1020:1020:1020) (1029:1029:1029))
        (PORT ena (1077:1077:1077) (1031:1031:1031))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE l\|dff0a\|q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT asdata (1055:1055:1055) (1047:1047:1047))
        (PORT ena (1077:1077:1077) (1031:1031:1031))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (691:691:691))
        (PORT datab (715:715:715) (707:707:707))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (566:566:566))
        (PORT datab (713:713:713) (703:703:703))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (490:490:490))
        (PORT datab (681:681:681) (689:689:689))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|LessThan0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (429:429:429))
        (PORT datab (719:719:719) (707:707:707))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|LessThan0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (669:669:669))
        (PORT datab (708:708:708) (698:698:698))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|LessThan0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (359:359:359))
        (PORT datab (760:760:760) (739:739:739))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|LessThan0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (694:694:694))
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|LessThan0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (678:678:678))
        (PORT datad (399:399:399) (425:425:425))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (356:356:356))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE curr_time\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (978:978:978))
        (PORT datac (190:190:190) (218:218:218))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE reset\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE curr_time\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (2938:2938:2938) (3098:3098:3098))
        (PORT datac (966:966:966) (939:939:939))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE curr_time\[0\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (870:870:870) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (363:363:363))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE curr_time\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (966:966:966) (939:939:939))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE curr_time\[1\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (870:870:870) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (509:509:509))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE curr_time\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (981:981:981))
        (PORT datab (2934:2934:2934) (3094:3094:3094))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE curr_time\[3\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE curr_time\[4\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (981:981:981))
        (PORT datab (2934:2934:2934) (3094:3094:3094))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE curr_time\[4\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (534:534:534))
        (PORT datab (293:293:293) (367:367:367))
        (PORT datac (473:473:473) (502:502:502))
        (PORT datad (443:443:443) (473:473:473))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE curr_time\[5\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (979:979:979))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datad (2915:2915:2915) (3058:3058:3058))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE curr_time\[5\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE curr_time\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (979:979:979))
        (PORT datab (2937:2937:2937) (3097:3097:3097))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE curr_time\[6\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE curr_time\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (979:979:979))
        (PORT datab (2937:2937:2937) (3098:3098:3098))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE curr_time\[7\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (377:377:377))
        (PORT datab (511:511:511) (535:535:535))
        (PORT datac (435:435:435) (476:476:476))
        (PORT datad (462:462:462) (489:489:489))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1185:1185:1185) (1206:1206:1206))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1185:1185:1185) (1206:1206:1206))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1185:1185:1185) (1206:1206:1206))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1185:1185:1185) (1206:1206:1206))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1185:1185:1185) (1206:1206:1206))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[5\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1185:1185:1185) (1206:1206:1206))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[6\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1185:1185:1185) (1206:1206:1206))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1185:1185:1185) (1206:1206:1206))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1185:1185:1185) (1206:1206:1206))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[9\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1185:1185:1185) (1206:1206:1206))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[10\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1185:1185:1185) (1206:1206:1206))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[11\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1185:1185:1185) (1206:1206:1206))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[12\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1185:1185:1185) (1206:1206:1206))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[13\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1185:1185:1185) (1206:1206:1206))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[14\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1185:1185:1185) (1206:1206:1206))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[15\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1185:1185:1185) (1206:1206:1206))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[16\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (919:919:919) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[17\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (919:919:919) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[18\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (919:919:919) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[19\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (919:919:919) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[20\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (919:919:919) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[21\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (919:919:919) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[22\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (919:919:919) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[23\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (919:919:919) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[24\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (919:919:919) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[25\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (919:919:919) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[26\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (919:919:919) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[27\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (919:919:919) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[28\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (919:919:919) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[29\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (919:919:919) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[30\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (919:919:919) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (646:646:646))
        (PORT datab (453:453:453) (483:483:483))
        (PORT datac (658:658:658) (637:637:637))
        (PORT datad (447:447:447) (466:466:466))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE timer\[31\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE timer\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (919:919:919) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (503:503:503))
        (PORT datab (724:724:724) (698:698:698))
        (PORT datac (618:618:618) (620:620:620))
        (PORT datad (409:409:409) (432:432:432))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (501:501:501))
        (PORT datab (449:449:449) (472:472:472))
        (PORT datac (408:408:408) (440:440:440))
        (PORT datad (434:434:434) (454:454:454))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (658:658:658))
        (PORT datab (482:482:482) (494:494:494))
        (PORT datac (623:623:623) (627:627:627))
        (PORT datad (412:412:412) (433:433:433))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (420:420:420) (442:442:442))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (674:674:674))
        (PORT datab (439:439:439) (467:467:467))
        (PORT datac (443:443:443) (462:462:462))
        (PORT datad (435:435:435) (453:453:453))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (503:503:503))
        (PORT datab (441:441:441) (472:472:472))
        (PORT datac (382:382:382) (362:362:362))
        (PORT datad (658:658:658) (627:627:627))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (481:481:481))
        (PORT datab (659:659:659) (659:659:659))
        (PORT datac (686:686:686) (669:669:669))
        (PORT datad (436:436:436) (457:457:457))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (481:481:481))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (416:416:416) (439:439:439))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (494:494:494) (507:507:507))
        (PORT datac (419:419:419) (451:451:451))
        (PORT datad (587:587:587) (530:530:530))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (687:687:687))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (457:457:457) (478:478:478))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE curr_time\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (720:720:720))
        (PORT datac (391:391:391) (372:372:372))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE curr_time\[2\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1254:1254:1254) (1171:1171:1171))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (468:468:468) (507:507:507))
        (IOPATH datab cout (445:445:445) (334:334:334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (538:538:538))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (363:363:363))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (528:528:528))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|o3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (469:469:469) (509:509:509))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE l\|dff7b\|q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1924:1924:1924))
        (PORT asdata (811:811:811) (830:830:830))
        (PORT ena (2024:2024:2024) (1848:1848:1848))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE l\|dff6b\|q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1924:1924:1924))
        (PORT asdata (1523:1523:1523) (1428:1428:1428))
        (PORT ena (2024:2024:2024) (1848:1848:1848))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE l\|dff5b\|q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1924:1924:1924))
        (PORT asdata (1628:1628:1628) (1587:1587:1587))
        (PORT ena (2024:2024:2024) (1848:1848:1848))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE l\|dff4b\|q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1924:1924:1924))
        (PORT asdata (1010:1010:1010) (994:994:994))
        (PORT ena (2024:2024:2024) (1848:1848:1848))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE l\|dff3b\|q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1924:1924:1924))
        (PORT asdata (1588:1588:1588) (1550:1550:1550))
        (PORT ena (2024:2024:2024) (1848:1848:1848))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE l\|dff2b\|q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1924:1924:1924))
        (PORT asdata (798:798:798) (830:830:830))
        (PORT ena (2024:2024:2024) (1848:1848:1848))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE l\|dff1b\|q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1924:1924:1924))
        (PORT asdata (994:994:994) (982:982:982))
        (PORT ena (2024:2024:2024) (1848:1848:1848))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE l\|dff0b\|q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1924:1924:1924))
        (PORT asdata (1068:1068:1068) (1047:1047:1047))
        (PORT ena (2024:2024:2024) (1848:1848:1848))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (689:689:689))
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|LessThan2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (693:693:693))
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|LessThan2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (703:703:703))
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|LessThan2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (346:346:346))
        (PORT datab (716:716:716) (715:715:715))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|LessThan2\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (671:671:671))
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|LessThan2\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (345:345:345))
        (PORT datab (681:681:681) (686:686:686))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|LessThan2\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (468:468:468))
        (PORT datab (701:701:701) (686:686:686))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|LessThan2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (345:345:345))
        (PORT datad (663:663:663) (658:658:658))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (510:510:510))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (508:508:508))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (508:508:508) (531:531:531))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT datad (458:458:458) (485:485:485))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|o3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (371:371:371))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|o3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (261:261:261))
        (PORT datac (1103:1103:1103) (996:996:996))
        (PORT datad (197:197:197) (218:218:218))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE l\|dff7c\|q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1924:1924:1924))
        (PORT asdata (611:611:611) (684:684:684))
        (PORT ena (1770:1770:1770) (1644:1644:1644))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE l\|dff6c\|q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1924:1924:1924))
        (PORT asdata (782:782:782) (807:807:807))
        (PORT ena (1770:1770:1770) (1644:1644:1644))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE l\|dff5c\|q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1924:1924:1924))
        (PORT asdata (611:611:611) (684:684:684))
        (PORT ena (1770:1770:1770) (1644:1644:1644))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE l\|dff4c\|q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1924:1924:1924))
        (PORT asdata (1285:1285:1285) (1225:1225:1225))
        (PORT ena (1770:1770:1770) (1644:1644:1644))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE l\|dff3c\|q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1924:1924:1924))
        (PORT asdata (611:611:611) (684:684:684))
        (PORT ena (1770:1770:1770) (1644:1644:1644))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE l\|dff2c\|q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1924:1924:1924))
        (PORT asdata (1033:1033:1033) (1020:1020:1020))
        (PORT ena (1770:1770:1770) (1644:1644:1644))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE l\|dff1c\|q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1924:1924:1924))
        (PORT asdata (1643:1643:1643) (1598:1598:1598))
        (PORT ena (1770:1770:1770) (1644:1644:1644))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE l\|dff0c\|q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1924:1924:1924))
        (PORT asdata (794:794:794) (814:814:814))
        (PORT ena (1770:1770:1770) (1644:1644:1644))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|LessThan5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (687:687:687))
        (PORT datab (260:260:260) (329:329:329))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|LessThan5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (689:689:689))
        (PORT datab (261:261:261) (329:329:329))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|LessThan5\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (701:701:701))
        (PORT datab (261:261:261) (330:330:330))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|LessThan5\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (337:337:337))
        (PORT datab (715:715:715) (713:713:713))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|LessThan5\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (671:671:671))
        (PORT datab (262:262:262) (331:331:331))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|LessThan5\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (337:337:337))
        (PORT datab (682:682:682) (687:687:687))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|LessThan5\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (337:337:337))
        (PORT datab (703:703:703) (688:688:688))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|LessThan5\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (332:332:332))
        (PORT datad (664:664:664) (658:658:658))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|o2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (265:265:265))
        (PORT datab (1110:1110:1110) (1002:1002:1002))
        (PORT datac (1106:1106:1106) (999:999:999))
        (PORT datad (193:193:193) (214:214:214))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE l\|o1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (370:370:370))
        (PORT datad (1103:1103:1103) (1000:1000:1000))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE l\|dff1a\|q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT asdata (1053:1053:1053) (1043:1043:1043))
        (PORT ena (1077:1077:1077) (1031:1031:1031))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE yo\|seven_seg_display\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (569:569:569))
        (PORT datab (327:327:327) (421:421:421))
        (PORT datac (301:301:301) (395:395:395))
        (PORT datad (296:296:296) (374:374:374))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE yo\|seven_seg_display\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (571:571:571))
        (PORT datab (329:329:329) (424:424:424))
        (PORT datac (303:303:303) (397:397:397))
        (PORT datad (297:297:297) (376:376:376))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE yo\|seven_seg_display\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (569:569:569))
        (PORT datab (327:327:327) (422:422:422))
        (PORT datac (301:301:301) (395:395:395))
        (PORT datad (296:296:296) (375:375:375))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE yo\|seven_seg_display\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (568:568:568))
        (PORT datab (326:326:326) (421:421:421))
        (PORT datac (300:300:300) (394:394:394))
        (PORT datad (295:295:295) (374:374:374))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE yo\|seven_seg_display\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (572:572:572))
        (PORT datab (329:329:329) (425:425:425))
        (PORT datac (304:304:304) (398:398:398))
        (PORT datad (298:298:298) (376:376:376))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE yo\|seven_seg_display\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (570:570:570))
        (PORT datab (328:328:328) (423:423:423))
        (PORT datac (302:302:302) (396:396:396))
        (PORT datad (296:296:296) (375:375:375))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE yo\|seven_seg_display\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (570:570:570))
        (PORT datab (327:327:327) (422:422:422))
        (PORT datac (301:301:301) (396:396:396))
        (PORT datad (296:296:296) (375:375:375))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|h\|seven_seg_display\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (448:448:448))
        (PORT datab (330:330:330) (427:427:427))
        (PORT datac (298:298:298) (390:390:390))
        (PORT datad (300:300:300) (381:381:381))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|h\|seven_seg_display\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (449:449:449))
        (PORT datab (331:331:331) (428:428:428))
        (PORT datac (298:298:298) (390:390:390))
        (PORT datad (301:301:301) (382:382:382))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|h\|seven_seg_display\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (448:448:448))
        (PORT datab (331:331:331) (427:427:427))
        (PORT datac (298:298:298) (390:390:390))
        (PORT datad (301:301:301) (381:381:381))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|h\|seven_seg_display\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (453:453:453))
        (PORT datab (337:337:337) (434:434:434))
        (PORT datac (300:300:300) (392:392:392))
        (PORT datad (305:305:305) (386:386:386))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|h\|seven_seg_display\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (452:452:452))
        (PORT datab (336:336:336) (433:433:433))
        (PORT datac (300:300:300) (392:392:392))
        (PORT datad (305:305:305) (386:386:386))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|h\|seven_seg_display\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (210:210:210) (238:238:238))
        (PORT datad (212:212:212) (231:231:231))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|h\|seven_seg_display\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (453:453:453))
        (PORT datab (337:337:337) (435:435:435))
        (PORT datac (300:300:300) (393:393:393))
        (PORT datad (306:306:306) (387:387:387))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|h\|seven_seg_display\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (706:706:706))
        (PORT datab (712:712:712) (703:703:703))
        (PORT datac (645:645:645) (655:655:655))
        (PORT datad (674:674:674) (664:664:664))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cont\|h\|seven_seg_display\[6\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (453:453:453))
        (PORT datab (337:337:337) (435:435:435))
        (PORT datac (300:300:300) (393:393:393))
        (PORT datad (306:306:306) (386:386:386))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[0\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datad (225:225:225) (248:248:248))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1874:1874:1874))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (PORT datab (271:271:271) (343:343:343))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1874:1874:1874))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (899:899:899) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1874:1874:1874))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (899:899:899) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1874:1874:1874))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (899:899:899) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (352:352:352))
        (PORT datab (271:271:271) (345:345:345))
        (PORT datac (238:238:238) (313:313:313))
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (343:343:343))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1874:1874:1874))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (899:899:899) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (350:350:350))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1874:1874:1874))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (899:899:899) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1874:1874:1874))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (899:899:899) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[7\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (347:347:347))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1874:1874:1874))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (899:899:899) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (339:339:339))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1874:1874:1874))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (899:899:899) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[9\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (346:346:346))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1874:1874:1874))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (899:899:899) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1884:1884:1884))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1342:1342:1342) (1343:1343:1343))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (340:340:340))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1884:1884:1884))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1342:1342:1342) (1343:1343:1343))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[12\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1884:1884:1884))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1342:1342:1342) (1343:1343:1343))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[13\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (350:350:350))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1884:1884:1884))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1342:1342:1342) (1343:1343:1343))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (343:343:343))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1884:1884:1884))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1342:1342:1342) (1343:1343:1343))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[15\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (348:348:348))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1884:1884:1884))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1342:1342:1342) (1343:1343:1343))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[16\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1884:1884:1884))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1342:1342:1342) (1343:1343:1343))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[17\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1884:1884:1884))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1342:1342:1342) (1343:1343:1343))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[18\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1884:1884:1884))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1342:1342:1342) (1343:1343:1343))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[19\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (308:308:308))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1884:1884:1884))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1342:1342:1342) (1343:1343:1343))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (353:353:353))
        (PORT datab (270:270:270) (342:342:342))
        (PORT datac (238:238:238) (313:313:313))
        (PORT datad (240:240:240) (306:306:306))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (273:273:273) (346:346:346))
        (PORT datad (242:242:242) (308:308:308))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (353:353:353))
        (PORT datab (272:272:272) (345:345:345))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (242:242:242) (309:309:309))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (653:653:653))
        (PORT datab (692:692:692) (654:654:654))
        (PORT datac (241:241:241) (317:317:317))
        (PORT datad (242:242:242) (308:308:308))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (354:354:354))
        (PORT datab (272:272:272) (346:346:346))
        (PORT datac (241:241:241) (317:317:317))
        (PORT datad (242:242:242) (308:308:308))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (727:727:727) (685:685:685))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (189:189:189) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|oRESET\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (224:224:224) (248:248:248))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|oRESET)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1874:1874:1874))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE p1\|altpll_component\|pll)
    (DELAY
      (ABSOLUTE
        (PORT areset (2472:2472:2472) (2472:2472:2472))
        (PORT inclk[0] (1964:1964:1964) (1964:1964:1964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE p1\|altpll_component\|_clk2\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1963:1963:1963) (1936:1936:1936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (339:339:339))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3781:3781:3781) (3703:3703:3703))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (340:340:340))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3781:3781:3781) (3703:3703:3703))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (349:349:349))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3781:3781:3781) (3703:3703:3703))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3781:3781:3781) (3703:3703:3703))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (368:368:368))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3781:3781:3781) (3703:3703:3703))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (371:371:371))
        (PORT datab (291:291:291) (364:364:364))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (263:263:263) (331:331:331))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (354:354:354))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (242:242:242) (308:308:308))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (573:573:573))
        (PORT datab (495:495:495) (543:543:543))
        (PORT datac (495:495:495) (537:537:537))
        (PORT datad (469:469:469) (513:513:513))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (260:260:260) (294:294:294))
        (PORT datac (226:226:226) (260:260:260))
        (PORT datad (452:452:452) (449:449:449))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3781:3781:3781) (3703:3703:3703))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3781:3781:3781) (3703:3703:3703))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3781:3781:3781) (3703:3703:3703))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (372:372:372))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (429:429:429))
        (PORT datab (254:254:254) (287:287:287))
        (PORT datac (221:221:221) (255:255:255))
        (PORT datad (451:451:451) (448:448:448))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3781:3781:3781) (3703:3703:3703))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (365:365:365))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (373:373:373))
        (PORT datab (255:255:255) (288:288:288))
        (PORT datac (222:222:222) (256:256:256))
        (PORT datad (451:451:451) (448:448:448))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3781:3781:3781) (3703:3703:3703))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (363:363:363))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3781:3781:3781) (3703:3703:3703))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (555:555:555))
        (PORT datab (528:528:528) (557:557:557))
        (PORT datac (495:495:495) (538:538:538))
        (PORT datad (454:454:454) (490:490:490))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (499:499:499) (546:546:546))
        (PORT datac (497:497:497) (539:539:539))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|HS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1971:1971:1971))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|oHS\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1025:1025:1025) (1026:1026:1026))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|oHS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1971:1971:1971))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (348:348:348))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (474:474:474) (460:460:460))
        (PORT datac (435:435:435) (430:430:430))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3569:3569:3569) (3521:3521:3521))
        (PORT ena (1037:1037:1037) (996:996:996))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (340:340:340))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3569:3569:3569) (3521:3521:3521))
        (PORT ena (1037:1037:1037) (996:996:996))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (349:349:349))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3569:3569:3569) (3521:3521:3521))
        (PORT ena (1037:1037:1037) (996:996:996))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (441:441:441) (424:424:424))
        (PORT datac (424:424:424) (420:420:420))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3569:3569:3569) (3521:3521:3521))
        (PORT ena (1037:1037:1037) (996:996:996))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (447:447:447) (431:431:431))
        (PORT datac (432:432:432) (431:431:431))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3569:3569:3569) (3521:3521:3521))
        (PORT ena (1037:1037:1037) (996:996:996))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3569:3569:3569) (3521:3521:3521))
        (PORT ena (1037:1037:1037) (996:996:996))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (693:693:693) (694:694:694))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (468:468:468))
        (PORT datab (446:446:446) (430:430:430))
        (PORT datac (187:187:187) (215:215:215))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3569:3569:3569) (3521:3521:3521))
        (PORT ena (1037:1037:1037) (996:996:996))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (546:546:546))
        (PORT datab (714:714:714) (699:699:699))
        (PORT datac (642:642:642) (651:651:651))
        (PORT datad (466:466:466) (489:489:489))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (364:364:364))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (447:447:447) (430:430:430))
        (PORT datac (432:432:432) (430:430:430))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3569:3569:3569) (3521:3521:3521))
        (PORT ena (1037:1037:1037) (996:996:996))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3569:3569:3569) (3521:3521:3521))
        (PORT ena (1037:1037:1037) (996:996:996))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3569:3569:3569) (3521:3521:3521))
        (PORT ena (1037:1037:1037) (996:996:996))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (PORT datac (239:239:239) (315:315:315))
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (501:501:501))
        (PORT datab (439:439:439) (415:415:415))
        (PORT datac (464:464:464) (487:487:487))
        (PORT datad (455:455:455) (478:478:478))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (470:470:470))
        (PORT datab (693:693:693) (694:694:694))
        (PORT datac (258:258:258) (334:334:334))
        (PORT datad (429:429:429) (456:456:456))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|VS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|oVS\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (732:732:732) (747:747:747))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|oVS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1971:1971:1971))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (696:696:696))
        (PORT datab (502:502:502) (518:518:518))
        (PORT datac (463:463:463) (485:485:485))
        (PORT datad (462:462:462) (485:485:485))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (503:503:503))
        (PORT datab (437:437:437) (414:414:414))
        (PORT datac (480:480:480) (512:512:512))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|cDEN\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (552:552:552))
        (PORT datab (674:674:674) (679:679:679))
        (PORT datac (209:209:209) (237:237:237))
        (PORT datad (463:463:463) (486:486:486))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|cDEN\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (552:552:552))
        (PORT datac (489:489:489) (531:531:531))
        (PORT datad (470:470:470) (505:505:505))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|cDEN\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (529:529:529) (558:558:558))
        (PORT datac (495:495:495) (538:538:538))
        (PORT datad (456:456:456) (491:491:491))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|cDEN\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (496:496:496) (544:544:544))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|blank_n)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1971:1971:1971))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|oBLANK_n\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1011:1011:1011) (1014:1014:1014))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|oBLANK_n)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1204:1204:1204))
        (PORT datab (298:298:298) (373:373:373))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (785:785:785))
        (PORT datad (1025:1025:1025) (1026:1026:1026))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3453:3453:3453) (3422:3422:3422))
        (PORT sclr (1251:1251:1251) (1266:1266:1266))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (375:375:375))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3453:3453:3453) (3422:3422:3422))
        (PORT sclr (1251:1251:1251) (1266:1266:1266))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (517:517:517))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3453:3453:3453) (3422:3422:3422))
        (PORT sclr (1251:1251:1251) (1266:1266:1266))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (371:371:371))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3453:3453:3453) (3422:3422:3422))
        (PORT sclr (1251:1251:1251) (1266:1266:1266))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (398:398:398))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3453:3453:3453) (3422:3422:3422))
        (PORT sclr (1251:1251:1251) (1266:1266:1266))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (373:373:373))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3453:3453:3453) (3422:3422:3422))
        (PORT sclr (1251:1251:1251) (1266:1266:1266))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (382:382:382))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3453:3453:3453) (3422:3422:3422))
        (PORT sclr (1251:1251:1251) (1266:1266:1266))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[7\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3453:3453:3453) (3422:3422:3422))
        (PORT sclr (1251:1251:1251) (1266:1266:1266))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[8\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3453:3453:3453) (3422:3422:3422))
        (PORT sclr (1251:1251:1251) (1266:1266:1266))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[9\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1954:1954:1954) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4017:4017:4017) (3966:3966:3966))
        (PORT sclr (776:776:776) (842:842:842))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[10\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1954:1954:1954) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4017:4017:4017) (3966:3966:3966))
        (PORT sclr (776:776:776) (842:842:842))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[11\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (372:372:372))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1954:1954:1954) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4017:4017:4017) (3966:3966:3966))
        (PORT sclr (776:776:776) (842:842:842))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[12\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1954:1954:1954) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4017:4017:4017) (3966:3966:3966))
        (PORT sclr (776:776:776) (842:842:842))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[13\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1954:1954:1954) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4017:4017:4017) (3966:3966:3966))
        (PORT sclr (776:776:776) (842:842:842))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1954:1954:1954) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4017:4017:4017) (3966:3966:3966))
        (PORT sclr (776:776:776) (842:842:842))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[15\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (476:476:476) (513:513:513))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1954:1954:1954) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4017:4017:4017) (3966:3966:3966))
        (PORT sclr (776:776:776) (842:842:842))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[16\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (671:671:671) (676:676:676))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1954:1954:1954) (1968:1968:1968))
        (PORT asdata (764:764:764) (743:743:743))
        (PORT clrn (4034:4034:4034) (3986:3986:3986))
        (PORT sclr (971:971:971) (1000:1000:1000))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[17\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (512:512:512))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1954:1954:1954) (1968:1968:1968))
        (PORT asdata (1019:1019:1019) (968:968:968))
        (PORT clrn (4034:4034:4034) (3986:3986:3986))
        (PORT sclr (971:971:971) (1000:1000:1000))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (802:802:802) (829:829:829))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1969:1969:1969))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1024:1024:1024) (1020:1020:1020))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1969:1969:1969))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1315:1315:1315) (1274:1274:1274))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[18\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datad (450:450:450) (475:475:475))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1954:1954:1954) (1968:1968:1968))
        (PORT asdata (988:988:988) (931:931:931))
        (PORT clrn (4034:4034:4034) (3986:3986:3986))
        (PORT sclr (971:971:971) (1000:1000:1000))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1408w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (867:867:867))
        (PORT datab (1069:1069:1069) (1054:1054:1054))
        (PORT datad (778:778:778) (795:795:795))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1659w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (1002:1002:1002))
        (PORT datab (880:880:880) (941:941:941))
        (PORT datac (1362:1362:1362) (1356:1356:1356))
        (PORT datad (728:728:728) (717:717:717))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3670:3670:3670) (3755:3755:3755))
        (PORT d[1] (6337:6337:6337) (6388:6388:6388))
        (PORT d[2] (2533:2533:2533) (2575:2575:2575))
        (PORT d[3] (4728:4728:4728) (4726:4726:4726))
        (PORT d[4] (4731:4731:4731) (4747:4747:4747))
        (PORT d[5] (7470:7470:7470) (7461:7461:7461))
        (PORT d[6] (3810:3810:3810) (3873:3873:3873))
        (PORT d[7] (3100:3100:3100) (3221:3221:3221))
        (PORT d[8] (4072:4072:4072) (4084:4084:4084))
        (PORT d[9] (6454:6454:6454) (6473:6473:6473))
        (PORT d[10] (4049:4049:4049) (3953:3953:3953))
        (PORT d[11] (6186:6186:6186) (6109:6109:6109))
        (PORT d[12] (5906:5906:5906) (5728:5728:5728))
        (PORT clk (2216:2216:2216) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2251:2251:2251))
        (PORT d[0] (2485:2485:2485) (2396:2396:2396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1947:1947:1947))
        (PORT asdata (1637:1637:1637) (1597:1597:1597))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1679w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (999:999:999))
        (PORT datab (873:873:873) (932:932:932))
        (PORT datac (1364:1364:1364) (1359:1359:1359))
        (PORT datad (730:730:730) (720:720:720))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2266:2266:2266) (2316:2316:2316))
        (PORT d[1] (6727:6727:6727) (6787:6787:6787))
        (PORT d[2] (3876:3876:3876) (3906:3906:3906))
        (PORT d[3] (4248:4248:4248) (4204:4204:4204))
        (PORT d[4] (4365:4365:4365) (4213:4213:4213))
        (PORT d[5] (6001:6001:6001) (5961:5961:5961))
        (PORT d[6] (4582:4582:4582) (4635:4635:4635))
        (PORT d[7] (3995:3995:3995) (4067:4067:4067))
        (PORT d[8] (2398:2398:2398) (2387:2387:2387))
        (PORT d[9] (5982:5982:5982) (5966:5966:5966))
        (PORT d[10] (4933:4933:4933) (4875:4875:4875))
        (PORT d[11] (3555:3555:3555) (3449:3449:3449))
        (PORT d[12] (3672:3672:3672) (3558:3558:3558))
        (PORT clk (2201:2201:2201) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2237:2237:2237))
        (PORT d[0] (1759:1759:1759) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1011:1011:1011) (1003:1003:1003))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1758:1758:1758) (1623:1623:1623))
        (PORT datab (2010:2010:2010) (1978:1978:1978))
        (PORT datac (871:871:871) (809:809:809))
        (PORT datad (2035:2035:2035) (2024:2024:2024))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1639w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (1001:1001:1001))
        (PORT datab (879:879:879) (939:939:939))
        (PORT datac (1362:1362:1362) (1356:1356:1356))
        (PORT datad (728:728:728) (717:717:717))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3014:3014:3014) (3096:3096:3096))
        (PORT d[1] (8000:8000:8000) (8020:8020:8020))
        (PORT d[2] (3899:3899:3899) (3928:3928:3928))
        (PORT d[3] (5753:5753:5753) (5743:5743:5743))
        (PORT d[4] (4698:4698:4698) (4669:4669:4669))
        (PORT d[5] (5954:5954:5954) (5913:5913:5913))
        (PORT d[6] (4205:4205:4205) (4287:4287:4287))
        (PORT d[7] (6152:6152:6152) (6334:6334:6334))
        (PORT d[8] (4102:4102:4102) (4116:4116:4116))
        (PORT d[9] (5363:5363:5363) (5360:5360:5360))
        (PORT d[10] (5173:5173:5173) (5099:5099:5099))
        (PORT d[11] (6006:6006:6006) (5843:5843:5843))
        (PORT d[12] (4290:4290:4290) (4104:4104:4104))
        (PORT clk (2186:2186:2186) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2221:2221:2221))
        (PORT d[0] (3213:3213:3213) (2902:2902:2902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1619w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (1001:1001:1001))
        (PORT datab (878:878:878) (938:938:938))
        (PORT datac (1363:1363:1363) (1357:1357:1357))
        (PORT datad (729:729:729) (718:718:718))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2696:2696:2696) (2786:2786:2786))
        (PORT d[1] (7020:7020:7020) (7068:7068:7068))
        (PORT d[2] (2892:2892:2892) (2951:2951:2951))
        (PORT d[3] (5363:5363:5363) (5352:5352:5352))
        (PORT d[4] (3944:3944:3944) (3922:3922:3922))
        (PORT d[5] (7484:7484:7484) (7500:7500:7500))
        (PORT d[6] (3635:3635:3635) (3739:3739:3739))
        (PORT d[7] (3089:3089:3089) (3222:3222:3222))
        (PORT d[8] (3459:3459:3459) (3483:3483:3483))
        (PORT d[9] (5434:5434:5434) (5464:5464:5464))
        (PORT d[10] (4501:4501:4501) (4439:4439:4439))
        (PORT d[11] (5321:5321:5321) (5181:5181:5181))
        (PORT d[12] (4217:4217:4217) (4022:4022:4022))
        (PORT clk (2224:2224:2224) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2259:2259:2259))
        (PORT d[0] (3030:3030:3030) (3017:3017:3017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2065:2065:2065) (2068:2068:2068))
        (PORT datab (1661:1661:1661) (1479:1479:1479))
        (PORT datac (1971:1971:1971) (1942:1942:1942))
        (PORT datad (1895:1895:1895) (1812:1812:1812))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1629w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (1000:1000:1000))
        (PORT datab (876:876:876) (935:935:935))
        (PORT datac (1364:1364:1364) (1358:1358:1358))
        (PORT datad (730:730:730) (719:719:719))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3748:3748:3748) (3830:3830:3830))
        (PORT d[1] (6880:6880:6880) (6854:6854:6854))
        (PORT d[2] (3575:3575:3575) (3618:3618:3618))
        (PORT d[3] (6055:6055:6055) (6029:6029:6029))
        (PORT d[4] (3754:3754:3754) (3602:3602:3602))
        (PORT d[5] (6435:6435:6435) (6433:6433:6433))
        (PORT d[6] (3339:3339:3339) (3364:3364:3364))
        (PORT d[7] (3676:3676:3676) (3729:3729:3729))
        (PORT d[8] (3719:3719:3719) (3728:3728:3728))
        (PORT d[9] (6307:6307:6307) (6375:6375:6375))
        (PORT d[10] (3395:3395:3395) (3273:3273:3273))
        (PORT d[11] (6348:6348:6348) (6296:6296:6296))
        (PORT d[12] (5064:5064:5064) (4942:4942:4942))
        (PORT clk (2177:2177:2177) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2211:2211:2211))
        (PORT d[0] (3253:3253:3253) (3196:3196:3196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1608w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (1002:1002:1002))
        (PORT datab (884:884:884) (945:945:945))
        (PORT datac (1360:1360:1360) (1354:1354:1354))
        (PORT datad (726:726:726) (714:714:714))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3079:3079:3079) (3169:3169:3169))
        (PORT d[1] (6509:6509:6509) (6498:6498:6498))
        (PORT d[2] (2971:2971:2971) (3039:3039:3039))
        (PORT d[3] (5729:5729:5729) (5712:5712:5712))
        (PORT d[4] (5448:5448:5448) (5322:5322:5322))
        (PORT d[5] (7470:7470:7470) (7444:7444:7444))
        (PORT d[6] (3092:3092:3092) (3125:3125:3125))
        (PORT d[7] (3057:3057:3057) (3131:3131:3131))
        (PORT d[8] (3412:3412:3412) (3426:3426:3426))
        (PORT d[9] (6845:6845:6845) (6884:6884:6884))
        (PORT d[10] (4559:4559:4559) (4473:4473:4473))
        (PORT d[11] (5689:5689:5689) (5659:5659:5659))
        (PORT d[12] (6309:6309:6309) (6154:6154:6154))
        (PORT clk (2199:2199:2199) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2233:2233:2233))
        (PORT d[0] (5171:5171:5171) (4921:4921:4921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2070:2070:2070) (2074:2074:2074))
        (PORT datab (1770:1770:1770) (1719:1719:1719))
        (PORT datac (1973:1973:1973) (1945:1945:1945))
        (PORT datad (1949:1949:1949) (1892:1892:1892))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1955:1955:1955) (1900:1900:1900))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1669w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (1002:1002:1002))
        (PORT datab (882:882:882) (942:942:942))
        (PORT datac (1361:1361:1361) (1356:1356:1356))
        (PORT datad (728:728:728) (716:716:716))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3295:3295:3295) (3380:3380:3380))
        (PORT d[1] (6342:6342:6342) (6390:6390:6390))
        (PORT d[2] (2479:2479:2479) (2515:2515:2515))
        (PORT d[3] (5450:5450:5450) (5460:5460:5460))
        (PORT d[4] (4044:4044:4044) (4072:4072:4072))
        (PORT d[5] (7091:7091:7091) (7084:7084:7084))
        (PORT d[6] (3454:3454:3454) (3530:3530:3530))
        (PORT d[7] (2754:2754:2754) (2877:2877:2877))
        (PORT d[8] (3091:3091:3091) (3126:3126:3126))
        (PORT d[9] (5804:5804:5804) (5859:5859:5859))
        (PORT d[10] (3755:3755:3755) (3677:3677:3677))
        (PORT d[11] (5567:5567:5567) (5508:5508:5508))
        (PORT d[12] (5522:5522:5522) (5354:5354:5354))
        (PORT clk (2235:2235:2235) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2270:2270:2270))
        (PORT d[0] (2329:2329:2329) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1649w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (998:998:998))
        (PORT datab (868:868:868) (926:926:926))
        (PORT datac (1367:1367:1367) (1362:1362:1362))
        (PORT datad (733:733:733) (722:722:722))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2673:2673:2673) (2762:2762:2762))
        (PORT d[1] (7343:7343:7343) (7383:7383:7383))
        (PORT d[2] (3189:3189:3189) (3237:3237:3237))
        (PORT d[3] (5062:5062:5062) (5065:5065:5065))
        (PORT d[4] (4019:4019:4019) (4005:4005:4005))
        (PORT d[5] (7507:7507:7507) (7525:7525:7525))
        (PORT d[6] (3989:3989:3989) (4087:4087:4087))
        (PORT d[7] (5503:5503:5503) (5697:5697:5697))
        (PORT d[8] (3449:3449:3449) (3478:3478:3478))
        (PORT d[9] (5141:5141:5141) (5166:5166:5166))
        (PORT d[10] (4521:4521:4521) (4460:4460:4460))
        (PORT d[11] (5345:5345:5345) (5203:5203:5203))
        (PORT d[12] (3912:3912:3912) (3731:3731:3731))
        (PORT clk (2212:2212:2212) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2248:2248:2248))
        (PORT d[0] (2270:2270:2270) (2127:2127:2127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2059:2059:2059) (2061:2061:2061))
        (PORT datab (1857:1857:1857) (1757:1757:1757))
        (PORT datac (1969:1969:1969) (1940:1940:1940))
        (PORT datad (1978:1978:1978) (1958:1958:1958))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1985:1985:1985) (1931:1931:1931))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1408w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (866:866:866))
        (PORT datab (1071:1071:1071) (1056:1056:1056))
        (PORT datad (783:783:783) (801:801:801))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1545w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (974:974:974))
        (PORT datab (1129:1129:1129) (1159:1159:1159))
        (PORT datac (1036:1036:1036) (1006:1006:1006))
        (PORT datad (879:879:879) (920:920:920))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4075:4075:4075) (4151:4151:4151))
        (PORT d[1] (6549:6549:6549) (6587:6587:6587))
        (PORT d[2] (2421:2421:2421) (2444:2444:2444))
        (PORT d[3] (5759:5759:5759) (5725:5725:5725))
        (PORT d[4] (2849:2849:2849) (2791:2791:2791))
        (PORT d[5] (5963:5963:5963) (5912:5912:5912))
        (PORT d[6] (4570:4570:4570) (4661:4661:4661))
        (PORT d[7] (4128:4128:4128) (4310:4310:4310))
        (PORT d[8] (3490:3490:3490) (3526:3526:3526))
        (PORT d[9] (5940:5940:5940) (5897:5897:5897))
        (PORT d[10] (4255:4255:4255) (4219:4219:4219))
        (PORT d[11] (5206:5206:5206) (5160:5160:5160))
        (PORT d[12] (4905:4905:4905) (4731:4731:4731))
        (PORT clk (2224:2224:2224) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2256:2256:2256))
        (PORT d[0] (3085:3085:3085) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1535w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (988:988:988))
        (PORT datab (1134:1134:1134) (1166:1166:1166))
        (PORT datac (1040:1040:1040) (1010:1010:1010))
        (PORT datad (880:880:880) (921:921:921))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4369:4369:4369) (4486:4486:4486))
        (PORT d[1] (5698:5698:5698) (5624:5624:5624))
        (PORT d[2] (2915:2915:2915) (2981:2981:2981))
        (PORT d[3] (4614:4614:4614) (4570:4570:4570))
        (PORT d[4] (4013:4013:4013) (3925:3925:3925))
        (PORT d[5] (5095:5095:5095) (4936:4936:4936))
        (PORT d[6] (4159:4159:4159) (4181:4181:4181))
        (PORT d[7] (3079:3079:3079) (3187:3187:3187))
        (PORT d[8] (3682:3682:3682) (3682:3682:3682))
        (PORT d[9] (3608:3608:3608) (3557:3557:3557))
        (PORT d[10] (6076:6076:6076) (6071:6071:6071))
        (PORT d[11] (7120:7120:7120) (7133:7133:7133))
        (PORT d[12] (5977:5977:5977) (5805:5805:5805))
        (PORT clk (2214:2214:2214) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2252:2252:2252))
        (PORT d[0] (3385:3385:3385) (3123:3123:3123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1514w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (973:973:973))
        (PORT datab (1128:1128:1128) (1158:1158:1158))
        (PORT datac (1036:1036:1036) (1005:1005:1005))
        (PORT datad (879:879:879) (919:919:919))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3354:3354:3354) (3426:3426:3426))
        (PORT d[1] (8375:8375:8375) (8389:8389:8389))
        (PORT d[2] (4207:4207:4207) (4226:4226:4226))
        (PORT d[3] (6378:6378:6378) (6344:6344:6344))
        (PORT d[4] (5067:5067:5067) (5038:5038:5038))
        (PORT d[5] (6668:6668:6668) (6615:6615:6615))
        (PORT d[6] (4532:4532:4532) (4606:4606:4606))
        (PORT d[7] (6812:6812:6812) (6972:6972:6972))
        (PORT d[8] (4774:4774:4774) (4762:4762:4762))
        (PORT d[9] (6070:6070:6070) (6060:6060:6060))
        (PORT d[10] (5490:5490:5490) (5402:5402:5402))
        (PORT d[11] (6312:6312:6312) (6140:6140:6140))
        (PORT d[12] (4622:4622:4622) (4422:4422:4422))
        (PORT clk (2221:2221:2221) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2254:2254:2254))
        (PORT d[0] (3641:3641:3641) (3467:3467:3467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1813:1813:1813) (1851:1851:1851))
        (PORT datab (2164:2164:2164) (2158:2158:2158))
        (PORT datac (1797:1797:1797) (1730:1730:1730))
        (PORT datad (1446:1446:1446) (1327:1327:1327))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1525w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (984:984:984))
        (PORT datab (1133:1133:1133) (1164:1164:1164))
        (PORT datac (1039:1039:1039) (1009:1009:1009))
        (PORT datad (880:880:880) (920:920:920))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3130:3130:3130) (3131:3131:3131))
        (PORT d[1] (7023:7023:7023) (7068:7068:7068))
        (PORT d[2] (4186:4186:4186) (4203:4203:4203))
        (PORT d[3] (4316:4316:4316) (4271:4271:4271))
        (PORT d[4] (4784:4784:4784) (4641:4641:4641))
        (PORT d[5] (6347:6347:6347) (6306:6306:6306))
        (PORT d[6] (4886:4886:4886) (4935:4935:4935))
        (PORT d[7] (4329:4329:4329) (4390:4390:4390))
        (PORT d[8] (1975:1975:1975) (1911:1911:1911))
        (PORT d[9] (6313:6313:6313) (6290:6290:6290))
        (PORT d[10] (5256:5256:5256) (5187:5187:5187))
        (PORT d[11] (4256:4256:4256) (4139:4139:4139))
        (PORT d[12] (4017:4017:4017) (3895:3895:3895))
        (PORT clk (2238:2238:2238) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2271:2271:2271))
        (PORT d[0] (1454:1454:1454) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2127:2127:2127) (2014:2014:2014))
        (PORT datab (217:217:217) (242:242:242))
        (PORT datac (1270:1270:1270) (1220:1220:1220))
        (PORT datad (1781:1781:1781) (1805:1805:1805))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1575w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (982:982:982))
        (PORT datab (1132:1132:1132) (1162:1162:1162))
        (PORT datac (1038:1038:1038) (1008:1008:1008))
        (PORT datad (879:879:879) (920:920:920))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3843:3843:3843) (3993:3993:3993))
        (PORT d[1] (5178:5178:5178) (5166:5166:5166))
        (PORT d[2] (2927:2927:2927) (3004:3004:3004))
        (PORT d[3] (4664:4664:4664) (4657:4657:4657))
        (PORT d[4] (5978:5978:5978) (5919:5919:5919))
        (PORT d[5] (6959:6959:6959) (6877:6877:6877))
        (PORT d[6] (3545:3545:3545) (3642:3642:3642))
        (PORT d[7] (2256:2256:2256) (2338:2338:2338))
        (PORT d[8] (3658:3658:3658) (3643:3643:3643))
        (PORT d[9] (5750:5750:5750) (5752:5752:5752))
        (PORT d[10] (4516:4516:4516) (4437:4437:4437))
        (PORT d[11] (6333:6333:6333) (6290:6290:6290))
        (PORT d[12] (6845:6845:6845) (6768:6768:6768))
        (PORT clk (2257:2257:2257) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2293:2293:2293))
        (PORT d[0] (4262:4262:4262) (4061:4061:4061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1555w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (980:980:980))
        (PORT datab (1131:1131:1131) (1162:1162:1162))
        (PORT datac (1038:1038:1038) (1008:1008:1008))
        (PORT datad (879:879:879) (920:920:920))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3281:3281:3281) (3372:3372:3372))
        (PORT d[1] (5837:5837:5837) (5841:5841:5841))
        (PORT d[2] (2489:2489:2489) (2519:2519:2519))
        (PORT d[3] (4657:4657:4657) (4610:4610:4610))
        (PORT d[4] (4444:4444:4444) (4393:4393:4393))
        (PORT d[5] (6142:6142:6142) (6008:6008:6008))
        (PORT d[6] (5376:5376:5376) (5370:5370:5370))
        (PORT d[7] (3756:3756:3756) (3909:3909:3909))
        (PORT d[8] (3381:3381:3381) (3386:3386:3386))
        (PORT d[9] (4342:4342:4342) (4323:4323:4323))
        (PORT d[10] (6449:6449:6449) (6471:6471:6471))
        (PORT d[11] (5890:5890:5890) (5832:5832:5832))
        (PORT d[12] (5330:5330:5330) (5199:5199:5199))
        (PORT clk (2240:2240:2240) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2274:2274:2274))
        (PORT d[0] (3013:3013:3013) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1994:1994:1994) (1945:1945:1945))
        (PORT datab (1739:1739:1739) (1722:1722:1722))
        (PORT datac (2093:2093:2093) (2017:2017:2017))
        (PORT datad (2029:2029:2029) (1986:1986:1986))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1585w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1404:1404:1404) (1404:1404:1404))
        (PORT datab (873:873:873) (932:932:932))
        (PORT datac (702:702:702) (679:679:679))
        (PORT datad (895:895:895) (949:949:949))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6150:6150:6150) (6292:6292:6292))
        (PORT d[1] (5375:5375:5375) (5298:5298:5298))
        (PORT d[2] (4995:4995:4995) (5044:5044:5044))
        (PORT d[3] (4668:4668:4668) (4618:4618:4618))
        (PORT d[4] (4864:4864:4864) (4770:4770:4770))
        (PORT d[5] (6710:6710:6710) (6512:6512:6512))
        (PORT d[6] (4974:4974:4974) (4923:4923:4923))
        (PORT d[7] (1938:1938:1938) (2005:2005:2005))
        (PORT d[8] (2617:2617:2617) (2534:2534:2534))
        (PORT d[9] (5032:5032:5032) (5002:5002:5002))
        (PORT d[10] (6797:6797:6797) (6764:6764:6764))
        (PORT d[11] (2303:2303:2303) (2226:2226:2226))
        (PORT d[12] (6283:6283:6283) (6121:6121:6121))
        (PORT clk (2239:2239:2239) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2277:2277:2277))
        (PORT d[0] (1698:1698:1698) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1565w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (983:983:983))
        (PORT datab (1133:1133:1133) (1164:1164:1164))
        (PORT datac (1039:1039:1039) (1008:1008:1008))
        (PORT datad (880:880:880) (920:920:920))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1199:1199:1199) (1209:1209:1209))
        (PORT d[1] (1782:1782:1782) (1760:1760:1760))
        (PORT d[2] (2248:2248:2248) (2301:2301:2301))
        (PORT d[3] (3906:3906:3906) (3823:3823:3823))
        (PORT d[4] (3593:3593:3593) (3455:3455:3455))
        (PORT d[5] (1998:1998:1998) (1939:1939:1939))
        (PORT d[6] (5247:5247:5247) (5086:5086:5086))
        (PORT d[7] (1423:1423:1423) (1414:1414:1414))
        (PORT d[8] (1373:1373:1373) (1345:1345:1345))
        (PORT d[9] (1410:1410:1410) (1408:1408:1408))
        (PORT d[10] (1686:1686:1686) (1647:1647:1647))
        (PORT d[11] (1952:1952:1952) (1906:1906:1906))
        (PORT d[12] (2319:2319:2319) (2267:2267:2267))
        (PORT clk (2276:2276:2276) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2312:2312:2312))
        (PORT d[0] (893:893:893) (810:810:810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (819:819:819))
        (PORT datab (2044:2044:2044) (2009:2009:2009))
        (PORT datac (591:591:591) (533:533:533))
        (PORT datad (1058:1058:1058) (1058:1058:1058))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1551:1551:1551) (1520:1520:1520))
        (PORT datab (1027:1027:1027) (1023:1023:1023))
        (PORT datac (1553:1553:1553) (1466:1466:1466))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1024:1024:1024))
        (PORT datab (1029:1029:1029) (1024:1024:1024))
        (PORT datac (1613:1613:1613) (1555:1555:1555))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (670:670:670) (673:673:673))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1972:1972:1972))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1108:1108:1108))
        (PORT datad (1322:1322:1322) (1304:1304:1304))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1366w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (807:807:807))
        (PORT datab (1072:1072:1072) (1057:1057:1057))
        (PORT datac (765:765:765) (786:786:786))
        (PORT datad (786:786:786) (804:804:804))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1366w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (894:894:894) (930:930:930))
        (PORT datac (811:811:811) (852:852:852))
        (PORT datad (206:206:206) (232:232:232))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1440:1440:1440))
        (PORT d[1] (1520:1520:1520) (1514:1514:1514))
        (PORT d[2] (2174:2174:2174) (2223:2223:2223))
        (PORT d[3] (3600:3600:3600) (3533:3533:3533))
        (PORT d[4] (1502:1502:1502) (1484:1484:1484))
        (PORT d[5] (1497:1497:1497) (1480:1480:1480))
        (PORT d[6] (4876:4876:4876) (4724:4724:4724))
        (PORT d[7] (4039:4039:4039) (4124:4124:4124))
        (PORT d[8] (1703:1703:1703) (1657:1657:1657))
        (PORT d[9] (1100:1100:1100) (1113:1113:1113))
        (PORT d[10] (1394:1394:1394) (1368:1368:1368))
        (PORT d[11] (1943:1943:1943) (1896:1896:1896))
        (PORT d[12] (6323:6323:6323) (6189:6189:6189))
        (PORT clk (2273:2273:2273) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2309:2309:2309))
        (PORT d[0] (884:884:884) (794:794:794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1386w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (897:897:897) (934:934:934))
        (PORT datac (813:813:813) (854:854:854))
        (PORT datad (209:209:209) (235:235:235))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6934:6934:6934) (7049:7049:7049))
        (PORT d[1] (5445:5445:5445) (5398:5398:5398))
        (PORT d[2] (2936:2936:2936) (2980:2980:2980))
        (PORT d[3] (4625:4625:4625) (4582:4582:4582))
        (PORT d[4] (6019:6019:6019) (5947:5947:5947))
        (PORT d[5] (6633:6633:6633) (6548:6548:6548))
        (PORT d[6] (2024:2024:2024) (2008:2008:2008))
        (PORT d[7] (1839:1839:1839) (1873:1873:1873))
        (PORT d[8] (5237:5237:5237) (5167:5167:5167))
        (PORT d[9] (5758:5758:5758) (5751:5751:5751))
        (PORT d[10] (2401:2401:2401) (2257:2257:2257))
        (PORT d[11] (4969:4969:4969) (4932:4932:4932))
        (PORT d[12] (7525:7525:7525) (7452:7452:7452))
        (PORT clk (2251:2251:2251) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2285:2285:2285))
        (PORT d[0] (2328:2328:2328) (2187:2187:2187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1102:1102:1102))
        (PORT datab (749:749:749) (701:701:701))
        (PORT datac (2096:2096:2096) (2021:2021:2021))
        (PORT datad (1338:1338:1338) (1286:1286:1286))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1336w\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (807:807:807))
        (PORT datab (1071:1071:1071) (1057:1057:1057))
        (PORT datac (766:766:766) (786:786:786))
        (PORT datad (785:785:785) (803:803:803))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1396w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (898:898:898) (935:935:935))
        (PORT datac (813:813:813) (855:855:855))
        (PORT datad (210:210:210) (237:237:237))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5881:5881:5881) (6024:6024:6024))
        (PORT d[1] (6362:6362:6362) (6285:6285:6285))
        (PORT d[2] (3898:3898:3898) (3948:3948:3948))
        (PORT d[3] (4286:4286:4286) (4224:4224:4224))
        (PORT d[4] (6705:6705:6705) (6630:6630:6630))
        (PORT d[5] (5685:5685:5685) (5641:5641:5641))
        (PORT d[6] (3942:3942:3942) (3905:3905:3905))
        (PORT d[7] (4287:4287:4287) (4349:4349:4349))
        (PORT d[8] (4250:4250:4250) (4216:4216:4216))
        (PORT d[9] (4726:4726:4726) (4739:4739:4739))
        (PORT d[10] (4275:4275:4275) (4236:4236:4236))
        (PORT d[11] (5324:5324:5324) (5299:5299:5299))
        (PORT d[12] (6581:6581:6581) (6547:6547:6547))
        (PORT clk (2214:2214:2214) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2247:2247:2247))
        (PORT d[0] (2805:2805:2805) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1376w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (899:899:899) (936:936:936))
        (PORT datac (814:814:814) (855:855:855))
        (PORT datad (210:210:210) (237:237:237))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1515:1515:1515) (1526:1526:1526))
        (PORT d[1] (1818:1818:1818) (1799:1799:1799))
        (PORT d[2] (4906:4906:4906) (4920:4920:4920))
        (PORT d[3] (3566:3566:3566) (3499:3499:3499))
        (PORT d[4] (3008:3008:3008) (2911:2911:2911))
        (PORT d[5] (1832:1832:1832) (1810:1810:1810))
        (PORT d[6] (4898:4898:4898) (4746:4746:4746))
        (PORT d[7] (3670:3670:3670) (3760:3760:3760))
        (PORT d[8] (2612:2612:2612) (2586:2586:2586))
        (PORT d[9] (1472:1472:1472) (1471:1471:1471))
        (PORT d[10] (4297:4297:4297) (4257:4257:4257))
        (PORT d[11] (1648:1648:1648) (1608:1608:1608))
        (PORT d[12] (6316:6316:6316) (6181:6181:6181))
        (PORT clk (2270:2270:2270) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2304:2304:2304))
        (PORT d[0] (1718:1718:1718) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1100:1100:1100))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1995:1995:1995) (1926:1926:1926))
        (PORT datad (709:709:709) (668:668:668))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1408w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (867:867:867))
        (PORT datab (1069:1069:1069) (1054:1054:1054))
        (PORT datad (777:777:777) (794:794:794))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1431w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (969:969:969))
        (PORT datab (1103:1103:1103) (1083:1083:1083))
        (PORT datac (1086:1086:1086) (1123:1123:1123))
        (PORT datad (874:874:874) (924:924:924))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3463:3463:3463) (3566:3566:3566))
        (PORT d[1] (5934:5934:5934) (5960:5960:5960))
        (PORT d[2] (2538:2538:2538) (2578:2578:2578))
        (PORT d[3] (5454:5454:5454) (5452:5452:5452))
        (PORT d[4] (5525:5525:5525) (5456:5456:5456))
        (PORT d[5] (6824:6824:6824) (6848:6848:6848))
        (PORT d[6] (2828:2828:2828) (2891:2891:2891))
        (PORT d[7] (2748:2748:2748) (2860:2860:2860))
        (PORT d[8] (3200:3200:3200) (3244:3244:3244))
        (PORT d[9] (6237:6237:6237) (6296:6296:6296))
        (PORT d[10] (3815:3815:3815) (3727:3727:3727))
        (PORT d[11] (5468:5468:5468) (5367:5367:5367))
        (PORT d[12] (5410:5410:5410) (5311:5311:5311))
        (PORT clk (2192:2192:2192) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2228:2228:2228))
        (PORT d[0] (4548:4548:4548) (4276:4276:4276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1420w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (970:970:970))
        (PORT datab (1108:1108:1108) (1088:1088:1088))
        (PORT datac (1091:1091:1091) (1128:1128:1128))
        (PORT datad (882:882:882) (934:934:934))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2215:2215:2215) (2233:2233:2233))
        (PORT d[1] (1443:1443:1443) (1428:1428:1428))
        (PORT d[2] (2105:2105:2105) (2123:2123:2123))
        (PORT d[3] (3912:3912:3912) (3856:3856:3856))
        (PORT d[4] (2053:2053:2053) (2005:2005:2005))
        (PORT d[5] (6983:6983:6983) (6913:6913:6913))
        (PORT d[6] (5214:5214:5214) (5238:5238:5238))
        (PORT d[7] (5016:5016:5016) (5048:5048:5048))
        (PORT d[8] (1659:1659:1659) (1616:1616:1616))
        (PORT d[9] (6959:6959:6959) (6909:6909:6909))
        (PORT d[10] (5838:5838:5838) (5741:5741:5741))
        (PORT d[11] (4615:4615:4615) (4494:4494:4494))
        (PORT d[12] (1705:1705:1705) (1660:1660:1660))
        (PORT clk (2256:2256:2256) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2291:2291:2291))
        (PORT d[0] (1159:1159:1159) (1071:1071:1071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2337:2337:2337) (2315:2315:2315))
        (PORT datab (1102:1102:1102) (1109:1109:1109))
        (PORT datac (1010:1010:1010) (947:947:947))
        (PORT datad (1816:1816:1816) (1750:1750:1750))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1441w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (969:969:969))
        (PORT datab (1104:1104:1104) (1084:1084:1084))
        (PORT datac (1087:1087:1087) (1123:1123:1123))
        (PORT datad (875:875:875) (925:925:925))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4721:4721:4721) (4833:4833:4833))
        (PORT d[1] (5060:5060:5060) (5032:5032:5032))
        (PORT d[2] (3269:3269:3269) (3331:3331:3331))
        (PORT d[3] (4311:4311:4311) (4275:4275:4275))
        (PORT d[4] (4701:4701:4701) (4596:4596:4596))
        (PORT d[5] (5398:5398:5398) (5229:5229:5229))
        (PORT d[6] (4182:4182:4182) (4206:4206:4206))
        (PORT d[7] (3463:3463:3463) (3568:3568:3568))
        (PORT d[8] (4012:4012:4012) (4007:4007:4007))
        (PORT d[9] (4491:4491:4491) (4383:4383:4383))
        (PORT d[10] (6406:6406:6406) (6390:6390:6390))
        (PORT d[11] (7104:7104:7104) (7125:7125:7125))
        (PORT d[12] (5313:5313:5313) (5177:5177:5177))
        (PORT clk (2195:2195:2195) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2233:2233:2233))
        (PORT d[0] (3096:3096:3096) (2865:2865:2865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1451w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (971:971:971))
        (PORT datab (1110:1110:1110) (1091:1091:1091))
        (PORT datac (1093:1093:1093) (1130:1130:1130))
        (PORT datad (885:885:885) (938:938:938))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2721:2721:2721) (2678:2678:2678))
        (PORT d[1] (4399:4399:4399) (4286:4286:4286))
        (PORT d[2] (4873:4873:4873) (4888:4888:4888))
        (PORT d[3] (1631:1631:1631) (1591:1591:1591))
        (PORT d[4] (2688:2688:2688) (2609:2609:2609))
        (PORT d[5] (1762:1762:1762) (1749:1749:1749))
        (PORT d[6] (4530:4530:4530) (4386:4386:4386))
        (PORT d[7] (3717:3717:3717) (3814:3814:3814))
        (PORT d[8] (2605:2605:2605) (2579:2579:2579))
        (PORT d[9] (1420:1420:1420) (1425:1425:1425))
        (PORT d[10] (4291:4291:4291) (4250:4250:4250))
        (PORT d[11] (9051:9051:9051) (8989:8989:8989))
        (PORT d[12] (5995:5995:5995) (5877:5877:5877))
        (PORT clk (2265:2265:2265) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2299:2299:2299))
        (PORT d[0] (2496:2496:2496) (2308:2308:2308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2144:2144:2144) (2065:2065:2065))
        (PORT datab (1965:1965:1965) (1916:1916:1916))
        (PORT datac (2200:2200:2200) (2110:2110:2110))
        (PORT datad (666:666:666) (626:626:626))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1461w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (969:969:969))
        (PORT datab (1102:1102:1102) (1081:1081:1081))
        (PORT datac (1085:1085:1085) (1121:1121:1121))
        (PORT datad (871:871:871) (921:921:921))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4782:4782:4782) (4843:4843:4843))
        (PORT d[1] (6219:6219:6219) (6195:6195:6195))
        (PORT d[2] (4564:4564:4564) (4569:4569:4569))
        (PORT d[3] (7041:7041:7041) (6981:6981:6981))
        (PORT d[4] (4729:4729:4729) (4546:4546:4546))
        (PORT d[5] (7430:7430:7430) (7397:7397:7397))
        (PORT d[6] (3086:3086:3086) (3111:3111:3111))
        (PORT d[7] (1967:1967:1967) (2043:2043:2043))
        (PORT d[8] (3065:3065:3065) (3068:3068:3068))
        (PORT d[9] (7355:7355:7355) (7404:7404:7404))
        (PORT d[10] (3285:3285:3285) (3131:3131:3131))
        (PORT d[11] (4988:4988:4988) (4946:4946:4946))
        (PORT d[12] (5727:5727:5727) (5593:5593:5593))
        (PORT clk (2231:2231:2231) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2264:2264:2264))
        (PORT d[0] (3694:3694:3694) (3526:3526:3526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1471w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (970:970:970))
        (PORT datab (1102:1102:1102) (1081:1081:1081))
        (PORT datac (1085:1085:1085) (1121:1121:1121))
        (PORT datad (870:870:870) (920:920:920))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2187:2187:2187) (2170:2170:2170))
        (PORT d[1] (4009:4009:4009) (3895:3895:3895))
        (PORT d[2] (4252:4252:4252) (4287:4287:4287))
        (PORT d[3] (3525:3525:3525) (3444:3444:3444))
        (PORT d[4] (2408:2408:2408) (2351:2351:2351))
        (PORT d[5] (2460:2460:2460) (2413:2413:2413))
        (PORT d[6] (4150:4150:4150) (4014:4014:4014))
        (PORT d[7] (3049:3049:3049) (3168:3168:3168))
        (PORT d[8] (4364:4364:4364) (4305:4305:4305))
        (PORT d[9] (2067:2067:2067) (2052:2052:2052))
        (PORT d[10] (6120:6120:6120) (6110:6110:6110))
        (PORT d[11] (8649:8649:8649) (8603:8603:8603))
        (PORT d[12] (5673:5673:5673) (5563:5563:5563))
        (PORT clk (2226:2226:2226) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2262:2262:2262))
        (PORT d[0] (1889:1889:1889) (1772:1772:1772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1595:1595:1595) (1544:1544:1544))
        (PORT datab (1860:1860:1860) (1784:1784:1784))
        (PORT datac (1066:1066:1066) (1078:1078:1078))
        (PORT datad (1992:1992:1992) (1924:1924:1924))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1481w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (969:969:969))
        (PORT datab (1101:1101:1101) (1080:1080:1080))
        (PORT datac (1084:1084:1084) (1119:1119:1119))
        (PORT datad (869:869:869) (918:918:918))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2257:2257:2257) (2311:2311:2311))
        (PORT d[1] (6379:6379:6379) (6440:6440:6440))
        (PORT d[2] (3533:3533:3533) (3574:3574:3574))
        (PORT d[3] (4346:4346:4346) (4312:4312:4312))
        (PORT d[4] (4191:4191:4191) (4070:4070:4070))
        (PORT d[5] (6037:6037:6037) (5995:5995:5995))
        (PORT d[6] (4242:4242:4242) (4307:4307:4307))
        (PORT d[7] (3997:3997:3997) (4066:4066:4066))
        (PORT d[8] (2672:2672:2672) (2649:2649:2649))
        (PORT d[9] (5439:5439:5439) (5459:5459:5459))
        (PORT d[10] (4592:4592:4592) (4545:4545:4545))
        (PORT d[11] (3207:3207:3207) (3106:3106:3106))
        (PORT d[12] (3321:3321:3321) (3215:3215:3215))
        (PORT clk (2192:2192:2192) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2228:2228:2228))
        (PORT d[0] (2005:2005:2005) (1859:1859:1859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1491w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (970:970:970))
        (PORT datab (1105:1105:1105) (1085:1085:1085))
        (PORT datac (1088:1088:1088) (1124:1124:1124))
        (PORT datad (876:876:876) (927:927:927))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2510:2510:2510) (2483:2483:2483))
        (PORT d[1] (3733:3733:3733) (3643:3643:3643))
        (PORT d[2] (4244:4244:4244) (4280:4280:4280))
        (PORT d[3] (2227:2227:2227) (2156:2156:2156))
        (PORT d[4] (2429:2429:2429) (2368:2368:2368))
        (PORT d[5] (2445:2445:2445) (2400:2400:2400))
        (PORT d[6] (3836:3836:3836) (3708:3708:3708))
        (PORT d[7] (3073:3073:3073) (3190:3190:3190))
        (PORT d[8] (4362:4362:4362) (4303:4303:4303))
        (PORT d[9] (2046:2046:2046) (2031:2031:2031))
        (PORT d[10] (6111:6111:6111) (6101:6101:6101))
        (PORT d[11] (8373:8373:8373) (8338:8338:8338))
        (PORT d[12] (5382:5382:5382) (5277:5277:5277))
        (PORT clk (2212:2212:2212) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2250:2250:2250))
        (PORT d[0] (2509:2509:2509) (2418:2418:2418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1810:1810:1810) (1680:1680:1680))
        (PORT datab (1859:1859:1859) (1783:1783:1783))
        (PORT datac (1068:1068:1068) (1079:1079:1079))
        (PORT datad (1785:1785:1785) (1691:1691:1691))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1261:1261:1261))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1608:1608:1608) (1567:1567:1567))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (1325:1325:1325) (1296:1296:1296))
        (PORT datac (1251:1251:1251) (1225:1225:1225))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1534:1534:1534) (1448:1448:1448))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (998:998:998) (983:983:983))
        (PORT datad (985:985:985) (938:938:938))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1690w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (867:867:867))
        (PORT datab (1070:1070:1070) (1055:1055:1055))
        (PORT datad (781:781:781) (798:798:798))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1753w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (1004:1004:1004))
        (PORT datab (883:883:883) (944:944:944))
        (PORT datac (1362:1362:1362) (1356:1356:1356))
        (PORT datad (699:699:699) (680:680:680))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (811:811:811) (821:821:821))
        (PORT d[1] (846:846:846) (857:857:857))
        (PORT d[2] (816:816:816) (825:825:825))
        (PORT d[3] (749:749:749) (752:752:752))
        (PORT d[4] (1655:1655:1655) (1613:1613:1613))
        (PORT d[5] (1660:1660:1660) (1614:1614:1614))
        (PORT d[6] (980:980:980) (972:972:972))
        (PORT d[7] (4390:4390:4390) (4466:4466:4466))
        (PORT d[8] (847:847:847) (853:853:853))
        (PORT d[9] (1647:1647:1647) (1616:1616:1616))
        (PORT d[10] (1377:1377:1377) (1351:1351:1351))
        (PORT d[11] (2302:2302:2302) (2248:2248:2248))
        (PORT clk (2266:2266:2266) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2299:2299:2299))
        (PORT d[0] (1173:1173:1173) (1076:1076:1076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1553:1553:1553) (1523:1523:1523))
        (PORT datac (2099:2099:2099) (2024:2024:2024))
        (PORT datad (1724:1724:1724) (1680:1680:1680))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1743w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (998:998:998))
        (PORT datab (869:869:869) (927:927:927))
        (PORT datac (1366:1366:1366) (1361:1361:1361))
        (PORT datad (700:700:700) (681:681:681))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3812:3812:3812) (3962:3962:3962))
        (PORT d[1] (5204:5204:5204) (5192:5192:5192))
        (PORT d[2] (3194:3194:3194) (3260:3260:3260))
        (PORT d[3] (5261:5261:5261) (5192:5192:5192))
        (PORT d[4] (5984:5984:5984) (5925:5925:5925))
        (PORT d[5] (6965:6965:6965) (6884:6884:6884))
        (PORT d[6] (3551:3551:3551) (3648:3648:3648))
        (PORT d[7] (2903:2903:2903) (2952:2952:2952))
        (PORT d[8] (3969:3969:3969) (3941:3941:3941))
        (PORT d[9] (5756:5756:5756) (5759:5759:5759))
        (PORT d[10] (4517:4517:4517) (4437:4437:4437))
        (PORT d[11] (6335:6335:6335) (6293:6293:6293))
        (PORT d[12] (6903:6903:6903) (6825:6825:6825))
        (PORT clk (2261:2261:2261) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2294:2294:2294))
        (PORT d[0] (3060:3060:3060) (2824:2824:2824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (737:737:737))
        (PORT datab (239:239:239) (265:265:265))
        (PORT datac (2226:2226:2226) (2160:2160:2160))
        (PORT datad (1058:1058:1058) (1058:1058:1058))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1346w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (896:896:896) (932:932:932))
        (PORT datac (812:812:812) (853:853:853))
        (PORT datad (207:207:207) (234:234:234))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2502:2502:2502) (2465:2465:2465))
        (PORT d[1] (3757:3757:3757) (3667:3667:3667))
        (PORT d[2] (3900:3900:3900) (3944:3944:3944))
        (PORT d[3] (3504:3504:3504) (3428:3428:3428))
        (PORT d[4] (2652:2652:2652) (2579:2579:2579))
        (PORT d[5] (3894:3894:3894) (3770:3770:3770))
        (PORT d[6] (3810:3810:3810) (3683:3683:3683))
        (PORT d[7] (2708:2708:2708) (2833:2833:2833))
        (PORT d[8] (4314:4314:4314) (4255:4255:4255))
        (PORT d[9] (2716:2716:2716) (2667:2667:2667))
        (PORT d[10] (6115:6115:6115) (6106:6106:6106))
        (PORT d[11] (8333:8333:8333) (8298:8298:8298))
        (PORT d[12] (6026:6026:6026) (5906:5906:5906))
        (PORT clk (2206:2206:2206) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2243:2243:2243))
        (PORT d[0] (1743:1743:1743) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1319w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (900:900:900) (938:938:938))
        (PORT datac (814:814:814) (856:856:856))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5008:5008:5008) (5098:5098:5098))
        (PORT d[1] (6119:6119:6119) (6070:6070:6070))
        (PORT d[2] (3573:3573:3573) (3616:3616:3616))
        (PORT d[3] (5028:5028:5028) (4983:4983:4983))
        (PORT d[4] (5024:5024:5024) (4909:4909:4909))
        (PORT d[5] (5775:5775:5775) (5600:5600:5600))
        (PORT d[6] (4835:4835:4835) (4837:4837:4837))
        (PORT d[7] (4120:4120:4120) (4212:4212:4212))
        (PORT d[8] (4336:4336:4336) (4318:4318:4318))
        (PORT d[9] (4844:4844:4844) (4727:4727:4727))
        (PORT d[10] (6752:6752:6752) (6727:6727:6727))
        (PORT d[11] (7754:7754:7754) (7748:7748:7748))
        (PORT d[12] (5351:5351:5351) (5216:5216:5216))
        (PORT clk (2189:2189:2189) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2226:2226:2226))
        (PORT d[0] (3435:3435:3435) (3318:3318:3318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (400:400:400))
        (PORT datab (2017:2017:2017) (1998:1998:1998))
        (PORT datac (2444:2444:2444) (2348:2348:2348))
        (PORT datad (1438:1438:1438) (1288:1288:1288))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1356w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (900:900:900) (938:938:938))
        (PORT datac (814:814:814) (856:856:856))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4634:4634:4634) (4832:4832:4832))
        (PORT d[1] (5410:5410:5410) (5358:5358:5358))
        (PORT d[2] (3311:3311:3311) (3384:3384:3384))
        (PORT d[3] (4864:4864:4864) (4777:4777:4777))
        (PORT d[4] (6006:6006:6006) (5952:5952:5952))
        (PORT d[5] (6108:6108:6108) (6071:6071:6071))
        (PORT d[6] (2979:2979:2979) (2973:2973:2973))
        (PORT d[7] (3330:3330:3330) (3429:3429:3429))
        (PORT d[8] (3598:3598:3598) (3588:3588:3588))
        (PORT d[9] (5352:5352:5352) (5357:5357:5357))
        (PORT d[10] (5033:5033:5033) (5015:5015:5015))
        (PORT d[11] (6846:6846:6846) (6874:6874:6874))
        (PORT d[12] (7211:7211:7211) (7151:7151:7151))
        (PORT clk (2206:2206:2206) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2242:2242:2242))
        (PORT d[0] (1996:1996:1996) (1955:1955:1955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1336w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (895:895:895) (931:931:931))
        (PORT datac (811:811:811) (852:852:852))
        (PORT datad (207:207:207) (233:233:233))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4456:4456:4456) (4609:4609:4609))
        (PORT d[1] (3375:3375:3375) (3289:3289:3289))
        (PORT d[2] (3239:3239:3239) (3303:3303:3303))
        (PORT d[3] (5308:5308:5308) (5265:5265:5265))
        (PORT d[4] (3387:3387:3387) (3291:3291:3291))
        (PORT d[5] (3594:3594:3594) (3478:3478:3478))
        (PORT d[6] (3530:3530:3530) (3587:3587:3587))
        (PORT d[7] (2713:2713:2713) (2832:2832:2832))
        (PORT d[8] (3357:3357:3357) (3330:3330:3330))
        (PORT d[9] (4868:4868:4868) (4816:4816:4816))
        (PORT d[10] (5124:5124:5124) (5146:5146:5146))
        (PORT d[11] (7381:7381:7381) (7377:7377:7377))
        (PORT d[12] (5727:5727:5727) (5618:5618:5618))
        (PORT clk (2236:2236:2236) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2273:2273:2273))
        (PORT d[0] (2225:2225:2225) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1113:1113:1113))
        (PORT datab (1961:1961:1961) (1887:1887:1887))
        (PORT datac (2365:2365:2365) (2374:2374:2374))
        (PORT datad (1480:1480:1480) (1365:1365:1365))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1713w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (999:999:999))
        (PORT datab (870:870:870) (928:928:928))
        (PORT datac (1366:1366:1366) (1361:1361:1361))
        (PORT datad (700:700:700) (681:681:681))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6061:6061:6061) (6143:6143:6143))
        (PORT d[1] (6770:6770:6770) (6700:6700:6700))
        (PORT d[2] (4223:4223:4223) (4243:4243:4243))
        (PORT d[3] (5020:5020:5020) (4982:4982:4982))
        (PORT d[4] (5657:5657:5657) (5521:5521:5521))
        (PORT d[5] (6429:6429:6429) (6231:6231:6231))
        (PORT d[6] (5528:5528:5528) (5515:5515:5515))
        (PORT d[7] (4813:4813:4813) (4891:4891:4891))
        (PORT d[8] (3390:3390:3390) (3396:3396:3396))
        (PORT d[9] (5833:5833:5833) (5685:5685:5685))
        (PORT d[10] (4182:4182:4182) (4117:4117:4117))
        (PORT d[11] (8362:8362:8362) (8340:8340:8340))
        (PORT d[12] (6260:6260:6260) (6088:6088:6088))
        (PORT clk (2242:2242:2242) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2280:2280:2280))
        (PORT d[0] (2141:2141:2141) (1941:1941:1941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1702w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (1000:1000:1000))
        (PORT datab (874:874:874) (933:933:933))
        (PORT datac (1364:1364:1364) (1359:1359:1359))
        (PORT datad (700:700:700) (680:680:680))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3984:3984:3984) (4050:4050:4050))
        (PORT d[1] (6115:6115:6115) (6099:6099:6099))
        (PORT d[2] (3214:3214:3214) (3230:3230:3230))
        (PORT d[3] (4919:4919:4919) (4867:4867:4867))
        (PORT d[4] (4721:4721:4721) (4655:4655:4655))
        (PORT d[5] (6492:6492:6492) (6348:6348:6348))
        (PORT d[6] (5697:5697:5697) (5679:5679:5679))
        (PORT d[7] (3735:3735:3735) (3899:3899:3899))
        (PORT d[8] (3765:3765:3765) (3798:3798:3798))
        (PORT d[9] (5008:5008:5008) (4971:4971:4971))
        (PORT d[10] (4244:4244:4244) (4217:4217:4217))
        (PORT d[11] (6490:6490:6490) (6408:6408:6408))
        (PORT d[12] (5966:5966:5966) (5806:5806:5806))
        (PORT clk (2258:2258:2258) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (PORT d[0] (3722:3722:3722) (3596:3596:3596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1723w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (1003:1003:1003))
        (PORT datab (884:884:884) (945:945:945))
        (PORT datac (1361:1361:1361) (1355:1355:1355))
        (PORT datad (699:699:699) (679:679:679))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5177:5177:5177) (5306:5306:5306))
        (PORT d[1] (3366:3366:3366) (3284:3284:3284))
        (PORT d[2] (3591:3591:3591) (3646:3646:3646))
        (PORT d[3] (5616:5616:5616) (5557:5557:5557))
        (PORT d[4] (2851:2851:2851) (2746:2746:2746))
        (PORT d[5] (3574:3574:3574) (3454:3454:3454))
        (PORT d[6] (3457:3457:3457) (3336:3336:3336))
        (PORT d[7] (2685:2685:2685) (2796:2796:2796))
        (PORT d[8] (3685:3685:3685) (3647:3647:3647))
        (PORT d[9] (2692:2692:2692) (2637:2637:2637))
        (PORT d[10] (5470:5470:5470) (5482:5482:5482))
        (PORT d[11] (7988:7988:7988) (7963:7963:7963))
        (PORT d[12] (5700:5700:5700) (5595:5595:5595))
        (PORT clk (2212:2212:2212) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2250:2250:2250))
        (PORT d[0] (2333:2333:2333) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1821:1821:1821) (1804:1804:1804))
        (PORT datab (1296:1296:1296) (1245:1245:1245))
        (PORT datac (2098:2098:2098) (2023:2023:2023))
        (PORT datad (1057:1057:1057) (1057:1057:1057))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1733w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (1003:1003:1003))
        (PORT datab (885:885:885) (946:946:946))
        (PORT datac (1359:1359:1359) (1353:1353:1353))
        (PORT datad (698:698:698) (679:679:679))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2427:2427:2427) (2401:2401:2401))
        (PORT d[1] (4423:4423:4423) (4310:4310:4310))
        (PORT d[2] (4556:4556:4556) (4578:4578:4578))
        (PORT d[3] (3555:3555:3555) (3476:3476:3476))
        (PORT d[4] (2394:2394:2394) (2327:2327:2327))
        (PORT d[5] (4520:4520:4520) (4366:4366:4366))
        (PORT d[6] (4529:4529:4529) (4385:4385:4385))
        (PORT d[7] (3354:3354:3354) (3460:3460:3460))
        (PORT d[8] (2617:2617:2617) (2591:2591:2591))
        (PORT d[9] (1738:1738:1738) (1731:1731:1731))
        (PORT d[10] (6760:6760:6760) (6726:6726:6726))
        (PORT d[11] (8987:8987:8987) (8927:8927:8927))
        (PORT d[12] (6001:6001:6001) (5879:5879:5879))
        (PORT clk (2259:2259:2259) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2297:2297:2297))
        (PORT d[0] (2350:2350:2350) (2201:2201:2201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1738:1738:1738) (1684:1684:1684))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1045:1045:1045) (993:993:993))
        (PORT datad (1057:1057:1057) (1057:1057:1057))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1552:1552:1552) (1521:1521:1521))
        (PORT datab (1756:1756:1756) (1718:1718:1718))
        (PORT datac (1560:1560:1560) (1489:1489:1489))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (1028:1028:1028) (1024:1024:1024))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (985:985:985) (966:966:966))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1755:1755:1755) (1717:1717:1717))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3700:3700:3700) (3781:3781:3781))
        (PORT d[1] (6846:6846:6846) (6820:6820:6820))
        (PORT d[2] (3567:3567:3567) (3608:3608:3608))
        (PORT d[3] (6048:6048:6048) (6021:6021:6021))
        (PORT d[4] (5256:5256:5256) (5163:5163:5163))
        (PORT d[5] (6420:6420:6420) (6409:6409:6409))
        (PORT d[6] (3363:3363:3363) (3386:3386:3386))
        (PORT d[7] (3293:3293:3293) (3348:3348:3348))
        (PORT d[8] (3480:3480:3480) (3501:3501:3501))
        (PORT d[9] (6273:6273:6273) (6341:6341:6341))
        (PORT d[10] (3069:3069:3069) (2967:2967:2967))
        (PORT d[11] (6053:6053:6053) (6011:6011:6011))
        (PORT d[12] (6594:6594:6594) (6423:6423:6423))
        (PORT clk (2166:2166:2166) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2201:2201:2201))
        (PORT d[0] (2673:2673:2673) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1293:1293:1293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1294:1294:1294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3413:3413:3413) (3493:3493:3493))
        (PORT d[1] (6831:6831:6831) (6804:6804:6804))
        (PORT d[2] (3287:3287:3287) (3341:3341:3341))
        (PORT d[3] (6059:6059:6059) (6030:6030:6030))
        (PORT d[4] (5251:5251:5251) (5168:5168:5168))
        (PORT d[5] (7797:7797:7797) (7756:7756:7756))
        (PORT d[6] (2749:2749:2749) (2793:2793:2793))
        (PORT d[7] (3383:3383:3383) (3447:3447:3447))
        (PORT d[8] (3440:3440:3440) (3459:3459:3459))
        (PORT d[9] (6251:6251:6251) (6316:6316:6316))
        (PORT d[10] (3381:3381:3381) (3258:3258:3258))
        (PORT d[11] (6013:6013:6013) (5971:5971:5971))
        (PORT d[12] (6619:6619:6619) (6446:6446:6446))
        (PORT clk (2175:2175:2175) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2209:2209:2209))
        (PORT d[0] (2445:2445:2445) (2341:2341:2341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2023:2023:2023) (1967:1967:1967))
        (PORT datab (1907:1907:1907) (1865:1865:1865))
        (PORT datac (2010:2010:2010) (2024:2024:2024))
        (PORT datad (2101:2101:2101) (1966:1966:1966))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2506:2506:2506) (2505:2505:2505))
        (PORT d[1] (1134:1134:1134) (1133:1133:1133))
        (PORT d[2] (2443:2443:2443) (2449:2449:2449))
        (PORT d[3] (1002:1002:1002) (994:994:994))
        (PORT d[4] (1439:1439:1439) (1429:1429:1429))
        (PORT d[5] (1660:1660:1660) (1613:1613:1613))
        (PORT d[6] (5576:5576:5576) (5411:5411:5411))
        (PORT d[7] (4359:4359:4359) (4434:4434:4434))
        (PORT d[8] (1311:1311:1311) (1281:1281:1281))
        (PORT d[9] (1632:1632:1632) (1601:1601:1601))
        (PORT d[10] (1392:1392:1392) (1368:1368:1368))
        (PORT d[11] (2303:2303:2303) (2249:2249:2249))
        (PORT d[12] (1975:1975:1975) (1933:1933:1933))
        (PORT clk (2266:2266:2266) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2299:2299:2299))
        (PORT d[0] (824:824:824) (739:739:739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3030:3030:3030) (3110:3110:3110))
        (PORT d[1] (7992:7992:7992) (8013:8013:8013))
        (PORT d[2] (3812:3812:3812) (3826:3826:3826))
        (PORT d[3] (5762:5762:5762) (5740:5740:5740))
        (PORT d[4] (4374:4374:4374) (4365:4365:4365))
        (PORT d[5] (6273:6273:6273) (6218:6218:6218))
        (PORT d[6] (3886:3886:3886) (3978:3978:3978))
        (PORT d[7] (6165:6165:6165) (6350:6350:6350))
        (PORT d[8] (4093:4093:4093) (4102:4102:4102))
        (PORT d[9] (5362:5362:5362) (5359:5359:5359))
        (PORT d[10] (5172:5172:5172) (5092:5092:5092))
        (PORT d[11] (5664:5664:5664) (5514:5514:5514))
        (PORT d[12] (4242:4242:4242) (4055:4055:4055))
        (PORT clk (2167:2167:2167) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2205:2205:2205))
        (PORT d[0] (2880:2880:2880) (2704:2704:2704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1297:1297:1297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (718:718:718))
        (PORT datab (1873:1873:1873) (1804:1804:1804))
        (PORT datac (2057:2057:2057) (1928:1928:1928))
        (PORT datad (1339:1339:1339) (1339:1339:1339))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4367:4367:4367) (4406:4406:4406))
        (PORT d[1] (7399:7399:7399) (7302:7302:7302))
        (PORT d[2] (1720:1720:1720) (1707:1707:1707))
        (PORT d[3] (4658:4658:4658) (4625:4625:4625))
        (PORT d[4] (2796:2796:2796) (2672:2672:2672))
        (PORT d[5] (7692:7692:7692) (7608:7608:7608))
        (PORT d[6] (5561:5561:5561) (5612:5612:5612))
        (PORT d[7] (5541:5541:5541) (5606:5606:5606))
        (PORT d[8] (1766:1766:1766) (1679:1679:1679))
        (PORT d[9] (6504:6504:6504) (6338:6338:6338))
        (PORT d[10] (4100:4100:4100) (4004:4004:4004))
        (PORT d[11] (7320:7320:7320) (7118:7118:7118))
        (PORT d[12] (5295:5295:5295) (5128:5128:5128))
        (PORT clk (2249:2249:2249) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2282:2282:2282))
        (PORT d[0] (1215:1215:1215) (1060:1060:1060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2550:2550:2550) (2597:2597:2597))
        (PORT d[1] (7446:7446:7446) (7360:7360:7360))
        (PORT d[2] (1762:1762:1762) (1761:1761:1761))
        (PORT d[3] (5712:5712:5712) (5648:5648:5648))
        (PORT d[4] (2766:2766:2766) (2637:2637:2637))
        (PORT d[5] (7061:7061:7061) (6838:6838:6838))
        (PORT d[6] (6169:6169:6169) (6128:6128:6128))
        (PORT d[7] (5509:5509:5509) (5575:5575:5575))
        (PORT d[8] (2122:2122:2122) (2018:2018:2018))
        (PORT d[9] (6158:6158:6158) (6000:6000:6000))
        (PORT d[10] (4515:4515:4515) (4429:4429:4429))
        (PORT d[11] (7658:7658:7658) (7438:7438:7438))
        (PORT d[12] (5192:5192:5192) (4987:4987:4987))
        (PORT clk (2259:2259:2259) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2294:2294:2294))
        (PORT d[0] (4607:4607:4607) (4337:4337:4337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1266:1266:1266) (1161:1161:1161))
        (PORT datab (1547:1547:1547) (1418:1418:1418))
        (PORT datac (1806:1806:1806) (1740:1740:1740))
        (PORT datad (1786:1786:1786) (1810:1810:1810))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4051:4051:4051) (4103:4103:4103))
        (PORT d[1] (8998:8998:8998) (8995:8995:8995))
        (PORT d[2] (1887:1887:1887) (1930:1930:1930))
        (PORT d[3] (4659:4659:4659) (4613:4613:4613))
        (PORT d[4] (5368:5368:5368) (5330:5330:5330))
        (PORT d[5] (7032:7032:7032) (6970:6970:6970))
        (PORT d[6] (4916:4916:4916) (4984:4984:4984))
        (PORT d[7] (7142:7142:7142) (7293:7293:7293))
        (PORT d[8] (5098:5098:5098) (5078:5078:5078))
        (PORT d[9] (6699:6699:6699) (6674:6674:6674))
        (PORT d[10] (6133:6133:6133) (6016:6016:6016))
        (PORT d[11] (6652:6652:6652) (6471:6471:6471))
        (PORT d[12] (4570:4570:4570) (4395:4395:4395))
        (PORT clk (2240:2240:2240) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2273:2273:2273))
        (PORT d[0] (2752:2752:2752) (2623:2623:2623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2692:2692:2692) (2786:2786:2786))
        (PORT d[1] (6232:6232:6232) (6261:6261:6261))
        (PORT d[2] (2474:2474:2474) (2503:2503:2503))
        (PORT d[3] (5025:5025:5025) (4997:4997:4997))
        (PORT d[4] (3129:3129:3129) (3046:3046:3046))
        (PORT d[5] (7006:7006:7006) (6921:6921:6921))
        (PORT d[6] (5238:5238:5238) (5308:5308:5308))
        (PORT d[7] (4134:4134:4134) (4316:4316:4316))
        (PORT d[8] (4119:4119:4119) (4127:4127:4127))
        (PORT d[9] (6600:6600:6600) (6535:6535:6535))
        (PORT d[10] (4257:4257:4257) (4201:4201:4201))
        (PORT d[11] (5823:5823:5823) (5752:5752:5752))
        (PORT d[12] (5760:5760:5760) (5526:5526:5526))
        (PORT clk (2245:2245:2245) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2281:2281:2281))
        (PORT d[0] (4684:4684:4684) (4400:4400:4400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1815:1815:1815) (1854:1854:1854))
        (PORT datab (1838:1838:1838) (1767:1767:1767))
        (PORT datac (1184:1184:1184) (1088:1088:1088))
        (PORT datad (1906:1906:1906) (1855:1855:1855))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1752:1752:1752) (1663:1663:1663))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2111:2111:2111) (2028:2028:2028))
        (PORT datab (1591:1591:1591) (1561:1561:1561))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (1181:1181:1181) (1099:1099:1099))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2663:2663:2663) (2753:2753:2753))
        (PORT d[1] (7334:7334:7334) (7373:7373:7373))
        (PORT d[2] (3154:3154:3154) (3202:3202:3202))
        (PORT d[3] (5394:5394:5394) (5382:5382:5382))
        (PORT d[4] (3693:3693:3693) (3698:3698:3698))
        (PORT d[5] (7506:7506:7506) (7524:7524:7524))
        (PORT d[6] (3644:3644:3644) (3749:3749:3749))
        (PORT d[7] (4800:4800:4800) (5010:5010:5010))
        (PORT d[8] (3449:3449:3449) (3477:3477:3477))
        (PORT d[9] (5403:5403:5403) (5415:5415:5415))
        (PORT d[10] (4553:4553:4553) (4490:4490:4490))
        (PORT d[11] (5368:5368:5368) (5231:5231:5231))
        (PORT d[12] (3919:3919:3919) (3740:3740:3740))
        (PORT clk (2217:2217:2217) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2252:2252:2252))
        (PORT d[0] (3844:3844:3844) (3530:3530:3530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5907:5907:5907) (6051:6051:6051))
        (PORT d[1] (6699:6699:6699) (6612:6612:6612))
        (PORT d[2] (3627:3627:3627) (3691:3691:3691))
        (PORT d[3] (4606:4606:4606) (4529:4529:4529))
        (PORT d[4] (5294:5294:5294) (5233:5233:5233))
        (PORT d[5] (5647:5647:5647) (5593:5593:5593))
        (PORT d[6] (4284:4284:4284) (4228:4228:4228))
        (PORT d[7] (4301:4301:4301) (4363:4363:4363))
        (PORT d[8] (4559:4559:4559) (4512:4512:4512))
        (PORT d[9] (4760:4760:4760) (4773:4773:4773))
        (PORT d[10] (4360:4360:4360) (4337:4337:4337))
        (PORT d[11] (5314:5314:5314) (5293:5293:5293))
        (PORT d[12] (6590:6590:6590) (6557:6557:6557))
        (PORT clk (2206:2206:2206) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2242:2242:2242))
        (PORT d[0] (1812:1812:1812) (1725:1725:1725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6087:6087:6087) (6168:6168:6168))
        (PORT d[1] (6770:6770:6770) (6700:6700:6700))
        (PORT d[2] (4603:4603:4603) (4628:4628:4628))
        (PORT d[3] (3975:3975:3975) (3921:3921:3921))
        (PORT d[4] (2633:2633:2633) (2491:2491:2491))
        (PORT d[5] (6743:6743:6743) (6532:6532:6532))
        (PORT d[6] (5536:5536:5536) (5525:5525:5525))
        (PORT d[7] (4815:4815:4815) (4892:4892:4892))
        (PORT d[8] (3396:3396:3396) (3402:3402:3402))
        (PORT d[9] (5855:5855:5855) (5708:5708:5708))
        (PORT d[10] (4214:4214:4214) (4147:4147:4147))
        (PORT d[11] (8402:8402:8402) (8378:8378:8378))
        (PORT d[12] (4940:4940:4940) (4781:4781:4781))
        (PORT clk (2248:2248:2248) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2281:2281:2281))
        (PORT d[0] (2709:2709:2709) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5312:5312:5312) (5336:5336:5336))
        (PORT d[1] (7213:7213:7213) (7188:7188:7188))
        (PORT d[2] (4260:4260:4260) (4257:4257:4257))
        (PORT d[3] (5992:5992:5992) (5949:5949:5949))
        (PORT d[4] (2251:2251:2251) (2177:2177:2177))
        (PORT d[5] (9097:9097:9097) (9034:9034:9034))
        (PORT d[6] (2730:2730:2730) (2725:2725:2725))
        (PORT d[7] (4719:4719:4719) (4784:4784:4784))
        (PORT d[8] (2525:2525:2525) (2432:2432:2432))
        (PORT d[9] (2247:2247:2247) (2179:2179:2179))
        (PORT d[10] (1974:1974:1974) (1907:1907:1907))
        (PORT d[11] (2014:2014:2014) (1947:1947:1947))
        (PORT d[12] (4145:4145:4145) (4001:4001:4001))
        (PORT clk (2248:2248:2248) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2281:2281:2281))
        (PORT d[0] (3493:3493:3493) (3233:3233:3233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (419:419:419))
        (PORT datab (1809:1809:1809) (1792:1792:1792))
        (PORT datac (1405:1405:1405) (1427:1427:1427))
        (PORT datad (1193:1193:1193) (1100:1100:1100))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3320:3320:3320) (3141:3141:3141))
        (PORT datab (1446:1446:1446) (1458:1458:1458))
        (PORT datac (2489:2489:2489) (2427:2427:2427))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3992:3992:3992) (4058:4058:4058))
        (PORT d[1] (6140:6140:6140) (6124:6124:6124))
        (PORT d[2] (3189:3189:3189) (3206:3206:3206))
        (PORT d[3] (4671:4671:4671) (4629:4629:4629))
        (PORT d[4] (5046:5046:5046) (4962:4962:4962))
        (PORT d[5] (6772:6772:6772) (6617:6617:6617))
        (PORT d[6] (5730:5730:5730) (5710:5710:5710))
        (PORT d[7] (3790:3790:3790) (3951:3951:3951))
        (PORT d[8] (3463:3463:3463) (3510:3510:3510))
        (PORT d[9] (5016:5016:5016) (4979:4979:4979))
        (PORT d[10] (4557:4557:4557) (4516:4516:4516))
        (PORT d[11] (6491:6491:6491) (6408:6408:6408))
        (PORT d[12] (5336:5336:5336) (5213:5213:5213))
        (PORT clk (2259:2259:2259) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2294:2294:2294))
        (PORT d[0] (4111:4111:4111) (3880:3880:3880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4435:4435:4435) (4503:4503:4503))
        (PORT d[1] (5837:5837:5837) (5819:5819:5819))
        (PORT d[2] (4240:4240:4240) (4260:4260:4260))
        (PORT d[3] (6712:6712:6712) (6664:6664:6664))
        (PORT d[4] (4404:4404:4404) (4232:4232:4232))
        (PORT d[5] (6786:6786:6786) (6770:6770:6770))
        (PORT d[6] (2501:2501:2501) (2553:2553:2553))
        (PORT d[7] (2300:2300:2300) (2362:2362:2362))
        (PORT d[8] (4150:4150:4150) (4149:4149:4149))
        (PORT d[9] (6975:6975:6975) (7030:7030:7030))
        (PORT d[10] (2712:2712:2712) (2599:2599:2599))
        (PORT d[11] (4887:4887:4887) (4810:4810:4810))
        (PORT d[12] (5399:5399:5399) (5275:5275:5275))
        (PORT clk (2208:2208:2208) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2242:2242:2242))
        (PORT d[0] (3585:3585:3585) (3409:3409:3409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2674:2674:2674) (2767:2767:2767))
        (PORT d[1] (7713:7713:7713) (7747:7747:7747))
        (PORT d[2] (3573:3573:3573) (3613:3613:3613))
        (PORT d[3] (5408:5408:5408) (5406:5406:5406))
        (PORT d[4] (4364:4364:4364) (4343:4343:4343))
        (PORT d[5] (7835:7835:7835) (7837:7837:7837))
        (PORT d[6] (3862:3862:3862) (3951:3951:3951))
        (PORT d[7] (5829:5829:5829) (6021:6021:6021))
        (PORT d[8] (3792:3792:3792) (3817:3817:3817))
        (PORT d[9] (5766:5766:5766) (5780:5780:5780))
        (PORT d[10] (4837:4837:4837) (4770:4770:4770))
        (PORT d[11] (5674:5674:5674) (5522:5522:5522))
        (PORT d[12] (3947:3947:3947) (3767:3767:3767))
        (PORT clk (2200:2200:2200) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2236:2236:2236))
        (PORT d[0] (2380:2380:2380) (2383:2383:2383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1799:1799:1799) (1775:1775:1775))
        (PORT datab (1862:1862:1862) (1786:1786:1786))
        (PORT datac (1065:1065:1065) (1076:1076:1076))
        (PORT datad (1969:1969:1969) (1918:1918:1918))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4380:4380:4380) (4407:4407:4407))
        (PORT d[1] (9312:9312:9312) (9293:9293:9293))
        (PORT d[2] (2184:2184:2184) (2213:2213:2213))
        (PORT d[3] (4951:4951:4951) (4893:4893:4893))
        (PORT d[4] (5705:5705:5705) (5656:5656:5656))
        (PORT d[5] (7317:7317:7317) (7239:7239:7239))
        (PORT d[6] (5252:5252:5252) (5308:5308:5308))
        (PORT d[7] (7448:7448:7448) (7581:7581:7581))
        (PORT d[8] (5425:5425:5425) (5394:5394:5394))
        (PORT d[9] (6723:6723:6723) (6691:6691:6691))
        (PORT d[10] (6160:6160:6160) (6042:6042:6042))
        (PORT d[11] (6984:6984:6984) (6791:6791:6791))
        (PORT d[12] (4871:4871:4871) (4683:4683:4683))
        (PORT clk (2243:2243:2243) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2280:2280:2280))
        (PORT d[0] (2979:2979:2979) (2712:2712:2712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2036:2036:2036) (2025:2025:2025))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1061:1061:1061) (1072:1072:1072))
        (PORT datad (1365:1365:1365) (1227:1227:1227))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1116:1116:1116))
        (PORT datab (1587:1587:1587) (1556:1556:1556))
        (PORT datac (1365:1365:1365) (1356:1356:1356))
        (PORT datad (692:692:692) (664:664:664))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1031:1031:1031) (1031:1031:1031))
        (PORT datac (1365:1365:1365) (1356:1356:1356))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3760:3760:3760) (3831:3831:3831))
        (PORT d[1] (7169:7169:7169) (7135:7135:7135))
        (PORT d[2] (3603:3603:3603) (3643:3643:3643))
        (PORT d[3] (6388:6388:6388) (6348:6348:6348))
        (PORT d[4] (5618:5618:5618) (5516:5516:5516))
        (PORT d[5] (6450:6450:6450) (6441:6441:6441))
        (PORT d[6] (3705:3705:3705) (3719:3719:3719))
        (PORT d[7] (3709:3709:3709) (3762:3762:3762))
        (PORT d[8] (3778:3778:3778) (3790:3790:3790))
        (PORT d[9] (6597:6597:6597) (6655:6655:6655))
        (PORT d[10] (3353:3353:3353) (3231:3231:3231))
        (PORT d[11] (6327:6327:6327) (6269:6269:6269))
        (PORT d[12] (5053:5053:5053) (4931:4931:4931))
        (PORT clk (2188:2188:2188) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2221:2221:2221))
        (PORT d[0] (3570:3570:3570) (3257:3257:3257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1861:1861:1861) (1891:1891:1891))
        (PORT d[1] (7346:7346:7346) (7380:7380:7380))
        (PORT d[2] (1833:1833:1833) (1866:1866:1866))
        (PORT d[3] (3950:3950:3950) (3897:3897:3897))
        (PORT d[4] (5102:5102:5102) (4952:4952:4952))
        (PORT d[5] (6665:6665:6665) (6611:6611:6611))
        (PORT d[6] (5201:5201:5201) (5237:5237:5237))
        (PORT d[7] (4664:4664:4664) (4713:4713:4713))
        (PORT d[8] (2333:2333:2333) (2322:2322:2322))
        (PORT d[9] (6683:6683:6683) (6648:6648:6648))
        (PORT d[10] (5571:5571:5571) (5489:5489:5489))
        (PORT d[11] (4611:4611:4611) (4491:4491:4491))
        (PORT d[12] (4323:4323:4323) (4194:4194:4194))
        (PORT clk (2255:2255:2255) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2287:2287:2287))
        (PORT d[0] (1193:1193:1193) (1105:1105:1105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1272:1272:1272))
        (PORT datab (1969:1969:1969) (1919:1919:1919))
        (PORT datac (2099:2099:2099) (2007:2007:2007))
        (PORT datad (381:381:381) (360:360:360))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2470:2470:2470) (2441:2441:2441))
        (PORT d[1] (2448:2448:2448) (2400:2400:2400))
        (PORT d[2] (4251:4251:4251) (4288:4288:4288))
        (PORT d[3] (3511:3511:3511) (3432:3432:3432))
        (PORT d[4] (2374:2374:2374) (2324:2324:2324))
        (PORT d[5] (5228:5228:5228) (5148:5148:5148))
        (PORT d[6] (4134:4134:4134) (3997:3997:3997))
        (PORT d[7] (3080:3080:3080) (3198:3198:3198))
        (PORT d[8] (4395:4395:4395) (4336:4336:4336))
        (PORT d[9] (2043:2043:2043) (2027:2027:2027))
        (PORT d[10] (6417:6417:6417) (6394:6394:6394))
        (PORT d[11] (8367:8367:8367) (8331:8331:8331))
        (PORT d[12] (5657:5657:5657) (5545:5545:5545))
        (PORT clk (2220:2220:2220) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2256:2256:2256))
        (PORT d[0] (1619:1619:1619) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5415:5415:5415) (5515:5515:5515))
        (PORT d[1] (6100:6100:6100) (6049:6049:6049))
        (PORT d[2] (3952:3952:3952) (3998:3998:3998))
        (PORT d[3] (5309:5309:5309) (5248:5248:5248))
        (PORT d[4] (5002:5002:5002) (4889:4889:4889))
        (PORT d[5] (6056:6056:6056) (5867:5867:5867))
        (PORT d[6] (4857:4857:4857) (4861:4861:4861))
        (PORT d[7] (4154:4154:4154) (4247:4247:4247))
        (PORT d[8] (2717:2717:2717) (2737:2737:2737))
        (PORT d[9] (5214:5214:5214) (5090:5090:5090))
        (PORT d[10] (7028:7028:7028) (6987:6987:6987))
        (PORT d[11] (7736:7736:7736) (7732:7732:7732))
        (PORT d[12] (5329:5329:5329) (5190:5190:5190))
        (PORT clk (2202:2202:2202) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2239:2239:2239))
        (PORT d[0] (3956:3956:3956) (3650:3650:3650))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1373:1373:1373) (1382:1382:1382))
        (PORT datab (1889:1889:1889) (1772:1772:1772))
        (PORT datac (1842:1842:1842) (1775:1775:1775))
        (PORT datad (2004:2004:2004) (1852:1852:1852))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1884:1884:1884) (1888:1888:1888))
        (PORT d[1] (2130:2130:2130) (2099:2099:2099))
        (PORT d[2] (4579:4579:4579) (4604:4604:4604))
        (PORT d[3] (3529:3529:3529) (3451:3451:3451))
        (PORT d[4] (3020:3020:3020) (2935:2935:2935))
        (PORT d[5] (4519:4519:4519) (4365:4365:4365))
        (PORT d[6] (4553:4553:4553) (4408:4408:4408))
        (PORT d[7] (3353:3353:3353) (3459:3459:3459))
        (PORT d[8] (2329:2329:2329) (2315:2315:2315))
        (PORT d[9] (1785:1785:1785) (1772:1772:1772))
        (PORT d[10] (4230:4230:4230) (4178:4178:4178))
        (PORT d[11] (8974:8974:8974) (8913:8913:8913))
        (PORT d[12] (6000:6000:6000) (5878:5878:5878))
        (PORT clk (2245:2245:2245) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2282:2282:2282))
        (PORT d[0] (1572:1572:1572) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3945:3945:3945) (4012:4012:4012))
        (PORT d[1] (5853:5853:5853) (5861:5861:5861))
        (PORT d[2] (3156:3156:3156) (3173:3173:3173))
        (PORT d[3] (4949:4949:4949) (4888:4888:4888))
        (PORT d[4] (4712:4712:4712) (4645:4645:4645))
        (PORT d[5] (6491:6491:6491) (6347:6347:6347))
        (PORT d[6] (5716:5716:5716) (5696:5696:5696))
        (PORT d[7] (3744:3744:3744) (3903:3903:3903))
        (PORT d[8] (3764:3764:3764) (3797:3797:3797))
        (PORT d[9] (5033:5033:5033) (4995:4995:4995))
        (PORT d[10] (6777:6777:6777) (6784:6784:6784))
        (PORT d[11] (6484:6484:6484) (6401:6401:6401))
        (PORT d[12] (5933:5933:5933) (5775:5775:5775))
        (PORT clk (2256:2256:2256) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2289:2289:2289))
        (PORT d[0] (3620:3620:3620) (3542:3542:3542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1369:1369:1369) (1377:1377:1377))
        (PORT datab (1255:1255:1255) (1195:1195:1195))
        (PORT datac (1837:1837:1837) (1770:1770:1770))
        (PORT datad (2144:2144:2144) (2124:2124:2124))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2011:2011:2011))
        (PORT d[1] (5382:5382:5382) (5305:5305:5305))
        (PORT d[2] (5289:5289:5289) (5319:5319:5319))
        (PORT d[3] (4625:4625:4625) (4558:4558:4558))
        (PORT d[4] (5155:5155:5155) (5041:5041:5041))
        (PORT d[5] (6684:6684:6684) (6491:6491:6491))
        (PORT d[6] (1668:1668:1668) (1635:1635:1635))
        (PORT d[7] (1899:1899:1899) (1975:1975:1975))
        (PORT d[8] (2270:2270:2270) (2205:2205:2205))
        (PORT d[9] (1959:1959:1959) (1907:1907:1907))
        (PORT d[10] (1996:1996:1996) (1923:1923:1923))
        (PORT d[11] (2018:2018:2018) (1951:1951:1951))
        (PORT d[12] (2368:2368:2368) (2327:2327:2327))
        (PORT clk (2259:2259:2259) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2294:2294:2294))
        (PORT d[0] (2378:2378:2378) (2199:2199:2199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3285:3285:3285) (3391:3391:3391))
        (PORT d[1] (6232:6232:6232) (6269:6269:6269))
        (PORT d[2] (2641:2641:2641) (2714:2714:2714))
        (PORT d[3] (5445:5445:5445) (5471:5471:5471))
        (PORT d[4] (4297:4297:4297) (4289:4289:4289))
        (PORT d[5] (7264:7264:7264) (7194:7194:7194))
        (PORT d[6] (3194:3194:3194) (3279:3279:3279))
        (PORT d[7] (3055:3055:3055) (3156:3156:3156))
        (PORT d[8] (2762:2762:2762) (2764:2764:2764))
        (PORT d[9] (5702:5702:5702) (5723:5723:5723))
        (PORT d[10] (4245:4245:4245) (4199:4199:4199))
        (PORT d[11] (4888:4888:4888) (4826:4826:4826))
        (PORT d[12] (3539:3539:3539) (3421:3421:3421))
        (PORT clk (2245:2245:2245) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2282:2282:2282))
        (PORT d[0] (2901:2901:2901) (2699:2699:2699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1852:1852:1852) (1734:1734:1734))
        (PORT datab (1874:1874:1874) (1805:1805:1805))
        (PORT datac (2283:2283:2283) (2228:2228:2228))
        (PORT datad (1340:1340:1340) (1340:1340:1340))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1594:1594:1594) (1565:1565:1565))
        (PORT datac (1364:1364:1364) (1355:1355:1355))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (984:984:984))
        (PORT datab (1592:1592:1592) (1562:1562:1562))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1467:1467:1467) (1458:1458:1458))
        (PORT d[1] (1745:1745:1745) (1726:1726:1726))
        (PORT d[2] (2219:2219:2219) (2269:2269:2269))
        (PORT d[3] (3931:3931:3931) (3846:3846:3846))
        (PORT d[4] (1461:1461:1461) (1444:1444:1444))
        (PORT d[5] (1456:1456:1456) (1455:1455:1455))
        (PORT d[6] (5175:5175:5175) (5013:5013:5013))
        (PORT d[7] (4014:4014:4014) (4101:4101:4101))
        (PORT d[8] (1406:1406:1406) (1381:1381:1381))
        (PORT d[9] (1473:1473:1473) (1468:1468:1468))
        (PORT d[10] (1393:1393:1393) (1367:1367:1367))
        (PORT d[11] (2249:2249:2249) (2192:2192:2192))
        (PORT d[12] (2646:2646:2646) (2586:2586:2586))
        (PORT clk (2275:2275:2275) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2311:2311:2311))
        (PORT d[0] (1401:1401:1401) (1269:1269:1269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3836:3836:3836) (3989:3989:3989))
        (PORT d[1] (5156:5156:5156) (5132:5132:5132))
        (PORT d[2] (3237:3237:3237) (3295:3295:3295))
        (PORT d[3] (4955:4955:4955) (4902:4902:4902))
        (PORT d[4] (5672:5672:5672) (5627:5627:5627))
        (PORT d[5] (6643:6643:6643) (6573:6573:6573))
        (PORT d[6] (3548:3548:3548) (3638:3638:3638))
        (PORT d[7] (2585:2585:2585) (2649:2649:2649))
        (PORT d[8] (3671:3671:3671) (3651:3651:3651))
        (PORT d[9] (5438:5438:5438) (5448:5448:5448))
        (PORT d[10] (4205:4205:4205) (4138:4138:4138))
        (PORT d[11] (6021:6021:6021) (5993:5993:5993))
        (PORT d[12] (6513:6513:6513) (6443:6443:6443))
        (PORT clk (2248:2248:2248) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2282:2282:2282))
        (PORT d[0] (3519:3519:3519) (3445:3445:3445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1147:1147:1147) (1157:1157:1157))
        (PORT d[1] (1146:1146:1146) (1153:1153:1153))
        (PORT d[2] (2193:2193:2193) (2244:2244:2244))
        (PORT d[3] (3946:3946:3946) (3863:3863:3863))
        (PORT d[4] (3568:3568:3568) (3431:3431:3431))
        (PORT d[5] (1992:1992:1992) (1932:1932:1932))
        (PORT d[6] (5199:5199:5199) (5039:5039:5039))
        (PORT d[7] (4329:4329:4329) (4404:4404:4404))
        (PORT d[8] (1366:1366:1366) (1337:1337:1337))
        (PORT d[9] (1479:1479:1479) (1473:1473:1473))
        (PORT d[10] (1396:1396:1396) (1364:1364:1364))
        (PORT d[11] (2272:2272:2272) (2216:2216:2216))
        (PORT d[12] (2350:2350:2350) (2299:2299:2299))
        (PORT clk (2277:2277:2277) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2312:2312:2312))
        (PORT d[0] (798:798:798) (711:711:711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4418:4418:4418) (4496:4496:4496))
        (PORT d[1] (6213:6213:6213) (6238:6238:6238))
        (PORT d[2] (2484:2484:2484) (2502:2502:2502))
        (PORT d[3] (4720:4720:4720) (4714:4714:4714))
        (PORT d[4] (2809:2809:2809) (2743:2743:2743))
        (PORT d[5] (6677:6677:6677) (6604:6604:6604))
        (PORT d[6] (5223:5223:5223) (5292:5292:5292))
        (PORT d[7] (4128:4128:4128) (4310:4310:4310))
        (PORT d[8] (4141:4141:4141) (4154:4154:4154))
        (PORT d[9] (6593:6593:6593) (6526:6526:6526))
        (PORT d[10] (3874:3874:3874) (3833:3833:3833))
        (PORT d[11] (5853:5853:5853) (5794:5794:5794))
        (PORT d[12] (4899:4899:4899) (4728:4728:4728))
        (PORT clk (2244:2244:2244) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2279:2279:2279))
        (PORT d[0] (2871:2871:2871) (2764:2764:2764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1370:1370:1370) (1378:1378:1378))
        (PORT datab (767:767:767) (722:722:722))
        (PORT datac (1838:1838:1838) (1771:1771:1771))
        (PORT datad (2064:2064:2064) (2042:2042:2042))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1373:1373:1373) (1382:1382:1382))
        (PORT datab (783:783:783) (741:741:741))
        (PORT datac (4088:4088:4088) (3957:3957:3957))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1560:1560:1560) (1476:1476:1476))
        (PORT datab (1031:1031:1031) (1031:1031:1031))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4767:4767:4767) (4907:4907:4907))
        (PORT d[1] (3075:3075:3075) (2998:2998:2998))
        (PORT d[2] (3558:3558:3558) (3614:3614:3614))
        (PORT d[3] (2852:2852:2852) (2758:2758:2758))
        (PORT d[4] (3106:3106:3106) (3024:3024:3024))
        (PORT d[5] (2996:2996:2996) (2928:2928:2928))
        (PORT d[6] (3125:3125:3125) (3011:3011:3011))
        (PORT d[7] (2665:2665:2665) (2782:2782:2782))
        (PORT d[8] (2703:2703:2703) (2699:2699:2699))
        (PORT d[9] (2642:2642:2642) (2599:2599:2599))
        (PORT d[10] (5460:5460:5460) (5472:5472:5472))
        (PORT d[11] (7745:7745:7745) (7735:7735:7735))
        (PORT d[12] (5419:5419:5419) (5318:5318:5318))
        (PORT clk (2239:2239:2239) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2274:2274:2274))
        (PORT d[0] (4909:4909:4909) (4713:4713:4713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5543:5543:5543) (5716:5716:5716))
        (PORT d[1] (4739:4739:4739) (4700:4700:4700))
        (PORT d[2] (4273:4273:4273) (4343:4343:4343))
        (PORT d[3] (5646:5646:5646) (5601:5601:5601))
        (PORT d[4] (5201:5201:5201) (5132:5132:5132))
        (PORT d[5] (5755:5755:5755) (5587:5587:5587))
        (PORT d[6] (4038:4038:4038) (4031:4031:4031))
        (PORT d[7] (2295:2295:2295) (2394:2394:2394))
        (PORT d[8] (3713:3713:3713) (3722:3722:3722))
        (PORT d[9] (5798:5798:5798) (5695:5695:5695))
        (PORT d[10] (5813:5813:5813) (5816:5816:5816))
        (PORT d[11] (6751:6751:6751) (6751:6751:6751))
        (PORT d[12] (5995:5995:5995) (5857:5857:5857))
        (PORT clk (2188:2188:2188) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2226:2226:2226))
        (PORT d[0] (2298:2298:2298) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5844:5844:5844) (6002:6002:6002))
        (PORT d[1] (4793:4793:4793) (4756:4756:4756))
        (PORT d[2] (4665:4665:4665) (4721:4721:4721))
        (PORT d[3] (4270:4270:4270) (4220:4220:4220))
        (PORT d[4] (5881:5881:5881) (5788:5788:5788))
        (PORT d[5] (6049:6049:6049) (5878:5878:5878))
        (PORT d[6] (4686:4686:4686) (4648:4648:4648))
        (PORT d[7] (1966:1966:1966) (2046:2046:2046))
        (PORT d[8] (2667:2667:2667) (2661:2661:2661))
        (PORT d[9] (4710:4710:4710) (4686:4686:4686))
        (PORT d[10] (6463:6463:6463) (6442:6442:6442))
        (PORT d[11] (2617:2617:2617) (2525:2525:2525))
        (PORT d[12] (5601:5601:5601) (5471:5471:5471))
        (PORT clk (2223:2223:2223) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2260:2260:2260))
        (PORT d[0] (2858:2858:2858) (2641:2641:2641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2123:2123:2123) (2157:2157:2157))
        (PORT datab (954:954:954) (893:893:893))
        (PORT datac (2582:2582:2582) (2525:2525:2525))
        (PORT datad (1491:1491:1491) (1393:1393:1393))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4688:4688:4688) (4800:4800:4800))
        (PORT d[1] (5689:5689:5689) (5625:5625:5625))
        (PORT d[2] (3225:3225:3225) (3279:3279:3279))
        (PORT d[3] (4377:4377:4377) (4354:4354:4354))
        (PORT d[4] (3728:3728:3728) (3657:3657:3657))
        (PORT d[5] (5409:5409:5409) (5237:5237:5237))
        (PORT d[6] (4141:4141:4141) (4165:4165:4165))
        (PORT d[7] (3397:3397:3397) (3502:3502:3502))
        (PORT d[8] (3683:3683:3683) (3683:3683:3683))
        (PORT d[9] (3568:3568:3568) (3515:3515:3515))
        (PORT d[10] (6077:6077:6077) (6072:6072:6072))
        (PORT d[11] (7134:7134:7134) (7146:7146:7146))
        (PORT d[12] (5946:5946:5946) (5775:5775:5775))
        (PORT clk (2223:2223:2223) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2256:2256:2256))
        (PORT d[0] (3450:3450:3450) (3200:3200:3200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1421:1421:1421) (1329:1329:1329))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (2077:2077:2077) (2105:2105:2105))
        (PORT datad (1894:1894:1894) (1709:1709:1709))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3390:3390:3390) (3521:3521:3521))
        (PORT d[1] (5433:5433:5433) (5415:5415:5415))
        (PORT d[2] (2868:2868:2868) (2915:2915:2915))
        (PORT d[3] (4745:4745:4745) (4737:4737:4737))
        (PORT d[4] (4092:4092:4092) (4033:4033:4033))
        (PORT d[5] (5148:5148:5148) (5047:5047:5047))
        (PORT d[6] (4155:4155:4155) (4203:4203:4203))
        (PORT d[7] (3436:3436:3436) (3571:3571:3571))
        (PORT d[8] (3696:3696:3696) (3713:3713:3713))
        (PORT d[9] (3928:3928:3928) (3875:3875:3875))
        (PORT d[10] (5841:5841:5841) (5877:5877:5877))
        (PORT d[11] (6238:6238:6238) (6200:6200:6200))
        (PORT d[12] (5843:5843:5843) (5688:5688:5688))
        (PORT clk (2225:2225:2225) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2259:2259:2259))
        (PORT d[0] (2365:2365:2365) (2339:2339:2339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4886:4886:4886) (5055:5055:5055))
        (PORT d[1] (4329:4329:4329) (4244:4244:4244))
        (PORT d[2] (3559:3559:3559) (3624:3624:3624))
        (PORT d[3] (4687:4687:4687) (4675:4675:4675))
        (PORT d[4] (5559:5559:5559) (5471:5471:5471))
        (PORT d[5] (4438:4438:4438) (4316:4316:4316))
        (PORT d[6] (3107:3107:3107) (3140:3140:3140))
        (PORT d[7] (2334:2334:2334) (2434:2434:2434))
        (PORT d[8] (3116:3116:3116) (3143:3143:3143))
        (PORT d[9] (4219:4219:4219) (4173:4173:4173))
        (PORT d[10] (5113:5113:5113) (5126:5126:5126))
        (PORT d[11] (6140:6140:6140) (6158:6158:6158))
        (PORT d[12] (5706:5706:5706) (5604:5604:5604))
        (PORT clk (2248:2248:2248) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2285:2285:2285))
        (PORT d[0] (3428:3428:3428) (3183:3183:3183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4511:4511:4511) (4667:4667:4667))
        (PORT d[1] (4033:4033:4033) (3920:3920:3920))
        (PORT d[2] (4136:4136:4136) (4137:4137:4137))
        (PORT d[3] (5019:5019:5019) (4977:4977:4977))
        (PORT d[4] (4016:4016:4016) (3890:3890:3890))
        (PORT d[5] (4367:4367:4367) (4192:4192:4192))
        (PORT d[6] (3492:3492:3492) (3540:3540:3540))
        (PORT d[7] (2998:2998:2998) (3081:3081:3081))
        (PORT d[8] (3858:3858:3858) (3902:3902:3902))
        (PORT d[9] (4581:4581:4581) (4534:4534:4534))
        (PORT d[10] (5148:5148:5148) (5165:5165:5165))
        (PORT d[11] (6727:6727:6727) (6746:6746:6746))
        (PORT d[12] (6372:6372:6372) (6242:6242:6242))
        (PORT clk (2261:2261:2261) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2299:2299:2299))
        (PORT d[0] (3259:3259:3259) (3033:3033:3033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5389:5389:5389) (5490:5490:5490))
        (PORT d[1] (6119:6119:6119) (6070:6070:6070))
        (PORT d[2] (3919:3919:3919) (3963:3963:3963))
        (PORT d[3] (4348:4348:4348) (4316:4316:4316))
        (PORT d[4] (5020:5020:5020) (4913:4913:4913))
        (PORT d[5] (6049:6049:6049) (5860:5860:5860))
        (PORT d[6] (4818:4818:4818) (4821:4821:4821))
        (PORT d[7] (4122:4122:4122) (4213:4213:4213))
        (PORT d[8] (4312:4312:4312) (4289:4289:4289))
        (PORT d[9] (5207:5207:5207) (5082:5082:5082))
        (PORT d[10] (6753:6753:6753) (6728:6728:6728))
        (PORT d[11] (7768:7768:7768) (7762:7762:7762))
        (PORT d[12] (5031:5031:5031) (4910:4910:4910))
        (PORT clk (2195:2195:2195) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2233:2233:2233))
        (PORT d[0] (3462:3462:3462) (3345:3345:3345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2112:2112:2112) (2144:2144:2144))
        (PORT datab (1470:1470:1470) (1370:1370:1370))
        (PORT datac (2578:2578:2578) (2521:2521:2521))
        (PORT datad (1524:1524:1524) (1514:1514:1514))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2458:2458:2458) (2467:2467:2467))
        (PORT datab (1740:1740:1740) (1709:1709:1709))
        (PORT datac (2079:2079:2079) (2107:2107:2107))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (2400:2400:2400) (2395:2395:2395))
        (PORT datac (2487:2487:2487) (2465:2465:2465))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5726:5726:5726) (5818:5818:5818))
        (PORT d[1] (6440:6440:6440) (6380:6380:6380))
        (PORT d[2] (3953:3953:3953) (3997:3997:3997))
        (PORT d[3] (5335:5335:5335) (5273:5273:5273))
        (PORT d[4] (5326:5326:5326) (5193:5193:5193))
        (PORT d[5] (6090:6090:6090) (5898:5898:5898))
        (PORT d[6] (4858:4858:4858) (4862:4862:4862))
        (PORT d[7] (4419:4419:4419) (4503:4503:4503))
        (PORT d[8] (3055:3055:3055) (3067:3067:3067))
        (PORT d[9] (5182:5182:5182) (5060:5060:5060))
        (PORT d[10] (4179:4179:4179) (4116:4116:4116))
        (PORT d[11] (7737:7737:7737) (7740:7740:7740))
        (PORT d[12] (5308:5308:5308) (5172:5172:5172))
        (PORT clk (2209:2209:2209) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2245:2245:2245))
        (PORT d[0] (2205:2205:2205) (2102:2102:2102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2079:2079:2079) (1954:1954:1954))
        (PORT datab (788:788:788) (763:763:763))
        (PORT datac (595:595:595) (537:537:537))
        (PORT datad (1343:1343:1343) (1343:1343:1343))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1591:1591:1591) (1535:1535:1535))
        (PORT datab (1032:1032:1032) (1032:1032:1032))
        (PORT datac (1365:1365:1365) (1355:1355:1355))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (2104:2104:2104) (2032:2032:2032))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5001:5001:5001) (5042:5042:5042))
        (PORT d[1] (6238:6238:6238) (6249:6249:6249))
        (PORT d[2] (3874:3874:3874) (3883:3883:3883))
        (PORT d[3] (5685:5685:5685) (5656:5656:5656))
        (PORT d[4] (2276:2276:2276) (2205:2205:2205))
        (PORT d[5] (8766:8766:8766) (8720:8720:8720))
        (PORT d[6] (2430:2430:2430) (2428:2428:2428))
        (PORT d[7] (4711:4711:4711) (4775:4775:4775))
        (PORT d[8] (2572:2572:2572) (2478:2478:2478))
        (PORT d[9] (7780:7780:7780) (7770:7770:7770))
        (PORT d[10] (2301:2301:2301) (2227:2227:2227))
        (PORT d[11] (4550:4550:4550) (4446:4446:4446))
        (PORT d[12] (3834:3834:3834) (3715:3715:3715))
        (PORT clk (2232:2232:2232) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2267:2267:2267))
        (PORT d[0] (2024:2024:2024) (1857:1857:1857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3822:3822:3822) (3972:3972:3972))
        (PORT d[1] (5873:5873:5873) (5841:5841:5841))
        (PORT d[2] (3586:3586:3586) (3637:3637:3637))
        (PORT d[3] (5029:5029:5029) (5013:5013:5013))
        (PORT d[4] (5906:5906:5906) (5816:5816:5816))
        (PORT d[5] (7483:7483:7483) (7493:7493:7493))
        (PORT d[6] (3240:3240:3240) (3316:3316:3316))
        (PORT d[7] (2037:2037:2037) (2116:2116:2116))
        (PORT d[8] (4296:4296:4296) (4253:4253:4253))
        (PORT d[9] (6132:6132:6132) (6115:6115:6115))
        (PORT d[10] (3554:3554:3554) (3480:3480:3480))
        (PORT d[11] (6958:6958:6958) (6886:6886:6886))
        (PORT d[12] (6732:6732:6732) (6585:6585:6585))
        (PORT clk (2267:2267:2267) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2302:2302:2302))
        (PORT d[0] (2799:2799:2799) (2710:2710:2710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3846:3846:3846) (3992:3992:3992))
        (PORT d[1] (6480:6480:6480) (6436:6436:6436))
        (PORT d[2] (2579:2579:2579) (2639:2639:2639))
        (PORT d[3] (5050:5050:5050) (5030:5030:5030))
        (PORT d[4] (5929:5929:5929) (5845:5845:5845))
        (PORT d[5] (7317:7317:7317) (7217:7217:7217))
        (PORT d[6] (3219:3219:3219) (3295:3295:3295))
        (PORT d[7] (1908:1908:1908) (1977:1977:1977))
        (PORT d[8] (4598:4598:4598) (4533:4533:4533))
        (PORT d[9] (6073:6073:6073) (6059:6059:6059))
        (PORT d[10] (3849:3849:3849) (3760:3760:3760))
        (PORT d[11] (6920:6920:6920) (6850:6850:6850))
        (PORT d[12] (6733:6733:6733) (6585:6585:6585))
        (PORT clk (2267:2267:2267) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2302:2302:2302))
        (PORT d[0] (2391:2391:2391) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4385:4385:4385) (4463:4463:4463))
        (PORT d[1] (6221:6221:6221) (6252:6252:6252))
        (PORT d[2] (2449:2449:2449) (2476:2476:2476))
        (PORT d[3] (4729:4729:4729) (4704:4704:4704))
        (PORT d[4] (2817:2817:2817) (2764:2764:2764))
        (PORT d[5] (6669:6669:6669) (6595:6595:6595))
        (PORT d[6] (4943:4943:4943) (5023:5023:5023))
        (PORT d[7] (4114:4114:4114) (4295:4295:4295))
        (PORT d[8] (4101:4101:4101) (4114:4114:4114))
        (PORT d[9] (6300:6300:6300) (6244:6244:6244))
        (PORT d[10] (4610:4610:4610) (4562:4562:4562))
        (PORT d[11] (5821:5821:5821) (5749:5749:5749))
        (PORT d[12] (4890:4890:4890) (4719:4719:4719))
        (PORT clk (2243:2243:2243) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (PORT d[0] (2511:2511:2511) (2416:2416:2416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (829:829:829))
        (PORT datab (2110:2110:2110) (2124:2124:2124))
        (PORT datac (1417:1417:1417) (1439:1439:1439))
        (PORT datad (2296:2296:2296) (2236:2236:2236))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1458:1458:1458) (1470:1470:1470))
        (PORT datab (1463:1463:1463) (1366:1366:1366))
        (PORT datac (2250:2250:2250) (2175:2175:2175))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2672:2672:2672) (2770:2770:2770))
        (PORT d[1] (6209:6209:6209) (6240:6240:6240))
        (PORT d[2] (3491:3491:3491) (3494:3494:3494))
        (PORT d[3] (4977:4977:4977) (4918:4918:4918))
        (PORT d[4] (5037:5037:5037) (4957:4957:4957))
        (PORT d[5] (6828:6828:6828) (6674:6674:6674))
        (PORT d[6] (5627:5627:5627) (5692:5692:5692))
        (PORT d[7] (3814:3814:3814) (3977:3977:3977))
        (PORT d[8] (3449:3449:3449) (3493:3493:3493))
        (PORT d[9] (5336:5336:5336) (5285:5285:5285))
        (PORT d[10] (4581:4581:4581) (4541:4541:4541))
        (PORT d[11] (5943:5943:5943) (5898:5898:5898))
        (PORT d[12] (6223:6223:6223) (5999:5999:5999))
        (PORT clk (2262:2262:2262) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2297:2297:2297))
        (PORT d[0] (3883:3883:3883) (3792:3792:3792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2694:2694:2694) (2637:2637:2637))
        (PORT d[1] (2008:2008:2008) (1968:1968:1968))
        (PORT d[2] (1959:1959:1959) (1900:1900:1900))
        (PORT d[3] (2274:2274:2274) (2210:2210:2210))
        (PORT d[4] (1951:1951:1951) (1894:1894:1894))
        (PORT d[5] (2060:2060:2060) (2018:2018:2018))
        (PORT d[6] (1363:1363:1363) (1341:1341:1341))
        (PORT d[7] (1551:1551:1551) (1609:1609:1609))
        (PORT d[8] (1918:1918:1918) (1860:1860:1860))
        (PORT d[9] (1337:1337:1337) (1300:1300:1300))
        (PORT d[10] (1351:1351:1351) (1304:1304:1304))
        (PORT d[11] (1333:1333:1333) (1287:1287:1287))
        (PORT d[12] (1652:1652:1652) (1620:1620:1620))
        (PORT clk (2269:2269:2269) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2303:2303:2303))
        (PORT d[0] (1358:1358:1358) (1227:1227:1227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (422:422:422))
        (PORT datab (1446:1446:1446) (1458:1458:1458))
        (PORT datac (1994:1994:1994) (1945:1945:1945))
        (PORT datad (1197:1197:1197) (1115:1115:1115))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2983:2983:2983) (3076:3076:3076))
        (PORT d[1] (5876:5876:5876) (5888:5888:5888))
        (PORT d[2] (2631:2631:2631) (2705:2705:2705))
        (PORT d[3] (5066:5066:5066) (5071:5071:5071))
        (PORT d[4] (4918:4918:4918) (4838:4838:4838))
        (PORT d[5] (7071:7071:7071) (7055:7055:7055))
        (PORT d[6] (2983:2983:2983) (3009:3009:3009))
        (PORT d[7] (2658:2658:2658) (2739:2739:2739))
        (PORT d[8] (3155:3155:3155) (3177:3177:3177))
        (PORT d[9] (6255:6255:6255) (6329:6329:6329))
        (PORT d[10] (3912:3912:3912) (3851:3851:3851))
        (PORT d[11] (5238:5238:5238) (5193:5193:5193))
        (PORT d[12] (5632:5632:5632) (5489:5489:5489))
        (PORT clk (2218:2218:2218) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2252:2252:2252))
        (PORT d[0] (4035:4035:4035) (3688:3688:3688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6598:6598:6598) (6725:6725:6725))
        (PORT d[1] (5474:5474:5474) (5428:5428:5428))
        (PORT d[2] (4296:4296:4296) (4341:4341:4341))
        (PORT d[3] (4631:4631:4631) (4583:4583:4583))
        (PORT d[4] (5995:5995:5995) (5919:5919:5919))
        (PORT d[5] (6307:6307:6307) (6234:6234:6234))
        (PORT d[6] (4923:4923:4923) (4846:4846:4846))
        (PORT d[7] (4952:4952:4952) (4988:4988:4988))
        (PORT d[8] (5216:5216:5216) (5145:5145:5145))
        (PORT d[9] (5407:5407:5407) (5406:5406:5406))
        (PORT d[10] (5005:5005:5005) (4961:4961:4961))
        (PORT d[11] (5315:5315:5315) (5262:5262:5262))
        (PORT d[12] (7220:7220:7220) (7162:7162:7162))
        (PORT clk (2234:2234:2234) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2270:2270:2270))
        (PORT d[0] (2134:2134:2134) (2020:2020:2020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2022:2022:2022) (2023:2023:2023))
        (PORT datab (1446:1446:1446) (1458:1458:1458))
        (PORT datac (2215:2215:2215) (2028:2028:2028))
        (PORT datad (294:294:294) (380:380:380))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1996:1996:1996) (1940:1940:1940))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (268:268:268) (339:339:339))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5898:5898:5898) (6040:6040:6040))
        (PORT d[1] (6380:6380:6380) (6307:6307:6307))
        (PORT d[2] (3643:3643:3643) (3705:3705:3705))
        (PORT d[3] (4244:4244:4244) (4165:4165:4165))
        (PORT d[4] (6704:6704:6704) (6631:6631:6631))
        (PORT d[5] (5664:5664:5664) (5616:5616:5616))
        (PORT d[6] (3941:3941:3941) (3904:3904:3904))
        (PORT d[7] (4013:4013:4013) (4086:4086:4086))
        (PORT d[8] (4249:4249:4249) (4215:4215:4215))
        (PORT d[9] (6029:6029:6029) (6011:6011:6011))
        (PORT d[10] (4283:4283:4283) (4246:4246:4246))
        (PORT d[11] (5340:5340:5340) (5320:5320:5320))
        (PORT d[12] (6858:6858:6858) (6778:6778:6778))
        (PORT clk (2194:2194:2194) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2229:2229:2229))
        (PORT d[0] (1812:1812:1812) (1734:1734:1734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6511:6511:6511) (6651:6651:6651))
        (PORT d[1] (5382:5382:5382) (5306:5306:5306))
        (PORT d[2] (5238:5238:5238) (5270:5270:5270))
        (PORT d[3] (4645:4645:4645) (4584:4584:4584))
        (PORT d[4] (6200:6200:6200) (6091:6091:6091))
        (PORT d[5] (6683:6683:6683) (6490:6490:6490))
        (PORT d[6] (1980:1980:1980) (1927:1927:1927))
        (PORT d[7] (1926:1926:1926) (1995:1995:1995))
        (PORT d[8] (2309:2309:2309) (2244:2244:2244))
        (PORT d[9] (1960:1960:1960) (1907:1907:1907))
        (PORT d[10] (1965:1965:1965) (1892:1892:1892))
        (PORT d[11] (1994:1994:1994) (1928:1928:1928))
        (PORT d[12] (6259:6259:6259) (6098:6098:6098))
        (PORT clk (2243:2243:2243) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2280:2280:2280))
        (PORT d[0] (1922:1922:1922) (1852:1852:1852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2003:2003:2003) (1940:1940:1940))
        (PORT datab (1949:1949:1949) (1890:1890:1890))
        (PORT datac (1569:1569:1569) (1534:1534:1534))
        (PORT datad (674:674:674) (634:634:634))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3026:3026:3026) (3094:3094:3094))
        (PORT d[1] (6368:6368:6368) (6429:6429:6429))
        (PORT d[2] (3806:3806:3806) (3827:3827:3827))
        (PORT d[3] (5743:5743:5743) (5731:5731:5731))
        (PORT d[4] (4378:4378:4378) (4367:4367:4367))
        (PORT d[5] (6311:6311:6311) (6254:6254:6254))
        (PORT d[6] (3879:3879:3879) (3968:3968:3968))
        (PORT d[7] (6164:6164:6164) (6349:6349:6349))
        (PORT d[8] (4099:4099:4099) (4109:4109:4109))
        (PORT d[9] (5329:5329:5329) (5326:5326:5326))
        (PORT d[10] (4879:4879:4879) (4813:4813:4813))
        (PORT d[11] (5663:5663:5663) (5514:5514:5514))
        (PORT d[12] (3956:3956:3956) (3776:3776:3776))
        (PORT clk (2175:2175:2175) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2211:2211:2211))
        (PORT d[0] (2771:2771:2771) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3772:3772:3772) (3889:3889:3889))
        (PORT d[1] (5823:5823:5823) (5805:5805:5805))
        (PORT d[2] (3254:3254:3254) (3318:3318:3318))
        (PORT d[3] (5043:5043:5043) (5040:5040:5040))
        (PORT d[4] (5603:5603:5603) (5525:5525:5525))
        (PORT d[5] (7187:7187:7187) (7210:7210:7210))
        (PORT d[6] (3194:3194:3194) (3264:3264:3264))
        (PORT d[7] (2358:2358:2358) (2429:2429:2429))
        (PORT d[8] (4048:4048:4048) (4027:4027:4027))
        (PORT d[9] (7490:7490:7490) (7497:7497:7497))
        (PORT d[10] (3830:3830:3830) (3740:3740:3740))
        (PORT d[11] (5681:5681:5681) (5643:5643:5643))
        (PORT d[12] (6405:6405:6405) (6270:6270:6270))
        (PORT clk (2245:2245:2245) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2282:2282:2282))
        (PORT d[0] (4349:4349:4349) (4111:4111:4111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (829:829:829))
        (PORT datab (2514:2514:2514) (2450:2450:2450))
        (PORT datac (1415:1415:1415) (1437:1437:1437))
        (PORT datad (2533:2533:2533) (2441:2441:2441))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (670:670:670))
        (PORT datab (791:791:791) (823:823:823))
        (PORT datac (1489:1489:1489) (1401:1401:1401))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2170:2170:2170) (2093:2093:2093))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (977:977:977) (930:930:930))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (1950:1950:1950))
        (PORT d[1] (1447:1447:1447) (1433:1433:1433))
        (PORT d[2] (2115:2115:2115) (2131:2131:2131))
        (PORT d[3] (3931:3931:3931) (3877:3877:3877))
        (PORT d[4] (5074:5074:5074) (4916:4916:4916))
        (PORT d[5] (6977:6977:6977) (6906:6906:6906))
        (PORT d[6] (5227:5227:5227) (5262:5262:5262))
        (PORT d[7] (4970:4970:4970) (5003:5003:5003))
        (PORT d[8] (1692:1692:1692) (1648:1648:1648))
        (PORT d[9] (6656:6656:6656) (6616:6616:6616))
        (PORT d[10] (5554:5554:5554) (5468:5468:5468))
        (PORT d[11] (4646:4646:4646) (4527:4527:4527))
        (PORT d[12] (4303:4303:4303) (4167:4167:4167))
        (PORT clk (2257:2257:2257) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2289:2289:2289))
        (PORT d[0] (1205:1205:1205) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3419:3419:3419) (3524:3524:3524))
        (PORT d[1] (6279:6279:6279) (6288:6288:6288))
        (PORT d[2] (2520:2520:2520) (2558:2558:2558))
        (PORT d[3] (5710:5710:5710) (5689:5689:5689))
        (PORT d[4] (5866:5866:5866) (5799:5799:5799))
        (PORT d[5] (6861:6861:6861) (6873:6873:6873))
        (PORT d[6] (2842:2842:2842) (2899:2899:2899))
        (PORT d[7] (2770:2770:2770) (2883:2883:2883))
        (PORT d[8] (3210:3210:3210) (3252:3252:3252))
        (PORT d[9] (6530:6530:6530) (6577:6577:6577))
        (PORT d[10] (3097:3097:3097) (3003:3003:3003))
        (PORT d[11] (5767:5767:5767) (5649:5649:5649))
        (PORT d[12] (5338:5338:5338) (5232:5232:5232))
        (PORT clk (2207:2207:2207) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2243:2243:2243))
        (PORT d[0] (3637:3637:3637) (3472:3472:3472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4868:4868:4868) (5017:5017:5017))
        (PORT d[1] (3361:3361:3361) (3272:3272:3272))
        (PORT d[2] (3240:3240:3240) (3302:3302:3302))
        (PORT d[3] (5619:5619:5619) (5549:5549:5549))
        (PORT d[4] (3358:3358:3358) (3250:3250:3250))
        (PORT d[5] (3547:3547:3547) (3428:3428:3428))
        (PORT d[6] (3563:3563:3563) (3619:3619:3619))
        (PORT d[7] (2714:2714:2714) (2833:2833:2833))
        (PORT d[8] (3584:3584:3584) (3637:3637:3637))
        (PORT d[9] (4869:4869:4869) (4816:4816:4816))
        (PORT d[10] (5444:5444:5444) (5455:5455:5455))
        (PORT d[11] (7744:7744:7744) (7734:7734:7734))
        (PORT d[12] (5705:5705:5705) (5593:5593:5593))
        (PORT clk (2232:2232:2232) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2269:2269:2269))
        (PORT d[0] (2682:2682:2682) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2470:2470:2470) (2465:2465:2465))
        (PORT datab (1860:1860:1860) (1784:1784:1784))
        (PORT datac (1067:1067:1067) (1078:1078:1078))
        (PORT datad (2305:2305:2305) (2251:2251:2251))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4055:4055:4055) (4146:4146:4146))
        (PORT d[1] (6527:6527:6527) (6568:6568:6568))
        (PORT d[2] (2421:2421:2421) (2443:2443:2443))
        (PORT d[3] (6062:6062:6062) (6024:6024:6024))
        (PORT d[4] (3080:3080:3080) (3005:3005:3005))
        (PORT d[5] (5997:5997:5997) (5943:5943:5943))
        (PORT d[6] (4609:4609:4609) (4699:4699:4699))
        (PORT d[7] (4128:4128:4128) (4309:4309:4309))
        (PORT d[8] (3827:3827:3827) (3845:3845:3845))
        (PORT d[9] (5974:5974:5974) (5929:5929:5929))
        (PORT d[10] (4300:4300:4300) (4261:4261:4261))
        (PORT d[11] (5518:5518:5518) (5457:5457:5457))
        (PORT d[12] (5412:5412:5412) (5194:5194:5194))
        (PORT clk (2228:2228:2228) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2260:2260:2260))
        (PORT d[0] (2800:2800:2800) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (726:726:726))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1069:1069:1069) (1081:1081:1081))
        (PORT datad (3024:3024:3024) (2795:2795:2795))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4590:4590:4590) (4627:4627:4627))
        (PORT d[1] (6575:6575:6575) (6578:6578:6578))
        (PORT d[2] (3527:3527:3527) (3543:3543:3543))
        (PORT d[3] (5402:5402:5402) (5386:5386:5386))
        (PORT d[4] (2637:2637:2637) (2560:2560:2560))
        (PORT d[5] (8473:8473:8473) (8436:8436:8436))
        (PORT d[6] (4707:4707:4707) (4732:4732:4732))
        (PORT d[7] (4063:4063:4063) (4154:4154:4154))
        (PORT d[8] (2738:2738:2738) (2761:2761:2761))
        (PORT d[9] (7495:7495:7495) (7498:7498:7498))
        (PORT d[10] (5069:5069:5069) (4943:4943:4943))
        (PORT d[11] (4189:4189:4189) (4100:4100:4100))
        (PORT d[12] (3508:3508:3508) (3403:3403:3403))
        (PORT clk (2210:2210:2210) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2245:2245:2245))
        (PORT d[0] (2843:2843:2843) (2607:2607:2607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3661:3661:3661) (3742:3742:3742))
        (PORT d[1] (5845:5845:5845) (5849:5849:5849))
        (PORT d[2] (2813:2813:2813) (2837:2837:2837))
        (PORT d[3] (4344:4344:4344) (4311:4311:4311))
        (PORT d[4] (4433:4433:4433) (4378:4378:4378))
        (PORT d[5] (6437:6437:6437) (6292:6292:6292))
        (PORT d[6] (5405:5405:5405) (5401:5401:5401))
        (PORT d[7] (4038:4038:4038) (4182:4182:4182))
        (PORT d[8] (3745:3745:3745) (3777:3777:3777))
        (PORT d[9] (4659:4659:4659) (4628:4628:4628))
        (PORT d[10] (6802:6802:6802) (6807:6807:6807))
        (PORT d[11] (6150:6150:6150) (6080:6080:6080))
        (PORT d[12] (5914:5914:5914) (5755:5755:5755))
        (PORT clk (2250:2250:2250) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2284:2284:2284))
        (PORT d[0] (3076:3076:3076) (2940:2940:2940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (828:828:828))
        (PORT datab (1580:1580:1580) (1515:1515:1515))
        (PORT datac (1411:1411:1411) (1432:1432:1432))
        (PORT datad (2420:2420:2420) (2407:2407:2407))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6181:6181:6181) (6326:6326:6326))
        (PORT d[1] (4811:4811:4811) (4772:4772:4772))
        (PORT d[2] (4920:4920:4920) (4964:4964:4964))
        (PORT d[3] (4333:4333:4333) (4290:4290:4290))
        (PORT d[4] (5857:5857:5857) (5765:5765:5765))
        (PORT d[5] (6397:6397:6397) (6216:6216:6216))
        (PORT d[6] (4659:4659:4659) (4625:4625:4625))
        (PORT d[7] (1884:1884:1884) (1950:1950:1950))
        (PORT d[8] (2638:2638:2638) (2556:2556:2556))
        (PORT d[9] (4711:4711:4711) (4687:4687:4687))
        (PORT d[10] (6437:6437:6437) (6422:6422:6422))
        (PORT d[11] (2326:2326:2326) (2251:2251:2251))
        (PORT d[12] (5916:5916:5916) (5767:5767:5767))
        (PORT clk (2241:2241:2241) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2275:2275:2275))
        (PORT d[0] (1452:1452:1452) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3613:3613:3613) (3700:3700:3700))
        (PORT d[1] (6544:6544:6544) (6566:6566:6566))
        (PORT d[2] (2893:2893:2893) (2958:2958:2958))
        (PORT d[3] (5415:5415:5415) (5443:5443:5443))
        (PORT d[4] (4375:4375:4375) (4379:4379:4379))
        (PORT d[5] (7547:7547:7547) (7471:7471:7471))
        (PORT d[6] (3556:3556:3556) (3633:3633:3633))
        (PORT d[7] (3367:3367:3367) (3455:3455:3455))
        (PORT d[8] (3033:3033:3033) (3018:3018:3018))
        (PORT d[9] (5813:5813:5813) (5840:5840:5840))
        (PORT d[10] (4211:4211:4211) (4172:4172:4172))
        (PORT d[11] (5234:5234:5234) (5163:5163:5163))
        (PORT d[12] (3217:3217:3217) (3116:3116:3116))
        (PORT clk (2234:2234:2234) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2269:2269:2269))
        (PORT d[0] (2692:2692:2692) (2515:2515:2515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1460:1460:1460) (1472:1472:1472))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1890:1890:1890) (1830:1830:1830))
        (PORT datad (1908:1908:1908) (1817:1817:1817))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1634:1634:1634) (1610:1610:1610))
        (PORT datab (799:799:799) (832:832:832))
        (PORT datac (854:854:854) (772:772:772))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3008:3008:3008) (3089:3089:3089))
        (PORT d[1] (6288:6288:6288) (6324:6324:6324))
        (PORT d[2] (2197:2197:2197) (2242:2242:2242))
        (PORT d[3] (5446:5446:5446) (5467:5467:5467))
        (PORT d[4] (4489:4489:4489) (4385:4385:4385))
        (PORT d[5] (6767:6767:6767) (6776:6776:6776))
        (PORT d[6] (3167:3167:3167) (3246:3246:3246))
        (PORT d[7] (2765:2765:2765) (2888:2888:2888))
        (PORT d[8] (3543:3543:3543) (3587:3587:3587))
        (PORT d[9] (6108:6108:6108) (6141:6141:6141))
        (PORT d[10] (3797:3797:3797) (3710:3710:3710))
        (PORT d[11] (5727:5727:5727) (5707:5707:5707))
        (PORT d[12] (5282:5282:5282) (5126:5126:5126))
        (PORT clk (2236:2236:2236) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2272:2272:2272))
        (PORT d[0] (2690:2690:2690) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3741:3741:3741) (3823:3823:3823))
        (PORT d[1] (6854:6854:6854) (6827:6827:6827))
        (PORT d[2] (3575:3575:3575) (3617:3617:3617))
        (PORT d[3] (6054:6054:6054) (6028:6028:6028))
        (PORT d[4] (5511:5511:5511) (5406:5406:5406))
        (PORT d[5] (6409:6409:6409) (6398:6398:6398))
        (PORT d[6] (3339:3339:3339) (3363:3363:3363))
        (PORT d[7] (3669:3669:3669) (3721:3721:3721))
        (PORT d[8] (3481:3481:3481) (3502:3502:3502))
        (PORT d[9] (6275:6275:6275) (6342:6342:6342))
        (PORT d[10] (3401:3401:3401) (3279:3279:3279))
        (PORT d[11] (6337:6337:6337) (6283:6283:6283))
        (PORT d[12] (6627:6627:6627) (6455:6455:6455))
        (PORT clk (2158:2158:2158) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2195:2195:2195))
        (PORT d[0] (2300:2300:2300) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1287:1287:1287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2522:2522:2522) (2432:2432:2432))
        (PORT datab (1903:1903:1903) (1859:1859:1859))
        (PORT datac (2003:2003:2003) (2017:2017:2017))
        (PORT datad (1497:1497:1497) (1414:1414:1414))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3696:3696:3696) (3780:3780:3780))
        (PORT d[1] (6378:6378:6378) (6430:6430:6430))
        (PORT d[2] (2832:2832:2832) (2864:2864:2864))
        (PORT d[3] (5423:5423:5423) (5445:5445:5445))
        (PORT d[4] (4740:4740:4740) (4757:4757:4757))
        (PORT d[5] (7502:7502:7502) (7494:7494:7494))
        (PORT d[6] (3808:3808:3808) (3876:3876:3876))
        (PORT d[7] (3412:3412:3412) (3521:3521:3521))
        (PORT d[8] (4136:4136:4136) (4163:4163:4163))
        (PORT d[9] (6423:6423:6423) (6442:6442:6442))
        (PORT d[10] (4107:4107:4107) (4001:4001:4001))
        (PORT d[11] (6226:6226:6226) (6147:6147:6147))
        (PORT d[12] (5888:5888:5888) (5711:5711:5711))
        (PORT clk (2210:2210:2210) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2245:2245:2245))
        (PORT d[0] (2483:2483:2483) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3712:3712:3712) (3772:3772:3772))
        (PORT d[1] (8668:8668:8668) (8675:8675:8675))
        (PORT d[2] (4539:4539:4539) (4541:4541:4541))
        (PORT d[3] (6399:6399:6399) (6367:6367:6367))
        (PORT d[4] (5042:5042:5042) (5017:5017:5017))
        (PORT d[5] (6701:6701:6701) (6648:6648:6648))
        (PORT d[6] (4573:4573:4573) (4648:4648:4648))
        (PORT d[7] (6819:6819:6819) (6981:6981:6981))
        (PORT d[8] (4763:4763:4763) (4754:4754:4754))
        (PORT d[9] (6369:6369:6369) (6353:6353:6353))
        (PORT d[10] (5816:5816:5816) (5713:5713:5713))
        (PORT d[11] (6320:6320:6320) (6149:6149:6149))
        (PORT d[12] (4256:4256:4256) (4080:4080:4080))
        (PORT clk (2217:2217:2217) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2252:2252:2252))
        (PORT d[0] (3288:3288:3288) (2998:2998:2998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (829:829:829))
        (PORT datab (2120:2120:2120) (2109:2109:2109))
        (PORT datac (1415:1415:1415) (1437:1437:1437))
        (PORT datad (2183:2183:2183) (2065:2065:2065))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3060:3060:3060) (3161:3161:3161))
        (PORT d[1] (6168:6168:6168) (6165:6165:6165))
        (PORT d[2] (2614:2614:2614) (2698:2698:2698))
        (PORT d[3] (5396:5396:5396) (5391:5391:5391))
        (PORT d[4] (5200:5200:5200) (5104:5104:5104))
        (PORT d[5] (7436:7436:7436) (7410:7410:7410))
        (PORT d[6] (3367:3367:3367) (3386:3386:3386))
        (PORT d[7] (3016:3016:3016) (3090:3090:3090))
        (PORT d[8] (3392:3392:3392) (3405:3405:3405))
        (PORT d[9] (6592:6592:6592) (6637:6637:6637))
        (PORT d[10] (4551:4551:4551) (4464:4464:4464))
        (PORT d[11] (5390:5390:5390) (5367:5367:5367))
        (PORT d[12] (5929:5929:5929) (5783:5783:5783))
        (PORT clk (2208:2208:2208) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2242:2242:2242))
        (PORT d[0] (2483:2483:2483) (2409:2409:2409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4977:4977:4977) (5011:5011:5011))
        (PORT d[1] (7213:7213:7213) (7187:7187:7187))
        (PORT d[2] (4194:4194:4194) (4192:4192:4192))
        (PORT d[3] (5743:5743:5743) (5716:5716:5716))
        (PORT d[4] (2237:2237:2237) (2165:2165:2165))
        (PORT d[5] (8735:8735:8735) (8685:8685:8685))
        (PORT d[6] (2399:2399:2399) (2397:2397:2397))
        (PORT d[7] (4751:4751:4751) (4813:4813:4813))
        (PORT d[8] (2539:2539:2539) (2446:2446:2446))
        (PORT d[9] (1972:1972:1972) (1912:1912:1912))
        (PORT d[10] (1942:1942:1942) (1877:1877:1877))
        (PORT d[11] (4525:4525:4525) (4423:4423:4423))
        (PORT d[12] (4170:4170:4170) (4036:4036:4036))
        (PORT clk (2249:2249:2249) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2280:2280:2280))
        (PORT d[0] (2462:2462:2462) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2145:2145:2145) (2139:2139:2139))
        (PORT datab (1276:1276:1276) (1175:1175:1175))
        (PORT datac (1414:1414:1414) (1436:1436:1436))
        (PORT datad (755:755:755) (788:788:788))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4652:4652:4652) (4697:4697:4697))
        (PORT d[1] (5925:5925:5925) (5956:5956:5956))
        (PORT d[2] (3849:3849:3849) (3856:3856:3856))
        (PORT d[3] (5423:5423:5423) (5409:5409:5409))
        (PORT d[4] (2605:2605:2605) (2522:2522:2522))
        (PORT d[5] (8419:8419:8419) (8383:8383:8383))
        (PORT d[6] (2061:2061:2061) (2072:2072:2072))
        (PORT d[7] (4391:4391:4391) (4469:4469:4469))
        (PORT d[8] (2791:2791:2791) (2815:2815:2815))
        (PORT d[9] (7435:7435:7435) (7427:7427:7427))
        (PORT d[10] (3425:3425:3425) (3326:3326:3326))
        (PORT d[11] (4198:4198:4198) (4110:4110:4110))
        (PORT d[12] (3827:3827:3827) (3709:3709:3709))
        (PORT clk (2221:2221:2221) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2256:2256:2256))
        (PORT d[0] (3611:3611:3611) (3566:3566:3566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2667:2667:2667) (2762:2762:2762))
        (PORT d[1] (6257:6257:6257) (6284:6284:6284))
        (PORT d[2] (2790:2790:2790) (2806:2806:2806))
        (PORT d[3] (5065:5065:5065) (5037:5037:5037))
        (PORT d[4] (3121:3121:3121) (3040:3040:3040))
        (PORT d[5] (6979:6979:6979) (6897:6897:6897))
        (PORT d[6] (5277:5277:5277) (5348:5348:5348))
        (PORT d[7] (4135:4135:4135) (4317:4317:4317))
        (PORT d[8] (4182:4182:4182) (4207:4207:4207))
        (PORT d[9] (6633:6633:6633) (6567:6567:6567))
        (PORT d[10] (5256:5256:5256) (5191:5191:5191))
        (PORT d[11] (6219:6219:6219) (6146:6146:6146))
        (PORT d[12] (5524:5524:5524) (5318:5318:5318))
        (PORT clk (2246:2246:2246) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2282:2282:2282))
        (PORT d[0] (4736:4736:4736) (4463:4463:4463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (829:829:829))
        (PORT datab (1563:1563:1563) (1450:1450:1450))
        (PORT datac (1413:1413:1413) (1435:1435:1435))
        (PORT datad (2004:2004:2004) (1948:1948:1948))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (797:797:797) (830:830:830))
        (PORT datac (186:186:186) (214:214:214))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1260:1260:1260))
        (PORT datab (791:791:791) (823:823:823))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1635:1635:1635) (1610:1610:1610))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (2138:2138:2138) (2050:2050:2050))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4634:4634:4634) (4833:4833:4833))
        (PORT d[1] (5098:5098:5098) (5067:5067:5067))
        (PORT d[2] (3310:3310:3310) (3384:3384:3384))
        (PORT d[3] (4863:4863:4863) (4776:4776:4776))
        (PORT d[4] (5683:5683:5683) (5638:5638:5638))
        (PORT d[5] (6084:6084:6084) (6048:6048:6048))
        (PORT d[6] (2978:2978:2978) (2972:2972:2972))
        (PORT d[7] (3316:3316:3316) (3414:3414:3414))
        (PORT d[8] (3340:3340:3340) (3336:3336:3336))
        (PORT d[9] (5311:5311:5311) (5317:5317:5317))
        (PORT d[10] (4999:4999:4999) (4982:4982:4982))
        (PORT d[11] (6845:6845:6845) (6873:6873:6873))
        (PORT d[12] (7255:7255:7255) (7202:7202:7202))
        (PORT clk (2211:2211:2211) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2247:2247:2247))
        (PORT d[0] (2009:2009:2009) (1968:1968:1968))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4496:4496:4496) (4649:4649:4649))
        (PORT d[1] (3695:3695:3695) (3595:3595:3595))
        (PORT d[2] (3499:3499:3499) (3530:3530:3530))
        (PORT d[3] (5263:5263:5263) (5217:5217:5217))
        (PORT d[4] (3973:3973:3973) (3841:3841:3841))
        (PORT d[5] (3597:3597:3597) (3480:3480:3480))
        (PORT d[6] (3542:3542:3542) (3596:3596:3596))
        (PORT d[7] (2690:2690:2690) (2808:2808:2808))
        (PORT d[8] (3355:3355:3355) (3328:3328:3328))
        (PORT d[9] (4543:4543:4543) (4502:4502:4502))
        (PORT d[10] (5116:5116:5116) (5136:5136:5136))
        (PORT d[11] (7411:7411:7411) (7413:7413:7413))
        (PORT d[12] (5728:5728:5728) (5620:5620:5620))
        (PORT clk (2245:2245:2245) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2282:2282:2282))
        (PORT d[0] (2656:2656:2656) (2474:2474:2474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5086:5086:5086) (5183:5183:5183))
        (PORT d[1] (5773:5773:5773) (5733:5733:5733))
        (PORT d[2] (3577:3577:3577) (3630:3630:3630))
        (PORT d[3] (4704:4704:4704) (4671:4671:4671))
        (PORT d[4] (4695:4695:4695) (4594:4594:4594))
        (PORT d[5] (5751:5751:5751) (5573:5573:5573))
        (PORT d[6] (4479:4479:4479) (4493:4493:4493))
        (PORT d[7] (3735:3735:3735) (3819:3819:3819))
        (PORT d[8] (4006:4006:4006) (3999:3999:3999))
        (PORT d[9] (4822:4822:4822) (4702:4702:4702))
        (PORT d[10] (6415:6415:6415) (6400:6400:6400))
        (PORT d[11] (7451:7451:7451) (7454:7454:7454))
        (PORT d[12] (5372:5372:5372) (5241:5241:5241))
        (PORT clk (2191:2191:2191) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2228:2228:2228))
        (PORT d[0] (3096:3096:3096) (2994:2994:2994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2111:2111:2111) (2143:2143:2143))
        (PORT datab (1486:1486:1486) (1377:1377:1377))
        (PORT datac (2578:2578:2578) (2521:2521:2521))
        (PORT datad (1588:1588:1588) (1513:1513:1513))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4228:4228:4228) (4399:4399:4399))
        (PORT d[1] (4001:4001:4001) (3888:3888:3888))
        (PORT d[2] (3786:3786:3786) (3812:3812:3812))
        (PORT d[3] (4685:4685:4685) (4668:4668:4668))
        (PORT d[4] (4312:4312:4312) (4167:4167:4167))
        (PORT d[5] (4385:4385:4385) (4209:4209:4209))
        (PORT d[6] (3227:3227:3227) (3302:3302:3302))
        (PORT d[7] (2708:2708:2708) (2829:2829:2829))
        (PORT d[8] (3565:3565:3565) (3629:3629:3629))
        (PORT d[9] (4210:4210:4210) (4179:4179:4179))
        (PORT d[10] (5410:5410:5410) (5414:5414:5414))
        (PORT d[11] (7061:7061:7061) (7068:7068:7068))
        (PORT d[12] (6058:6058:6058) (5937:5937:5937))
        (PORT clk (2256:2256:2256) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2294:2294:2294))
        (PORT d[0] (2770:2770:2770) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2121:2121:2121) (2155:2155:2155))
        (PORT datab (1452:1452:1452) (1434:1434:1434))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1745:1745:1745) (1625:1625:1625))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4847:4847:4847) (5040:5040:5040))
        (PORT d[1] (4646:4646:4646) (4550:4550:4550))
        (PORT d[2] (3604:3604:3604) (3688:3688:3688))
        (PORT d[3] (4993:4993:4993) (4973:4973:4973))
        (PORT d[4] (6182:6182:6182) (6055:6055:6055))
        (PORT d[5] (4767:4767:4767) (4634:4634:4634))
        (PORT d[6] (3808:3808:3808) (3825:3825:3825))
        (PORT d[7] (2330:2330:2330) (2431:2431:2431))
        (PORT d[8] (3067:3067:3067) (3100:3100:3100))
        (PORT d[9] (5147:5147:5147) (5069:5069:5069))
        (PORT d[10] (5131:5131:5131) (5152:5152:5152))
        (PORT d[11] (6404:6404:6404) (6412:6412:6412))
        (PORT d[12] (6684:6684:6684) (6545:6545:6545))
        (PORT clk (2237:2237:2237) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2273:2273:2273))
        (PORT d[0] (3559:3559:3559) (3334:3334:3334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5374:5374:5374) (5465:5465:5465))
        (PORT d[1] (6112:6112:6112) (6063:6063:6063))
        (PORT d[2] (3611:3611:3611) (3664:3664:3664))
        (PORT d[3] (5028:5028:5028) (4982:4982:4982))
        (PORT d[4] (5007:5007:5007) (4886:4886:4886))
        (PORT d[5] (5743:5743:5743) (5567:5567:5567))
        (PORT d[6] (4520:4520:4520) (4534:4534:4534))
        (PORT d[7] (4072:4072:4072) (4163:4163:4163))
        (PORT d[8] (4336:4336:4336) (4317:4317:4317))
        (PORT d[9] (4876:4876:4876) (4757:4757:4757))
        (PORT d[10] (6744:6744:6744) (6718:6718:6718))
        (PORT d[11] (7420:7420:7420) (7433:7433:7433))
        (PORT d[12] (5371:5371:5371) (5239:5239:5239))
        (PORT clk (2180:2180:2180) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2218:2218:2218))
        (PORT d[0] (4292:4292:4292) (3975:3975:3975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1310:1310:1310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5078:5078:5078) (5202:5202:5202))
        (PORT d[1] (3400:3400:3400) (3319:3319:3319))
        (PORT d[2] (3914:3914:3914) (3960:3960:3960))
        (PORT d[3] (3529:3529:3529) (3455:3455:3455))
        (PORT d[4] (2751:2751:2751) (2678:2678:2678))
        (PORT d[5] (3550:3550:3550) (3432:3432:3432))
        (PORT d[6] (3491:3491:3491) (3370:3370:3370))
        (PORT d[7] (2681:2681:2681) (2804:2804:2804))
        (PORT d[8] (4018:4018:4018) (3971:3971:3971))
        (PORT d[9] (5483:5483:5483) (5401:5401:5401))
        (PORT d[10] (5783:5783:5783) (5785:5785:5785))
        (PORT d[11] (8068:8068:8068) (8042:8042:8042))
        (PORT d[12] (6008:6008:6008) (5888:5888:5888))
        (PORT clk (2208:2208:2208) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2245:2245:2245))
        (PORT d[0] (2313:2313:2313) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4559:4559:4559) (4760:4760:4760))
        (PORT d[1] (4645:4645:4645) (4549:4549:4549))
        (PORT d[2] (3271:3271:3271) (3361:3361:3361))
        (PORT d[3] (4969:4969:4969) (4942:4942:4942))
        (PORT d[4] (6150:6150:6150) (6022:6022:6022))
        (PORT d[5] (4766:4766:4766) (4633:4633:4633))
        (PORT d[6] (3497:3497:3497) (3518:3518:3518))
        (PORT d[7] (2357:2357:2357) (2454:2454:2454))
        (PORT d[8] (3027:3027:3027) (3039:3039:3039))
        (PORT d[9] (4818:4818:4818) (4752:4752:4752))
        (PORT d[10] (5083:5083:5083) (5102:5102:5102))
        (PORT d[11] (6392:6392:6392) (6392:6392:6392))
        (PORT d[12] (6345:6345:6345) (6214:6214:6214))
        (PORT clk (2239:2239:2239) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2277:2277:2277))
        (PORT d[0] (3542:3542:3542) (3305:3305:3305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2122:2122:2122) (2156:2156:2156))
        (PORT datab (930:930:930) (833:833:833))
        (PORT datac (2581:2581:2581) (2525:2525:2525))
        (PORT datad (1785:1785:1785) (1659:1659:1659))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1496:1496:1496))
        (PORT datab (1883:1883:1883) (1791:1791:1791))
        (PORT datac (2079:2079:2079) (2108:2108:2108))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (2401:2401:2401) (2397:2397:2397))
        (PORT datac (2486:2486:2486) (2463:2463:2463))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3778:3778:3778) (3896:3896:3896))
        (PORT d[1] (6128:6128:6128) (6094:6094:6094))
        (PORT d[2] (2945:2945:2945) (3011:3011:3011))
        (PORT d[3] (5398:5398:5398) (5391:5391:5391))
        (PORT d[4] (5593:5593:5593) (5520:5520:5520))
        (PORT d[5] (7459:7459:7459) (7467:7467:7467))
        (PORT d[6] (3194:3194:3194) (3265:3265:3265))
        (PORT d[7] (2041:2041:2041) (2123:2123:2123))
        (PORT d[8] (4370:4370:4370) (4333:4333:4333))
        (PORT d[9] (7554:7554:7554) (7558:7558:7558))
        (PORT d[10] (3589:3589:3589) (3513:3513:3513))
        (PORT d[11] (5649:5649:5649) (5614:5614:5614))
        (PORT d[12] (6405:6405:6405) (6271:6271:6271))
        (PORT clk (2250:2250:2250) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
        (PORT d[0] (4032:4032:4032) (3759:3759:3759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2449:2449:2449) (2450:2450:2450))
        (PORT d[1] (1128:1128:1128) (1130:1130:1130))
        (PORT d[2] (2463:2463:2463) (2468:2468:2468))
        (PORT d[3] (3938:3938:3938) (3882:3882:3882))
        (PORT d[4] (1674:1674:1674) (1634:1634:1634))
        (PORT d[5] (1652:1652:1652) (1605:1605:1605))
        (PORT d[6] (5584:5584:5584) (5419:5419:5419))
        (PORT d[7] (1481:1481:1481) (1465:1465:1465))
        (PORT d[8] (1357:1357:1357) (1328:1328:1328))
        (PORT d[9] (1135:1135:1135) (1149:1149:1149))
        (PORT d[10] (1401:1401:1401) (1378:1378:1378))
        (PORT d[11] (4934:4934:4934) (4799:4799:4799))
        (PORT clk (2265:2265:2265) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2298:2298:2298))
        (PORT d[0] (862:862:862) (780:780:780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1043:1043:1043))
        (PORT datab (1106:1106:1106) (1114:1114:1114))
        (PORT datac (2027:2027:2027) (1976:1976:1976))
        (PORT datad (892:892:892) (818:818:818))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1633:1633:1633) (1606:1606:1606))
        (PORT datab (1613:1613:1613) (1581:1581:1581))
        (PORT datac (610:610:610) (559:559:559))
        (PORT datad (1349:1349:1349) (1345:1345:1345))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1241:1241:1241) (1214:1214:1214))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (614:614:614) (566:566:566))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4525:4525:4525) (4674:4674:4674))
        (PORT d[1] (3407:3407:3407) (3321:3321:3321))
        (PORT d[2] (3230:3230:3230) (3291:3291:3291))
        (PORT d[3] (5333:5333:5333) (5279:5279:5279))
        (PORT d[4] (3375:3375:3375) (3270:3270:3270))
        (PORT d[5] (3628:3628:3628) (3511:3511:3511))
        (PORT d[6] (3523:3523:3523) (3580:3580:3580))
        (PORT d[7] (2737:2737:2737) (2856:2856:2856))
        (PORT d[8] (3363:3363:3363) (3337:3337:3337))
        (PORT d[9] (4861:4861:4861) (4807:4807:4807))
        (PORT d[10] (5124:5124:5124) (5145:5145:5145))
        (PORT d[11] (7404:7404:7404) (7407:7407:7407))
        (PORT d[12] (5702:5702:5702) (5595:5595:5595))
        (PORT clk (2240:2240:2240) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2278:2278:2278))
        (PORT d[0] (4653:4653:4653) (4475:4475:4475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5824:5824:5824) (5980:5980:5980))
        (PORT d[1] (5359:5359:5359) (5283:5283:5283))
        (PORT d[2] (4627:4627:4627) (4682:4682:4682))
        (PORT d[3] (4264:4264:4264) (4195:4195:4195))
        (PORT d[4] (5548:5548:5548) (5464:5464:5464))
        (PORT d[5] (6074:6074:6074) (5896:5896:5896))
        (PORT d[6] (4348:4348:4348) (4328:4328:4328))
        (PORT d[7] (1931:1931:1931) (1997:1997:1997))
        (PORT d[8] (2756:2756:2756) (2765:2765:2765))
        (PORT d[9] (4356:4356:4356) (4337:4337:4337))
        (PORT d[10] (6143:6143:6143) (6136:6136:6136))
        (PORT d[11] (7077:7077:7077) (7065:7065:7065))
        (PORT d[12] (5345:5345:5345) (5225:5225:5225))
        (PORT clk (2204:2204:2204) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2241:2241:2241))
        (PORT d[0] (3470:3470:3470) (3316:3316:3316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4343:4343:4343) (4458:4458:4458))
        (PORT d[1] (5336:5336:5336) (5287:5287:5287))
        (PORT d[2] (2889:2889:2889) (2952:2952:2952))
        (PORT d[3] (4690:4690:4690) (4650:4650:4650))
        (PORT d[4] (4057:4057:4057) (3970:3970:3970))
        (PORT d[5] (5072:5072:5072) (4911:4911:4911))
        (PORT d[6] (3815:3815:3815) (3843:3843:3843))
        (PORT d[7] (2966:2966:2966) (3064:3064:3064))
        (PORT d[8] (3367:3367:3367) (3364:3364:3364))
        (PORT d[9] (3937:3937:3937) (3868:3868:3868))
        (PORT d[10] (5711:5711:5711) (5716:5716:5716))
        (PORT d[11] (6777:6777:6777) (6804:6804:6804))
        (PORT d[12] (5598:5598:5598) (5439:5439:5439))
        (PORT clk (2228:2228:2228) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2265:2265:2265))
        (PORT d[0] (3647:3647:3647) (3463:3463:3463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5518:5518:5518) (5688:5688:5688))
        (PORT d[1] (5326:5326:5326) (5250:5250:5250))
        (PORT d[2] (4343:4343:4343) (4410:4410:4410))
        (PORT d[3] (3937:3937:3937) (3894:3894:3894))
        (PORT d[4] (5523:5523:5523) (5439:5439:5439))
        (PORT d[5] (5738:5738:5738) (5581:5581:5581))
        (PORT d[6] (4375:4375:4375) (4351:4351:4351))
        (PORT d[7] (2349:2349:2349) (2447:2447:2447))
        (PORT d[8] (2757:2757:2757) (2766:2766:2766))
        (PORT d[9] (5814:5814:5814) (5711:5711:5711))
        (PORT d[10] (6134:6134:6134) (6126:6126:6126))
        (PORT d[11] (7044:7044:7044) (7034:7034:7034))
        (PORT d[12] (5934:5934:5934) (5790:5790:5790))
        (PORT clk (2198:2198:2198) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2234:2234:2234))
        (PORT d[0] (2320:2320:2320) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2115:2115:2115) (2148:2148:2148))
        (PORT datab (1979:1979:1979) (1926:1926:1926))
        (PORT datac (2579:2579:2579) (2522:2522:2522))
        (PORT datad (1179:1179:1179) (1088:1088:1088))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1545:1545:1545) (1430:1430:1430))
        (PORT datab (1470:1470:1470) (1398:1398:1398))
        (PORT datac (2074:2074:2074) (2102:2102:2102))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3727:3727:3727) (3841:3841:3841))
        (PORT d[1] (5823:5823:5823) (5833:5833:5833))
        (PORT d[2] (3203:3203:3203) (3236:3236:3236))
        (PORT d[3] (5075:5075:5075) (5053:5053:5053))
        (PORT d[4] (4430:4430:4430) (4360:4360:4360))
        (PORT d[5] (5228:5228:5228) (5136:5136:5136))
        (PORT d[6] (4472:4472:4472) (4509:4509:4509))
        (PORT d[7] (3610:3610:3610) (3724:3724:3724))
        (PORT d[8] (3753:3753:3753) (3765:3765:3765))
        (PORT d[9] (3981:3981:3981) (3952:3952:3952))
        (PORT d[10] (5863:5863:5863) (5910:5910:5910))
        (PORT d[11] (6548:6548:6548) (6491:6491:6491))
        (PORT d[12] (6172:6172:6172) (6005:6005:6005))
        (PORT clk (2193:2193:2193) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2231:2231:2231))
        (PORT d[0] (2705:2705:2705) (2660:2660:2660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4196:4196:4196) (4367:4367:4367))
        (PORT d[1] (3717:3717:3717) (3620:3620:3620))
        (PORT d[2] (3785:3785:3785) (3812:3812:3812))
        (PORT d[3] (4949:4949:4949) (4918:4918:4918))
        (PORT d[4] (3967:3967:3967) (3836:3836:3836))
        (PORT d[5] (4340:4340:4340) (4165:4165:4165))
        (PORT d[6] (3252:3252:3252) (3325:3325:3325))
        (PORT d[7] (2733:2733:2733) (2852:2852:2852))
        (PORT d[8] (3558:3558:3558) (3621:3621:3621))
        (PORT d[9] (4519:4519:4519) (4475:4475:4475))
        (PORT d[10] (5101:5101:5101) (5118:5118:5118))
        (PORT d[11] (7101:7101:7101) (7110:7110:7110))
        (PORT d[12] (6032:6032:6032) (5912:5912:5912))
        (PORT clk (2255:2255:2255) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2292:2292:2292))
        (PORT d[0] (2505:2505:2505) (2325:2325:2325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4637:4637:4637) (4833:4833:4833))
        (PORT d[1] (5419:5419:5419) (5370:5370:5370))
        (PORT d[2] (3265:3265:3265) (3341:3341:3341))
        (PORT d[3] (4842:4842:4842) (4751:4751:4751))
        (PORT d[4] (5649:5649:5649) (5605:5605:5605))
        (PORT d[5] (6081:6081:6081) (6042:6042:6042))
        (PORT d[6] (2987:2987:2987) (2976:2976:2976))
        (PORT d[7] (3009:3009:3009) (3119:3119:3119))
        (PORT d[8] (3407:3407:3407) (3410:3410:3410))
        (PORT d[9] (5240:5240:5240) (5227:5227:5227))
        (PORT d[10] (4709:4709:4709) (4703:4703:4703))
        (PORT d[11] (6505:6505:6505) (6544:6544:6544))
        (PORT d[12] (7617:7617:7617) (7548:7548:7548))
        (PORT clk (2220:2220:2220) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2256:2256:2256))
        (PORT d[0] (3514:3514:3514) (3317:3317:3317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4881:4881:4881) (5059:5059:5059))
        (PORT d[1] (4294:4294:4294) (4208:4208:4208))
        (PORT d[2] (3470:3470:3470) (3523:3523:3523))
        (PORT d[3] (4695:4695:4695) (4685:4685:4685))
        (PORT d[4] (5303:5303:5303) (5228:5228:5228))
        (PORT d[5] (4791:4791:4791) (4657:4657:4657))
        (PORT d[6] (3471:3471:3471) (3494:3494:3494))
        (PORT d[7] (2314:2314:2314) (2413:2413:2413))
        (PORT d[8] (3088:3088:3088) (3114:3114:3114))
        (PORT d[9] (4786:4786:4786) (4716:4716:4716))
        (PORT d[10] (5051:5051:5051) (5050:5050:5050))
        (PORT d[11] (6403:6403:6403) (6410:6410:6410))
        (PORT d[12] (6344:6344:6344) (6213:6213:6213))
        (PORT clk (2243:2243:2243) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2280:2280:2280))
        (PORT d[0] (3846:3846:3846) (3776:3776:3776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2127:2127:2127) (2162:2162:2162))
        (PORT datab (1754:1754:1754) (1702:1702:1702))
        (PORT datac (2583:2583:2583) (2526:2526:2526))
        (PORT datad (2009:2009:2009) (1911:1911:1911))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2286:2286:2286) (2235:2235:2235))
        (PORT datab (1871:1871:1871) (1740:1740:1740))
        (PORT datac (2086:2086:2086) (2115:2115:2115))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (2402:2402:2402) (2398:2398:2398))
        (PORT datac (2484:2484:2484) (2461:2461:2461))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6408:6408:6408) (6473:6473:6473))
        (PORT d[1] (7103:7103:7103) (7025:7025:7025))
        (PORT d[2] (4925:4925:4925) (4934:4934:4934))
        (PORT d[3] (5691:5691:5691) (5626:5626:5626))
        (PORT d[4] (2335:2335:2335) (2211:2211:2211))
        (PORT d[5] (7074:7074:7074) (6848:6848:6848))
        (PORT d[6] (5860:5860:5860) (5833:5833:5833))
        (PORT d[7] (5170:5170:5170) (5242:5242:5242))
        (PORT d[8] (3710:3710:3710) (3700:3700:3700))
        (PORT d[9] (6183:6183:6183) (6023:6023:6023))
        (PORT d[10] (5121:5121:5121) (5014:5014:5014))
        (PORT d[11] (8703:8703:8703) (8663:8663:8663))
        (PORT d[12] (4925:4925:4925) (4766:4766:4766))
        (PORT clk (2256:2256:2256) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2292:2292:2292))
        (PORT d[0] (2490:2490:2490) (2375:2375:2375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1042:1042:1042))
        (PORT datab (1107:1107:1107) (1116:1116:1116))
        (PORT datac (700:700:700) (659:659:659))
        (PORT datad (1945:1945:1945) (1885:1885:1885))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1714:1714:1714) (1697:1697:1697))
        (PORT datab (1612:1612:1612) (1581:1581:1581))
        (PORT datac (634:634:634) (573:573:573))
        (PORT datad (1348:1348:1348) (1345:1345:1345))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3814:3814:3814) (3962:3962:3962))
        (PORT d[1] (5519:5519:5519) (5489:5489:5489))
        (PORT d[2] (3968:3968:3968) (4005:4005:4005))
        (PORT d[3] (4682:4682:4682) (4680:4680:4680))
        (PORT d[4] (6287:6287:6287) (6212:6212:6212))
        (PORT d[5] (7284:7284:7284) (7186:7186:7186))
        (PORT d[6] (3165:3165:3165) (3240:3240:3240))
        (PORT d[7] (1985:1985:1985) (2059:2059:2059))
        (PORT d[8] (4289:4289:4289) (4245:4245:4245))
        (PORT d[9] (6066:6066:6066) (6051:6051:6051))
        (PORT d[10] (4820:4820:4820) (4724:4724:4724))
        (PORT d[11] (6904:6904:6904) (6831:6831:6831))
        (PORT d[12] (7214:7214:7214) (7116:7116:7116))
        (PORT clk (2266:2266:2266) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2301:2301:2301))
        (PORT d[0] (2702:2702:2702) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3696:3696:3696) (3759:3759:3759))
        (PORT d[1] (8706:8706:8706) (8710:8710:8710))
        (PORT d[2] (4533:4533:4533) (4536:4536:4536))
        (PORT d[3] (4647:4647:4647) (4597:4597:4597))
        (PORT d[4] (5373:5373:5373) (5337:5337:5337))
        (PORT d[5] (6999:6999:6999) (6937:6937:6937))
        (PORT d[6] (4875:4875:4875) (4941:4941:4941))
        (PORT d[7] (7135:7135:7135) (7284:7284:7284))
        (PORT d[8] (5108:5108:5108) (5087:5087:5087))
        (PORT d[9] (6402:6402:6402) (6385:6385:6385))
        (PORT d[10] (5813:5813:5813) (5713:5713:5713))
        (PORT d[11] (6644:6644:6644) (6462:6462:6462))
        (PORT d[12] (4579:4579:4579) (4400:4400:4400))
        (PORT clk (2238:2238:2238) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2270:2270:2270))
        (PORT d[0] (2385:2385:2385) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1164:1164:1164))
        (PORT datab (2048:2048:2048) (2023:2023:2023))
        (PORT datac (2033:2033:2033) (1952:1952:1952))
        (PORT datad (1495:1495:1495) (1493:1493:1493))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5262:5262:5262) (5281:5281:5281))
        (PORT d[1] (6238:6238:6238) (6249:6249:6249))
        (PORT d[2] (4218:4218:4218) (4217:4217:4217))
        (PORT d[3] (2935:2935:2935) (2847:2847:2847))
        (PORT d[4] (1955:1955:1955) (1894:1894:1894))
        (PORT d[5] (9112:9112:9112) (9049:9049:9049))
        (PORT d[6] (2770:2770:2770) (2765:2765:2765))
        (PORT d[7] (1892:1892:1892) (1936:1936:1936))
        (PORT d[8] (2246:2246:2246) (2174:2174:2174))
        (PORT d[9] (2262:2262:2262) (2195:2195:2195))
        (PORT d[10] (1968:1968:1968) (1900:1900:1900))
        (PORT d[11] (2014:2014:2014) (1946:1946:1946))
        (PORT d[12] (4152:4152:4152) (4019:4019:4019))
        (PORT clk (2238:2238:2238) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2274:2274:2274))
        (PORT d[0] (2803:2803:2803) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3174:3174:3174) (3175:3175:3175))
        (PORT d[1] (7371:7371:7371) (7404:7404:7404))
        (PORT d[2] (4570:4570:4570) (4578:4578:4578))
        (PORT d[3] (3940:3940:3940) (3889:3889:3889))
        (PORT d[4] (2078:2078:2078) (2040:2040:2040))
        (PORT d[5] (6666:6666:6666) (6609:6609:6609))
        (PORT d[6] (5170:5170:5170) (5195:5195:5195))
        (PORT d[7] (4663:4663:4663) (4712:4712:4712))
        (PORT d[8] (2628:2628:2628) (2599:2599:2599))
        (PORT d[9] (6650:6650:6650) (6615:6615:6615))
        (PORT d[10] (2006:2006:2006) (1953:1953:1953))
        (PORT d[11] (1936:1936:1936) (1889:1889:1889))
        (PORT d[12] (4355:4355:4355) (4224:4224:4224))
        (PORT clk (2251:2251:2251) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2284:2284:2284))
        (PORT d[0] (2007:2007:2007) (1848:1848:1848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1160:1160:1160))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1334:1334:1334) (1263:1263:1263))
        (PORT datad (1464:1464:1464) (1339:1339:1339))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3030:3030:3030) (2954:2954:2954))
        (PORT d[1] (2036:2036:2036) (2000:2000:2000))
        (PORT d[2] (4595:4595:4595) (4574:4574:4574))
        (PORT d[3] (2624:2624:2624) (2554:2554:2554))
        (PORT d[4] (1910:1910:1910) (1844:1844:1844))
        (PORT d[5] (2033:2033:2033) (1994:1994:1994))
        (PORT d[6] (3020:3020:3020) (3001:3001:3001))
        (PORT d[7] (1580:1580:1580) (1640:1640:1640))
        (PORT d[8] (2227:2227:2227) (2145:2145:2145))
        (PORT d[9] (2574:2574:2574) (2491:2491:2491))
        (PORT d[10] (1656:1656:1656) (1607:1607:1607))
        (PORT d[11] (1673:1673:1673) (1612:1612:1612))
        (PORT d[12] (1650:1650:1650) (1616:1616:1616))
        (PORT clk (2256:2256:2256) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2289:2289:2289))
        (PORT d[0] (2259:2259:2259) (2202:2202:2202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3813:3813:3813) (3968:3968:3968))
        (PORT d[1] (5462:5462:5462) (5420:5420:5420))
        (PORT d[2] (3237:3237:3237) (3297:3297:3297))
        (PORT d[3] (4979:4979:4979) (4925:4925:4925))
        (PORT d[4] (5671:5671:5671) (5626:5626:5626))
        (PORT d[5] (6630:6630:6630) (6560:6560:6560))
        (PORT d[6] (3536:3536:3536) (3625:3625:3625))
        (PORT d[7] (2547:2547:2547) (2612:2612:2612))
        (PORT d[8] (3319:3319:3319) (3318:3318:3318))
        (PORT d[9] (5399:5399:5399) (5409:5409:5409))
        (PORT d[10] (4204:4204:4204) (4137:4137:4137))
        (PORT d[11] (6020:6020:6020) (5992:5992:5992))
        (PORT d[12] (6512:6512:6512) (6442:6442:6442))
        (PORT clk (2244:2244:2244) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2279:2279:2279))
        (PORT d[0] (2225:2225:2225) (2160:2160:2160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1167:1167:1167))
        (PORT datab (1239:1239:1239) (1168:1168:1168))
        (PORT datac (2101:2101:2101) (2099:2099:2099))
        (PORT datad (1494:1494:1494) (1492:1492:1492))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5319:5319:5319) (5343:5343:5343))
        (PORT d[1] (2343:2343:2343) (2289:2289:2289))
        (PORT d[2] (4244:4244:4244) (4244:4244:4244))
        (PORT d[3] (5999:5999:5999) (5956:5956:5956))
        (PORT d[4] (1934:1934:1934) (1869:1869:1869))
        (PORT d[5] (9080:9080:9080) (9019:9019:9019))
        (PORT d[6] (2739:2739:2739) (2735:2735:2735))
        (PORT d[7] (1892:1892:1892) (1936:1936:1936))
        (PORT d[8] (2278:2278:2278) (2203:2203:2203))
        (PORT d[9] (2269:2269:2269) (2203:2203:2203))
        (PORT d[10] (1982:1982:1982) (1922:1922:1922))
        (PORT d[11] (1981:1981:1981) (1915:1915:1915))
        (PORT d[12] (4153:4153:4153) (4019:4019:4019))
        (PORT clk (2251:2251:2251) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2287:2287:2287))
        (PORT d[0] (1391:1391:1391) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3089:3089:3089) (3207:3207:3207))
        (PORT d[1] (6584:6584:6584) (6626:6626:6626))
        (PORT d[2] (2836:2836:2836) (2877:2877:2877))
        (PORT d[3] (5134:5134:5134) (5132:5132:5132))
        (PORT d[4] (3506:3506:3506) (3441:3441:3441))
        (PORT d[5] (6253:6253:6253) (6185:6185:6185))
        (PORT d[6] (3944:3944:3944) (4063:4063:4063))
        (PORT d[7] (4512:4512:4512) (4708:4708:4708))
        (PORT d[8] (3182:3182:3182) (3220:3220:3220))
        (PORT d[9] (5313:5313:5313) (5299:5299:5299))
        (PORT d[10] (4271:4271:4271) (4236:4236:4236))
        (PORT d[11] (4846:4846:4846) (4779:4779:4779))
        (PORT d[12] (6091:6091:6091) (5850:5850:5850))
        (PORT clk (2199:2199:2199) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2233:2233:2233))
        (PORT d[0] (3028:3028:3028) (2889:2889:2889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1166:1166:1166))
        (PORT datab (976:976:976) (900:900:900))
        (PORT datac (2090:2090:2090) (2084:2084:2084))
        (PORT datad (1494:1494:1494) (1492:1492:1492))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4035:4035:4035) (4090:4090:4090))
        (PORT d[1] (9027:9027:9027) (9017:9017:9017))
        (PORT d[2] (1895:1895:1895) (1939:1939:1939))
        (PORT d[3] (4384:4384:4384) (4359:4359:4359))
        (PORT d[4] (5725:5725:5725) (5674:5674:5674))
        (PORT d[5] (7333:7333:7333) (7255:7255:7255))
        (PORT d[6] (5219:5219:5219) (5275:5275:5275))
        (PORT d[7] (7442:7442:7442) (7575:7575:7575))
        (PORT d[8] (5443:5443:5443) (5411:5411:5411))
        (PORT d[9] (6732:6732:6732) (6706:6706:6706))
        (PORT d[10] (6127:6127:6127) (6011:6011:6011))
        (PORT d[11] (6977:6977:6977) (6783:6783:6783))
        (PORT d[12] (4893:4893:4893) (4708:4708:4708))
        (PORT clk (2242:2242:2242) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2279:2279:2279))
        (PORT d[0] (3575:3575:3575) (3482:3482:3482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2187:2187:2187) (2210:2210:2210))
        (PORT d[1] (1762:1762:1762) (1736:1736:1736))
        (PORT d[2] (2123:2123:2123) (2130:2130:2130))
        (PORT d[3] (3924:3924:3924) (3863:3863:3863))
        (PORT d[4] (1729:1729:1729) (1708:1708:1708))
        (PORT d[5] (1112:1112:1112) (1106:1106:1106))
        (PORT d[6] (5515:5515:5515) (5536:5536:5536))
        (PORT d[7] (4990:4990:4990) (5024:5024:5024))
        (PORT d[8] (1639:1639:1639) (1596:1596:1596))
        (PORT d[9] (1406:1406:1406) (1401:1401:1401))
        (PORT d[10] (1690:1690:1690) (1651:1651:1651))
        (PORT d[11] (4986:4986:4986) (4856:4856:4856))
        (PORT d[12] (1927:1927:1927) (1885:1885:1885))
        (PORT clk (2260:2260:2260) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2296:2296:2296))
        (PORT d[0] (875:875:875) (790:790:790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1156:1156:1156))
        (PORT datab (1537:1537:1537) (1449:1449:1449))
        (PORT datac (858:858:858) (768:768:768))
        (PORT datad (1495:1495:1495) (1493:1493:1493))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1876:1876:1876) (1864:1864:1864))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (1053:1053:1053) (1062:1062:1062))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4676:4676:4676) (4729:4729:4729))
        (PORT d[1] (6576:6576:6576) (6578:6578:6578))
        (PORT d[2] (3528:3528:3528) (3544:3544:3544))
        (PORT d[3] (5392:5392:5392) (5378:5378:5378))
        (PORT d[4] (2642:2642:2642) (2559:2559:2559))
        (PORT d[5] (8441:8441:8441) (8406:8406:8406))
        (PORT d[6] (4742:4742:4742) (4763:4763:4763))
        (PORT d[7] (4376:4376:4376) (4454:4454:4454))
        (PORT d[8] (2784:2784:2784) (2808:2808:2808))
        (PORT d[9] (7464:7464:7464) (7468:7468:7468))
        (PORT d[10] (5347:5347:5347) (5209:5209:5209))
        (PORT d[11] (4222:4222:4222) (4133:4133:4133))
        (PORT d[12] (3506:3506:3506) (3399:3399:3399))
        (PORT clk (2216:2216:2216) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2251:2251:2251))
        (PORT d[0] (2901:2901:2901) (2688:2688:2688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3905:3905:3905) (3977:3977:3977))
        (PORT d[1] (6560:6560:6560) (6574:6574:6574))
        (PORT d[2] (3260:3260:3260) (3318:3318:3318))
        (PORT d[3] (4344:4344:4344) (4313:4313:4313))
        (PORT d[4] (4685:4685:4685) (4681:4681:4681))
        (PORT d[5] (7927:7927:7927) (7833:7833:7833))
        (PORT d[6] (3874:3874:3874) (3944:3944:3944))
        (PORT d[7] (3343:3343:3343) (3433:3433:3433))
        (PORT d[8] (2702:2702:2702) (2711:2711:2711))
        (PORT d[9] (6132:6132:6132) (6153:6153:6153))
        (PORT d[10] (4267:4267:4267) (4231:4231:4231))
        (PORT d[11] (5539:5539:5539) (5458:5458:5458))
        (PORT d[12] (3170:3170:3170) (3068:3068:3068))
        (PORT clk (2225:2225:2225) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2260:2260:2260))
        (PORT d[0] (2414:2414:2414) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1168:1168:1168))
        (PORT datab (1859:1859:1859) (1790:1790:1790))
        (PORT datac (2312:2312:2312) (2269:2269:2269))
        (PORT datad (1494:1494:1494) (1492:1492:1492))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1048:1048:1048) (1057:1057:1057))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (976:976:976))
        (PORT datab (1891:1891:1891) (1830:1830:1830))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2682:2682:2682) (2781:2781:2781))
        (PORT d[1] (6567:6567:6567) (6556:6556:6556))
        (PORT d[2] (3242:3242:3242) (3295:3295:3295))
        (PORT d[3] (5725:5725:5725) (5710:5710:5710))
        (PORT d[4] (5506:5506:5506) (5378:5378:5378))
        (PORT d[5] (7756:7756:7756) (7716:7716:7716))
        (PORT d[6] (2719:2719:2719) (2772:2772:2772))
        (PORT d[7] (3342:3342:3342) (3406:3406:3406))
        (PORT d[8] (3050:3050:3050) (3077:3077:3077))
        (PORT d[9] (6934:6934:6934) (6979:6979:6979))
        (PORT d[10] (4862:4862:4862) (4756:4756:4756))
        (PORT d[11] (5729:5729:5729) (5697:5697:5697))
        (PORT d[12] (6317:6317:6317) (6163:6163:6163))
        (PORT clk (2186:2186:2186) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2222:2222:2222))
        (PORT d[0] (1986:1986:1986) (1961:1961:1961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4354:4354:4354) (4419:4419:4419))
        (PORT d[1] (6285:6285:6285) (6300:6300:6300))
        (PORT d[2] (3211:3211:3211) (3235:3235:3235))
        (PORT d[3] (5067:5067:5067) (5059:5059:5059))
        (PORT d[4] (2949:2949:2949) (2854:2854:2854))
        (PORT d[5] (8117:8117:8117) (8092:8092:8092))
        (PORT d[6] (4436:4436:4436) (4475:4475:4475))
        (PORT d[7] (4063:4063:4063) (4151:4151:4151))
        (PORT d[8] (2778:2778:2778) (2800:2800:2800))
        (PORT d[9] (7152:7152:7152) (7161:7161:7161))
        (PORT d[10] (4717:4717:4717) (4598:4598:4598))
        (PORT d[11] (4202:4202:4202) (4107:4107:4107))
        (PORT d[12] (3173:3173:3173) (3071:3071:3071))
        (PORT clk (2205:2205:2205) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2239:2239:2239))
        (PORT d[0] (2314:2314:2314) (2181:2181:2181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1658:1658:1658) (1617:1617:1617))
        (PORT datab (2661:2661:2661) (2631:2631:2631))
        (PORT datac (2146:2146:2146) (2073:2073:2073))
        (PORT datad (380:380:380) (358:358:358))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5149:5149:5149) (5191:5191:5191))
        (PORT d[1] (5774:5774:5774) (5714:5714:5714))
        (PORT d[2] (2586:2586:2586) (2642:2642:2642))
        (PORT d[3] (4628:4628:4628) (4583:4583:4583))
        (PORT d[4] (6379:6379:6379) (6301:6301:6301))
        (PORT d[5] (6988:6988:6988) (6889:6889:6889))
        (PORT d[6] (2342:2342:2342) (2314:2314:2314))
        (PORT d[7] (2117:2117:2117) (2138:2138:2138))
        (PORT d[8] (3664:3664:3664) (3642:3642:3642))
        (PORT d[9] (6138:6138:6138) (6119:6119:6119))
        (PORT d[10] (3674:3674:3674) (3509:3509:3509))
        (PORT d[11] (4964:4964:4964) (4923:4923:4923))
        (PORT d[12] (6113:6113:6113) (5976:5976:5976))
        (PORT clk (2227:2227:2227) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2261:2261:2261))
        (PORT d[0] (1674:1674:1674) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3448:3448:3448) (3581:3581:3581))
        (PORT d[1] (5562:5562:5562) (5559:5559:5559))
        (PORT d[2] (2934:2934:2934) (3000:3000:3000))
        (PORT d[3] (5455:5455:5455) (5484:5484:5484))
        (PORT d[4] (5248:5248:5248) (5182:5182:5182))
        (PORT d[5] (7397:7397:7397) (7397:7397:7397))
        (PORT d[6] (3179:3179:3179) (3249:3249:3249))
        (PORT d[7] (2388:2388:2388) (2472:2472:2472))
        (PORT d[8] (3501:3501:3501) (3530:3530:3530))
        (PORT d[9] (7164:7164:7164) (7186:7186:7186))
        (PORT d[10] (3561:3561:3561) (3487:3487:3487))
        (PORT d[11] (5351:5351:5351) (5328:5328:5328))
        (PORT d[12] (5715:5715:5715) (5604:5604:5604))
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (PORT d[0] (3574:3574:3574) (3498:3498:3498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1762:1762:1762) (1621:1621:1621))
        (PORT datab (1904:1904:1904) (1861:1861:1861))
        (PORT datac (2005:2005:2005) (2019:2019:2019))
        (PORT datad (1490:1490:1490) (1401:1401:1401))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3019:3019:3019) (3118:3118:3118))
        (PORT d[1] (6184:6184:6184) (6181:6181:6181))
        (PORT d[2] (2599:2599:2599) (2682:2682:2682))
        (PORT d[3] (5363:5363:5363) (5359:5359:5359))
        (PORT d[4] (5187:5187:5187) (5091:5091:5091))
        (PORT d[5] (7414:7414:7414) (7385:7385:7385))
        (PORT d[6] (3009:3009:3009) (3044:3044:3044))
        (PORT d[7] (3002:3002:3002) (3075:3075:3075))
        (PORT d[8] (3081:3081:3081) (3111:3111:3111))
        (PORT d[9] (6612:6612:6612) (6675:6675:6675))
        (PORT d[10] (4238:4238:4238) (4166:4166:4166))
        (PORT d[11] (5349:5349:5349) (5325:5325:5325))
        (PORT d[12] (5953:5953:5953) (5806:5806:5806))
        (PORT clk (2211:2211:2211) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2246:2246:2246))
        (PORT d[0] (2225:2225:2225) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6913:6913:6913) (7027:7027:7027))
        (PORT d[1] (5456:5456:5456) (5410:5410:5410))
        (PORT d[2] (2900:2900:2900) (2941:2941:2941))
        (PORT d[3] (4327:4327:4327) (4301:4301:4301))
        (PORT d[4] (6007:6007:6007) (5936:5936:5936))
        (PORT d[5] (6315:6315:6315) (6242:6242:6242))
        (PORT d[6] (4896:4896:4896) (4823:4823:4823))
        (PORT d[7] (4958:4958:4958) (4995:4995:4995))
        (PORT d[8] (5230:5230:5230) (5159:5159:5159))
        (PORT d[9] (5382:5382:5382) (5372:5372:5372))
        (PORT d[10] (2376:2376:2376) (2234:2234:2234))
        (PORT d[11] (5329:5329:5329) (5281:5281:5281))
        (PORT d[12] (7221:7221:7221) (7163:7163:7163))
        (PORT clk (2248:2248:2248) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2283:2283:2283))
        (PORT d[0] (3578:3578:3578) (3305:3305:3305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1859:1859:1859) (1759:1759:1759))
        (PORT datab (1907:1907:1907) (1865:1865:1865))
        (PORT datac (2010:2010:2010) (2025:2025:2025))
        (PORT datad (1849:1849:1849) (1749:1749:1749))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (834:834:834))
        (PORT datac (1271:1271:1271) (1237:1237:1237))
        (PORT datad (859:859:859) (785:785:785))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4366:4366:4366) (4406:4406:4406))
        (PORT d[1] (9320:9320:9320) (9301:9301:9301))
        (PORT d[2] (2216:2216:2216) (2244:2244:2244))
        (PORT d[3] (4657:4657:4657) (4624:4624:4624))
        (PORT d[4] (3104:3104:3104) (2965:2965:2965))
        (PORT d[5] (7351:7351:7351) (7273:7273:7273))
        (PORT d[6] (5556:5556:5556) (5606:5606:5606))
        (PORT d[7] (5787:5787:5787) (5838:5838:5838))
        (PORT d[8] (5433:5433:5433) (5403:5403:5403))
        (PORT d[9] (7046:7046:7046) (7004:7004:7004))
        (PORT d[10] (3801:3801:3801) (3720:3720:3720))
        (PORT d[11] (7334:7334:7334) (7132:7132:7132))
        (PORT d[12] (5328:5328:5328) (5160:5160:5160))
        (PORT clk (2249:2249:2249) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2282:2282:2282))
        (PORT d[0] (4248:4248:4248) (3916:3916:3916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4107:4107:4107) (4171:4171:4171))
        (PORT d[1] (5814:5814:5814) (5797:5797:5797))
        (PORT d[2] (3919:3919:3919) (3945:3945:3945))
        (PORT d[3] (6717:6717:6717) (6666:6666:6666))
        (PORT d[4] (4896:4896:4896) (4811:4811:4811))
        (PORT d[5] (6778:6778:6778) (6761:6761:6761))
        (PORT d[6] (2493:2493:2493) (2544:2544:2544))
        (PORT d[7] (1954:1954:1954) (2035:2035:2035))
        (PORT d[8] (4109:4109:4109) (4108:4108:4108))
        (PORT d[9] (6949:6949:6949) (7001:7001:7001))
        (PORT d[10] (3001:3001:3001) (2869:2869:2869))
        (PORT d[11] (4602:4602:4602) (4531:4531:4531))
        (PORT d[12] (5057:5057:5057) (4946:4946:4946))
        (PORT clk (2199:2199:2199) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2233:2233:2233))
        (PORT d[0] (2153:2153:2153) (2053:2053:2053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1158:1158:1158))
        (PORT datab (1967:1967:1967) (1769:1769:1769))
        (PORT datac (2184:2184:2184) (2113:2113:2113))
        (PORT datad (1495:1495:1495) (1493:1493:1493))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1098:1098:1098))
        (PORT datab (1621:1621:1621) (1563:1563:1563))
        (PORT datac (928:928:928) (859:859:859))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2565:2565:2565) (2643:2643:2643))
        (PORT d[1] (7369:7369:7369) (7410:7410:7410))
        (PORT d[2] (3203:3203:3203) (3251:3251:3251))
        (PORT d[3] (5358:5358:5358) (5353:5353:5353))
        (PORT d[4] (4316:4316:4316) (4283:4283:4283))
        (PORT d[5] (7814:7814:7814) (7816:7816:7816))
        (PORT d[6] (3989:3989:3989) (4088:4088:4088))
        (PORT d[7] (5472:5472:5472) (5666:5666:5666))
        (PORT d[8] (3131:3131:3131) (3160:3160:3160))
        (PORT d[9] (5747:5747:5747) (5770:5770:5770))
        (PORT d[10] (4508:4508:4508) (4451:4451:4451))
        (PORT d[11] (5354:5354:5354) (5222:5222:5222))
        (PORT d[12] (3897:3897:3897) (3716:3716:3716))
        (PORT clk (2208:2208:2208) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2243:2243:2243))
        (PORT d[0] (3855:3855:3855) (3548:3548:3548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6598:6598:6598) (6725:6725:6725))
        (PORT d[1] (5136:5136:5136) (5102:5102:5102))
        (PORT d[2] (4570:4570:4570) (4598:4598:4598))
        (PORT d[3] (4592:4592:4592) (4551:4551:4551))
        (PORT d[4] (5675:5675:5675) (5613:5613:5613))
        (PORT d[5] (6325:6325:6325) (6250:6250:6250))
        (PORT d[6] (4581:4581:4581) (4523:4523:4523))
        (PORT d[7] (4939:4939:4939) (4976:4976:4976))
        (PORT d[8] (4914:4914:4914) (4858:4858:4858))
        (PORT d[9] (5431:5431:5431) (5433:5433:5433))
        (PORT d[10] (4722:4722:4722) (4690:4690:4690))
        (PORT d[11] (5283:5283:5283) (5232:5232:5232))
        (PORT d[12] (7213:7213:7213) (7154:7154:7154))
        (PORT clk (2245:2245:2245) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2278:2278:2278))
        (PORT d[0] (4666:4666:4666) (4494:4494:4494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5752:5752:5752) (5842:5842:5842))
        (PORT d[1] (6426:6426:6426) (6364:6364:6364))
        (PORT d[2] (4294:4294:4294) (4331:4331:4331))
        (PORT d[3] (5012:5012:5012) (4972:4972:4972))
        (PORT d[4] (5313:5313:5313) (5184:5184:5184))
        (PORT d[5] (6389:6389:6389) (6190:6190:6190))
        (PORT d[6] (5195:5195:5195) (5189:5189:5189))
        (PORT d[7] (4476:4476:4476) (4562:4562:4562))
        (PORT d[8] (3079:3079:3079) (3096:3096:3096))
        (PORT d[9] (5535:5535:5535) (5399:5399:5399))
        (PORT d[10] (4508:4508:4508) (4434:4434:4434))
        (PORT d[11] (8053:8053:8053) (8040:8040:8040))
        (PORT d[12] (5962:5962:5962) (5805:5805:5805))
        (PORT clk (2237:2237:2237) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2272:2272:2272))
        (PORT d[0] (2707:2707:2707) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2071:2071:2071) (2019:2019:2019))
        (PORT datab (1472:1472:1472) (1383:1383:1383))
        (PORT datac (1798:1798:1798) (1730:1730:1730))
        (PORT datad (1780:1780:1780) (1804:1804:1804))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2399:2399:2399) (2363:2363:2363))
        (PORT d[1] (4042:4042:4042) (3943:3943:3943))
        (PORT d[2] (4228:4228:4228) (4261:4261:4261))
        (PORT d[3] (3523:3523:3523) (3442:3442:3442))
        (PORT d[4] (2701:2701:2701) (2618:2618:2618))
        (PORT d[5] (4203:4203:4203) (4066:4066:4066))
        (PORT d[6] (4158:4158:4158) (4023:4023:4023))
        (PORT d[7] (3032:3032:3032) (3149:3149:3149))
        (PORT d[8] (4715:4715:4715) (4650:4650:4650))
        (PORT d[9] (2050:2050:2050) (2032:2032:2032))
        (PORT d[10] (6451:6451:6451) (6434:6434:6434))
        (PORT d[11] (8663:8663:8663) (8618:8618:8618))
        (PORT d[12] (5682:5682:5682) (5573:5573:5573))
        (PORT clk (2232:2232:2232) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2269:2269:2269))
        (PORT d[0] (1832:1832:1832) (1754:1754:1754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1936:1936:1936) (1821:1821:1821))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (1912:1912:1912) (1800:1800:1800))
        (PORT datad (1787:1787:1787) (1812:1812:1812))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3948:3948:3948) (4009:4009:4009))
        (PORT d[1] (6209:6209:6209) (6219:6219:6219))
        (PORT d[2] (3224:3224:3224) (3283:3283:3283))
        (PORT d[3] (4322:4322:4322) (4289:4289:4289))
        (PORT d[4] (4693:4693:4693) (4689:4689:4689))
        (PORT d[5] (7877:7877:7877) (7787:7787:7787))
        (PORT d[6] (3910:3910:3910) (3980:3980:3980))
        (PORT d[7] (3708:3708:3708) (3790:3790:3790))
        (PORT d[8] (2691:2691:2691) (2699:2699:2699))
        (PORT d[9] (6133:6133:6133) (6154:6154:6154))
        (PORT d[10] (4570:4570:4570) (4525:4525:4525))
        (PORT d[11] (5550:5550:5550) (5466:5466:5466))
        (PORT d[12] (2914:2914:2914) (2808:2808:2808))
        (PORT clk (2212:2212:2212) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2249:2249:2249))
        (PORT d[0] (2807:2807:2807) (2838:2838:2838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3579:3579:3579) (3666:3666:3666))
        (PORT d[1] (6587:6587:6587) (6602:6602:6602))
        (PORT d[2] (2943:2943:2943) (3011:3011:3011))
        (PORT d[3] (5453:5453:5453) (5480:5480:5480))
        (PORT d[4] (4349:4349:4349) (4348:4348:4348))
        (PORT d[5] (7595:7595:7595) (7517:7517:7517))
        (PORT d[6] (3522:3522:3522) (3600:3600:3600))
        (PORT d[7] (3021:3021:3021) (3116:3116:3116))
        (PORT d[8] (3018:3018:3018) (3016:3016:3016))
        (PORT d[9] (5732:5732:5732) (5759:5759:5759))
        (PORT d[10] (4490:4490:4490) (4431:4431:4431))
        (PORT d[11] (5479:5479:5479) (5390:5390:5390))
        (PORT d[12] (3496:3496:3496) (3378:3378:3378))
        (PORT clk (2241:2241:2241) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2276:2276:2276))
        (PORT d[0] (2947:2947:2947) (2785:2785:2785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2064:2064:2064) (2067:2067:2067))
        (PORT datab (1270:1270:1270) (1166:1166:1166))
        (PORT datac (1971:1971:1971) (1942:1942:1942))
        (PORT datad (1755:1755:1755) (1609:1609:1609))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2607:2607:2607) (2648:2648:2648))
        (PORT d[1] (6693:6693:6693) (6751:6751:6751))
        (PORT d[2] (3889:3889:3889) (3924:3924:3924))
        (PORT d[3] (4301:4301:4301) (4267:4267:4267))
        (PORT d[4] (4086:4086:4086) (3944:3944:3944))
        (PORT d[5] (5982:5982:5982) (5945:5945:5945))
        (PORT d[6] (4556:4556:4556) (4610:4610:4610))
        (PORT d[7] (4004:4004:4004) (4074:4074:4074))
        (PORT d[8] (2654:2654:2654) (2630:2630:2630))
        (PORT d[9] (5474:5474:5474) (5493:5493:5493))
        (PORT d[10] (4933:4933:4933) (4875:4875:4875))
        (PORT d[11] (3587:3587:3587) (3479:3479:3479))
        (PORT d[12] (3581:3581:3581) (3461:3461:3461))
        (PORT clk (2202:2202:2202) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2238:2238:2238))
        (PORT d[0] (1745:1745:1745) (1619:1619:1619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2561:2561:2561) (2601:2601:2601))
        (PORT d[1] (6165:6165:6165) (6175:6175:6175))
        (PORT d[2] (3557:3557:3557) (3597:3597:3597))
        (PORT d[3] (4322:4322:4322) (4289:4289:4289))
        (PORT d[4] (4222:4222:4222) (4101:4101:4101))
        (PORT d[5] (6043:6043:6043) (6002:6002:6002))
        (PORT d[6] (4216:4216:4216) (4282:4282:4282))
        (PORT d[7] (3685:3685:3685) (3768:3768:3768))
        (PORT d[8] (2701:2701:2701) (2709:2709:2709))
        (PORT d[9] (5424:5424:5424) (5443:5443:5443))
        (PORT d[10] (4610:4610:4610) (4564:4564:4564))
        (PORT d[11] (3238:3238:3238) (3136:3136:3136))
        (PORT d[12] (3280:3280:3280) (3169:3169:3169))
        (PORT clk (2214:2214:2214) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2248:2248:2248))
        (PORT d[0] (2439:2439:2439) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2061:2061:2061) (2064:2064:2064))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (862:862:862) (771:771:771))
        (PORT datad (1167:1167:1167) (1050:1050:1050))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1878:1878:1878) (1866:1866:1866))
        (PORT datab (1092:1092:1092) (1001:1001:1001))
        (PORT datac (1054:1054:1054) (1064:1064:1064))
        (PORT datad (1234:1234:1234) (1170:1170:1170))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (1895:1895:1895) (1834:1834:1834))
        (PORT datac (1832:1832:1832) (1827:1827:1827))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (664:664:664))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1562:1562:1562) (1510:1510:1510))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6928:6928:6928) (7043:7043:7043))
        (PORT d[1] (5456:5456:5456) (5411:5411:5411))
        (PORT d[2] (4634:4634:4634) (4660:4660:4660))
        (PORT d[3] (4638:4638:4638) (4594:4594:4594))
        (PORT d[4] (6018:6018:6018) (5946:5946:5946))
        (PORT d[5] (6316:6316:6316) (6243:6243:6243))
        (PORT d[6] (4897:4897:4897) (4823:4823:4823))
        (PORT d[7] (4992:4992:4992) (5027:5027:5027))
        (PORT d[8] (5237:5237:5237) (5166:5166:5166))
        (PORT d[9] (5782:5782:5782) (5774:5774:5774))
        (PORT d[10] (2375:2375:2375) (2234:2234:2234))
        (PORT d[11] (4944:4944:4944) (4898:4898:4898))
        (PORT d[12] (6445:6445:6445) (6295:6295:6295))
        (PORT clk (2237:2237:2237) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2273:2273:2273))
        (PORT d[0] (2364:2364:2364) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3967:3967:3967) (4033:4033:4033))
        (PORT d[1] (6142:6142:6142) (6136:6136:6136))
        (PORT d[2] (3168:3168:3168) (3179:3179:3179))
        (PORT d[3] (4963:4963:4963) (4906:4906:4906))
        (PORT d[4] (5052:5052:5052) (4980:4980:4980))
        (PORT d[5] (6787:6787:6787) (6632:6632:6632))
        (PORT d[6] (5898:5898:5898) (5947:5947:5947))
        (PORT d[7] (3806:3806:3806) (3967:3967:3967))
        (PORT d[8] (3793:3793:3793) (3827:3827:3827))
        (PORT d[9] (4979:4979:4979) (4936:4936:4936))
        (PORT d[10] (4572:4572:4572) (4532:4532:4532))
        (PORT d[11] (5616:5616:5616) (5585:5585:5585))
        (PORT d[12] (6209:6209:6209) (5987:5987:5987))
        (PORT clk (2261:2261:2261) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2296:2296:2296))
        (PORT d[0] (2865:2865:2865) (2765:2765:2765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2357:2357:2357) (2315:2315:2315))
        (PORT datab (1572:1572:1572) (1496:1496:1496))
        (PORT datac (2124:2124:2124) (2056:2056:2056))
        (PORT datad (1917:1917:1917) (1867:1867:1867))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6182:6182:6182) (6335:6335:6335))
        (PORT d[1] (5098:5098:5098) (5035:5035:5035))
        (PORT d[2] (4972:4972:4972) (5014:5014:5014))
        (PORT d[3] (4316:4316:4316) (4267:4267:4267))
        (PORT d[4] (4880:4880:4880) (4790:4790:4790))
        (PORT d[5] (6373:6373:6373) (6194:6194:6194))
        (PORT d[6] (4957:4957:4957) (4906:4906:4906))
        (PORT d[7] (1909:1909:1909) (1979:1979:1979))
        (PORT d[8] (2637:2637:2637) (2556:2556:2556))
        (PORT d[9] (5024:5024:5024) (4994:4994:4994))
        (PORT d[10] (6438:6438:6438) (6420:6420:6420))
        (PORT d[11] (2351:2351:2351) (2274:2274:2274))
        (PORT d[12] (5931:5931:5931) (5778:5778:5778))
        (PORT clk (2246:2246:2246) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2280:2280:2280))
        (PORT d[0] (2762:2762:2762) (2643:2643:2643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2627:2627:2627) (2677:2677:2677))
        (PORT d[1] (7068:7068:7068) (6984:6984:6984))
        (PORT d[2] (1763:1763:1763) (1762:1762:1762))
        (PORT d[3] (5680:5680:5680) (5615:5615:5615))
        (PORT d[4] (2420:2420:2420) (2303:2303:2303))
        (PORT d[5] (7055:7055:7055) (6831:6831:6831))
        (PORT d[6] (5855:5855:5855) (5830:5830:5830))
        (PORT d[7] (5178:5178:5178) (5254:5254:5254))
        (PORT d[8] (3716:3716:3716) (3709:3709:3709))
        (PORT d[9] (6190:6190:6190) (6031:6031:6031))
        (PORT d[10] (4502:4502:4502) (4413:4413:4413))
        (PORT d[11] (7634:7634:7634) (7419:7419:7419))
        (PORT d[12] (4971:4971:4971) (4810:4810:4810))
        (PORT clk (2258:2258:2258) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2294:2294:2294))
        (PORT d[0] (2352:2352:2352) (2091:2091:2091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2366:2366:2366) (2326:2326:2326))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1968:1968:1968) (1799:1799:1799))
        (PORT datad (1360:1360:1360) (1210:1210:1210))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5452:5452:5452) (5492:5492:5492))
        (PORT d[1] (5789:5789:5789) (5728:5728:5728))
        (PORT d[2] (2590:2590:2590) (2647:2647:2647))
        (PORT d[3] (4631:4631:4631) (4585:4585:4585))
        (PORT d[4] (6375:6375:6375) (6298:6298:6298))
        (PORT d[5] (6641:6641:6641) (6557:6557:6557))
        (PORT d[6] (2329:2329:2329) (2300:2300:2300))
        (PORT d[7] (1832:1832:1832) (1872:1872:1872))
        (PORT d[8] (3716:3716:3716) (3692:3692:3692))
        (PORT d[9] (6132:6132:6132) (6117:6117:6117))
        (PORT d[10] (2067:2067:2067) (1931:1931:1931))
        (PORT d[11] (4933:4933:4933) (4895:4895:4895))
        (PORT d[12] (7532:7532:7532) (7458:7458:7458))
        (PORT clk (2252:2252:2252) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2286:2286:2286))
        (PORT d[0] (4181:4181:4181) (3850:3850:3850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2583:2583:2583) (2633:2633:2633))
        (PORT d[1] (7396:7396:7396) (7299:7299:7299))
        (PORT d[2] (1716:1716:1716) (1715:1715:1715))
        (PORT d[3] (5001:5001:5001) (4951:4951:4951))
        (PORT d[4] (2143:2143:2143) (2040:2040:2040))
        (PORT d[5] (7702:7702:7702) (7619:7619:7619))
        (PORT d[6] (6177:6177:6177) (6137:6137:6137))
        (PORT d[7] (5550:5550:5550) (5615:5615:5615))
        (PORT d[8] (5748:5748:5748) (5703:5703:5703))
        (PORT d[9] (6533:6533:6533) (6365:6365:6365))
        (PORT d[10] (4523:4523:4523) (4436:4436:4436))
        (PORT d[11] (7331:7331:7331) (7131:7131:7131))
        (PORT d[12] (5285:5285:5285) (5117:5117:5117))
        (PORT clk (2260:2260:2260) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2295:2295:2295))
        (PORT d[0] (1566:1566:1566) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2362:2362:2362) (2322:2322:2322))
        (PORT datab (1625:1625:1625) (1578:1578:1578))
        (PORT datac (2121:2121:2121) (2053:2053:2053))
        (PORT datad (1658:1658:1658) (1503:1503:1503))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6217:6217:6217) (6352:6352:6352))
        (PORT d[1] (6707:6707:6707) (6621:6621:6621))
        (PORT d[2] (3975:3975:3975) (4026:4026:4026))
        (PORT d[3] (4605:4605:4605) (4561:4561:4561))
        (PORT d[4] (5318:5318:5318) (5261:5261:5261))
        (PORT d[5] (5670:5670:5670) (5620:5620:5620))
        (PORT d[6] (4258:4258:4258) (4206:4206:4206))
        (PORT d[7] (4341:4341:4341) (4404:4404:4404))
        (PORT d[8] (4581:4581:4581) (4536:4536:4536))
        (PORT d[9] (5083:5083:5083) (5093:5093:5093))
        (PORT d[10] (4350:4350:4350) (4331:4331:4331))
        (PORT d[11] (5303:5303:5303) (5288:5288:5288))
        (PORT d[12] (6930:6930:6930) (6886:6886:6886))
        (PORT clk (2229:2229:2229) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2262:2262:2262))
        (PORT d[0] (2100:2100:2100) (1988:1988:1988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2978:2978:2978) (3051:3051:3051))
        (PORT d[1] (6677:6677:6677) (6743:6743:6743))
        (PORT d[2] (2800:2800:2800) (2837:2837:2837))
        (PORT d[3] (5050:5050:5050) (5059:5059:5059))
        (PORT d[4] (3672:3672:3672) (3665:3665:3665))
        (PORT d[5] (7171:7171:7171) (7199:7199:7199))
        (PORT d[6] (3562:3562:3562) (3649:3649:3649))
        (PORT d[7] (5144:5144:5144) (5343:5343:5343))
        (PORT d[8] (3117:3117:3117) (3149:3149:3149))
        (PORT d[9] (5376:5376:5376) (5400:5400:5400))
        (PORT d[10] (4198:4198:4198) (4154:4154:4154))
        (PORT d[11] (4693:4693:4693) (4577:4577:4577))
        (PORT d[12] (4234:4234:4234) (4039:4039:4039))
        (PORT clk (2228:2228:2228) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2265:2265:2265))
        (PORT d[0] (3091:3091:3091) (2959:2959:2959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2365:2365:2365) (2325:2325:2325))
        (PORT datab (2226:2226:2226) (2166:2166:2166))
        (PORT datac (2120:2120:2120) (2051:2051:2051))
        (PORT datad (2117:2117:2117) (2121:2121:2121))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2311:2311:2311))
        (PORT d[1] (2021:2021:2021) (1979:1979:1979))
        (PORT d[2] (5576:5576:5576) (5589:5589:5589))
        (PORT d[3] (2225:2225:2225) (2158:2158:2158))
        (PORT d[4] (2265:2265:2265) (2184:2184:2184))
        (PORT d[5] (2049:2049:2049) (2005:2005:2005))
        (PORT d[6] (2002:2002:2002) (1951:1951:1951))
        (PORT d[7] (2259:2259:2259) (2321:2321:2321))
        (PORT d[8] (1921:1921:1921) (1862:1862:1862))
        (PORT d[9] (1616:1616:1616) (1568:1568:1568))
        (PORT d[10] (1657:1657:1657) (1596:1596:1596))
        (PORT d[11] (1689:1689:1689) (1634:1634:1634))
        (PORT d[12] (2036:2036:2036) (2007:2007:2007))
        (PORT clk (2254:2254:2254) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2291:2291:2291))
        (PORT d[0] (1666:1666:1666) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3390:3390:3390) (3515:3515:3515))
        (PORT d[1] (5879:5879:5879) (5887:5887:5887))
        (PORT d[2] (3144:3144:3144) (3178:3178:3178))
        (PORT d[3] (4705:4705:4705) (4696:4696:4696))
        (PORT d[4] (4404:4404:4404) (4335:4335:4335))
        (PORT d[5] (5227:5227:5227) (5136:5136:5136))
        (PORT d[6] (4439:4439:4439) (4477:4477:4477))
        (PORT d[7] (3319:3319:3319) (3451:3451:3451))
        (PORT d[8] (3776:3776:3776) (3789:3789:3789))
        (PORT d[9] (3981:3981:3981) (3951:3951:3951))
        (PORT d[10] (5817:5817:5817) (5864:5864:5864))
        (PORT d[11] (6555:6555:6555) (6497:6497:6497))
        (PORT d[12] (6204:6204:6204) (6036:6036:6036))
        (PORT clk (2205:2205:2205) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2239:2239:2239))
        (PORT d[0] (3296:3296:3296) (3198:3198:3198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2364:2364:2364) (2324:2324:2324))
        (PORT datab (1177:1177:1177) (1069:1069:1069))
        (PORT datac (2120:2120:2120) (2051:2051:2051))
        (PORT datad (2097:2097:2097) (2079:2079:2079))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (754:754:754))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1828:1828:1828) (1762:1762:1762))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4695:4695:4695) (4803:4803:4803))
        (PORT d[1] (5739:5739:5739) (5697:5697:5697))
        (PORT d[2] (3247:3247:3247) (3303:3303:3303))
        (PORT d[3] (4704:4704:4704) (4670:4670:4670))
        (PORT d[4] (4966:4966:4966) (4835:4835:4835))
        (PORT d[5] (5431:5431:5431) (5262:5262:5262))
        (PORT d[6] (4497:4497:4497) (4509:4509:4509))
        (PORT d[7] (2679:2679:2679) (2799:2799:2799))
        (PORT d[8] (4013:4013:4013) (4007:4007:4007))
        (PORT d[9] (4530:4530:4530) (4420:4420:4420))
        (PORT d[10] (6414:6414:6414) (6399:6399:6399))
        (PORT d[11] (7437:7437:7437) (7441:7441:7441))
        (PORT d[12] (5041:5041:5041) (4921:4921:4921))
        (PORT clk (2203:2203:2203) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2237:2237:2237))
        (PORT d[0] (3651:3651:3651) (3362:3362:3362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2140:2140:2140))
        (PORT d[1] (2146:2146:2146) (2113:2113:2113))
        (PORT d[2] (4579:4579:4579) (4605:4605:4605))
        (PORT d[3] (3548:3548:3548) (3469:3469:3469))
        (PORT d[4] (2067:2067:2067) (2034:2034:2034))
        (PORT d[5] (4545:4545:4545) (4389:4389:4389))
        (PORT d[6] (4480:4480:4480) (4336:4336:4336))
        (PORT d[7] (3402:3402:3402) (3511:3511:3511))
        (PORT d[8] (4716:4716:4716) (4651:4651:4651))
        (PORT d[9] (1808:1808:1808) (1795:1795:1795))
        (PORT d[10] (6459:6459:6459) (6442:6442:6442))
        (PORT d[11] (8697:8697:8697) (8651:8651:8651))
        (PORT d[12] (5994:5994:5994) (5871:5871:5871))
        (PORT clk (2254:2254:2254) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2289:2289:2289))
        (PORT d[0] (2192:2192:2192) (2019:2019:2019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2363:2363:2363) (2322:2322:2322))
        (PORT datab (2157:2157:2157) (2084:2084:2084))
        (PORT datac (2191:2191:2191) (2112:2112:2112))
        (PORT datad (1021:1021:1021) (967:967:967))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (1826:1826:1826) (1760:1760:1760))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (728:728:728))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1178:1178:1178) (1109:1109:1109))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2687:2687:2687) (2765:2765:2765))
        (PORT d[1] (7655:7655:7655) (7689:7689:7689))
        (PORT d[2] (3210:3210:3210) (3259:3259:3259))
        (PORT d[3] (5398:5398:5398) (5393:5393:5393))
        (PORT d[4] (4056:4056:4056) (4052:4052:4052))
        (PORT d[5] (7827:7827:7827) (7830:7830:7830))
        (PORT d[6] (3990:3990:3990) (4088:4088:4088))
        (PORT d[7] (5820:5820:5820) (6011:6011:6011))
        (PORT d[8] (3782:3782:3782) (3806:3806:3806))
        (PORT d[9] (5101:5101:5101) (5127:5127:5127))
        (PORT d[10] (4542:4542:4542) (4482:4482:4482))
        (PORT d[11] (5331:5331:5331) (5193:5193:5193))
        (PORT d[12] (3618:3618:3618) (3450:3450:3450))
        (PORT clk (2216:2216:2216) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2249:2249:2249))
        (PORT d[0] (2574:2574:2574) (2417:2417:2417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3891:3891:3891) (3963:3963:3963))
        (PORT d[1] (6252:6252:6252) (6281:6281:6281))
        (PORT d[2] (3226:3226:3226) (3280:3280:3280))
        (PORT d[3] (4344:4344:4344) (4312:4312:4312))
        (PORT d[4] (4386:4386:4386) (4378:4378:4378))
        (PORT d[5] (7856:7856:7856) (7764:7764:7764))
        (PORT d[6] (3858:3858:3858) (3926:3926:3926))
        (PORT d[7] (3342:3342:3342) (3432:3432:3432))
        (PORT d[8] (2727:2727:2727) (2725:2725:2725))
        (PORT d[9] (5782:5782:5782) (5809:5809:5809))
        (PORT d[10] (4259:4259:4259) (4221:4221:4221))
        (PORT d[11] (5235:5235:5235) (5164:5164:5164))
        (PORT d[12] (3152:3152:3152) (3052:3052:3052))
        (PORT clk (2229:2229:2229) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2265:2265:2265))
        (PORT d[0] (2881:2881:2881) (2822:2822:2822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2120:2120:2120) (2031:2031:2031))
        (PORT datab (2387:2387:2387) (2254:2254:2254))
        (PORT datac (1805:1805:1805) (1739:1739:1739))
        (PORT datad (1785:1785:1785) (1809:1809:1809))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4801:4801:4801) (4851:4851:4851))
        (PORT d[1] (6527:6527:6527) (6493:6493:6493))
        (PORT d[2] (4540:4540:4540) (4541:4541:4541))
        (PORT d[3] (7369:7369:7369) (7294:7294:7294))
        (PORT d[4] (5069:5069:5069) (4875:4875:4875))
        (PORT d[5] (7442:7442:7442) (7406:7406:7406))
        (PORT d[6] (3126:3126:3126) (3149:3149:3149))
        (PORT d[7] (1955:1955:1955) (2031:2031:2031))
        (PORT d[8] (3339:3339:3339) (3330:3330:3330))
        (PORT d[9] (7639:7639:7639) (7673:7673:7673))
        (PORT d[10] (3340:3340:3340) (3189:3189:3189))
        (PORT d[11] (4949:4949:4949) (4910:4910:4910))
        (PORT d[12] (5723:5723:5723) (5592:5592:5592))
        (PORT clk (2234:2234:2234) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2269:2269:2269))
        (PORT d[0] (3838:3838:3838) (3537:3537:3537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (2781:2781:2781))
        (PORT d[1] (7662:7662:7662) (7697:7697:7697))
        (PORT d[2] (3492:3492:3492) (3519:3519:3519))
        (PORT d[3] (5417:5417:5417) (5403:5403:5403))
        (PORT d[4] (4040:4040:4040) (4038:4038:4038))
        (PORT d[5] (7834:7834:7834) (7837:7837:7837))
        (PORT d[6] (3550:3550:3550) (3642:3642:3642))
        (PORT d[7] (5860:5860:5860) (6053:6053:6053))
        (PORT d[8] (3791:3791:3791) (3816:3816:3816))
        (PORT d[9] (5088:5088:5088) (5115:5115:5115))
        (PORT d[10] (4822:4822:4822) (4753:4753:4753))
        (PORT d[11] (5679:5679:5679) (5523:5523:5523))
        (PORT d[12] (3900:3900:3900) (3720:3720:3720))
        (PORT clk (2195:2195:2195) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
        (PORT d[0] (3029:3029:3029) (3018:3018:3018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1818:1818:1818) (1857:1857:1857))
        (PORT datab (1554:1554:1554) (1500:1500:1500))
        (PORT datac (1804:1804:1804) (1737:1737:1737))
        (PORT datad (1752:1752:1752) (1742:1742:1742))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3707:3707:3707) (3756:3756:3756))
        (PORT d[1] (8661:8661:8661) (8667:8667:8667))
        (PORT d[2] (4474:4474:4474) (4471:4471:4471))
        (PORT d[3] (6417:6417:6417) (6383:6383:6383))
        (PORT d[4] (5048:5048:5048) (5021:5021:5021))
        (PORT d[5] (6675:6675:6675) (6623:6623:6623))
        (PORT d[6] (4565:4565:4565) (4639:4639:4639))
        (PORT d[7] (6819:6819:6819) (6980:6980:6980))
        (PORT d[8] (4756:4756:4756) (4746:4746:4746))
        (PORT d[9] (6071:6071:6071) (6061:6061:6061))
        (PORT d[10] (5524:5524:5524) (5434:5434:5434))
        (PORT d[11] (6319:6319:6319) (6149:6149:6149))
        (PORT d[12] (4605:4605:4605) (4401:4401:4401))
        (PORT clk (2226:2226:2226) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2258:2258:2258))
        (PORT d[0] (3100:3100:3100) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (2767:2767:2767))
        (PORT d[1] (7691:7691:7691) (7721:7721:7721))
        (PORT d[2] (3555:3555:3555) (3597:3597:3597))
        (PORT d[3] (5703:5703:5703) (5690:5690:5690))
        (PORT d[4] (4397:4397:4397) (4384:4384:4384))
        (PORT d[5] (6350:6350:6350) (6291:6291:6291))
        (PORT d[6] (3846:3846:3846) (3935:3935:3935))
        (PORT d[7] (5777:5777:5777) (5956:5956:5956))
        (PORT d[8] (4098:4098:4098) (4109:4109:4109))
        (PORT d[9] (5313:5313:5313) (5310:5310:5310))
        (PORT d[10] (4846:4846:4846) (4780:4780:4780))
        (PORT d[11] (5655:5655:5655) (5505:5505:5505))
        (PORT d[12] (3923:3923:3923) (3744:3744:3744))
        (PORT clk (2197:2197:2197) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2231:2231:2231))
        (PORT d[0] (3723:3723:3723) (3434:3434:3434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1706:1706:1706) (1643:1643:1643))
        (PORT datab (1970:1970:1970) (1938:1938:1938))
        (PORT datac (1805:1805:1805) (1738:1738:1738))
        (PORT datad (1785:1785:1785) (1809:1809:1809))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1747:1747:1747) (1658:1658:1658))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2527:2527:2527) (2567:2567:2567))
        (PORT d[1] (6703:6703:6703) (6762:6762:6762))
        (PORT d[2] (3851:3851:3851) (3883:3883:3883))
        (PORT d[3] (4309:4309:4309) (4274:4274:4274))
        (PORT d[4] (4417:4417:4417) (4279:4279:4279))
        (PORT d[5] (6040:6040:6040) (5999:5999:5999))
        (PORT d[6] (4546:4546:4546) (4599:4599:4599))
        (PORT d[7] (4307:4307:4307) (4366:4366:4366))
        (PORT d[8] (2671:2671:2671) (2636:2636:2636))
        (PORT d[9] (6326:6326:6326) (6289:6289:6289))
        (PORT d[10] (4915:4915:4915) (4857:4857:4857))
        (PORT d[11] (3681:3681:3681) (3550:3550:3550))
        (PORT d[12] (3641:3641:3641) (3528:3528:3528))
        (PORT clk (2206:2206:2206) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2243:2243:2243))
        (PORT d[0] (2542:2542:2542) (2484:2484:2484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3014:3014:3014) (3097:3097:3097))
        (PORT d[1] (8026:8026:8026) (8046:8046:8046))
        (PORT d[2] (3881:3881:3881) (3912:3912:3912))
        (PORT d[3] (4712:4712:4712) (4699:4699:4699))
        (PORT d[4] (4730:4730:4730) (4710:4710:4710))
        (PORT d[5] (6333:6333:6333) (6285:6285:6285))
        (PORT d[6] (4189:4189:4189) (4271:4271:4271))
        (PORT d[7] (6489:6489:6489) (6660:6660:6660))
        (PORT d[8] (2711:2711:2711) (2728:2728:2728))
        (PORT d[9] (5643:5643:5643) (5632:5632:5632))
        (PORT d[10] (5168:5168:5168) (5091:5091:5091))
        (PORT d[11] (5988:5988:5988) (5827:5827:5827))
        (PORT d[12] (4267:4267:4267) (4081:4081:4081))
        (PORT clk (2183:2183:2183) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2219:2219:2219))
        (PORT d[0] (2452:2452:2452) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1816:1816:1816) (1854:1854:1854))
        (PORT datab (1832:1832:1832) (1705:1705:1705))
        (PORT datac (1801:1801:1801) (1734:1734:1734))
        (PORT datad (1868:1868:1868) (1765:1765:1765))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1781:1781:1781) (1693:1693:1693))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4090:4090:4090) (4183:4183:4183))
        (PORT d[1] (6254:6254:6254) (6284:6284:6284))
        (PORT d[2] (2402:2402:2402) (2423:2423:2423))
        (PORT d[3] (6095:6095:6095) (6047:6047:6047))
        (PORT d[4] (3138:3138:3138) (3059:3059:3059))
        (PORT d[5] (6300:6300:6300) (6238:6238:6238))
        (PORT d[6] (4888:4888:4888) (4968:4968:4968))
        (PORT d[7] (4110:4110:4110) (4292:4292:4292))
        (PORT d[8] (3809:3809:3809) (3828:3828:3828))
        (PORT d[9] (6259:6259:6259) (6204:6204:6204))
        (PORT d[10] (4625:4625:4625) (4572:4572:4572))
        (PORT d[11] (5542:5542:5542) (5484:5484:5484))
        (PORT d[12] (5491:5491:5491) (5273:5273:5273))
        (PORT clk (2236:2236:2236) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2269:2269:2269))
        (PORT d[0] (3088:3088:3088) (2859:2859:2859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6073:6073:6073) (6149:6149:6149))
        (PORT d[1] (6751:6751:6751) (6679:6679:6679))
        (PORT d[2] (4636:4636:4636) (4663:4663:4663))
        (PORT d[3] (5346:5346:5346) (5295:5295:5295))
        (PORT d[4] (2794:2794:2794) (2661:2661:2661))
        (PORT d[5] (6725:6725:6725) (6516:6516:6516))
        (PORT d[6] (5537:5537:5537) (5526:5526:5526))
        (PORT d[7] (4823:4823:4823) (4902:4902:4902))
        (PORT d[8] (3398:3398:3398) (3404:3404:3404))
        (PORT d[9] (5862:5862:5862) (5716:5716:5716))
        (PORT d[10] (4821:4821:4821) (4734:4734:4734))
        (PORT d[11] (8369:8369:8369) (8348:8348:8348))
        (PORT d[12] (6279:6279:6279) (6106:6106:6106))
        (PORT clk (2250:2250:2250) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2286:2286:2286))
        (PORT d[0] (4719:4719:4719) (4493:4493:4493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5183:5183:5183) (5315:5315:5315))
        (PORT d[1] (3424:3424:3424) (3344:3344:3344))
        (PORT d[2] (3570:3570:3570) (3623:3623:3623))
        (PORT d[3] (3585:3585:3585) (3510:3510:3510))
        (PORT d[4] (3334:3334:3334) (3225:3225:3225))
        (PORT d[5] (3549:3549:3549) (3431:3431:3431))
        (PORT d[6] (3465:3465:3465) (3345:3345:3345))
        (PORT d[7] (2644:2644:2644) (2746:2746:2746))
        (PORT d[8] (2663:2663:2663) (2665:2665:2665))
        (PORT d[9] (5510:5510:5510) (5424:5424:5424))
        (PORT d[10] (5794:5794:5794) (5800:5800:5800))
        (PORT d[11] (8003:8003:8003) (7978:7978:7978))
        (PORT d[12] (5708:5708:5708) (5604:5604:5604))
        (PORT clk (2220:2220:2220) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2254:2254:2254))
        (PORT d[0] (2373:2373:2373) (2220:2220:2220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3343:3343:3343) (3429:3429:3429))
        (PORT d[1] (6286:6286:6286) (6334:6334:6334))
        (PORT d[2] (2499:2499:2499) (2539:2539:2539))
        (PORT d[3] (5403:5403:5403) (5429:5429:5429))
        (PORT d[4] (4421:4421:4421) (4428:4428:4428))
        (PORT d[5] (7140:7140:7140) (7133:7133:7133))
        (PORT d[6] (3478:3478:3478) (3555:3555:3555))
        (PORT d[7] (3090:3090:3090) (3210:3210:3210))
        (PORT d[8] (3819:3819:3819) (3857:3857:3857))
        (PORT d[9] (6406:6406:6406) (6424:6424:6424))
        (PORT d[10] (4059:4059:4059) (3962:3962:3962))
        (PORT d[11] (5883:5883:5883) (5814:5814:5814))
        (PORT d[12] (5596:5596:5596) (5434:5434:5434))
        (PORT clk (2225:2225:2225) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2260:2260:2260))
        (PORT d[0] (2595:2595:2595) (2411:2411:2411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2358:2358:2358) (2316:2316:2316))
        (PORT datab (2160:2160:2160) (2087:2087:2087))
        (PORT datac (1988:1988:1988) (1895:1895:1895))
        (PORT datad (2185:2185:2185) (2199:2199:2199))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2362:2362:2362) (2321:2321:2321))
        (PORT datab (3459:3459:3459) (3215:3215:3215))
        (PORT datac (1514:1514:1514) (1433:1433:1433))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5768:5768:5768) (5849:5849:5849))
        (PORT d[1] (6446:6446:6446) (6388:6388:6388))
        (PORT d[2] (3898:3898:3898) (3929:3929:3929))
        (PORT d[3] (4693:4693:4693) (4659:4659:4659))
        (PORT d[4] (5348:5348:5348) (5229:5229:5229))
        (PORT d[5] (6094:6094:6094) (5905:5905:5905))
        (PORT d[6] (5173:5173:5173) (5165:5165:5165))
        (PORT d[7] (4467:4467:4467) (4552:4552:4552))
        (PORT d[8] (3070:3070:3070) (3085:3085:3085))
        (PORT d[9] (3892:3892:3892) (3844:3844:3844))
        (PORT d[10] (7068:7068:7068) (7024:7024:7024))
        (PORT d[11] (8071:8071:8071) (8056:8056:8056))
        (PORT d[12] (5660:5660:5660) (5509:5509:5509))
        (PORT clk (2214:2214:2214) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2252:2252:2252))
        (PORT d[0] (2117:2117:2117) (2018:2018:2018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3433:3433:3433) (3564:3564:3564))
        (PORT d[1] (5814:5814:5814) (5793:5793:5793))
        (PORT d[2] (3303:3303:3303) (3362:3362:3362))
        (PORT d[3] (6060:6060:6060) (6051:6051:6051))
        (PORT d[4] (5611:5611:5611) (5537:5537:5537))
        (PORT d[5] (7174:7174:7174) (7204:7204:7204))
        (PORT d[6] (3164:3164:3164) (3237:3237:3237))
        (PORT d[7] (2372:2372:2372) (2441:2441:2441))
        (PORT d[8] (4079:4079:4079) (4057:4057:4057))
        (PORT d[9] (7502:7502:7502) (7507:7507:7507))
        (PORT d[10] (3805:3805:3805) (3715:3715:3715))
        (PORT d[11] (5642:5642:5642) (5606:5606:5606))
        (PORT d[12] (6058:6058:6058) (5937:5937:5937))
        (PORT clk (2244:2244:2244) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2281:2281:2281))
        (PORT d[0] (3890:3890:3890) (3701:3701:3701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3653:3653:3653) (3733:3733:3733))
        (PORT d[1] (5843:5843:5843) (5847:5847:5847))
        (PORT d[2] (2804:2804:2804) (2826:2826:2826))
        (PORT d[3] (4640:4640:4640) (4591:4591:4591))
        (PORT d[4] (4732:4732:4732) (4654:4654:4654))
        (PORT d[5] (6157:6157:6157) (6023:6023:6023))
        (PORT d[6] (5372:5372:5372) (5369:5369:5369))
        (PORT d[7] (3750:3750:3750) (3907:3907:3907))
        (PORT d[8] (3442:3442:3442) (3491:3491:3491))
        (PORT d[9] (4681:4681:4681) (4650:4650:4650))
        (PORT d[10] (6756:6756:6756) (6762:6762:6762))
        (PORT d[11] (5857:5857:5857) (5803:5803:5803))
        (PORT d[12] (5594:5594:5594) (5449:5449:5449))
        (PORT clk (2244:2244:2244) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2282:2282:2282))
        (PORT d[0] (3069:3069:3069) (2932:2932:2932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2182:2182:2182) (2188:2188:2188))
        (PORT datab (2172:2172:2172) (2159:2159:2159))
        (PORT datac (1802:1802:1802) (1735:1735:1735))
        (PORT datad (1783:1783:1783) (1807:1807:1807))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4034:4034:4034) (4089:4089:4089))
        (PORT d[1] (9049:9049:9049) (9044:9044:9044))
        (PORT d[2] (1919:1919:1919) (1963:1963:1963))
        (PORT d[3] (4358:4358:4358) (4330:4330:4330))
        (PORT d[4] (5692:5692:5692) (5633:5633:5633))
        (PORT d[5] (7007:7007:7007) (6941:6941:6941))
        (PORT d[6] (5235:5235:5235) (5291:5291:5291))
        (PORT d[7] (7113:7113:7113) (7258:7258:7258))
        (PORT d[8] (5098:5098:5098) (5079:5079:5079))
        (PORT d[9] (6731:6731:6731) (6705:6705:6705))
        (PORT d[10] (3515:3515:3515) (3437:3437:3437))
        (PORT d[11] (6995:6995:6995) (6800:6800:6800))
        (PORT d[12] (4571:4571:4571) (4396:4396:4396))
        (PORT clk (2241:2241:2241) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2277:2277:2277))
        (PORT d[0] (2969:2969:2969) (2702:2702:2702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1711:1711:1711) (1692:1692:1692))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1110:1110:1110) (1014:1014:1014))
        (PORT datad (1783:1783:1783) (1807:1807:1807))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (754:754:754))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1826:1826:1826) (1760:1760:1760))
        (PORT datad (1482:1482:1482) (1389:1389:1389))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (755:755:755))
        (PORT datab (1580:1580:1580) (1474:1474:1474))
        (PORT datac (686:686:686) (689:689:689))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4343:4343:4343) (4461:4461:4461))
        (PORT d[1] (5656:5656:5656) (5593:5593:5593))
        (PORT d[2] (2915:2915:2915) (2982:2982:2982))
        (PORT d[3] (4714:4714:4714) (4669:4669:4669))
        (PORT d[4] (4035:4035:4035) (3953:3953:3953))
        (PORT d[5] (5062:5062:5062) (4903:4903:4903))
        (PORT d[6] (3811:3811:3811) (3846:3846:3846))
        (PORT d[7] (3046:3046:3046) (3154:3154:3154))
        (PORT d[8] (3699:3699:3699) (3696:3696:3696))
        (PORT d[9] (4145:4145:4145) (4047:4047:4047))
        (PORT d[10] (6068:6068:6068) (6062:6062:6062))
        (PORT d[11] (6786:6786:6786) (6814:6814:6814))
        (PORT d[12] (5964:5964:5964) (5791:5791:5791))
        (PORT clk (2219:2219:2219) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2256:2256:2256))
        (PORT d[0] (1916:1916:1916) (1870:1870:1870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4855:4855:4855) (5033:5033:5033))
        (PORT d[1] (4892:4892:4892) (4771:4771:4771))
        (PORT d[2] (3582:3582:3582) (3643:3643:3643))
        (PORT d[3] (4656:4656:4656) (4646:4646:4646))
        (PORT d[4] (5897:5897:5897) (5782:5782:5782))
        (PORT d[5] (4744:4744:4744) (4610:4610:4610))
        (PORT d[6] (3463:3463:3463) (3485:3485:3485))
        (PORT d[7] (2327:2327:2327) (2427:2427:2427))
        (PORT d[8] (3134:3134:3134) (3159:3159:3159))
        (PORT d[9] (4833:4833:4833) (4764:4764:4764))
        (PORT d[10] (5100:5100:5100) (5112:5112:5112))
        (PORT d[11] (6389:6389:6389) (6396:6396:6396))
        (PORT d[12] (6310:6310:6310) (6179:6179:6179))
        (PORT clk (2247:2247:2247) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2283:2283:2283))
        (PORT d[0] (3395:3395:3395) (3153:3153:3153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4179:4179:4179) (4347:4347:4347))
        (PORT d[1] (3709:3709:3709) (3611:3611:3611))
        (PORT d[2] (2864:2864:2864) (2937:2937:2937))
        (PORT d[3] (5284:5284:5284) (5228:5228:5228))
        (PORT d[4] (3680:3680:3680) (3559:3559:3559))
        (PORT d[5] (3918:3918:3918) (3797:3797:3797))
        (PORT d[6] (3215:3215:3215) (3282:3282:3282))
        (PORT d[7] (2660:2660:2660) (2761:2761:2761))
        (PORT d[8] (2715:2715:2715) (2717:2717:2717))
        (PORT d[9] (4542:4542:4542) (4501:4501:4501))
        (PORT d[10] (5101:5101:5101) (5121:5121:5121))
        (PORT d[11] (6744:6744:6744) (6753:6753:6753))
        (PORT d[12] (6010:6010:6010) (5889:5889:5889))
        (PORT clk (2248:2248:2248) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2285:2285:2285))
        (PORT d[0] (3543:3543:3543) (3479:3479:3479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4255:4255:4255) (4426:4426:4426))
        (PORT d[1] (4058:4058:4058) (3944:3944:3944))
        (PORT d[2] (4099:4099:4099) (4104:4104:4104))
        (PORT d[3] (4668:4668:4668) (4650:4650:4650))
        (PORT d[4] (4006:4006:4006) (3878:3878:3878))
        (PORT d[5] (4221:4221:4221) (4082:4082:4082))
        (PORT d[6] (3228:3228:3228) (3302:3302:3302))
        (PORT d[7] (2741:2741:2741) (2861:2861:2861))
        (PORT d[8] (3598:3598:3598) (3661:3661:3661))
        (PORT d[9] (4536:4536:4536) (4491:4491:4491))
        (PORT d[10] (5179:5179:5179) (5196:5196:5196))
        (PORT d[11] (7020:7020:7020) (7028:7028:7028))
        (PORT d[12] (6365:6365:6365) (6235:6235:6235))
        (PORT clk (2259:2259:2259) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2297:2297:2297))
        (PORT d[0] (3535:3535:3535) (3285:3285:3285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2399:2399:2399) (2411:2411:2411))
        (PORT datab (2376:2376:2376) (2334:2334:2334))
        (PORT datac (1721:1721:1721) (1698:1698:1698))
        (PORT datad (1642:1642:1642) (1609:1609:1609))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2460:2460:2460) (2309:2309:2309))
        (PORT datab (1647:1647:1647) (1562:1562:1562))
        (PORT datac (2366:2366:2366) (2376:2376:2376))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5204:5204:5204) (5391:5391:5391))
        (PORT d[1] (4748:4748:4748) (4709:4709:4709))
        (PORT d[2] (3969:3969:3969) (4048:4048:4048))
        (PORT d[3] (5349:5349:5349) (5316:5316:5316))
        (PORT d[4] (5916:5916:5916) (5814:5814:5814))
        (PORT d[5] (5410:5410:5410) (5256:5256:5256))
        (PORT d[6] (4169:4169:4169) (4174:4174:4174))
        (PORT d[7] (2274:2274:2274) (2369:2369:2369))
        (PORT d[8] (3409:3409:3409) (3432:3432:3432))
        (PORT d[9] (5490:5490:5490) (5404:5404:5404))
        (PORT d[10] (5440:5440:5440) (5454:5454:5454))
        (PORT d[11] (6711:6711:6711) (6712:6712:6712))
        (PORT d[12] (5675:5675:5675) (5557:5557:5557))
        (PORT clk (2204:2204:2204) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2241:2241:2241))
        (PORT d[0] (2310:2310:2310) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5837:5837:5837) (5994:5994:5994))
        (PORT d[1] (5359:5359:5359) (5282:5282:5282))
        (PORT d[2] (4654:4654:4654) (4709:4709:4709))
        (PORT d[3] (3986:3986:3986) (3946:3946:3946))
        (PORT d[4] (5833:5833:5833) (5739:5739:5739))
        (PORT d[5] (6047:6047:6047) (5873:5873:5873))
        (PORT d[6] (4824:4824:4824) (4804:4804:4804))
        (PORT d[7] (1992:1992:1992) (2069:2069:2069))
        (PORT d[8] (2775:2775:2775) (2782:2782:2782))
        (PORT d[9] (4661:4661:4661) (4635:4635:4635))
        (PORT d[10] (6112:6112:6112) (6105:6105:6105))
        (PORT d[11] (7047:7047:7047) (7026:7026:7026))
        (PORT d[12] (5589:5589:5589) (5457:5457:5457))
        (PORT clk (2211:2211:2211) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2247:2247:2247))
        (PORT d[0] (2537:2537:2537) (2337:2337:2337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1142:1142:1142))
        (PORT datab (2377:2377:2377) (2335:2335:2335))
        (PORT datac (2367:2367:2367) (2376:2376:2376))
        (PORT datad (1140:1140:1140) (1055:1055:1055))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5217:5217:5217) (5384:5384:5384))
        (PORT d[1] (4243:4243:4243) (4122:4122:4122))
        (PORT d[2] (3625:3625:3625) (3709:3709:3709))
        (PORT d[3] (5022:5022:5022) (5002:5002:5002))
        (PORT d[4] (5602:5602:5602) (5514:5514:5514))
        (PORT d[5] (5100:5100:5100) (4961:4961:4961))
        (PORT d[6] (3841:3841:3841) (3858:3858:3858))
        (PORT d[7] (2375:2375:2375) (2481:2481:2481))
        (PORT d[8] (3123:3123:3123) (3159:3159:3159))
        (PORT d[9] (5155:5155:5155) (5078:5078:5078))
        (PORT d[10] (5109:5109:5109) (5130:5130:5130))
        (PORT d[11] (6379:6379:6379) (6384:6384:6384))
        (PORT d[12] (6684:6684:6684) (6546:6546:6546))
        (PORT clk (2228:2228:2228) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2265:2265:2265))
        (PORT d[0] (3292:3292:3292) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4773:4773:4773) (4914:4914:4914))
        (PORT d[1] (3374:3374:3374) (3289:3289:3289))
        (PORT d[2] (3590:3590:3590) (3647:3647:3647))
        (PORT d[3] (2797:2797:2797) (2702:2702:2702))
        (PORT d[4] (3032:3032:3032) (2950:2950:2950))
        (PORT d[5] (2996:2996:2996) (2924:2924:2924))
        (PORT d[6] (3441:3441:3441) (3318:3318:3318))
        (PORT d[7] (3071:3071:3071) (3176:3176:3176))
        (PORT d[8] (3716:3716:3716) (3678:3678:3678))
        (PORT d[9] (5172:5172:5172) (5107:5107:5107))
        (PORT d[10] (5766:5766:5766) (5769:5769:5769))
        (PORT d[11] (7706:7706:7706) (7693:7693:7693))
        (PORT d[12] (5686:5686:5686) (5578:5578:5578))
        (PORT clk (2220:2220:2220) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2256:2256:2256))
        (PORT d[0] (2800:2800:2800) (2643:2643:2643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (1496:1496:1496) (1392:1392:1392))
        (PORT datac (2358:2358:2358) (2367:2367:2367))
        (PORT datad (1216:1216:1216) (1115:1115:1115))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2674:2674:2674) (2657:2657:2657))
        (PORT datab (2391:2391:2391) (2354:2354:2354))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1423:1423:1423) (1418:1418:1418))
        (PORT d[1] (1182:1182:1182) (1185:1185:1185))
        (PORT d[2] (2219:2219:2219) (2269:2269:2269))
        (PORT d[3] (1046:1046:1046) (1037:1037:1037))
        (PORT d[4] (1145:1145:1145) (1150:1150:1150))
        (PORT d[5] (2005:2005:2005) (1944:1944:1944))
        (PORT d[6] (5225:5225:5225) (5063:5063:5063))
        (PORT d[7] (4379:4379:4379) (4453:4453:4453))
        (PORT d[8] (1384:1384:1384) (1356:1356:1356))
        (PORT d[9] (796:796:796) (816:816:816))
        (PORT d[10] (1074:1074:1074) (1051:1051:1051))
        (PORT d[11] (2290:2290:2290) (2235:2235:2235))
        (PORT clk (2277:2277:2277) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2312:2312:2312))
        (PORT d[0] (1208:1208:1208) (1112:1112:1112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6226:6226:6226) (6361:6361:6361))
        (PORT d[1] (4786:4786:4786) (4754:4754:4754))
        (PORT d[2] (3958:3958:3958) (4011:4011:4011))
        (PORT d[3] (4643:4643:4643) (4600:4600:4600))
        (PORT d[4] (5318:5318:5318) (5259:5259:5259))
        (PORT d[5] (5671:5671:5671) (5621:5621:5621))
        (PORT d[6] (4261:4261:4261) (4215:4215:4215))
        (PORT d[7] (4616:4616:4616) (4666:4666:4666))
        (PORT d[8] (4582:4582:4582) (4537:4537:4537))
        (PORT d[9] (5117:5117:5117) (5126:5126:5126))
        (PORT d[10] (4383:4383:4383) (4363:4363:4363))
        (PORT d[11] (5334:5334:5334) (5307:5307:5307))
        (PORT d[12] (6895:6895:6895) (6848:6848:6848))
        (PORT clk (2233:2233:2233) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2265:2265:2265))
        (PORT d[0] (2792:2792:2792) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (717:717:717))
        (PORT datab (724:724:724) (691:691:691))
        (PORT datac (2310:2310:2310) (2280:2280:2280))
        (PORT datad (1680:1680:1680) (1619:1619:1619))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (755:755:755))
        (PORT datab (1604:1604:1604) (1563:1563:1563))
        (PORT datac (687:687:687) (690:690:690))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1760:1760:1760) (1724:1724:1724))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4618:4618:4618) (4802:4802:4802))
        (PORT d[1] (5111:5111:5111) (5082:5082:5082))
        (PORT d[2] (3028:3028:3028) (3112:3112:3112))
        (PORT d[3] (4513:4513:4513) (4433:4433:4433))
        (PORT d[4] (5669:5669:5669) (5612:5612:5612))
        (PORT d[5] (6069:6069:6069) (6030:6030:6030))
        (PORT d[6] (2619:2619:2619) (2616:2616:2616))
        (PORT d[7] (3001:3001:3001) (3111:3111:3111))
        (PORT d[8] (3648:3648:3648) (3633:3633:3633))
        (PORT d[9] (4989:4989:4989) (5003:5003:5003))
        (PORT d[10] (4971:4971:4971) (4931:4931:4931))
        (PORT d[11] (6479:6479:6479) (6519:6519:6519))
        (PORT d[12] (7515:7515:7515) (7436:7436:7436))
        (PORT clk (2223:2223:2223) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2259:2259:2259))
        (PORT d[0] (3842:3842:3842) (3539:3539:3539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3637:3637:3637) (3717:3717:3717))
        (PORT d[1] (5827:5827:5827) (5837:5837:5837))
        (PORT d[2] (2839:2839:2839) (2862:2862:2862))
        (PORT d[3] (4647:4647:4647) (4601:4601:4601))
        (PORT d[4] (4722:4722:4722) (4654:4654:4654))
        (PORT d[5] (6451:6451:6451) (6307:6307:6307))
        (PORT d[6] (5677:5677:5677) (5658:5658:5658))
        (PORT d[7] (3744:3744:3744) (3902:3902:3902))
        (PORT d[8] (3758:3758:3758) (3790:3790:3790))
        (PORT d[9] (4660:4660:4660) (4629:4629:4629))
        (PORT d[10] (6809:6809:6809) (6814:6814:6814))
        (PORT d[11] (6471:6471:6471) (6387:6387:6387))
        (PORT d[12] (6526:6526:6526) (6297:6297:6297))
        (PORT clk (2253:2253:2253) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2288:2288:2288))
        (PORT d[0] (2163:2163:2163) (2082:2082:2082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4005:4005:4005) (4117:4117:4117))
        (PORT d[1] (5125:5125:5125) (5093:5093:5093))
        (PORT d[2] (2850:2850:2850) (2909:2909:2909))
        (PORT d[3] (4930:4930:4930) (4862:4862:4862))
        (PORT d[4] (4313:4313:4313) (4203:4203:4203))
        (PORT d[5] (4747:4747:4747) (4600:4600:4600))
        (PORT d[6] (3191:3191:3191) (3255:3255:3255))
        (PORT d[7] (2732:2732:2732) (2853:2853:2853))
        (PORT d[8] (3556:3556:3556) (3613:3613:3613))
        (PORT d[9] (4180:4180:4180) (4074:4074:4074))
        (PORT d[10] (5683:5683:5683) (5684:5684:5684))
        (PORT d[11] (6762:6762:6762) (6785:6785:6785))
        (PORT d[12] (5605:5605:5605) (5445:5445:5445))
        (PORT clk (2231:2231:2231) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2268:2268:2268))
        (PORT d[0] (3199:3199:3199) (3125:3125:3125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4966:4966:4966) (5147:5147:5147))
        (PORT d[1] (5064:5064:5064) (5017:5017:5017))
        (PORT d[2] (3645:3645:3645) (3701:3701:3701))
        (PORT d[3] (5174:5174:5174) (5074:5074:5074))
        (PORT d[4] (5996:5996:5996) (5944:5944:5944))
        (PORT d[5] (6069:6069:6069) (6032:6032:6032))
        (PORT d[6] (3323:3323:3323) (3301:3301:3301))
        (PORT d[7] (3338:3338:3338) (3437:3437:3437))
        (PORT d[8] (3642:3642:3642) (3635:3635:3635))
        (PORT d[9] (5360:5360:5360) (5367:5367:5367))
        (PORT d[10] (5040:5040:5040) (5024:5024:5024))
        (PORT d[11] (5681:5681:5681) (5645:5645:5645))
        (PORT d[12] (7236:7236:7236) (7181:7181:7181))
        (PORT clk (2201:2201:2201) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2236:2236:2236))
        (PORT d[0] (3845:3845:3845) (3633:3633:3633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2804:2804:2804) (2768:2768:2768))
        (PORT datab (2079:2079:2079) (2078:2078:2078))
        (PORT datac (1310:1310:1310) (1294:1294:1294))
        (PORT datad (840:840:840) (887:887:887))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3281:3281:3281) (3187:3187:3187))
        (PORT datab (885:885:885) (922:922:922))
        (PORT datac (2830:2830:2830) (2785:2785:2785))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6590:6590:6590) (6718:6718:6718))
        (PORT d[1] (5135:5135:5135) (5101:5101:5101))
        (PORT d[2] (4313:4313:4313) (4354:4354:4354))
        (PORT d[3] (4294:4294:4294) (4265:4265:4265))
        (PORT d[4] (5674:5674:5674) (5612:5612:5612))
        (PORT d[5] (5981:5981:5981) (5916:5916:5916))
        (PORT d[6] (4566:4566:4566) (4505:4505:4505))
        (PORT d[7] (4670:4670:4670) (4722:4722:4722))
        (PORT d[8] (4913:4913:4913) (4857:4857:4857))
        (PORT d[9] (5456:5456:5456) (5456:5456:5456))
        (PORT d[10] (4689:4689:4689) (4658:4658:4658))
        (PORT d[11] (5285:5285:5285) (5262:5262:5262))
        (PORT d[12] (7230:7230:7230) (7173:7173:7173))
        (PORT clk (2242:2242:2242) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2277:2277:2277))
        (PORT d[0] (3657:3657:3657) (3492:3492:3492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6058:6058:6058) (6139:6139:6139))
        (PORT d[1] (6763:6763:6763) (6693:6693:6693))
        (PORT d[2] (4295:4295:4295) (4329:4329:4329))
        (PORT d[3] (5045:5045:5045) (5006:5006:5006))
        (PORT d[4] (5637:5637:5637) (5488:5488:5488))
        (PORT d[5] (6396:6396:6396) (6199:6199:6199))
        (PORT d[6] (5196:5196:5196) (5190:5190:5190))
        (PORT d[7] (4766:4766:4766) (4842:4842:4842))
        (PORT d[8] (3389:3389:3389) (3394:3394:3394))
        (PORT d[9] (5503:5503:5503) (5369:5369:5369))
        (PORT d[10] (4509:4509:4509) (4435:4435:4435))
        (PORT d[11] (8054:8054:8054) (8048:8048:8048))
        (PORT d[12] (5995:5995:5995) (5837:5837:5837))
        (PORT clk (2228:2228:2228) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2265:2265:2265))
        (PORT d[0] (2640:2640:2640) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4334:4334:4334) (4451:4451:4451))
        (PORT d[1] (5116:5116:5116) (5096:5096:5096))
        (PORT d[2] (3194:3194:3194) (3240:3240:3240))
        (PORT d[3] (4628:4628:4628) (4583:4583:4583))
        (PORT d[4] (4064:4064:4064) (3970:3970:3970))
        (PORT d[5] (5054:5054:5054) (4895:4895:4895))
        (PORT d[6] (3827:3827:3827) (3856:3856:3856))
        (PORT d[7] (3063:3063:3063) (3169:3169:3169))
        (PORT d[8] (3688:3688:3688) (3690:3690:3690))
        (PORT d[9] (3596:3596:3596) (3548:3548:3548))
        (PORT d[10] (6021:6021:6021) (6014:6014:6014))
        (PORT d[11] (6817:6817:6817) (6846:6846:6846))
        (PORT d[12] (5925:5925:5925) (5752:5752:5752))
        (PORT clk (2223:2223:2223) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2261:2261:2261))
        (PORT d[0] (3642:3642:3642) (3457:3457:3457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5561:5561:5561) (5712:5712:5712))
        (PORT d[1] (6050:6050:6050) (5989:5989:5989))
        (PORT d[2] (3288:3288:3288) (3362:3362:3362))
        (PORT d[3] (5507:5507:5507) (5391:5391:5391))
        (PORT d[4] (6371:6371:6371) (6310:6310:6310))
        (PORT d[5] (6019:6019:6019) (5981:5981:5981))
        (PORT d[6] (3607:3607:3607) (3577:3577:3577))
        (PORT d[7] (3959:3959:3959) (4032:4032:4032))
        (PORT d[8] (3926:3926:3926) (3904:3904:3904))
        (PORT d[9] (5975:5975:5975) (5958:5958:5958))
        (PORT d[10] (5669:5669:5669) (5628:5628:5628))
        (PORT d[11] (5360:5360:5360) (5342:5342:5342))
        (PORT d[12] (6608:6608:6608) (6570:6570:6570))
        (PORT clk (2172:2172:2172) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2209:2209:2209))
        (PORT d[0] (1893:1893:1893) (1826:1826:1826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2126:2126:2126) (2161:2161:2161))
        (PORT datab (1932:1932:1932) (1890:1890:1890))
        (PORT datac (2583:2583:2583) (2526:2526:2526))
        (PORT datad (2026:2026:2026) (1939:1939:1939))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2150:2150:2150) (2136:2136:2136))
        (PORT datab (890:890:890) (927:927:927))
        (PORT datac (2478:2478:2478) (2369:2369:2369))
        (PORT datad (1703:1703:1703) (1692:1692:1692))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1805:1805:1805) (1760:1760:1760))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1560:1560:1560) (1504:1504:1504))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2492:2492:2492) (2466:2466:2466))
        (PORT d[1] (3706:3706:3706) (3613:3613:3613))
        (PORT d[2] (3921:3921:3921) (3967:3967:3967))
        (PORT d[3] (3514:3514:3514) (3431:3431:3431))
        (PORT d[4] (3651:3651:3651) (3541:3541:3541))
        (PORT d[5] (3893:3893:3893) (3769:3769:3769))
        (PORT d[6] (3802:3802:3802) (3674:3674:3674))
        (PORT d[7] (2738:2738:2738) (2865:2865:2865))
        (PORT d[8] (4021:4021:4021) (3973:3973:3973))
        (PORT d[9] (2370:2370:2370) (2342:2342:2342))
        (PORT d[10] (6104:6104:6104) (6093:6093:6093))
        (PORT d[11] (8319:8319:8319) (8283:8283:8283))
        (PORT d[12] (6010:6010:6010) (5891:5891:5891))
        (PORT clk (2197:2197:2197) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2235:2235:2235))
        (PORT d[0] (2070:2070:2070) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1045:1045:1045))
        (PORT datab (1628:1628:1628) (1567:1567:1567))
        (PORT datac (1062:1062:1062) (1073:1073:1073))
        (PORT datad (964:964:964) (904:904:904))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1726:1726:1726) (1700:1700:1700))
        (PORT datab (1931:1931:1931) (1881:1881:1881))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (870:870:870) (807:807:807))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3455:3455:3455) (3589:3589:3589))
        (PORT d[1] (5815:5815:5815) (5794:5794:5794))
        (PORT d[2] (2561:2561:2561) (2623:2623:2623))
        (PORT d[3] (5756:5756:5756) (5769:5769:5769))
        (PORT d[4] (5552:5552:5552) (5468:5468:5468))
        (PORT d[5] (7479:7479:7479) (7479:7479:7479))
        (PORT d[6] (3159:3159:3159) (3231:3231:3231))
        (PORT d[7] (2274:2274:2274) (2358:2358:2358))
        (PORT d[8] (3477:3477:3477) (3507:3507:3507))
        (PORT d[9] (7229:7229:7229) (7249:7249:7249))
        (PORT d[10] (3819:3819:3819) (3725:3725:3725))
        (PORT d[11] (5364:5364:5364) (5342:5342:5342))
        (PORT d[12] (6051:6051:6051) (5930:5930:5930))
        (PORT clk (2246:2246:2246) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2280:2280:2280))
        (PORT d[0] (1996:1996:1996) (1965:1965:1965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3318:3318:3318) (3404:3404:3404))
        (PORT d[1] (6295:6295:6295) (6341:6341:6341))
        (PORT d[2] (2211:2211:2211) (2269:2269:2269))
        (PORT d[3] (5300:5300:5300) (5308:5308:5308))
        (PORT d[4] (4402:4402:4402) (4420:4420:4420))
        (PORT d[5] (7107:7107:7107) (7100:7100:7100))
        (PORT d[6] (3477:3477:3477) (3554:3554:3554))
        (PORT d[7] (3074:3074:3074) (3193:3193:3193))
        (PORT d[8] (4050:4050:4050) (4060:4060:4060))
        (PORT d[9] (6144:6144:6144) (6173:6173:6173))
        (PORT d[10] (3786:3786:3786) (3698:3698:3698))
        (PORT d[11] (5843:5843:5843) (5774:5774:5774))
        (PORT d[12] (5556:5556:5556) (5394:5394:5394))
        (PORT clk (2228:2228:2228) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2264:2264:2264))
        (PORT d[0] (2711:2711:2711) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2436:2436:2436) (2312:2312:2312))
        (PORT datab (1904:1904:1904) (1861:1861:1861))
        (PORT datac (2005:2005:2005) (2020:2020:2020))
        (PORT datad (2327:2327:2327) (2150:2150:2150))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3365:3365:3365) (3423:3423:3423))
        (PORT d[1] (8300:8300:8300) (8311:8311:8311))
        (PORT d[2] (4127:4127:4127) (4136:4136:4136))
        (PORT d[3] (6081:6081:6081) (6060:6060:6060))
        (PORT d[4] (4711:4711:4711) (4693:4693:4693))
        (PORT d[5] (6317:6317:6317) (6270:6270:6270))
        (PORT d[6] (4222:4222:4222) (4304:4304:4304))
        (PORT d[7] (6496:6496:6496) (6668:6668:6668))
        (PORT d[8] (4421:4421:4421) (4422:4422:4422))
        (PORT d[9] (5708:5708:5708) (5700:5700:5700))
        (PORT d[10] (5202:5202:5202) (5123:5123:5123))
        (PORT d[11] (5995:5995:5995) (5835:5835:5835))
        (PORT d[12] (4299:4299:4299) (4115:4115:4115))
        (PORT clk (2189:2189:2189) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2226:2226:2226))
        (PORT d[0] (3697:3697:3697) (3340:3340:3340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4419:4419:4419) (4484:4484:4484))
        (PORT d[1] (5829:5829:5829) (5812:5812:5812))
        (PORT d[2] (4232:4232:4232) (4252:4252:4252))
        (PORT d[3] (6680:6680:6680) (6632:6632:6632))
        (PORT d[4] (4421:4421:4421) (4250:4250:4250))
        (PORT d[5] (6817:6817:6817) (6801:6801:6801))
        (PORT d[6] (2469:2469:2469) (2520:2520:2520))
        (PORT d[7] (2017:2017:2017) (2094:2094:2094))
        (PORT d[8] (4149:4149:4149) (4148:4148:4148))
        (PORT d[9] (6972:6972:6972) (7030:7030:7030))
        (PORT d[10] (2988:2988:2988) (2855:2855:2855))
        (PORT d[11] (4887:4887:4887) (4809:4809:4809))
        (PORT d[12] (5090:5090:5090) (4978:4978:4978))
        (PORT clk (2204:2204:2204) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2238:2238:2238))
        (PORT d[0] (1853:1853:1853) (1789:1789:1789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2130:2130:2130) (2123:2123:2123))
        (PORT datab (1909:1909:1909) (1867:1867:1867))
        (PORT datac (2013:2013:2013) (2028:2028:2028))
        (PORT datad (1380:1380:1380) (1265:1265:1265))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3404:3404:3404) (3504:3504:3504))
        (PORT d[1] (6594:6594:6594) (6590:6590:6590))
        (PORT d[2] (2195:2195:2195) (2238:2238:2238))
        (PORT d[3] (5708:5708:5708) (5688:5688:5688))
        (PORT d[4] (5851:5851:5851) (5765:5765:5765))
        (PORT d[5] (6874:6874:6874) (6885:6885:6885))
        (PORT d[6] (2815:2815:2815) (2868:2868:2868))
        (PORT d[7] (2771:2771:2771) (2884:2884:2884))
        (PORT d[8] (3107:3107:3107) (3148:3148:3148))
        (PORT d[9] (6594:6594:6594) (6640:6640:6640))
        (PORT d[10] (4120:4120:4120) (4016:4016:4016))
        (PORT d[11] (5776:5776:5776) (5658:5658:5658))
        (PORT d[12] (5419:5419:5419) (5320:5320:5320))
        (PORT clk (2212:2212:2212) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2250:2250:2250))
        (PORT d[0] (3631:3631:3631) (3584:3584:3584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (3157:3157:3157))
        (PORT d[1] (6568:6568:6568) (6612:6612:6612))
        (PORT d[2] (2787:2787:2787) (2827:2827:2827))
        (PORT d[3] (5378:5378:5378) (5358:5358:5358))
        (PORT d[4] (3193:3193:3193) (3157:3157:3157))
        (PORT d[5] (6304:6304:6304) (6233:6233:6233))
        (PORT d[6] (3918:3918:3918) (4030:4030:4030))
        (PORT d[7] (4469:4469:4469) (4666:4666:4666))
        (PORT d[8] (3478:3478:3478) (3532:3532:3532))
        (PORT d[9] (5087:5087:5087) (5089:5089:5089))
        (PORT d[10] (4541:4541:4541) (4478:4478:4478))
        (PORT d[11] (4804:4804:4804) (4726:4726:4726))
        (PORT d[12] (5203:5203:5203) (5020:5020:5020))
        (PORT clk (2218:2218:2218) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2251:2251:2251))
        (PORT d[0] (4727:4727:4727) (4473:4473:4473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2358:2358:2358) (2215:2215:2215))
        (PORT datab (1909:1909:1909) (1866:1866:1866))
        (PORT datac (2012:2012:2012) (2027:2027:2027))
        (PORT datad (2701:2701:2701) (2689:2689:2689))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datac (1771:1771:1771) (1705:1705:1705))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4333:4333:4333) (4392:4392:4392))
        (PORT d[1] (6553:6553:6553) (6552:6552:6552))
        (PORT d[2] (3504:3504:3504) (3517:3517:3517))
        (PORT d[3] (5098:5098:5098) (5089:5089:5089))
        (PORT d[4] (2938:2938:2938) (2842:2842:2842))
        (PORT d[5] (8094:8094:8094) (8069:8069:8069))
        (PORT d[6] (4447:4447:4447) (4487:4487:4487))
        (PORT d[7] (4102:4102:4102) (4189:4189:4189))
        (PORT d[8] (2732:2732:2732) (2755:2755:2755))
        (PORT d[9] (7121:7121:7121) (7127:7127:7127))
        (PORT d[10] (5068:5068:5068) (4942:4942:4942))
        (PORT d[11] (4090:4090:4090) (3989:3989:3989))
        (PORT d[12] (3472:3472:3472) (3356:3356:3356))
        (PORT clk (2208:2208:2208) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2245:2245:2245))
        (PORT d[0] (2097:2097:2097) (2016:2016:2016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4088:4088:4088) (4163:4163:4163))
        (PORT d[1] (7228:7228:7228) (7192:7192:7192))
        (PORT d[2] (3907:3907:3907) (3938:3938:3938))
        (PORT d[3] (6384:6384:6384) (6346:6346:6346))
        (PORT d[4] (4082:4082:4082) (3921:3921:3921))
        (PORT d[5] (6477:6477:6477) (6471:6471:6471))
        (PORT d[6] (3680:3680:3680) (3696:3696:3696))
        (PORT d[7] (3998:3998:3998) (4036:4036:4036))
        (PORT d[8] (3819:3819:3819) (3833:3833:3833))
        (PORT d[9] (6622:6622:6622) (6682:6682:6682))
        (PORT d[10] (3041:3041:3041) (2907:2907:2907))
        (PORT d[11] (4575:4575:4575) (4503:4503:4503))
        (PORT d[12] (5060:5060:5060) (4945:4945:4945))
        (PORT clk (2197:2197:2197) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2234:2234:2234))
        (PORT d[0] (2653:2653:2653) (2502:2502:2502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1463:1463:1463) (1359:1359:1359))
        (PORT datab (1902:1902:1902) (1859:1859:1859))
        (PORT datac (2002:2002:2002) (2016:2016:2016))
        (PORT datad (1744:1744:1744) (1606:1606:1606))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1770:1770:1770) (1704:1704:1704))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2876:2876:2876) (2895:2895:2895))
        (PORT d[1] (7048:7048:7048) (7093:7093:7093))
        (PORT d[2] (4217:4217:4217) (4240:4240:4240))
        (PORT d[3] (4305:4305:4305) (4273:4273:4273))
        (PORT d[4] (4775:4775:4775) (4629:4629:4629))
        (PORT d[5] (6023:6023:6023) (5984:5984:5984))
        (PORT d[6] (4911:4911:4911) (4957:4957:4957))
        (PORT d[7] (4329:4329:4329) (4389:4389:4389))
        (PORT d[8] (2414:2414:2414) (2407:2407:2407))
        (PORT d[9] (6306:6306:6306) (6281:6281:6281))
        (PORT d[10] (5256:5256:5256) (5187:5187:5187))
        (PORT d[11] (3904:3904:3904) (3791:3791:3791))
        (PORT d[12] (3996:3996:3996) (3868:3868:3868))
        (PORT clk (2219:2219:2219) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2255:2255:2255))
        (PORT d[0] (1613:1613:1613) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5177:5177:5177) (5358:5358:5358))
        (PORT d[1] (4955:4955:4955) (4843:4843:4843))
        (PORT d[2] (3946:3946:3946) (4025:4025:4025))
        (PORT d[3] (5298:5298:5298) (5263:5263:5263))
        (PORT d[4] (5883:5883:5883) (5781:5781:5781))
        (PORT d[5] (5436:5436:5436) (5277:5277:5277))
        (PORT d[6] (3735:3735:3735) (3742:3742:3742))
        (PORT d[7] (2350:2350:2350) (2459:2459:2459))
        (PORT d[8] (3402:3402:3402) (3424:3424:3424))
        (PORT d[9] (5489:5489:5489) (5402:5402:5402))
        (PORT d[10] (5464:5464:5464) (5476:5476:5476))
        (PORT d[11] (6709:6709:6709) (6702:6702:6702))
        (PORT d[12] (5375:5375:5375) (5261:5261:5261))
        (PORT clk (2218:2218:2218) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2253:2253:2253))
        (PORT d[0] (3164:3164:3164) (2941:2941:2941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1889:1889:1889) (1763:1763:1763))
        (PORT datab (1346:1346:1346) (1327:1327:1327))
        (PORT datac (2057:2057:2057) (2038:2038:2038))
        (PORT datad (837:837:837) (884:884:884))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1686:1686:1686) (1666:1666:1666))
        (PORT d[1] (1837:1837:1837) (1819:1819:1819))
        (PORT d[2] (4906:4906:4906) (4921:4921:4921))
        (PORT d[3] (3575:3575:3575) (3505:3505:3505))
        (PORT d[4] (2971:2971:2971) (2874:2874:2874))
        (PORT d[5] (1767:1767:1767) (1754:1754:1754))
        (PORT d[6] (4826:4826:4826) (4674:4674:4674))
        (PORT d[7] (3725:3725:3725) (3822:3822:3822))
        (PORT d[8] (2611:2611:2611) (2586:2586:2586))
        (PORT d[9] (1745:1745:1745) (1739:1739:1739))
        (PORT d[10] (1692:1692:1692) (1647:1647:1647))
        (PORT d[11] (9019:9019:9019) (8959:8959:8959))
        (PORT d[12] (6302:6302:6302) (6167:6167:6167))
        (PORT clk (2267:2267:2267) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2303:2303:2303))
        (PORT d[0] (4844:4844:4844) (4657:4657:4657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2554:2554:2554) (2633:2633:2633))
        (PORT d[1] (6159:6159:6159) (6176:6176:6176))
        (PORT d[2] (2813:2813:2813) (2830:2830:2830))
        (PORT d[3] (5029:5029:5029) (4996:4996:4996))
        (PORT d[4] (5374:5374:5374) (5287:5287:5287))
        (PORT d[5] (7147:7147:7147) (6978:6978:6978))
        (PORT d[6] (5583:5583:5583) (5644:5644:5644))
        (PORT d[7] (4135:4135:4135) (4290:4290:4290))
        (PORT d[8] (4130:4130:4130) (4155:4155:4155))
        (PORT d[9] (5681:5681:5681) (5621:5621:5621))
        (PORT d[10] (4606:4606:4606) (4532:4532:4532))
        (PORT d[11] (5922:5922:5922) (5878:5878:5878))
        (PORT d[12] (5883:5883:5883) (5674:5674:5674))
        (PORT clk (2251:2251:2251) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2284:2284:2284))
        (PORT d[0] (3495:3495:3495) (3314:3314:3314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (886:886:886) (922:922:922))
        (PORT datac (1237:1237:1237) (1153:1153:1153))
        (PORT datad (2259:2259:2259) (2092:2092:2092))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6358:6358:6358) (6419:6419:6419))
        (PORT d[1] (7095:7095:7095) (7017:7017:7017))
        (PORT d[2] (4637:4637:4637) (4662:4662:4662))
        (PORT d[3] (5379:5379:5379) (5330:5330:5330))
        (PORT d[4] (2768:2768:2768) (2637:2637:2637))
        (PORT d[5] (6733:6733:6733) (6524:6524:6524))
        (PORT d[6] (5852:5852:5852) (5825:5825:5825))
        (PORT d[7] (5119:5119:5119) (5190:5190:5190))
        (PORT d[8] (3703:3703:3703) (3693:3693:3693))
        (PORT d[9] (5830:5830:5830) (5685:5685:5685))
        (PORT d[10] (4195:4195:4195) (4127:4127:4127))
        (PORT d[11] (8363:8363:8363) (8344:8344:8344))
        (PORT d[12] (6312:6312:6312) (6137:6137:6137))
        (PORT clk (2254:2254:2254) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2287:2287:2287))
        (PORT d[0] (3025:3025:3025) (2862:2862:2862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3422:3422:3422) (3520:3520:3520))
        (PORT d[1] (6532:6532:6532) (6526:6526:6526))
        (PORT d[2] (2520:2520:2520) (2561:2561:2561))
        (PORT d[3] (5666:5666:5666) (5646:5646:5646))
        (PORT d[4] (5874:5874:5874) (5796:5796:5796))
        (PORT d[5] (6824:6824:6824) (6838:6838:6838))
        (PORT d[6] (2855:2855:2855) (2914:2914:2914))
        (PORT d[7] (2737:2737:2737) (2851:2851:2851))
        (PORT d[8] (3167:3167:3167) (3212:3212:3212))
        (PORT d[9] (6515:6515:6515) (6561:6561:6561))
        (PORT d[10] (3412:3412:3412) (3300:3300:3300))
        (PORT d[11] (5769:5769:5769) (5651:5651:5651))
        (PORT d[12] (5399:5399:5399) (5300:5300:5300))
        (PORT clk (2204:2204:2204) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2237:2237:2237))
        (PORT d[0] (3496:3496:3496) (3274:3274:3274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1861:1861:1861) (1775:1775:1775))
        (PORT datab (885:885:885) (921:921:921))
        (PORT datac (1313:1313:1313) (1297:1297:1297))
        (PORT datad (2047:2047:2047) (2047:2047:2047))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1884:1884:1884) (1911:1911:1911))
        (PORT d[1] (1444:1444:1444) (1428:1428:1428))
        (PORT d[2] (2113:2113:2113) (2132:2132:2132))
        (PORT d[3] (3952:3952:3952) (3894:3894:3894))
        (PORT d[4] (1768:1768:1768) (1746:1746:1746))
        (PORT d[5] (6984:6984:6984) (6914:6914:6914))
        (PORT d[6] (5541:5541:5541) (5559:5559:5559))
        (PORT d[7] (4990:4990:4990) (5023:5023:5023))
        (PORT d[8] (1685:1685:1685) (1640:1640:1640))
        (PORT d[9] (6917:6917:6917) (6861:6861:6861))
        (PORT d[10] (1711:1711:1711) (1677:1677:1677))
        (PORT d[11] (2610:2610:2610) (2542:2542:2542))
        (PORT d[12] (1619:1619:1619) (1591:1591:1591))
        (PORT clk (2258:2258:2258) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2295:2295:2295))
        (PORT d[0] (905:905:905) (819:819:819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6252:6252:6252) (6388:6388:6388))
        (PORT d[1] (7053:7053:7053) (6953:6953:6953))
        (PORT d[2] (3958:3958:3958) (4012:4012:4012))
        (PORT d[3] (4924:4924:4924) (4831:4831:4831))
        (PORT d[4] (5648:5648:5648) (5582:5582:5582))
        (PORT d[5] (5974:5974:5974) (5910:5910:5910))
        (PORT d[6] (4585:4585:4585) (4522:4522:4522))
        (PORT d[7] (4630:4630:4630) (4681:4681:4681))
        (PORT d[8] (4891:4891:4891) (4833:4833:4833))
        (PORT d[9] (5124:5124:5124) (5135:5135:5135))
        (PORT d[10] (4946:4946:4946) (4895:4895:4895))
        (PORT d[11] (5289:5289:5289) (5266:5266:5266))
        (PORT d[12] (6901:6901:6901) (6855:6855:6855))
        (PORT clk (2223:2223:2223) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2259:2259:2259))
        (PORT d[0] (2147:2147:2147) (2056:2056:2056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (887:887:887) (923:923:923))
        (PORT datac (1215:1215:1215) (1143:1143:1143))
        (PORT datad (2315:2315:2315) (2245:2245:2245))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1595:1595:1595) (1540:1540:1540))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (1681:1681:1681) (1662:1662:1662))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1648:1648:1648) (1583:1583:1583))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1681:1681:1681) (1662:1662:1662))
        (PORT datad (1901:1901:1901) (1845:1845:1845))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4741:4741:4741) (4801:4801:4801))
        (PORT d[1] (6193:6193:6193) (6169:6169:6169))
        (PORT d[2] (4558:4558:4558) (4562:4562:4562))
        (PORT d[3] (7009:7009:7009) (6949:6949:6949))
        (PORT d[4] (4736:4736:4736) (4551:4551:4551))
        (PORT d[5] (7135:7135:7135) (7114:7114:7114))
        (PORT d[6] (2816:2816:2816) (2854:2854:2854))
        (PORT d[7] (2297:2297:2297) (2360:2360:2360))
        (PORT d[8] (3019:3019:3019) (3019:3019:3019))
        (PORT d[9] (7322:7322:7322) (7372:7372:7372))
        (PORT d[10] (2979:2979:2979) (2839:2839:2839))
        (PORT d[11] (4937:4937:4937) (4889:4889:4889))
        (PORT d[12] (5431:5431:5431) (5312:5312:5312))
        (PORT clk (2232:2232:2232) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2262:2262:2262))
        (PORT d[0] (3398:3398:3398) (3248:3248:3248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5294:5294:5294) (5312:5312:5312))
        (PORT d[1] (2331:2331:2331) (2279:2279:2279))
        (PORT d[2] (4578:4578:4578) (4568:4568:4568))
        (PORT d[3] (2624:2624:2624) (2553:2553:2553))
        (PORT d[4] (1922:1922:1922) (1856:1856:1856))
        (PORT d[5] (2385:2385:2385) (2332:2332:2332))
        (PORT d[6] (3041:3041:3041) (3019:3019:3019))
        (PORT d[7] (1919:1919:1919) (1959:1959:1959))
        (PORT d[8] (2239:2239:2239) (2166:2166:2166))
        (PORT d[9] (2270:2270:2270) (2204:2204:2204))
        (PORT d[10] (1625:1625:1625) (1573:1573:1573))
        (PORT d[11] (1674:1674:1674) (1613:1613:1613))
        (PORT d[12] (1317:1317:1317) (1296:1296:1296))
        (PORT clk (2252:2252:2252) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2288:2288:2288))
        (PORT d[0] (1344:1344:1344) (1211:1211:1211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1017:1017:1017))
        (PORT datab (1903:1903:1903) (1860:1860:1860))
        (PORT datac (2004:2004:2004) (2018:2018:2018))
        (PORT datad (1114:1114:1114) (1010:1010:1010))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4454:4454:4454) (4511:4511:4511))
        (PORT d[1] (6160:6160:6160) (6136:6136:6136))
        (PORT d[2] (4222:4222:4222) (4236:4236:4236))
        (PORT d[3] (7045:7045:7045) (6984:6984:6984))
        (PORT d[4] (4754:4754:4754) (4575:4575:4575))
        (PORT d[5] (7166:7166:7166) (7145:7145:7145))
        (PORT d[6] (2811:2811:2811) (2849:2849:2849))
        (PORT d[7] (2307:2307:2307) (2369:2369:2369))
        (PORT d[8] (2709:2709:2709) (2716:2716:2716))
        (PORT d[9] (7314:7314:7314) (7364:7364:7364))
        (PORT d[10] (3017:3017:3017) (2882:2882:2882))
        (PORT d[11] (5199:5199:5199) (5105:5105:5105))
        (PORT d[12] (5398:5398:5398) (5278:5278:5278))
        (PORT clk (2215:2215:2215) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2249:2249:2249))
        (PORT d[0] (2061:2061:2061) (1923:1923:1923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3168:3168:3168))
        (PORT d[1] (6219:6219:6219) (6216:6216:6216))
        (PORT d[2] (2955:2955:2955) (3019:3019:3019))
        (PORT d[3] (5396:5396:5396) (5392:5392:5392))
        (PORT d[4] (4817:4817:4817) (4725:4725:4725))
        (PORT d[5] (7469:7469:7469) (7443:7443:7443))
        (PORT d[6] (2724:2724:2724) (2780:2780:2780))
        (PORT d[7] (3024:3024:3024) (3099:3099:3099))
        (PORT d[8] (3671:3671:3671) (3665:3665:3665))
        (PORT d[9] (6627:6627:6627) (6690:6690:6690))
        (PORT d[10] (4526:4526:4526) (4440:4440:4440))
        (PORT d[11] (5390:5390:5390) (5368:5368:5368))
        (PORT d[12] (6288:6288:6288) (6130:6130:6130))
        (PORT clk (2204:2204:2204) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2238:2238:2238))
        (PORT d[0] (4389:4389:4389) (4026:4026:4026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (1119:1119:1119))
        (PORT datab (1908:1908:1908) (1866:1866:1866))
        (PORT datac (2011:2011:2011) (2026:2026:2026))
        (PORT datad (1732:1732:1732) (1712:1712:1712))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (2597:2597:2597) (2531:2531:2531))
        (PORT datac (1770:1770:1770) (1705:1705:1705))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2581:2581:2581) (2622:2622:2622))
        (PORT d[1] (6677:6677:6677) (6736:6736:6736))
        (PORT d[2] (3543:3543:3543) (3592:3592:3592))
        (PORT d[3] (4339:4339:4339) (4305:4305:4305))
        (PORT d[4] (4153:4153:4153) (4033:4033:4033))
        (PORT d[5] (5990:5990:5990) (5950:5950:5950))
        (PORT d[6] (4212:4212:4212) (4274:4274:4274))
        (PORT d[7] (4004:4004:4004) (4073:4073:4073))
        (PORT d[8] (2725:2725:2725) (2696:2696:2696))
        (PORT d[9] (5505:5505:5505) (5524:5524:5524))
        (PORT d[10] (4893:4893:4893) (4837:4837:4837))
        (PORT d[11] (3520:3520:3520) (3414:3414:3414))
        (PORT d[12] (3291:3291:3291) (3181:3181:3181))
        (PORT clk (2184:2184:2184) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2222:2222:2222))
        (PORT d[0] (2071:2071:2071) (1939:1939:1939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4072:4072:4072) (4145:4145:4145))
        (PORT d[1] (7201:7201:7201) (7166:7166:7166))
        (PORT d[2] (3900:3900:3900) (3930:3930:3930))
        (PORT d[3] (6377:6377:6377) (6340:6340:6340))
        (PORT d[4] (4365:4365:4365) (4185:4185:4185))
        (PORT d[5] (6438:6438:6438) (6432:6432:6432))
        (PORT d[6] (3679:3679:3679) (3695:3695:3695))
        (PORT d[7] (3991:3991:3991) (4028:4028:4028))
        (PORT d[8] (3818:3818:3818) (3832:3832:3832))
        (PORT d[9] (6620:6620:6620) (6681:6681:6681))
        (PORT d[10] (3387:3387:3387) (3262:3262:3262))
        (PORT d[11] (6365:6365:6365) (6304:6304:6304))
        (PORT d[12] (4958:4958:4958) (4834:4834:4834))
        (PORT clk (2191:2191:2191) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2227:2227:2227))
        (PORT d[0] (3584:3584:3584) (3273:3273:3273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2062:2062:2062) (2003:2003:2003))
        (PORT datab (2046:2046:2046) (2058:2058:2058))
        (PORT datac (1868:1868:1868) (1827:1827:1827))
        (PORT datad (1698:1698:1698) (1669:1669:1669))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2310:2310:2310))
        (PORT d[1] (1979:1979:1979) (1921:1921:1921))
        (PORT d[2] (5573:5573:5573) (5586:5586:5586))
        (PORT d[3] (1932:1932:1932) (1874:1874:1874))
        (PORT d[4] (2279:2279:2279) (2206:2206:2206))
        (PORT d[5] (2057:2057:2057) (2013:2013:2013))
        (PORT d[6] (1987:1987:1987) (1936:1936:1936))
        (PORT d[7] (2286:2286:2286) (2344:2344:2344))
        (PORT d[8] (1961:1961:1961) (1904:1904:1904))
        (PORT d[9] (1674:1674:1674) (1632:1632:1632))
        (PORT d[10] (1626:1626:1626) (1565:1565:1565))
        (PORT d[11] (1658:1658:1658) (1603:1603:1603))
        (PORT d[12] (2371:2371:2371) (2329:2329:2329))
        (PORT clk (2265:2265:2265) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2300:2300:2300))
        (PORT d[0] (2256:2256:2256) (2166:2166:2166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6574:6574:6574) (6699:6699:6699))
        (PORT d[1] (5152:5152:5152) (5117:5117:5117))
        (PORT d[2] (4298:4298:4298) (4341:4341:4341))
        (PORT d[3] (4917:4917:4917) (4857:4857:4857))
        (PORT d[4] (5640:5640:5640) (5576:5576:5576))
        (PORT d[5] (5976:5976:5976) (5914:5914:5914))
        (PORT d[6] (4607:4607:4607) (4546:4546:4546))
        (PORT d[7] (4637:4637:4637) (4689:4689:4689))
        (PORT d[8] (4905:4905:4905) (4849:4849:4849))
        (PORT d[9] (5100:5100:5100) (5106:5106:5106))
        (PORT d[10] (4682:4682:4682) (4649:4649:4649))
        (PORT d[11] (5322:5322:5322) (5297:5297:5297))
        (PORT d[12] (7261:7261:7261) (7198:7198:7198))
        (PORT clk (2226:2226:2226) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2262:2262:2262))
        (PORT d[0] (1833:1833:1833) (1749:1749:1749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1863:1863:1863) (1723:1723:1723))
        (PORT datab (1907:1907:1907) (1864:1864:1864))
        (PORT datac (2009:2009:2009) (2024:2024:2024))
        (PORT datad (2324:2324:2324) (2169:2169:2169))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1768:1768:1768) (1702:1702:1702))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2713:2713:2713) (2655:2655:2655))
        (PORT d[1] (1689:1689:1689) (1649:1649:1649))
        (PORT d[2] (1918:1918:1918) (1856:1856:1856))
        (PORT d[3] (2273:2273:2273) (2209:2209:2209))
        (PORT d[4] (1933:1933:1933) (1869:1869:1869))
        (PORT d[5] (1708:1708:1708) (1683:1683:1683))
        (PORT d[6] (1382:1382:1382) (1360:1360:1360))
        (PORT d[7] (1568:1568:1568) (1621:1621:1621))
        (PORT d[8] (1865:1865:1865) (1796:1796:1796))
        (PORT d[9] (1618:1618:1618) (1567:1567:1567))
        (PORT d[10] (1608:1608:1608) (1547:1547:1547))
        (PORT d[11] (1658:1658:1658) (1598:1598:1598))
        (PORT d[12] (2025:2025:2025) (1994:1994:1994))
        (PORT clk (2268:2268:2268) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2303:2303:2303))
        (PORT d[0] (1364:1364:1364) (1239:1239:1239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4425:4425:4425) (4501:4501:4501))
        (PORT d[1] (6254:6254:6254) (6285:6285:6285))
        (PORT d[2] (2359:2359:2359) (2363:2363:2363))
        (PORT d[3] (6096:6096:6096) (6048:6048:6048))
        (PORT d[4] (3146:3146:3146) (3067:3067:3067))
        (PORT d[5] (6334:6334:6334) (6270:6270:6270))
        (PORT d[6] (4903:4903:4903) (4983:4983:4983))
        (PORT d[7] (4120:4120:4120) (4300:4300:4300))
        (PORT d[8] (3812:3812:3812) (3839:3839:3839))
        (PORT d[9] (6267:6267:6267) (6212:6212:6212))
        (PORT d[10] (4638:4638:4638) (4586:4586:4586))
        (PORT d[11] (5518:5518:5518) (5461:5461:5461))
        (PORT d[12] (5460:5460:5460) (5243:5243:5243))
        (PORT clk (2240:2240:2240) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2272:2272:2272))
        (PORT d[0] (2843:2843:2843) (2730:2730:2730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1480:1480:1480) (1380:1380:1380))
        (PORT datab (889:889:889) (926:926:926))
        (PORT datac (1309:1309:1309) (1293:1293:1293))
        (PORT datad (2444:2444:2444) (2446:2446:2446))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2310:2310:2310) (2263:2263:2263))
        (PORT d[1] (5036:5036:5036) (4967:4967:4967))
        (PORT d[2] (5299:5299:5299) (5326:5326:5326))
        (PORT d[3] (5005:5005:5005) (4937:4937:4937))
        (PORT d[4] (2317:2317:2317) (2242:2242:2242))
        (PORT d[5] (6667:6667:6667) (6468:6468:6468))
        (PORT d[6] (1673:1673:1673) (1629:1629:1629))
        (PORT d[7] (1925:1925:1925) (1998:1998:1998))
        (PORT d[8] (2282:2282:2282) (2214:2214:2214))
        (PORT d[9] (1953:1953:1953) (1900:1900:1900))
        (PORT d[10] (1931:1931:1931) (1859:1859:1859))
        (PORT d[11] (1985:1985:1985) (1918:1918:1918))
        (PORT d[12] (2399:2399:2399) (2358:2358:2358))
        (PORT clk (2262:2262:2262) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2295:2295:2295))
        (PORT d[0] (1378:1378:1378) (1231:1231:1231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6162:6162:6162) (6309:6309:6309))
        (PORT d[1] (4715:4715:4715) (4677:4677:4677))
        (PORT d[2] (4944:4944:4944) (4993:4993:4993))
        (PORT d[3] (4582:4582:4582) (4515:4515:4515))
        (PORT d[4] (6194:6194:6194) (6079:6079:6079))
        (PORT d[5] (6374:6374:6374) (6195:6195:6195))
        (PORT d[6] (5002:5002:5002) (4947:4947:4947))
        (PORT d[7] (1932:1932:1932) (1998:1998:1998))
        (PORT d[8] (2292:2292:2292) (2219:2219:2219))
        (PORT d[9] (5056:5056:5056) (5025:5025:5025))
        (PORT d[10] (6791:6791:6791) (6758:6758:6758))
        (PORT d[11] (2318:2318:2318) (2241:2241:2241))
        (PORT d[12] (6284:6284:6284) (6120:6120:6120))
        (PORT clk (2249:2249:2249) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2283:2283:2283))
        (PORT d[0] (2740:2740:2740) (2613:2613:2613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (1749:1749:1749) (1697:1697:1697))
        (PORT datac (1735:1735:1735) (1715:1715:1715))
        (PORT datad (837:837:837) (884:884:884))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1358:1358:1358) (1286:1286:1286))
        (PORT datab (1930:1930:1930) (1880:1880:1880))
        (PORT datac (1591:1591:1591) (1538:1538:1538))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1806:1806:1806) (1761:1761:1761))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4862:4862:4862) (5056:5056:5056))
        (PORT d[1] (4192:4192:4192) (4079:4079:4079))
        (PORT d[2] (3911:3911:3911) (3976:3976:3976))
        (PORT d[3] (5030:5030:5030) (5009:5009:5009))
        (PORT d[4] (6183:6183:6183) (6054:6054:6054))
        (PORT d[5] (5124:5124:5124) (4983:4983:4983))
        (PORT d[6] (3425:3425:3425) (3446:3446:3446))
        (PORT d[7] (2364:2364:2364) (2462:2462:2462))
        (PORT d[8] (3082:3082:3082) (3117:3117:3117))
        (PORT d[9] (5161:5161:5161) (5084:5084:5084))
        (PORT d[10] (5139:5139:5139) (5162:5162:5162))
        (PORT d[11] (6378:6378:6378) (6383:6383:6383))
        (PORT d[12] (6683:6683:6683) (6546:6546:6546))
        (PORT clk (2232:2232:2232) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2269:2269:2269))
        (PORT d[0] (3489:3489:3489) (3257:3257:3257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4696:4696:4696) (4809:4809:4809))
        (PORT d[1] (5435:5435:5435) (5400:5400:5400))
        (PORT d[2] (3268:3268:3268) (3332:3332:3332))
        (PORT d[3] (4683:4683:4683) (4648:4648:4648))
        (PORT d[4] (4355:4355:4355) (4263:4263:4263))
        (PORT d[5] (5391:5391:5391) (5221:5221:5221))
        (PORT d[6] (4181:4181:4181) (4205:4205:4205))
        (PORT d[7] (3406:3406:3406) (3511:3511:3511))
        (PORT d[8] (3977:3977:3977) (3967:3967:3967))
        (PORT d[9] (4164:4164:4164) (4068:4068:4068))
        (PORT d[10] (6359:6359:6359) (6342:6342:6342))
        (PORT d[11] (7102:7102:7102) (7117:7117:7117))
        (PORT d[12] (5313:5313:5313) (5165:5165:5165))
        (PORT clk (2202:2202:2202) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2239:2239:2239))
        (PORT d[0] (1993:1993:1993) (1953:1953:1953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5084:5084:5084) (5207:5207:5207))
        (PORT d[1] (3731:3731:3731) (3638:3638:3638))
        (PORT d[2] (3921:3921:3921) (3967:3967:3967))
        (PORT d[3] (3517:3517:3517) (3442:3442:3442))
        (PORT d[4] (2708:2708:2708) (2637:2637:2637))
        (PORT d[5] (3918:3918:3918) (3792:3792:3792))
        (PORT d[6] (3786:3786:3786) (3657:3657:3657))
        (PORT d[7] (2697:2697:2697) (2821:2821:2821))
        (PORT d[8] (4052:4052:4052) (4004:4004:4004))
        (PORT d[9] (5484:5484:5484) (5402:5402:5402))
        (PORT d[10] (5801:5801:5801) (5805:5805:5805))
        (PORT d[11] (8036:8036:8036) (8012:8012:8012))
        (PORT d[12] (6020:6020:6020) (5899:5899:5899))
        (PORT clk (2200:2200:2200) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2237:2237:2237))
        (PORT d[0] (1629:1629:1629) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5511:5511:5511) (5680:5680:5680))
        (PORT d[1] (5075:5075:5075) (5012:5012:5012))
        (PORT d[2] (4283:4283:4283) (4351:4351:4351))
        (PORT d[3] (5682:5682:5682) (5637:5637:5637))
        (PORT d[4] (5522:5522:5522) (5435:5435:5435))
        (PORT d[5] (5728:5728:5728) (5564:5564:5564))
        (PORT d[6] (4502:4502:4502) (4497:4497:4497))
        (PORT d[7] (2334:2334:2334) (2432:2432:2432))
        (PORT d[8] (3752:3752:3752) (3759:3759:3759))
        (PORT d[9] (5837:5837:5837) (5734:5734:5734))
        (PORT d[10] (5781:5781:5781) (5786:5786:5786))
        (PORT d[11] (6740:6740:6740) (6738:6738:6738))
        (PORT d[12] (6009:6009:6009) (5872:5872:5872))
        (PORT clk (2180:2180:2180) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2217:2217:2217))
        (PORT d[0] (2533:2533:2533) (2320:2320:2320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1309:1309:1309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1310:1310:1310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2398:2398:2398) (2410:2410:2410))
        (PORT datab (2375:2375:2375) (2334:2334:2334))
        (PORT datac (847:847:847) (766:766:766))
        (PORT datad (891:891:891) (813:813:813))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1543:1543:1543) (1431:1431:1431))
        (PORT datab (2375:2375:2375) (2333:2333:2333))
        (PORT datac (1561:1561:1561) (1479:1479:1479))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4871:4871:4871) (5065:5065:5065))
        (PORT d[1] (4955:4955:4955) (4842:4842:4842))
        (PORT d[2] (3676:3676:3676) (3760:3760:3760))
        (PORT d[3] (5295:5295:5295) (5258:5258:5258))
        (PORT d[4] (5231:5231:5231) (5161:5161:5161))
        (PORT d[5] (5101:5101:5101) (4962:4962:4962))
        (PORT d[6] (3762:3762:3762) (3766:3766:3766))
        (PORT d[7] (2382:2382:2382) (2489:2489:2489))
        (PORT d[8] (3092:3092:3092) (3128:3128:3128))
        (PORT d[9] (5146:5146:5146) (5068:5068:5068))
        (PORT d[10] (5467:5467:5467) (5478:5478:5478))
        (PORT d[11] (6405:6405:6405) (6414:6414:6414))
        (PORT d[12] (6650:6650:6650) (6504:6504:6504))
        (PORT clk (2223:2223:2223) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2260:2260:2260))
        (PORT d[0] (3286:3286:3286) (3077:3077:3077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5191:5191:5191) (5372:5372:5372))
        (PORT d[1] (5102:5102:5102) (5050:5050:5050))
        (PORT d[2] (4254:4254:4254) (4315:4315:4315))
        (PORT d[3] (5311:5311:5311) (5278:5278:5278))
        (PORT d[4] (5865:5865:5865) (5764:5764:5764))
        (PORT d[5] (5410:5410:5410) (5255:5255:5255))
        (PORT d[6] (4168:4168:4168) (4173:4173:4173))
        (PORT d[7] (2708:2708:2708) (2802:2802:2802))
        (PORT d[8] (3442:3442:3442) (3462:3462:3462))
        (PORT d[9] (5496:5496:5496) (5410:5410:5410))
        (PORT d[10] (5441:5441:5441) (5454:5454:5454))
        (PORT d[11] (6414:6414:6414) (6424:6424:6424))
        (PORT d[12] (5665:5665:5665) (5545:5545:5545))
        (PORT clk (2211:2211:2211) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2247:2247:2247))
        (PORT d[0] (3129:3129:3129) (2994:2994:2994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5198:5198:5198) (5380:5380:5380))
        (PORT d[1] (4773:4773:4773) (4734:4734:4734))
        (PORT d[2] (4020:4020:4020) (4099:4099:4099))
        (PORT d[3] (5621:5621:5621) (5570:5570:5570))
        (PORT d[4] (5533:5533:5533) (5437:5437:5437))
        (PORT d[5] (5420:5420:5420) (5272:5272:5272))
        (PORT d[6] (4455:4455:4455) (4449:4449:4449))
        (PORT d[7] (2681:2681:2681) (2780:2780:2780))
        (PORT d[8] (3403:3403:3403) (3428:3428:3428))
        (PORT d[9] (5473:5473:5473) (5384:5384:5384))
        (PORT d[10] (5806:5806:5806) (5809:5809:5809))
        (PORT d[11] (6718:6718:6718) (6719:6719:6719))
        (PORT d[12] (5988:5988:5988) (5849:5849:5849))
        (PORT clk (2198:2198:2198) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2234:2234:2234))
        (PORT d[0] (4121:4121:4121) (3856:3856:3856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5525:5525:5525) (5700:5700:5700))
        (PORT d[1] (4690:4690:4690) (4637:4637:4637))
        (PORT d[2] (4334:4334:4334) (4401:4401:4401))
        (PORT d[3] (3879:3879:3879) (3810:3810:3810))
        (PORT d[4] (5514:5514:5514) (5429:5429:5429))
        (PORT d[5] (5729:5729:5729) (5565:5565:5565))
        (PORT d[6] (4503:4503:4503) (4498:4498:4498))
        (PORT d[7] (2348:2348:2348) (2446:2446:2446))
        (PORT d[8] (3720:3720:3720) (3729:3729:3729))
        (PORT d[9] (5820:5820:5820) (5718:5718:5718))
        (PORT d[10] (6087:6087:6087) (6075:6075:6075))
        (PORT d[11] (7037:7037:7037) (7027:7027:7027))
        (PORT d[12] (6003:6003:6003) (5865:5865:5865))
        (PORT clk (2188:2188:2188) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2226:2226:2226))
        (PORT d[0] (2319:2319:2319) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2397:2397:2397) (2409:2409:2409))
        (PORT datab (2375:2375:2375) (2333:2333:2333))
        (PORT datac (1252:1252:1252) (1164:1164:1164))
        (PORT datad (1183:1183:1183) (1096:1096:1096))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1496:1496:1496) (1406:1406:1406))
        (PORT datab (1252:1252:1252) (1156:1156:1156))
        (PORT datac (2368:2368:2368) (2378:2378:2378))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2677:2677:2677) (2661:2661:2661))
        (PORT datab (2394:2394:2394) (2357:2357:2357))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2236:2236:2236) (2254:2254:2254))
        (PORT d[1] (1788:1788:1788) (1761:1761:1761))
        (PORT d[2] (2449:2449:2449) (2454:2454:2454))
        (PORT d[3] (3926:3926:3926) (3872:3872:3872))
        (PORT d[4] (1707:1707:1707) (1666:1666:1666))
        (PORT d[5] (1637:1637:1637) (1587:1587:1587))
        (PORT d[6] (5541:5541:5541) (5561:5561:5561))
        (PORT d[7] (1170:1170:1170) (1170:1170:1170))
        (PORT d[8] (1332:1332:1332) (1305:1305:1305))
        (PORT d[9] (1434:1434:1434) (1422:1422:1422))
        (PORT d[10] (1402:1402:1402) (1379:1379:1379))
        (PORT d[11] (4954:4954:4954) (4826:4826:4826))
        (PORT clk (2260:2260:2260) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2297:2297:2297))
        (PORT d[0] (918:918:918) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3816:3816:3816) (3964:3964:3964))
        (PORT d[1] (5512:5512:5512) (5492:5492:5492))
        (PORT d[2] (2939:2939:2939) (3022:3022:3022))
        (PORT d[3] (4710:4710:4710) (4706:4706:4706))
        (PORT d[4] (6253:6253:6253) (6175:6175:6175))
        (PORT d[5] (7265:7265:7265) (7168:7168:7168))
        (PORT d[6] (3216:3216:3216) (3288:3288:3288))
        (PORT d[7] (2943:2943:2943) (2990:2990:2990))
        (PORT d[8] (3976:3976:3976) (3949:3949:3949))
        (PORT d[9] (5801:5801:5801) (5799:5799:5799))
        (PORT d[10] (4850:4850:4850) (4747:4747:4747))
        (PORT d[11] (6642:6642:6642) (6585:6585:6585))
        (PORT d[12] (7176:7176:7176) (7074:7074:7074))
        (PORT clk (2264:2264:2264) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2299:2299:2299))
        (PORT d[0] (3389:3389:3389) (3140:3140:3140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1044:1044:1044))
        (PORT datab (1102:1102:1102) (1110:1110:1110))
        (PORT datac (586:586:586) (527:527:527))
        (PORT datad (2995:2995:2995) (2915:2915:2915))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1671:1671:1671) (1626:1626:1626))
        (PORT datab (1611:1611:1611) (1579:1579:1579))
        (PORT datac (637:637:637) (580:580:580))
        (PORT datad (1348:1348:1348) (1344:1344:1344))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4790:4790:4790) (4850:4850:4850))
        (PORT d[1] (5151:5151:5151) (5129:5129:5129))
        (PORT d[2] (4565:4565:4565) (4570:4570:4570))
        (PORT d[3] (7042:7042:7042) (6982:6982:6982))
        (PORT d[4] (5046:5046:5046) (4848:4848:4848))
        (PORT d[5] (7483:7483:7483) (7446:7446:7446))
        (PORT d[6] (3093:3093:3093) (3118:3118:3118))
        (PORT d[7] (2261:2261:2261) (2326:2326:2326))
        (PORT d[8] (3040:3040:3040) (3045:3045:3045))
        (PORT d[9] (7331:7331:7331) (7373:7373:7373))
        (PORT d[10] (3300:3300:3300) (3148:3148:3148))
        (PORT d[11] (4951:4951:4951) (4900:4900:4900))
        (PORT d[12] (5729:5729:5729) (5602:5602:5602))
        (PORT clk (2221:2221:2221) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2257:2257:2257))
        (PORT d[0] (2858:2858:2858) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4944:4944:4944) (4978:4978:4978))
        (PORT d[1] (5932:5932:5932) (5960:5960:5960))
        (PORT d[2] (3873:3873:3873) (3882:3882:3882))
        (PORT d[3] (5685:5685:5685) (5655:5655:5655))
        (PORT d[4] (2305:2305:2305) (2225:2225:2225))
        (PORT d[5] (8798:8798:8798) (8750:8750:8750))
        (PORT d[6] (2364:2364:2364) (2363:2363:2363))
        (PORT d[7] (4399:4399:4399) (4479:4479:4479))
        (PORT d[8] (2547:2547:2547) (2454:2454:2454))
        (PORT d[9] (7812:7812:7812) (7800:7800:7800))
        (PORT d[10] (2308:2308:2308) (2234:2234:2234))
        (PORT d[11] (4518:4518:4518) (4415:4415:4415))
        (PORT d[12] (3835:3835:3835) (3718:3718:3718))
        (PORT clk (2228:2228:2228) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2264:2264:2264))
        (PORT d[0] (2322:2322:2322) (2138:2138:2138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6935:6935:6935) (7050:7050:7050))
        (PORT d[1] (5761:5761:5761) (5699:5699:5699))
        (PORT d[2] (4615:4615:4615) (4643:4643:4643))
        (PORT d[3] (4681:4681:4681) (4637:4637:4637))
        (PORT d[4] (6368:6368:6368) (6291:6291:6291))
        (PORT d[5] (6640:6640:6640) (6556:6556:6556))
        (PORT d[6] (2286:2286:2286) (2257:2257:2257))
        (PORT d[7] (1529:1529:1529) (1584:1584:1584))
        (PORT d[8] (3690:3690:3690) (3667:3667:3667))
        (PORT d[9] (6082:6082:6082) (6063:6063:6063))
        (PORT d[10] (2355:2355:2355) (2212:2212:2212))
        (PORT d[11] (4926:4926:4926) (4881:4881:4881))
        (PORT d[12] (7531:7531:7531) (7458:7458:7458))
        (PORT clk (2251:2251:2251) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2285:2285:2285))
        (PORT d[0] (2064:2064:2064) (1939:1939:1939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4359:4359:4359) (4398:4398:4398))
        (PORT d[1] (9344:9344:9344) (9324:9324:9324))
        (PORT d[2] (2241:2241:2241) (2269:2269:2269))
        (PORT d[3] (4978:4978:4978) (4919:4919:4919))
        (PORT d[4] (3092:3092:3092) (2954:2954:2954))
        (PORT d[5] (7325:7325:7325) (7249:7249:7249))
        (PORT d[6] (5259:5259:5259) (5317:5317:5317))
        (PORT d[7] (5832:5832:5832) (5880:5880:5880))
        (PORT d[8] (5432:5432:5432) (5402:5402:5402))
        (PORT d[9] (7075:7075:7075) (7027:7027:7027))
        (PORT d[10] (3833:3833:3833) (3750:3750:3750))
        (PORT d[11] (6985:6985:6985) (6792:6792:6792))
        (PORT d[12] (4900:4900:4900) (4715:4715:4715))
        (PORT clk (2248:2248:2248) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2281:2281:2281))
        (PORT d[0] (2970:2970:2970) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (420:420:420))
        (PORT datab (1602:1602:1602) (1550:1550:1550))
        (PORT datac (1405:1405:1405) (1428:1428:1428))
        (PORT datad (1746:1746:1746) (1626:1626:1626))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1858:1858:1858) (1784:1784:1784))
        (PORT datab (1501:1501:1501) (1399:1399:1399))
        (PORT datac (1405:1405:1405) (1428:1428:1428))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6383:6383:6383) (6448:6448:6448))
        (PORT d[1] (7103:7103:7103) (7026:7026:7026))
        (PORT d[2] (4540:4540:4540) (4543:4543:4543))
        (PORT d[3] (5354:5354:5354) (5305:5305:5305))
        (PORT d[4] (2771:2771:2771) (2628:2628:2628))
        (PORT d[5] (6766:6766:6766) (6557:6557:6557))
        (PORT d[6] (5859:5859:5859) (5832:5832:5832))
        (PORT d[7] (5167:5167:5167) (5243:5243:5243))
        (PORT d[8] (3709:3709:3709) (3701:3701:3701))
        (PORT d[9] (6136:6136:6136) (5977:5977:5977))
        (PORT d[10] (3861:3861:3861) (3813:3813:3813))
        (PORT d[11] (8688:8688:8688) (8651:8651:8651))
        (PORT d[12] (4653:4653:4653) (4507:4507:4507))
        (PORT clk (2256:2256:2256) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2289:2289:2289))
        (PORT d[0] (1897:1897:1897) (1711:1711:1711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5129:5129:5129) (5183:5183:5183))
        (PORT d[1] (5138:5138:5138) (5112:5112:5112))
        (PORT d[2] (4853:4853:4853) (4840:4840:4840))
        (PORT d[3] (7363:7363:7363) (7287:7287:7287))
        (PORT d[4] (5035:5035:5035) (4835:4835:4835))
        (PORT d[5] (6972:6972:6972) (6875:6875:6875))
        (PORT d[6] (2604:2604:2604) (2562:2562:2562))
        (PORT d[7] (2281:2281:2281) (2346:2346:2346))
        (PORT d[8] (3382:3382:3382) (3366:3366:3366))
        (PORT d[9] (7679:7679:7679) (7713:7713:7713))
        (PORT d[10] (3621:3621:3621) (3456:3456:3456))
        (PORT d[11] (4933:4933:4933) (4887:4887:4887))
        (PORT d[12] (6104:6104:6104) (5966:5966:5966))
        (PORT clk (2239:2239:2239) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2271:2271:2271))
        (PORT d[0] (2499:2499:2499) (2397:2397:2397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (420:420:420))
        (PORT datab (2201:2201:2201) (2102:2102:2102))
        (PORT datac (1405:1405:1405) (1428:1428:1428))
        (PORT datad (1287:1287:1287) (1243:1243:1243))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4993:4993:4993) (5033:5033:5033))
        (PORT d[1] (6897:6897:6897) (6886:6886:6886))
        (PORT d[2] (3915:3915:3915) (3922:3922:3922))
        (PORT d[3] (5678:5678:5678) (5648:5648:5648))
        (PORT d[4] (2593:2593:2593) (2510:2510:2510))
        (PORT d[5] (8783:8783:8783) (8736:8736:8736))
        (PORT d[6] (2381:2381:2381) (2379:2379:2379))
        (PORT d[7] (4430:4430:4430) (4510:4510:4510))
        (PORT d[8] (2760:2760:2760) (2785:2785:2785))
        (PORT d[9] (7747:7747:7747) (7737:7737:7737))
        (PORT d[10] (2276:2276:2276) (2204:2204:2204))
        (PORT d[11] (4529:4529:4529) (4424:4424:4424))
        (PORT d[12] (3841:3841:3841) (3717:3717:3717))
        (PORT clk (2225:2225:2225) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2260:2260:2260))
        (PORT d[0] (1944:1944:1944) (1783:1783:1783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4589:4589:4589) (4626:4626:4626))
        (PORT d[1] (6567:6567:6567) (6569:6569:6569))
        (PORT d[2] (3569:3569:3569) (3583:3583:3583))
        (PORT d[3] (5086:5086:5086) (5076:5076:5076))
        (PORT d[4] (2931:2931:2931) (2836:2836:2836))
        (PORT d[5] (8459:8459:8459) (8422:8422:8422))
        (PORT d[6] (4447:4447:4447) (4488:4488:4488))
        (PORT d[7] (4070:4070:4070) (4159:4159:4159))
        (PORT d[8] (2731:2731:2731) (2748:2748:2748))
        (PORT d[9] (7429:7429:7429) (7434:7434:7434))
        (PORT d[10] (5100:5100:5100) (4974:4974:4974))
        (PORT d[11] (4199:4199:4199) (4107:4107:4107))
        (PORT d[12] (3505:3505:3505) (3385:3385:3385))
        (PORT clk (2213:2213:2213) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2251:2251:2251))
        (PORT d[0] (2564:2564:2564) (2365:2365:2365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1325:1325:1325))
        (PORT datab (744:744:744) (694:694:694))
        (PORT datac (2329:2329:2329) (2312:2312:2312))
        (PORT datad (962:962:962) (907:907:907))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2685:2685:2685) (2779:2779:2779))
        (PORT d[1] (6250:6250:6250) (6277:6277:6277))
        (PORT d[2] (3093:3093:3093) (3092:3092:3092))
        (PORT d[3] (5057:5057:5057) (5019:5019:5019))
        (PORT d[4] (2757:2757:2757) (2662:2662:2662))
        (PORT d[5] (7013:7013:7013) (6928:6928:6928))
        (PORT d[6] (5278:5278:5278) (5349:5349:5349))
        (PORT d[7] (4370:4370:4370) (4529:4529:4529))
        (PORT d[8] (4149:4149:4149) (4174:4174:4174))
        (PORT d[9] (6902:6902:6902) (6821:6821:6821))
        (PORT d[10] (4239:4239:4239) (4180:4180:4180))
        (PORT d[11] (6186:6186:6186) (6116:6116:6116))
        (PORT d[12] (5524:5524:5524) (5319:5319:5319))
        (PORT clk (2251:2251:2251) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (PORT d[0] (3509:3509:3509) (3399:3399:3399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5882:5882:5882) (6022:6022:6022))
        (PORT d[1] (6404:6404:6404) (6331:6331:6331))
        (PORT d[2] (3629:3629:3629) (3691:3691:3691))
        (PORT d[3] (4257:4257:4257) (4193:4193:4193))
        (PORT d[4] (6672:6672:6672) (6598:6598:6598))
        (PORT d[5] (5701:5701:5701) (5650:5650:5650))
        (PORT d[6] (3965:3965:3965) (3926:3926:3926))
        (PORT d[7] (3979:3979:3979) (4054:4054:4054))
        (PORT d[8] (4242:4242:4242) (4207:4207:4207))
        (PORT d[9] (6020:6020:6020) (6004:6004:6004))
        (PORT d[10] (5708:5708:5708) (5667:5667:5667))
        (PORT d[11] (5320:5320:5320) (5307:5307:5307))
        (PORT d[12] (6565:6565:6565) (6521:6521:6521))
        (PORT clk (2187:2187:2187) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2223:2223:2223))
        (PORT d[0] (2140:2140:2140) (2029:2029:2029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (423:423:423))
        (PORT datab (1446:1446:1446) (1458:1458:1458))
        (PORT datac (2234:2234:2234) (2177:2177:2177))
        (PORT datad (1798:1798:1798) (1788:1788:1788))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6227:6227:6227) (6359:6359:6359))
        (PORT d[1] (6731:6731:6731) (6644:6644:6644))
        (PORT d[2] (2644:2644:2644) (2720:2720:2720))
        (PORT d[3] (4291:4291:4291) (4251:4251:4251))
        (PORT d[4] (5285:5285:5285) (5226:5226:5226))
        (PORT d[5] (5662:5662:5662) (5610:5610:5610))
        (PORT d[6] (4257:4257:4257) (4205:4205:4205))
        (PORT d[7] (4308:4308:4308) (4372:4372:4372))
        (PORT d[8] (4573:4573:4573) (4528:4528:4528))
        (PORT d[9] (4768:4768:4768) (4783:4783:4783))
        (PORT d[10] (4342:4342:4342) (4322:4322:4322))
        (PORT d[11] (5327:5327:5327) (5304:5304:5304))
        (PORT d[12] (6590:6590:6590) (6558:6558:6558))
        (PORT clk (2224:2224:2224) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2258:2258:2258))
        (PORT d[0] (2497:2497:2497) (2388:2388:2388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2327:2327:2327))
        (PORT d[1] (2028:2028:2028) (1986:1986:1986))
        (PORT d[2] (5305:5305:5305) (5333:5333:5333))
        (PORT d[3] (4985:4985:4985) (4919:4919:4919))
        (PORT d[4] (2309:2309:2309) (2225:2225:2225))
        (PORT d[5] (2025:2025:2025) (1982:1982:1982))
        (PORT d[6] (1980:1980:1980) (1928:1928:1928))
        (PORT d[7] (1959:1959:1959) (2029:2029:2029))
        (PORT d[8] (1976:1976:1976) (1921:1921:1921))
        (PORT d[9] (1940:1940:1940) (1885:1885:1885))
        (PORT d[10] (1949:1949:1949) (1876:1876:1876))
        (PORT d[11] (1970:1970:1970) (1903:1903:1903))
        (PORT d[12] (2393:2393:2393) (2356:2356:2356))
        (PORT clk (2251:2251:2251) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2288:2288:2288))
        (PORT d[0] (1684:1684:1684) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1357:1357:1357) (1329:1329:1329))
        (PORT datab (2020:2020:2020) (1963:1963:1963))
        (PORT datac (1602:1602:1602) (1560:1560:1560))
        (PORT datad (659:659:659) (619:619:619))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (299:299:299) (375:375:375))
        (PORT datac (1191:1191:1191) (1117:1117:1117))
        (PORT datad (1949:1949:1949) (1902:1902:1902))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (299:299:299) (375:375:375))
        (PORT datac (1145:1145:1145) (1068:1068:1068))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1035:1035:1035) (971:971:971))
        (PORT datac (1810:1810:1810) (1740:1740:1740))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (2883:2883:2883))
        (PORT d[1] (7339:7339:7339) (7372:7372:7372))
        (PORT d[2] (4544:4544:4544) (4552:4552:4552))
        (PORT d[3] (3998:3998:3998) (3946:3946:3946))
        (PORT d[4] (5120:5120:5120) (4967:4967:4967))
        (PORT d[5] (6666:6666:6666) (6609:6609:6609))
        (PORT d[6] (4893:4893:4893) (4933:4933:4933))
        (PORT d[7] (4688:4688:4688) (4736:4736:4736))
        (PORT d[8] (2687:2687:2687) (2655:2655:2655))
        (PORT d[9] (6642:6642:6642) (6607:6607:6607))
        (PORT d[10] (5531:5531:5531) (5452:5452:5452))
        (PORT d[11] (4266:4266:4266) (4149:4149:4149))
        (PORT d[12] (4315:4315:4315) (4185:4185:4185))
        (PORT clk (2234:2234:2234) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2269:2269:2269))
        (PORT d[0] (1655:1655:1655) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (2780:2780:2780))
        (PORT d[1] (6541:6541:6541) (6530:6530:6530))
        (PORT d[2] (3235:3235:3235) (3287:3287:3287))
        (PORT d[3] (5718:5718:5718) (5703:5703:5703))
        (PORT d[4] (5257:5257:5257) (5160:5160:5160))
        (PORT d[5] (7750:7750:7750) (7709:7709:7709))
        (PORT d[6] (3013:3013:3013) (3048:3048:3048))
        (PORT d[7] (2990:2990:2990) (3062:3062:3062))
        (PORT d[8] (3445:3445:3445) (3458:3458:3458))
        (PORT d[9] (6900:6900:6900) (6949:6949:6949))
        (PORT d[10] (4828:4828:4828) (4726:4726:4726))
        (PORT d[11] (5729:5729:5729) (5697:5697:5697))
        (PORT d[12] (6284:6284:6284) (6131:6131:6131))
        (PORT clk (2193:2193:2193) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2228:2228:2228))
        (PORT d[0] (5139:5139:5139) (4889:4889:4889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1906:1906:1906) (1862:1862:1862))
        (PORT datab (1384:1384:1384) (1381:1381:1381))
        (PORT datac (935:935:935) (852:852:852))
        (PORT datad (1913:1913:1913) (1852:1852:1852))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2540:2540:2540) (2580:2580:2580))
        (PORT d[1] (7016:7016:7016) (7061:7061:7061))
        (PORT d[2] (3853:3853:3853) (3889:3889:3889))
        (PORT d[3] (4324:4324:4324) (4291:4291:4291))
        (PORT d[4] (4413:4413:4413) (4255:4255:4255))
        (PORT d[5] (6022:6022:6022) (5983:5983:5983))
        (PORT d[6] (4572:4572:4572) (4624:4624:4624))
        (PORT d[7] (4354:4354:4354) (4412:4412:4412))
        (PORT d[8] (2697:2697:2697) (2668:2668:2668))
        (PORT d[9] (6023:6023:6023) (6007:6007:6007))
        (PORT d[10] (5216:5216:5216) (5149:5149:5149))
        (PORT d[11] (3936:3936:3936) (3822:3822:3822))
        (PORT d[12] (3630:3630:3630) (3511:3511:3511))
        (PORT clk (2212:2212:2212) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2249:2249:2249))
        (PORT d[0] (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4443:4443:4443) (4510:4510:4510))
        (PORT d[1] (5863:5863:5863) (5846:5846:5846))
        (PORT d[2] (4240:4240:4240) (4261:4261:4261))
        (PORT d[3] (6713:6713:6713) (6665:6665:6665))
        (PORT d[4] (4721:4721:4721) (4534:4534:4534))
        (PORT d[5] (7157:7157:7157) (7135:7135:7135))
        (PORT d[6] (2777:2777:2777) (2818:2818:2818))
        (PORT d[7] (2274:2274:2274) (2338:2338:2338))
        (PORT d[8] (3059:3059:3059) (3050:3050:3050))
        (PORT d[9] (7007:7007:7007) (7065:7065:7065))
        (PORT d[10] (3033:3033:3033) (2895:2895:2895))
        (PORT d[11] (5194:5194:5194) (5100:5100:5100))
        (PORT d[12] (5421:5421:5421) (5301:5301:5301))
        (PORT clk (2211:2211:2211) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2246:2246:2246))
        (PORT d[0] (2954:2954:2954) (2675:2675:2675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1914:1914:1914) (1872:1872:1872))
        (PORT datab (1389:1389:1389) (1388:1388:1388))
        (PORT datac (1182:1182:1182) (1093:1093:1093))
        (PORT datad (1616:1616:1616) (1559:1559:1559))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datac (1553:1553:1553) (1512:1512:1512))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2849:2849:2849) (2873:2873:2873))
        (PORT d[1] (7026:7026:7026) (7075:7075:7075))
        (PORT d[2] (4161:4161:4161) (4180:4180:4180))
        (PORT d[3] (3949:3949:3949) (3898:3898:3898))
        (PORT d[4] (4760:4760:4760) (4617:4617:4617))
        (PORT d[5] (6659:6659:6659) (6602:6602:6602))
        (PORT d[6] (4912:4912:4912) (4960:4960:4960))
        (PORT d[7] (4642:4642:4642) (4689:4689:4689))
        (PORT d[8] (2673:2673:2673) (2640:2640:2640))
        (PORT d[9] (6628:6628:6628) (6592:6592:6592))
        (PORT d[10] (5238:5238:5238) (5169:5169:5169))
        (PORT d[11] (4296:4296:4296) (4181:4181:4181))
        (PORT d[12] (3986:3986:3986) (3864:3864:3864))
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (PORT d[0] (2844:2844:2844) (2774:2774:2774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4047:4047:4047) (4087:4087:4087))
        (PORT d[1] (8991:8991:8991) (8987:8987:8987))
        (PORT d[2] (4788:4788:4788) (4769:4769:4769))
        (PORT d[3] (4666:4666:4666) (4618:4618:4618))
        (PORT d[4] (5379:5379:5379) (5344:5344:5344))
        (PORT d[5] (7006:7006:7006) (6945:6945:6945))
        (PORT d[6] (4908:4908:4908) (4974:4974:4974))
        (PORT d[7] (7142:7142:7142) (7292:7292:7292))
        (PORT d[8] (5090:5090:5090) (5070:5070:5070))
        (PORT d[9] (6401:6401:6401) (6383:6383:6383))
        (PORT d[10] (5846:5846:5846) (5744:5744:5744))
        (PORT d[11] (6652:6652:6652) (6470:6470:6470))
        (PORT d[12] (4562:4562:4562) (4386:4386:4386))
        (PORT clk (2240:2240:2240) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2272:2272:2272))
        (PORT d[0] (3622:3622:3622) (3319:3319:3319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1915:1915:1915) (1873:1873:1873))
        (PORT datab (1390:1390:1390) (1388:1388:1388))
        (PORT datac (1265:1265:1265) (1178:1178:1178))
        (PORT datad (1367:1367:1367) (1230:1230:1230))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3006:3006:3006) (3087:3087:3087))
        (PORT d[1] (6168:6168:6168) (6163:6163:6163))
        (PORT d[2] (2523:2523:2523) (2594:2594:2594))
        (PORT d[3] (5399:5399:5399) (5393:5393:5393))
        (PORT d[4] (4918:4918:4918) (4837:4837:4837))
        (PORT d[5] (7119:7119:7119) (7098:7098:7098))
        (PORT d[6] (2764:2764:2764) (2810:2810:2810))
        (PORT d[7] (2692:2692:2692) (2780:2780:2780))
        (PORT d[8] (3388:3388:3388) (3405:3405:3405))
        (PORT d[9] (6573:6573:6573) (6621:6621:6621))
        (PORT d[10] (4225:4225:4225) (4150:4150:4150))
        (PORT d[11] (5334:5334:5334) (5308:5308:5308))
        (PORT d[12] (5906:5906:5906) (5756:5756:5756))
        (PORT clk (2215:2215:2215) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2249:2249:2249))
        (PORT d[0] (1999:1999:1999) (1973:1973:1973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3623:3623:3623) (3698:3698:3698))
        (PORT d[1] (6258:6258:6258) (6299:6299:6299))
        (PORT d[2] (2917:2917:2917) (2981:2981:2981))
        (PORT d[3] (5401:5401:5401) (5431:5431:5431))
        (PORT d[4] (4365:4365:4365) (4366:4366:4366))
        (PORT d[5] (7578:7578:7578) (7502:7502:7502))
        (PORT d[6] (3530:3530:3530) (3609:3609:3609))
        (PORT d[7] (3321:3321:3321) (3407:3407:3407))
        (PORT d[8] (2759:2759:2759) (2765:2765:2765))
        (PORT d[9] (5748:5748:5748) (5775:5775:5775))
        (PORT d[10] (4179:4179:4179) (4118:4118:4118))
        (PORT d[11] (5251:5251:5251) (5178:5178:5178))
        (PORT d[12] (3186:3186:3186) (3085:3085:3085))
        (PORT clk (2237:2237:2237) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2273:2273:2273))
        (PORT d[0] (2672:2672:2672) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1907:1907:1907) (1864:1864:1864))
        (PORT datab (1384:1384:1384) (1382:1382:1382))
        (PORT datac (2234:2234:2234) (2159:2159:2159))
        (PORT datad (1890:1890:1890) (1795:1795:1795))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1582:1582:1582) (1541:1541:1541))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2407:2407:2407) (2380:2380:2380))
        (PORT d[1] (4042:4042:4042) (3944:3944:3944))
        (PORT d[2] (4572:4572:4572) (4597:4597:4597))
        (PORT d[3] (1929:1929:1929) (1874:1874:1874))
        (PORT d[4] (2116:2116:2116) (2068:2068:2068))
        (PORT d[5] (2137:2137:2137) (2106:2106:2106))
        (PORT d[6] (4184:4184:4184) (4048:4048:4048))
        (PORT d[7] (3395:3395:3395) (3503:3503:3503))
        (PORT d[8] (4748:4748:4748) (4682:4682:4682))
        (PORT d[9] (1731:1731:1731) (1726:1726:1726))
        (PORT d[10] (4260:4260:4260) (4223:4223:4223))
        (PORT d[11] (8703:8703:8703) (8658:8658:8658))
        (PORT d[12] (5683:5683:5683) (5574:5574:5574))
        (PORT clk (2236:2236:2236) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2273:2273:2273))
        (PORT d[0] (1865:1865:1865) (1787:1787:1787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2660:2660:2660) (2758:2758:2758))
        (PORT d[1] (6223:6223:6223) (6253:6253:6253))
        (PORT d[2] (3517:3517:3517) (3519:3519:3519))
        (PORT d[3] (4981:4981:4981) (4922:4922:4922))
        (PORT d[4] (5361:5361:5361) (5262:5262:5262))
        (PORT d[5] (7103:7103:7103) (6935:6935:6935))
        (PORT d[6] (5626:5626:5626) (5691:5691:5691))
        (PORT d[7] (4125:4125:4125) (4280:4280:4280))
        (PORT d[8] (3848:3848:3848) (3886:3886:3886))
        (PORT d[9] (5337:5337:5337) (5286:5286:5286))
        (PORT d[10] (4946:4946:4946) (4899:4899:4899))
        (PORT d[11] (5893:5893:5893) (5849:5849:5849))
        (PORT d[12] (6208:6208:6208) (5994:5994:5994))
        (PORT clk (2262:2262:2262) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2297:2297:2297))
        (PORT d[0] (3709:3709:3709) (3543:3543:3543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4268:4268:4268) (4320:4320:4320))
        (PORT d[1] (6681:6681:6681) (6724:6724:6724))
        (PORT d[2] (3207:3207:3207) (3235:3235:3235))
        (PORT d[3] (4771:4771:4771) (4778:4778:4778))
        (PORT d[4] (5104:5104:5104) (5095:5095:5095))
        (PORT d[5] (8134:8134:8134) (8107:8107:8107))
        (PORT d[6] (4132:4132:4132) (4189:4189:4189))
        (PORT d[7] (3782:3782:3782) (3885:3885:3885))
        (PORT d[8] (2753:2753:2753) (2777:2777:2777))
        (PORT d[9] (7101:7101:7101) (7109:7109:7109))
        (PORT d[10] (4707:4707:4707) (4588:4588:4588))
        (PORT d[11] (4216:4216:4216) (4122:4122:4122))
        (PORT d[12] (3163:3163:3163) (3059:3059:3059))
        (PORT clk (2175:2175:2175) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2213:2213:2213))
        (PORT d[0] (2815:2815:2815) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1305:1305:1305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1911:1911:1911) (1868:1868:1868))
        (PORT datab (1387:1387:1387) (1385:1385:1385))
        (PORT datac (2045:2045:2045) (2020:2020:2020))
        (PORT datad (2008:2008:2008) (1864:1864:1864))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (3037:3037:3037))
        (PORT d[1] (6668:6668:6668) (6734:6734:6734))
        (PORT d[2] (2876:2876:2876) (2937:2937:2937))
        (PORT d[3] (5046:5046:5046) (5049:5049:5049))
        (PORT d[4] (3710:3710:3710) (3713:3713:3713))
        (PORT d[5] (7499:7499:7499) (7515:7515:7515))
        (PORT d[6] (3644:3644:3644) (3748:3748:3748))
        (PORT d[7] (5165:5165:5165) (5353:5353:5353))
        (PORT d[8] (3441:3441:3441) (3469:3469:3469))
        (PORT d[9] (5416:5416:5416) (5427:5427:5427))
        (PORT d[10] (4232:4232:4232) (4178:4178:4178))
        (PORT d[11] (5014:5014:5014) (4889:4889:4889))
        (PORT d[12] (3952:3952:3952) (3772:3772:3772))
        (PORT clk (2220:2220:2220) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2256:2256:2256))
        (PORT d[0] (3359:3359:3359) (3095:3095:3095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1552:1552:1552))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1350:1350:1350) (1351:1351:1351))
        (PORT datad (2763:2763:2763) (2673:2673:2673))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3353:3353:3353) (3425:3425:3425))
        (PORT d[1] (8325:8325:8325) (8338:8338:8338))
        (PORT d[2] (4225:4225:4225) (4242:4242:4242))
        (PORT d[3] (6090:6090:6090) (6073:6073:6073))
        (PORT d[4] (5032:5032:5032) (4995:4995:4995))
        (PORT d[5] (6353:6353:6353) (6305:6305:6305))
        (PORT d[6] (4549:4549:4549) (4622:4622:4622))
        (PORT d[7] (6475:6475:6475) (6646:6646:6646))
        (PORT d[8] (4429:4429:4429) (4431:4431:4431))
        (PORT d[9] (6067:6067:6067) (6058:6058:6058))
        (PORT d[10] (3885:3885:3885) (3826:3826:3826))
        (PORT d[11] (4397:4397:4397) (4273:4273:4273))
        (PORT d[12] (4589:4589:4589) (4391:4391:4391))
        (PORT clk (2202:2202:2202) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2237:2237:2237))
        (PORT d[0] (2675:2675:2675) (2421:2421:2421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3947:3947:3947) (4008:4008:4008))
        (PORT d[1] (6571:6571:6571) (6585:6585:6585))
        (PORT d[2] (3249:3249:3249) (3305:3305:3305))
        (PORT d[3] (4311:4311:4311) (4280:4280:4280))
        (PORT d[4] (4692:4692:4692) (4688:4688:4688))
        (PORT d[5] (7909:7909:7909) (7817:7817:7817))
        (PORT d[6] (3884:3884:3884) (3955:3955:3955))
        (PORT d[7] (3661:3661:3661) (3741:3741:3741))
        (PORT d[8] (3011:3011:3011) (2995:2995:2995))
        (PORT d[9] (6164:6164:6164) (6185:6185:6185))
        (PORT d[10] (4268:4268:4268) (4232:4232:4232))
        (PORT d[11] (2828:2828:2828) (2738:2738:2738))
        (PORT d[12] (2848:2848:2848) (2759:2759:2759))
        (PORT clk (2232:2232:2232) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2266:2266:2266))
        (PORT d[0] (2718:2718:2718) (2742:2742:2742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2992:2992:2992) (3065:3065:3065))
        (PORT d[1] (7047:7047:7047) (7089:7089:7089))
        (PORT d[2] (3237:3237:3237) (3287:3287:3287))
        (PORT d[3] (5376:5376:5376) (5367:5367:5367))
        (PORT d[4] (3710:3710:3710) (3714:3714:3714))
        (PORT d[5] (7172:7172:7172) (7200:7200:7200))
        (PORT d[6] (3627:3627:3627) (3731:3731:3731))
        (PORT d[7] (5170:5170:5170) (5357:5357:5357))
        (PORT d[8] (3119:3119:3119) (3154:3154:3154))
        (PORT d[9] (5456:5456:5456) (5465:5465:5465))
        (PORT d[10] (4236:4236:4236) (4183:4183:4183))
        (PORT d[11] (5024:5024:5024) (4894:4894:4894))
        (PORT d[12] (4229:4229:4229) (4033:4033:4033))
        (PORT clk (2227:2227:2227) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2262:2262:2262))
        (PORT d[0] (2975:2975:2975) (2811:2811:2811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1913:1913:1913) (1870:1870:1870))
        (PORT datab (1801:1801:1801) (1672:1672:1672))
        (PORT datac (1351:1351:1351) (1353:1353:1353))
        (PORT datad (2154:2154:2154) (2161:2161:2161))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3370:3370:3370) (3439:3439:3439))
        (PORT d[1] (8341:8341:8341) (8352:8352:8352))
        (PORT d[2] (4100:4100:4100) (4099:4099:4099))
        (PORT d[3] (6090:6090:6090) (6072:6072:6072))
        (PORT d[4] (4708:4708:4708) (4691:4691:4691))
        (PORT d[5] (6327:6327:6327) (6280:6280:6280))
        (PORT d[6] (4230:4230:4230) (4313:4313:4313))
        (PORT d[7] (6497:6497:6497) (6668:6668:6668))
        (PORT d[8] (4428:4428:4428) (4431:4431:4431))
        (PORT d[9] (5709:5709:5709) (5701:5701:5701))
        (PORT d[10] (5494:5494:5494) (5403:5403:5403))
        (PORT d[11] (5996:5996:5996) (5836:5836:5836))
        (PORT d[12] (4615:4615:4615) (4414:4414:4414))
        (PORT clk (2195:2195:2195) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
        (PORT d[0] (3047:3047:3047) (2781:2781:2781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1902:1902:1902) (1820:1820:1820))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1352:1352:1352) (1353:1353:1353))
        (PORT datad (1969:1969:1969) (1804:1804:1804))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1587:1587:1587) (1547:1547:1547))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (188:188:188) (217:217:217))
        (PORT datad (1896:1896:1896) (1829:1829:1829))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1926:1926:1926) (1869:1869:1869))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1667:1667:1667) (1628:1628:1628))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (615:615:615))
        (PORT datab (1242:1242:1242) (1215:1215:1215))
        (PORT datac (632:632:632) (601:601:601))
        (PORT datad (1104:1104:1104) (1019:1019:1019))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5137:5137:5137) (5190:5190:5190))
        (PORT d[1] (5774:5774:5774) (5715:5715:5715))
        (PORT d[2] (4879:4879:4879) (4853:4853:4853))
        (PORT d[3] (7363:7363:7363) (7288:7288:7288))
        (PORT d[4] (5393:5393:5393) (5186:5186:5186))
        (PORT d[5] (6967:6967:6967) (6869:6869:6869))
        (PORT d[6] (2343:2343:2343) (2315:2315:2315))
        (PORT d[7] (1857:1857:1857) (1898:1898:1898))
        (PORT d[8] (3358:3358:3358) (3350:3350:3350))
        (PORT d[9] (6113:6113:6113) (6096:6096:6096))
        (PORT d[10] (3637:3637:3637) (3471:3471:3471))
        (PORT d[11] (4972:4972:4972) (4924:4924:4924))
        (PORT d[12] (6080:6080:6080) (5943:5943:5943))
        (PORT clk (2227:2227:2227) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2261:2261:2261))
        (PORT d[0] (2499:2499:2499) (2396:2396:2396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (2695:2695:2695))
        (PORT d[1] (1500:1500:1500) (1500:1500:1500))
        (PORT d[2] (4870:4870:4870) (4875:4875:4875))
        (PORT d[3] (3625:3625:3625) (3558:3558:3558))
        (PORT d[4] (3289:3289:3289) (3174:3174:3174))
        (PORT d[5] (1414:1414:1414) (1403:1403:1403))
        (PORT d[6] (4850:4850:4850) (4700:4700:4700))
        (PORT d[7] (3670:3670:3670) (3761:3761:3761))
        (PORT d[8] (1681:1681:1681) (1638:1638:1638))
        (PORT d[9] (1806:1806:1806) (1794:1794:1794))
        (PORT d[10] (1608:1608:1608) (1553:1553:1553))
        (PORT d[11] (1928:1928:1928) (1881:1881:1881))
        (PORT d[12] (6323:6323:6323) (6189:6189:6189))
        (PORT clk (2273:2273:2273) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2306:2306:2306))
        (PORT d[0] (1244:1244:1244) (1149:1149:1149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (391:391:391))
        (PORT datab (1358:1358:1358) (1306:1306:1306))
        (PORT datac (1056:1056:1056) (1068:1068:1068))
        (PORT datad (1453:1453:1453) (1336:1336:1336))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3335:3335:3335) (3420:3420:3420))
        (PORT d[1] (6304:6304:6304) (6353:6353:6353))
        (PORT d[2] (2237:2237:2237) (2281:2281:2281))
        (PORT d[3] (5401:5401:5401) (5423:5423:5423))
        (PORT d[4] (4490:4490:4490) (4387:4387:4387))
        (PORT d[5] (7099:7099:7099) (7091:7091:7091))
        (PORT d[6] (3469:3469:3469) (3546:3546:3546))
        (PORT d[7] (2752:2752:2752) (2880:2880:2880))
        (PORT d[8] (3747:3747:3747) (3770:3770:3770))
        (PORT d[9] (6132:6132:6132) (6159:6159:6159))
        (PORT d[10] (4005:4005:4005) (3901:3901:3901))
        (PORT d[11] (5853:5853:5853) (5782:5782:5782))
        (PORT d[12] (5574:5574:5574) (5410:5410:5410))
        (PORT clk (2232:2232:2232) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2267:2267:2267))
        (PORT d[0] (3146:3146:3146) (2928:2928:2928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4096:4096:4096) (4170:4170:4170))
        (PORT d[1] (5527:5527:5527) (5530:5530:5530))
        (PORT d[2] (3908:3908:3908) (3939:3939:3939))
        (PORT d[3] (6384:6384:6384) (6347:6347:6347))
        (PORT d[4] (4402:4402:4402) (4229:4229:4229))
        (PORT d[5] (6788:6788:6788) (6769:6769:6769))
        (PORT d[6] (2471:2471:2471) (2518:2518:2518))
        (PORT d[7] (4031:4031:4031) (4067:4067:4067))
        (PORT d[8] (2759:2759:2759) (2766:2766:2766))
        (PORT d[9] (6654:6654:6654) (6716:6716:6716))
        (PORT d[10] (3008:3008:3008) (2876:2876:2876))
        (PORT d[11] (4596:4596:4596) (4524:4524:4524))
        (PORT d[12] (5082:5082:5082) (4969:4969:4969))
        (PORT clk (2193:2193:2193) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2228:2228:2228))
        (PORT d[0] (3599:3599:3599) (3295:3295:3295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2588:2588:2588) (2479:2479:2479))
        (PORT datab (2282:2282:2282) (2201:2201:2201))
        (PORT datac (1055:1055:1055) (1067:1067:1067))
        (PORT datad (276:276:276) (350:350:350))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4961:4961:4961) (5144:5144:5144))
        (PORT d[1] (5705:5705:5705) (5648:5648:5648))
        (PORT d[2] (2971:2971:2971) (3058:3058:3058))
        (PORT d[3] (5196:5196:5196) (5098:5098:5098))
        (PORT d[4] (6347:6347:6347) (6285:6285:6285))
        (PORT d[5] (6074:6074:6074) (6035:6035:6035))
        (PORT d[6] (3290:3290:3290) (3272:3272:3272))
        (PORT d[7] (3652:3652:3652) (3738:3738:3738))
        (PORT d[8] (3940:3940:3940) (3916:3916:3916))
        (PORT d[9] (5687:5687:5687) (5684:5684:5684))
        (PORT d[10] (5370:5370:5370) (5344:5344:5344))
        (PORT d[11] (5680:5680:5680) (5645:5645:5645))
        (PORT d[12] (6895:6895:6895) (6847:6847:6847))
        (PORT clk (2181:2181:2181) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2216:2216:2216))
        (PORT d[0] (3647:3647:3647) (3377:3377:3377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1309:1309:1309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5848:5848:5848) (6012:6012:6012))
        (PORT d[1] (4768:4768:4768) (4731:4731:4731))
        (PORT d[2] (4614:4614:4614) (4671:4671:4671))
        (PORT d[3] (4253:4253:4253) (4196:4196:4196))
        (PORT d[4] (5885:5885:5885) (5789:5789:5789))
        (PORT d[5] (6047:6047:6047) (5874:5874:5874))
        (PORT d[6] (4825:4825:4825) (4805:4805:4805))
        (PORT d[7] (1998:1998:1998) (2076:2076:2076))
        (PORT d[8] (2728:2728:2728) (2736:2736:2736))
        (PORT d[9] (4677:4677:4677) (4653:4653:4653))
        (PORT d[10] (6464:6464:6464) (6445:6445:6445))
        (PORT d[11] (2628:2628:2628) (2536:2536:2536))
        (PORT d[12] (5631:5631:5631) (5503:5503:5503))
        (PORT clk (2231:2231:2231) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2265:2265:2265))
        (PORT d[0] (2304:2304:2304) (2130:2130:2130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2193:2193:2193) (2131:2131:2131))
        (PORT datab (2892:2892:2892) (2824:2824:2824))
        (PORT datac (1692:1692:1692) (1640:1640:1640))
        (PORT datad (665:665:665) (625:625:625))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4125:4125:4125) (4264:4264:4264))
        (PORT d[1] (5188:5188:5188) (5167:5167:5167))
        (PORT d[2] (2956:2956:2956) (3038:3038:3038))
        (PORT d[3] (4663:4663:4663) (4644:4644:4644))
        (PORT d[4] (5663:5663:5663) (5618:5618:5618))
        (PORT d[5] (6379:6379:6379) (6319:6319:6319))
        (PORT d[6] (3573:3573:3573) (3661:3661:3661))
        (PORT d[7] (2281:2281:2281) (2351:2351:2351))
        (PORT d[8] (3326:3326:3326) (3333:3333:3333))
        (PORT d[9] (5142:5142:5142) (5162:5162:5162))
        (PORT d[10] (3903:3903:3903) (3850:3850:3850))
        (PORT d[11] (5980:5980:5980) (5950:5950:5950))
        (PORT d[12] (6504:6504:6504) (6433:6433:6433))
        (PORT clk (2239:2239:2239) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2274:2274:2274))
        (PORT d[0] (2460:2460:2460) (2353:2353:2353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (2741:2741:2741))
        (PORT d[1] (6211:6211:6211) (6239:6239:6239))
        (PORT d[2] (2823:2823:2823) (2829:2829:2829))
        (PORT d[3] (5047:5047:5047) (5020:5020:5020))
        (PORT d[4] (3077:3077:3077) (3003:3003:3003))
        (PORT d[5] (7160:7160:7160) (6992:6992:6992))
        (PORT d[6] (5565:5565:5565) (5626:5626:5626))
        (PORT d[7] (4091:4091:4091) (4269:4269:4269))
        (PORT d[8] (4134:4134:4134) (4158:4158:4158))
        (PORT d[9] (6916:6916:6916) (6834:6834:6834))
        (PORT d[10] (4529:4529:4529) (4459:4459:4459))
        (PORT d[11] (6155:6155:6155) (6078:6078:6078))
        (PORT d[12] (5901:5901:5901) (5690:5690:5690))
        (PORT clk (2251:2251:2251) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2284:2284:2284))
        (PORT d[0] (3515:3515:3515) (3405:3405:3405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1108:1108:1108))
        (PORT datab (2172:2172:2172) (2160:2160:2160))
        (PORT datac (1721:1721:1721) (1712:1712:1712))
        (PORT datad (279:279:279) (354:354:354))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1111:1111:1111))
        (PORT datab (1232:1232:1232) (1190:1190:1190))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1325:1325:1325) (1308:1308:1308))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1112:1112:1112))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4139:4139:4139) (4278:4278:4278))
        (PORT d[1] (5169:5169:5169) (5150:5150:5150))
        (PORT d[2] (3210:3210:3210) (3275:3275:3275))
        (PORT d[3] (4665:4665:4665) (4617:4617:4617))
        (PORT d[4] (5569:5569:5569) (5499:5499:5499))
        (PORT d[5] (6038:6038:6038) (6003:6003:6003))
        (PORT d[6] (3523:3523:3523) (3610:3610:3610))
        (PORT d[7] (2309:2309:2309) (2382:2382:2382))
        (PORT d[8] (3333:3333:3333) (3321:3321:3321))
        (PORT d[9] (5101:5101:5101) (5121:5121:5121))
        (PORT d[10] (3903:3903:3903) (3849:3849:3849))
        (PORT d[11] (5651:5651:5651) (5629:5629:5629))
        (PORT d[12] (6159:6159:6159) (6097:6097:6097))
        (PORT clk (2230:2230:2230) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2263:2263:2263))
        (PORT d[0] (3213:3213:3213) (3155:3155:3155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2553:2553:2553) (2600:2600:2600))
        (PORT d[1] (7447:7447:7447) (7359:7359:7359))
        (PORT d[2] (1729:1729:1729) (1729:1729:1729))
        (PORT d[3] (5687:5687:5687) (5623:5623:5623))
        (PORT d[4] (2410:2410:2410) (2288:2288:2288))
        (PORT d[5] (7094:7094:7094) (6870:6870:6870))
        (PORT d[6] (6176:6176:6176) (6136:6136:6136))
        (PORT d[7] (5516:5516:5516) (5583:5583:5583))
        (PORT d[8] (4024:4024:4024) (4002:4002:4002))
        (PORT d[9] (6494:6494:6494) (6327:6327:6327))
        (PORT d[10] (4522:4522:4522) (4435:4435:4435))
        (PORT d[11] (7332:7332:7332) (7132:7132:7132))
        (PORT d[12] (4978:4978:4978) (4818:4818:4818))
        (PORT clk (2260:2260:2260) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2295:2295:2295))
        (PORT d[0] (1838:1838:1838) (1629:1629:1629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4407:4407:4407) (4484:4484:4484))
        (PORT d[1] (6232:6232:6232) (6261:6261:6261))
        (PORT d[2] (2754:2754:2754) (2764:2764:2764))
        (PORT d[3] (5030:5030:5030) (4994:4994:4994))
        (PORT d[4] (3103:3103:3103) (3031:3031:3031))
        (PORT d[5] (6644:6644:6644) (6572:6572:6572))
        (PORT d[6] (4943:4943:4943) (5024:5024:5024))
        (PORT d[7] (4127:4127:4127) (4307:4307:4307))
        (PORT d[8] (4108:4108:4108) (4122:4122:4122))
        (PORT d[9] (6604:6604:6604) (6535:6535:6535))
        (PORT d[10] (4556:4556:4556) (4478:4478:4478))
        (PORT d[11] (5822:5822:5822) (5749:5749:5749))
        (PORT d[12] (5198:5198:5198) (5008:5008:5008))
        (PORT clk (2242:2242:2242) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2276:2276:2276))
        (PORT d[0] (2833:2833:2833) (2724:2724:2724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1510:1510:1510) (1418:1418:1418))
        (PORT datab (1757:1757:1757) (1731:1731:1731))
        (PORT datac (1808:1808:1808) (1741:1741:1741))
        (PORT datad (1787:1787:1787) (1811:1811:1811))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2589:2589:2589))
        (PORT d[1] (2034:2034:2034) (1989:1989:1989))
        (PORT d[2] (1642:1642:1642) (1589:1589:1589))
        (PORT d[3] (2265:2265:2265) (2198:2198:2198))
        (PORT d[4] (1914:1914:1914) (1848:1848:1848))
        (PORT d[5] (2035:2035:2035) (1990:1990:1990))
        (PORT d[6] (1995:1995:1995) (1944:1944:1944))
        (PORT d[7] (2293:2293:2293) (2352:2352:2352))
        (PORT d[8] (1589:1589:1589) (1520:1520:1520))
        (PORT d[9] (1610:1610:1610) (1563:1563:1563))
        (PORT d[10] (1592:1592:1592) (1531:1531:1531))
        (PORT d[11] (2014:2014:2014) (1945:1945:1945))
        (PORT d[12] (2066:2066:2066) (2041:2041:2041))
        (PORT clk (2268:2268:2268) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2303:2303:2303))
        (PORT d[0] (1681:1681:1681) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1107:1107:1107))
        (PORT datab (3567:3567:3567) (3373:3373:3373))
        (PORT datac (1244:1244:1244) (1197:1197:1197))
        (PORT datad (1447:1447:1447) (1336:1336:1336))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (272:272:272))
        (PORT datab (1946:1946:1946) (1898:1898:1898))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3402:3402:3402) (3492:3492:3492))
        (PORT d[1] (6540:6540:6540) (6524:6524:6524))
        (PORT d[2] (3243:3243:3243) (3296:3296:3296))
        (PORT d[3] (5726:5726:5726) (5711:5711:5711))
        (PORT d[4] (5192:5192:5192) (5099:5099:5099))
        (PORT d[5] (7796:7796:7796) (7755:7755:7755))
        (PORT d[6] (3042:3042:3042) (3071:3071:3071))
        (PORT d[7] (3350:3350:3350) (3414:3414:3414))
        (PORT d[8] (3399:3399:3399) (3417:3417:3417))
        (PORT d[9] (5963:5963:5963) (6037:6037:6037))
        (PORT d[10] (3076:3076:3076) (2974:2974:2974))
        (PORT d[11] (5706:5706:5706) (5668:5668:5668))
        (PORT d[12] (6279:6279:6279) (6116:6116:6116))
        (PORT clk (2191:2191:2191) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2227:2227:2227))
        (PORT d[0] (2445:2445:2445) (2342:2342:2342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4015:4015:4015) (4086:4086:4086))
        (PORT d[1] (5902:5902:5902) (5923:5923:5923))
        (PORT d[2] (3225:3225:3225) (3252:3252:3252))
        (PORT d[3] (4714:4714:4714) (4721:4721:4721))
        (PORT d[4] (3291:3291:3291) (3190:3190:3190))
        (PORT d[5] (7770:7770:7770) (7755:7755:7755))
        (PORT d[6] (4131:4131:4131) (4188:4188:4188))
        (PORT d[7] (3741:3741:3741) (3843:3843:3843))
        (PORT d[8] (4474:4474:4474) (4476:4476:4476))
        (PORT d[9] (6770:6770:6770) (6781:6781:6781))
        (PORT d[10] (3420:3420:3420) (3332:3332:3332))
        (PORT d[11] (4216:4216:4216) (4123:4123:4123))
        (PORT d[12] (3145:3145:3145) (3040:3040:3040))
        (PORT clk (2183:2183:2183) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2219:2219:2219))
        (PORT d[0] (2410:2410:2410) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2060:2060:2060) (2063:2063:2063))
        (PORT datab (1469:1469:1469) (1432:1432:1432))
        (PORT datac (1970:1970:1970) (1941:1941:1941))
        (PORT datad (1485:1485:1485) (1369:1369:1369))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3617:3617:3617) (3692:3692:3692))
        (PORT d[1] (6325:6325:6325) (6359:6359:6359))
        (PORT d[2] (2507:2507:2507) (2548:2548:2548))
        (PORT d[3] (5756:5756:5756) (5763:5763:5763))
        (PORT d[4] (4422:4422:4422) (4429:4429:4429))
        (PORT d[5] (7492:7492:7492) (7483:7483:7483))
        (PORT d[6] (3787:3787:3787) (3854:3854:3854))
        (PORT d[7] (3130:3130:3130) (3253:3253:3253))
        (PORT d[8] (3852:3852:3852) (3890:3890:3890))
        (PORT d[9] (6389:6389:6389) (6408:6408:6408))
        (PORT d[10] (3749:3749:3749) (3670:3670:3670))
        (PORT d[11] (5852:5852:5852) (5783:5783:5783))
        (PORT d[12] (5565:5565:5565) (5403:5403:5403))
        (PORT clk (2221:2221:2221) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2256:2256:2256))
        (PORT d[0] (3066:3066:3066) (2940:2940:2940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3590:3590:3590) (3674:3674:3674))
        (PORT d[1] (6578:6578:6578) (6594:6594:6594))
        (PORT d[2] (2896:2896:2896) (2959:2959:2959))
        (PORT d[3] (5440:5440:5440) (5466:5466:5466))
        (PORT d[4] (4029:4029:4029) (4048:4048:4048))
        (PORT d[5] (7523:7523:7523) (7445:7445:7445))
        (PORT d[6] (3507:3507:3507) (3582:3582:3582))
        (PORT d[7] (3095:3095:3095) (3189:3189:3189))
        (PORT d[8] (2775:2775:2775) (2787:2787:2787))
        (PORT d[9] (5809:5809:5809) (5861:5861:5861))
        (PORT d[10] (4264:4264:4264) (4216:4216:4216))
        (PORT d[11] (4888:4888:4888) (4827:4827:4827))
        (PORT d[12] (3476:3476:3476) (3360:3360:3360))
        (PORT clk (2244:2244:2244) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2279:2279:2279))
        (PORT d[0] (2596:2596:2596) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2055:2055:2055) (2057:2057:2057))
        (PORT datab (2005:2005:2005) (1973:1973:1973))
        (PORT datac (1710:1710:1710) (1588:1588:1588))
        (PORT datad (2037:2037:2037) (2000:2000:2000))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4033:4033:4033) (4110:4110:4110))
        (PORT d[1] (5939:5939:5939) (5976:5976:5976))
        (PORT d[2] (2859:2859:2859) (2893:2893:2893))
        (PORT d[3] (4700:4700:4700) (4704:4704:4704))
        (PORT d[4] (5061:5061:5061) (5063:5063:5063))
        (PORT d[5] (7792:7792:7792) (7778:7778:7778))
        (PORT d[6] (4123:4123:4123) (4174:4174:4174))
        (PORT d[7] (3414:3414:3414) (3525:3525:3525))
        (PORT d[8] (4376:4376:4376) (4372:4372:4372))
        (PORT d[9] (6800:6800:6800) (6812:6812:6812))
        (PORT d[10] (4392:4392:4392) (4286:4286:4286))
        (PORT d[11] (2792:2792:2792) (2688:2688:2688))
        (PORT d[12] (2813:2813:2813) (2715:2715:2715))
        (PORT clk (2192:2192:2192) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2227:2227:2227))
        (PORT d[0] (2852:2852:2852) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (2725:2725:2725))
        (PORT d[1] (6360:6360:6360) (6413:6413:6413))
        (PORT d[2] (2849:2849:2849) (2882:2882:2882))
        (PORT d[3] (4685:4685:4685) (4684:4684:4684))
        (PORT d[4] (4766:4766:4766) (4783:4783:4783))
        (PORT d[5] (7809:7809:7809) (7794:7794:7794))
        (PORT d[6] (3808:3808:3808) (3877:3877:3877))
        (PORT d[7] (3452:3452:3452) (3558:3558:3558))
        (PORT d[8] (4170:4170:4170) (4194:4194:4194))
        (PORT d[9] (6751:6751:6751) (6762:6762:6762))
        (PORT d[10] (4383:4383:4383) (4276:4276:4276))
        (PORT d[11] (6194:6194:6194) (6117:6117:6117))
        (PORT d[12] (5927:5927:5927) (5750:5750:5750))
        (PORT clk (2203:2203:2203) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2240:2240:2240))
        (PORT d[0] (2906:2906:2906) (2710:2710:2710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2069:2069:2069) (2073:2073:2073))
        (PORT datab (1531:1531:1531) (1400:1400:1400))
        (PORT datac (1973:1973:1973) (1944:1944:1944))
        (PORT datad (1585:1585:1585) (1485:1485:1485))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3063:3063:3063) (3181:3181:3181))
        (PORT d[1] (6579:6579:6579) (6620:6620:6620))
        (PORT d[2] (2846:2846:2846) (2876:2876:2876))
        (PORT d[3] (5079:5079:5079) (5085:5085:5085))
        (PORT d[4] (3186:3186:3186) (3138:3138:3138))
        (PORT d[5] (6265:6265:6265) (6196:6196:6196))
        (PORT d[6] (3932:3932:3932) (4051:4051:4051))
        (PORT d[7] (4484:4484:4484) (4685:4685:4685))
        (PORT d[8] (3496:3496:3496) (3550:3550:3550))
        (PORT d[9] (5299:5299:5299) (5280:5280:5280))
        (PORT d[10] (4249:4249:4249) (4215:4215:4215))
        (PORT d[11] (4840:4840:4840) (4772:4772:4772))
        (PORT d[12] (5753:5753:5753) (5530:5530:5530))
        (PORT clk (2202:2202:2202) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2239:2239:2239))
        (PORT d[0] (4773:4773:4773) (4517:4517:4517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4268:4268:4268) (4321:4321:4321))
        (PORT d[1] (5975:5975:5975) (6010:6010:6010))
        (PORT d[2] (3233:3233:3233) (3261:3261:3261))
        (PORT d[3] (5079:5079:5079) (5070:5070:5070))
        (PORT d[4] (2983:2983:2983) (2900:2900:2900))
        (PORT d[5] (8149:8149:8149) (8122:8122:8122))
        (PORT d[6] (4402:4402:4402) (4444:4444:4444))
        (PORT d[7] (3750:3750:3750) (3854:3854:3854))
        (PORT d[8] (2752:2752:2752) (2776:2776:2776))
        (PORT d[9] (7086:7086:7086) (7092:7092:7092))
        (PORT d[10] (4748:4748:4748) (4628:4628:4628))
        (PORT d[11] (4216:4216:4216) (4122:4122:4122))
        (PORT d[12] (3203:3203:3203) (3105:3105:3105))
        (PORT clk (2193:2193:2193) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2229:2229:2229))
        (PORT d[0] (3610:3610:3610) (3563:3563:3563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2056:2056:2056) (2058:2058:2058))
        (PORT datab (2006:2006:2006) (1973:1973:1973))
        (PORT datac (1783:1783:1783) (1767:1767:1767))
        (PORT datad (888:888:888) (821:821:821))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1956:1956:1956) (1902:1902:1902))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1955:1955:1955) (1901:1901:1901))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5759:5759:5759) (5850:5850:5850))
        (PORT d[1] (6447:6447:6447) (6387:6387:6387))
        (PORT d[2] (4261:4261:4261) (4295:4295:4295))
        (PORT d[3] (4669:4669:4669) (4634:4634:4634))
        (PORT d[4] (5329:5329:5329) (5207:5207:5207))
        (PORT d[5] (6407:6407:6407) (6207:6207:6207))
        (PORT d[6] (5156:5156:5156) (5149:5149:5149))
        (PORT d[7] (4468:4468:4468) (4553:4553:4553))
        (PORT d[8] (3078:3078:3078) (3095:3095:3095))
        (PORT d[9] (5527:5527:5527) (5391:5391:5391))
        (PORT d[10] (4500:4500:4500) (4425:4425:4425))
        (PORT d[11] (8085:8085:8085) (8070:8070:8070))
        (PORT d[12] (5314:5314:5314) (5178:5178:5178))
        (PORT clk (2219:2219:2219) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2256:2256:2256))
        (PORT d[0] (2123:2123:2123) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3720:3720:3720) (3783:3783:3783))
        (PORT d[1] (8669:8669:8669) (8675:8675:8675))
        (PORT d[2] (4552:4552:4552) (4553:4553:4553))
        (PORT d[3] (6400:6400:6400) (6368:6368:6368))
        (PORT d[4] (5366:5366:5366) (5320:5320:5320))
        (PORT d[5] (6684:6684:6684) (6629:6629:6629))
        (PORT d[6] (4892:4892:4892) (4957:4957:4957))
        (PORT d[7] (6798:6798:6798) (6958:6958:6958))
        (PORT d[8] (4764:4764:4764) (4755:4755:4755))
        (PORT d[9] (6401:6401:6401) (6385:6385:6385))
        (PORT d[10] (4152:4152:4152) (4086:4086:4086))
        (PORT d[11] (6662:6662:6662) (6478:6478:6478))
        (PORT d[12] (4244:4244:4244) (4072:4072:4072))
        (PORT clk (2233:2233:2233) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2267:2267:2267))
        (PORT d[0] (2114:2114:2114) (1916:1916:1916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2679:2679:2679) (2777:2777:2777))
        (PORT d[1] (6168:6168:6168) (6162:6162:6162))
        (PORT d[2] (3483:3483:3483) (3487:3487:3487))
        (PORT d[3] (4699:4699:4699) (4687:4687:4687))
        (PORT d[4] (5058:5058:5058) (4987:4987:4987))
        (PORT d[5] (6827:6827:6827) (6673:6673:6673))
        (PORT d[6] (5887:5887:5887) (5936:5936:5936))
        (PORT d[7] (3782:3782:3782) (3944:3944:3944))
        (PORT d[8] (3840:3840:3840) (3876:3876:3876))
        (PORT d[9] (5360:5360:5360) (5308:5308:5308))
        (PORT d[10] (4612:4612:4612) (4572:4572:4572))
        (PORT d[11] (5868:5868:5868) (5824:5824:5824))
        (PORT d[12] (6203:6203:6203) (5981:5981:5981))
        (PORT clk (2262:2262:2262) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2297:2297:2297))
        (PORT d[0] (3703:3703:3703) (3537:3537:3537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (392:392:392))
        (PORT datab (2015:2015:2015) (2003:2003:2003))
        (PORT datac (1056:1056:1056) (1068:1068:1068))
        (PORT datad (1774:1774:1774) (1765:1765:1765))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2967:2967:2967) (2895:2895:2895))
        (PORT d[1] (2267:2267:2267) (2183:2183:2183))
        (PORT d[2] (1969:1969:1969) (1909:1909:1909))
        (PORT d[3] (2615:2615:2615) (2543:2543:2543))
        (PORT d[4] (1598:1598:1598) (1540:1540:1540))
        (PORT d[5] (2058:2058:2058) (2017:2017:2017))
        (PORT d[6] (3084:3084:3084) (3062:3062:3062))
        (PORT d[7] (1580:1580:1580) (1639:1639:1639))
        (PORT d[8] (1894:1894:1894) (1827:1827:1827))
        (PORT d[9] (2579:2579:2579) (2496:2496:2496))
        (PORT d[10] (1647:1647:1647) (1597:1597:1597))
        (PORT d[11] (1671:1671:1671) (1612:1612:1612))
        (PORT d[12] (1642:1642:1642) (1609:1609:1609))
        (PORT clk (2243:2243:2243) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2278:2278:2278))
        (PORT d[0] (1053:1053:1053) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1107:1107:1107))
        (PORT datab (2279:2279:2279) (2206:2206:2206))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (891:891:891) (824:824:824))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2337:2337:2337))
        (PORT d[1] (6527:6527:6527) (6548:6548:6548))
        (PORT d[2] (3561:3561:3561) (3608:3608:3608))
        (PORT d[3] (4303:4303:4303) (4266:4266:4266))
        (PORT d[4] (4667:4667:4667) (4655:4655:4655))
        (PORT d[5] (6037:6037:6037) (5996:5996:5996))
        (PORT d[6] (4191:4191:4191) (4251:4251:4251))
        (PORT d[7] (3684:3684:3684) (3767:3767:3767))
        (PORT d[8] (3013:3013:3013) (2989:2989:2989))
        (PORT d[9] (5149:5149:5149) (5181:5181:5181))
        (PORT d[10] (4609:4609:4609) (4563:4563:4563))
        (PORT d[11] (5576:5576:5576) (5490:5490:5490))
        (PORT d[12] (3238:3238:3238) (3125:3125:3125))
        (PORT clk (2217:2217:2217) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2253:2253:2253))
        (PORT d[0] (2441:2441:2441) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3391:3391:3391) (3497:3497:3497))
        (PORT d[1] (6568:6568:6568) (6609:6609:6609))
        (PORT d[2] (3165:3165:3165) (3195:3195:3195))
        (PORT d[3] (5430:5430:5430) (5407:5407:5407))
        (PORT d[4] (3113:3113:3113) (3046:3046:3046))
        (PORT d[5] (5948:5948:5948) (5897:5897:5897))
        (PORT d[6] (4241:4241:4241) (4346:4346:4346))
        (PORT d[7] (4491:4491:4491) (4689:4689:4689))
        (PORT d[8] (3131:3131:3131) (3172:3172:3172))
        (PORT d[9] (5617:5617:5617) (5586:5586:5586))
        (PORT d[10] (4322:4322:4322) (4283:4283:4283))
        (PORT d[11] (5143:5143:5143) (5057:5057:5057))
        (PORT d[12] (6083:6083:6083) (5846:5846:5846))
        (PORT clk (2188:2188:2188) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2223:2223:2223))
        (PORT d[0] (3403:3403:3403) (3143:3143:3143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3939:3939:3939) (4002:4002:4002))
        (PORT d[1] (6361:6361:6361) (6414:6414:6414))
        (PORT d[2] (2858:2858:2858) (2892:2892:2892))
        (PORT d[3] (4650:4650:4650) (4628:4628:4628))
        (PORT d[4] (3272:3272:3272) (3173:3173:3173))
        (PORT d[5] (7823:7823:7823) (7808:7808:7808))
        (PORT d[6] (4089:4089:4089) (4143:4143:4143))
        (PORT d[7] (3420:3420:3420) (3528:3528:3528))
        (PORT d[8] (4395:4395:4395) (4396:4396:4396))
        (PORT d[9] (6735:6735:6735) (6747:6747:6747))
        (PORT d[10] (4423:4423:4423) (4316:4316:4316))
        (PORT d[11] (2841:2841:2841) (2741:2741:2741))
        (PORT d[12] (5895:5895:5895) (5719:5719:5719))
        (PORT clk (2208:2208:2208) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2245:2245:2245))
        (PORT d[0] (2791:2791:2791) (2821:2821:2821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3087:3087:3087) (3200:3200:3200))
        (PORT d[1] (5928:5928:5928) (5946:5946:5946))
        (PORT d[2] (2836:2836:2836) (2856:2856:2856))
        (PORT d[3] (5073:5073:5073) (5096:5096:5096))
        (PORT d[4] (5601:5601:5601) (5543:5543:5543))
        (PORT d[5] (6815:6815:6815) (6827:6827:6827))
        (PORT d[6] (3126:3126:3126) (3169:3169:3169))
        (PORT d[7] (2717:2717:2717) (2831:2831:2831))
        (PORT d[8] (3524:3524:3524) (3559:3559:3559))
        (PORT d[9] (5891:5891:5891) (5963:5963:5963))
        (PORT d[10] (3480:3480:3480) (3401:3401:3401))
        (PORT d[11] (5161:5161:5161) (5061:5061:5061))
        (PORT d[12] (5683:5683:5683) (5588:5588:5588))
        (PORT clk (2207:2207:2207) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2243:2243:2243))
        (PORT d[0] (3639:3639:3639) (3471:3471:3471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2066:2066:2066) (2069:2069:2069))
        (PORT datab (2009:2009:2009) (1977:1977:1977))
        (PORT datac (1454:1454:1454) (1343:1343:1343))
        (PORT datad (1978:1978:1978) (1938:1938:1938))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2067:2067:2067) (2071:2071:2071))
        (PORT datab (1273:1273:1273) (1179:1179:1179))
        (PORT datac (3263:3263:3263) (2880:2880:2880))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1108:1108:1108))
        (PORT datab (221:221:221) (247:247:247))
        (PORT datac (1472:1472:1472) (1405:1405:1405))
        (PORT datad (1321:1321:1321) (1304:1304:1304))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1378:1378:1378) (1355:1355:1355))
        (PORT datab (1945:1945:1945) (1897:1897:1897))
        (PORT datac (1346:1346:1346) (1298:1298:1298))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5089:5089:5089) (5140:5140:5140))
        (PORT d[1] (6553:6553:6553) (6519:6519:6519))
        (PORT d[2] (2247:2247:2247) (2312:2312:2312))
        (PORT d[3] (7357:7357:7357) (7282:7282:7282))
        (PORT d[4] (5061:5061:5061) (4865:4865:4865))
        (PORT d[5] (7458:7458:7458) (7423:7423:7423))
        (PORT d[6] (3125:3125:3125) (3145:3145:3145))
        (PORT d[7] (2280:2280:2280) (2346:2346:2346))
        (PORT d[8] (3338:3338:3338) (3325:3325:3325))
        (PORT d[9] (7679:7679:7679) (7712:7712:7712))
        (PORT d[10] (3341:3341:3341) (3190:3190:3190))
        (PORT d[11] (4921:4921:4921) (4874:4874:4874))
        (PORT d[12] (5757:5757:5757) (5624:5624:5624))
        (PORT clk (2235:2235:2235) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2270:2270:2270))
        (PORT d[0] (3382:3382:3382) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1042:1042:1042))
        (PORT datab (1611:1611:1611) (1539:1539:1539))
        (PORT datac (1069:1069:1069) (1080:1080:1080))
        (PORT datad (404:404:404) (378:378:378))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4902:4902:4902) (5076:5076:5076))
        (PORT d[1] (5408:5408:5408) (5343:5343:5343))
        (PORT d[2] (3304:3304:3304) (3377:3377:3377))
        (PORT d[3] (4856:4856:4856) (4768:4768:4768))
        (PORT d[4] (5682:5682:5682) (5639:5639:5639))
        (PORT d[5] (6054:6054:6054) (6018:6018:6018))
        (PORT d[6] (2970:2970:2970) (2962:2962:2962))
        (PORT d[7] (3042:3042:3042) (3151:3151:3151))
        (PORT d[8] (3311:3311:3311) (3317:3317:3317))
        (PORT d[9] (4997:4997:4997) (5016:5016:5016))
        (PORT d[10] (4984:4984:4984) (4965:4965:4965))
        (PORT d[11] (6846:6846:6846) (6872:6872:6872))
        (PORT d[12] (7572:7572:7572) (7505:7505:7505))
        (PORT clk (2215:2215:2215) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2252:2252:2252))
        (PORT d[0] (4395:4395:4395) (4057:4057:4057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4887:4887:4887) (5063:5063:5063))
        (PORT d[1] (4566:4566:4566) (4461:4461:4461))
        (PORT d[2] (3514:3514:3514) (3561:3561:3561))
        (PORT d[3] (4694:4694:4694) (4678:4678:4678))
        (PORT d[4] (5590:5590:5590) (5502:5502:5502))
        (PORT d[5] (4481:4481:4481) (4356:4356:4356))
        (PORT d[6] (3146:3146:3146) (3183:3183:3183))
        (PORT d[7] (2367:2367:2367) (2466:2466:2466))
        (PORT d[8] (3116:3116:3116) (3144:3144:3144))
        (PORT d[9] (4476:4476:4476) (4405:4405:4405))
        (PORT d[10] (5145:5145:5145) (5157:5157:5157))
        (PORT d[11] (6358:6358:6358) (6360:6360:6360))
        (PORT d[12] (6074:6074:6074) (5950:5950:5950))
        (PORT clk (2251:2251:2251) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2288:2288:2288))
        (PORT d[0] (3789:3789:3789) (3537:3537:3537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4181:4181:4181) (4351:4351:4351))
        (PORT d[1] (3742:3742:3742) (3645:3645:3645))
        (PORT d[2] (3828:3828:3828) (3853:3853:3853))
        (PORT d[3] (4989:4989:4989) (4958:4958:4958))
        (PORT d[4] (3613:3613:3613) (3495:3495:3495))
        (PORT d[5] (4011:4011:4011) (3854:3854:3854))
        (PORT d[6] (3205:3205:3205) (3277:3277:3277))
        (PORT d[7] (2719:2719:2719) (2837:2837:2837))
        (PORT d[8] (3009:3009:3009) (2987:2987:2987))
        (PORT d[9] (4534:4534:4534) (4492:4492:4492))
        (PORT d[10] (5142:5142:5142) (5158:5158:5158))
        (PORT d[11] (7071:7071:7071) (7079:7079:7079))
        (PORT d[12] (6057:6057:6057) (5935:5935:5935))
        (PORT clk (2252:2252:2252) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2288:2288:2288))
        (PORT d[0] (3567:3567:3567) (3518:3518:3518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1919:1919:1919) (1854:1854:1854))
        (PORT datab (2375:2375:2375) (2334:2334:2334))
        (PORT datac (2361:2361:2361) (2369:2369:2369))
        (PORT datad (1511:1511:1511) (1407:1407:1407))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5225:5225:5225) (5387:5387:5387))
        (PORT d[1] (5723:5723:5723) (5664:5664:5664))
        (PORT d[2] (3626:3626:3626) (3683:3683:3683))
        (PORT d[3] (5188:5188:5188) (5089:5089:5089))
        (PORT d[4] (6030:6030:6030) (5979:5979:5979))
        (PORT d[5] (6030:6030:6030) (5993:5993:5993))
        (PORT d[6] (3297:3297:3297) (3277:3277:3277))
        (PORT d[7] (3371:3371:3371) (3469:3469:3469))
        (PORT d[8] (3676:3676:3676) (3667:3667:3667))
        (PORT d[9] (5368:5368:5368) (5376:5376:5376))
        (PORT d[10] (5323:5323:5323) (5297:5297:5297))
        (PORT d[11] (5648:5648:5648) (5614:5614:5614))
        (PORT d[12] (6917:6917:6917) (6871:6871:6871))
        (PORT clk (2194:2194:2194) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2229:2229:2229))
        (PORT d[0] (2015:2015:2015) (1969:1969:1969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2405:2405:2405) (2417:2417:2417))
        (PORT datab (2066:2066:2066) (2018:2018:2018))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1594:1594:1594) (1523:1523:1523))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5529:5529:5529) (5680:5680:5680))
        (PORT d[1] (6075:6075:6075) (6012:6012:6012))
        (PORT d[2] (3281:3281:3281) (3354:3354:3354))
        (PORT d[3] (5501:5501:5501) (5385:5385:5385))
        (PORT d[4] (6371:6371:6371) (6312:6312:6312))
        (PORT d[5] (6008:6008:6008) (5970:5970:5970))
        (PORT d[6] (3607:3607:3607) (3577:3577:3577))
        (PORT d[7] (3692:3692:3692) (3777:3777:3777))
        (PORT d[8] (3981:3981:3981) (3953:3953:3953))
        (PORT d[9] (5702:5702:5702) (5700:5700:5700))
        (PORT d[10] (5655:5655:5655) (5615:5615:5615))
        (PORT d[11] (5331:5331:5331) (5314:5314:5314))
        (PORT d[12] (6582:6582:6582) (6547:6547:6547))
        (PORT clk (2163:2163:2163) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2199:2199:2199))
        (PORT d[0] (3251:3251:3251) (3058:3058:3058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1291:1291:1291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1292:1292:1292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4961:4961:4961) (5144:5144:5144))
        (PORT d[1] (5730:5730:5730) (5671:5671:5671))
        (PORT d[2] (3627:3627:3627) (3684:3684:3684))
        (PORT d[3] (5196:5196:5196) (5097:5097:5097))
        (PORT d[4] (6030:6030:6030) (5978:5978:5978))
        (PORT d[5] (6040:6040:6040) (6004:6004:6004))
        (PORT d[6] (3298:3298:3298) (3278:3278:3278))
        (PORT d[7] (3639:3639:3639) (3724:3724:3724))
        (PORT d[8] (3618:3618:3618) (3609:3609:3609))
        (PORT d[9] (5647:5647:5647) (5645:5645:5645))
        (PORT d[10] (5338:5338:5338) (5312:5312:5312))
        (PORT d[11] (5648:5648:5648) (5615:5615:5615))
        (PORT d[12] (6934:6934:6934) (6887:6887:6887))
        (PORT clk (2187:2187:2187) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2223:2223:2223))
        (PORT d[0] (2219:2219:2219) (2136:2136:2136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5076:5076:5076) (5184:5184:5184))
        (PORT d[1] (5774:5774:5774) (5732:5732:5732))
        (PORT d[2] (3610:3610:3610) (3665:3665:3665))
        (PORT d[3] (4313:4313:4313) (4282:4282:4282))
        (PORT d[4] (4682:4682:4682) (4581:4581:4581))
        (PORT d[5] (5734:5734:5734) (5557:5557:5557))
        (PORT d[6] (4519:4519:4519) (4533:4533:4533))
        (PORT d[7] (3780:3780:3780) (3881:3881:3881))
        (PORT d[8] (4275:4275:4275) (4245:4245:4245))
        (PORT d[9] (4861:4861:4861) (4742:4742:4742))
        (PORT d[10] (6697:6697:6697) (6670:6670:6670))
        (PORT d[11] (7419:7419:7419) (7424:7424:7424))
        (PORT d[12] (5346:5346:5346) (5216:5216:5216))
        (PORT clk (2183:2183:2183) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2220:2220:2220))
        (PORT d[0] (4256:4256:4256) (3944:3944:3944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3389:3389:3389) (3513:3513:3513))
        (PORT d[1] (5811:5811:5811) (5819:5819:5819))
        (PORT d[2] (3178:3178:3178) (3211:3211:3211))
        (PORT d[3] (4680:4680:4680) (4667:4667:4667))
        (PORT d[4] (4750:4750:4750) (4665:4665:4665))
        (PORT d[5] (5485:5485:5485) (5382:5382:5382))
        (PORT d[6] (4754:4754:4754) (4777:4777:4777))
        (PORT d[7] (3621:3621:3621) (3735:3735:3735))
        (PORT d[8] (3750:3750:3750) (3774:3774:3774))
        (PORT d[9] (4331:4331:4331) (4281:4281:4281))
        (PORT d[10] (5870:5870:5870) (5918:5918:5918))
        (PORT d[11] (5966:5966:5966) (5946:5946:5946))
        (PORT d[12] (6458:6458:6458) (6271:6271:6271))
        (PORT clk (2185:2185:2185) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2222:2222:2222))
        (PORT d[0] (3305:3305:3305) (3146:3146:3146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1537:1537:1537) (1432:1432:1432))
        (PORT datab (2377:2377:2377) (2335:2335:2335))
        (PORT datac (2366:2366:2366) (2375:2375:2375))
        (PORT datad (2006:2006:2006) (1955:1955:1955))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1633:1633:1633) (1573:1573:1573))
        (PORT datab (2376:2376:2376) (2334:2334:2334))
        (PORT datac (1418:1418:1418) (1393:1393:1393))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2670:2670:2670) (2653:2653:2653))
        (PORT datab (2388:2388:2388) (2350:2350:2350))
        (PORT datac (187:187:187) (216:216:216))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1350:1350:1350))
        (PORT datab (1947:1947:1947) (1899:1899:1899))
        (PORT datac (876:876:876) (825:825:825))
        (PORT datad (1649:1649:1649) (1603:1603:1603))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1274:1274:1274) (1230:1230:1230))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1452:1452:1452) (1337:1337:1337))
        (PORT d[1] (1095:1095:1095) (991:991:991))
        (PORT d[2] (959:959:959) (904:904:904))
        (PORT d[3] (1228:1228:1228) (1146:1146:1146))
        (PORT d[4] (1509:1509:1509) (1389:1389:1389))
        (PORT d[5] (934:934:934) (865:865:865))
        (PORT d[6] (989:989:989) (929:929:929))
        (PORT d[7] (1198:1198:1198) (1122:1122:1122))
        (PORT clk (2246:2246:2246) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2194:2194:2194))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (719:719:719))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (994:994:994) (964:964:964))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (960:960:960))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[10\]\~6)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]\~173)
    (DELAY
      (ABSOLUTE
        (PORT datac (264:264:264) (312:312:312))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]\~172)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (968:968:968))
        (PORT datac (274:274:274) (322:322:322))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]\~175)
    (DELAY
      (ABSOLUTE
        (PORT datac (272:272:272) (321:321:321))
        (PORT datad (376:376:376) (359:359:359))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]\~174)
    (DELAY
      (ABSOLUTE
        (PORT datab (992:992:992) (963:963:963))
        (PORT datac (266:266:266) (314:314:314))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]\~176)
    (DELAY
      (ABSOLUTE
        (PORT datac (445:445:445) (435:435:435))
        (PORT datad (745:745:745) (744:744:744))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]\~177)
    (DELAY
      (ABSOLUTE
        (PORT datac (266:266:266) (314:314:314))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]\~179)
    (DELAY
      (ABSOLUTE
        (PORT datac (273:273:273) (322:322:322))
        (PORT datad (782:782:782) (785:785:785))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]\~178)
    (DELAY
      (ABSOLUTE
        (PORT datac (265:265:265) (313:313:313))
        (PORT datad (781:781:781) (783:783:783))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (402:402:402))
        (PORT datab (217:217:217) (244:244:244))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (374:374:374))
        (PORT datab (217:217:217) (243:243:243))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (374:374:374))
        (PORT datab (217:217:217) (243:243:243))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (216:216:216) (242:242:242))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[116\]\~185)
    (DELAY
      (ABSOLUTE
        (PORT datab (1019:1019:1019) (985:985:985))
        (PORT datac (448:448:448) (459:459:459))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[116\]\~184)
    (DELAY
      (ABSOLUTE
        (PORT datab (1019:1019:1019) (986:986:986))
        (PORT datac (448:448:448) (459:459:459))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (217:217:217) (243:243:243))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[119\]\~180)
    (DELAY
      (ABSOLUTE
        (PORT datac (448:448:448) (459:459:459))
        (PORT datad (599:599:599) (528:528:528))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[119\]\~290)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (477:477:477))
        (PORT datab (986:986:986) (953:953:953))
        (PORT datac (448:448:448) (459:459:459))
        (PORT datad (402:402:402) (380:380:380))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[118\]\~291)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (476:476:476))
        (PORT datab (791:791:791) (783:783:783))
        (PORT datac (448:448:448) (459:459:459))
        (PORT datad (608:608:608) (555:555:555))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[118\]\~181)
    (DELAY
      (ABSOLUTE
        (PORT datab (449:449:449) (425:425:425))
        (PORT datac (448:448:448) (459:459:459))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]\~182)
    (DELAY
      (ABSOLUTE
        (PORT datac (448:448:448) (458:458:458))
        (PORT datad (939:939:939) (916:916:916))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]\~183)
    (DELAY
      (ABSOLUTE
        (PORT datac (448:448:448) (460:460:460))
        (PORT datad (364:364:364) (352:352:352))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (248:248:248))
        (PORT datab (218:218:218) (244:244:244))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (271:271:271))
        (PORT datab (218:218:218) (244:244:244))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (244:244:244))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[128\]\~188)
    (DELAY
      (ABSOLUTE
        (PORT datab (434:434:434) (409:409:409))
        (PORT datad (460:460:460) (457:457:457))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[128\]\~293)
    (DELAY
      (ABSOLUTE
        (PORT datac (961:961:961) (936:936:936))
        (PORT datad (464:464:464) (461:461:461))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]\~190)
    (DELAY
      (ABSOLUTE
        (PORT datac (950:950:950) (925:925:925))
        (PORT datad (648:648:648) (604:604:604))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]\~189)
    (DELAY
      (ABSOLUTE
        (PORT datac (950:950:950) (925:925:925))
        (PORT datad (648:648:648) (603:603:603))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[127\]\~294)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (963:963:963))
        (PORT datab (222:222:222) (252:252:252))
        (PORT datac (688:688:688) (642:642:642))
        (PORT datad (464:464:464) (461:461:461))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[127\]\~295)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (960:960:960))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (690:690:690) (644:644:644))
        (PORT datad (461:461:461) (458:458:458))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (269:269:269))
        (PORT datab (238:238:238) (265:265:265))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (216:216:216) (242:242:242))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[130\]\~186)
    (DELAY
      (ABSOLUTE
        (PORT datac (187:187:187) (214:214:214))
        (PORT datad (408:408:408) (398:398:398))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[130\]\~254)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (642:642:642))
        (PORT datab (615:615:615) (560:560:560))
        (PORT datac (378:378:378) (372:372:372))
        (PORT datad (460:460:460) (457:457:457))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[129\]\~292)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (961:961:961))
        (PORT datab (660:660:660) (622:622:622))
        (PORT datac (691:691:691) (646:646:646))
        (PORT datad (459:459:459) (456:456:456))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[129\]\~187)
    (DELAY
      (ABSOLUTE
        (PORT datac (225:225:225) (253:253:253))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (271:271:271))
        (PORT datab (385:385:385) (373:373:373))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (385:385:385))
        (PORT datab (216:216:216) (242:242:242))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[140\]\~302)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (637:637:637))
        (PORT datab (1212:1212:1212) (1163:1163:1163))
        (PORT datac (683:683:683) (649:649:649))
        (PORT datad (460:460:460) (466:466:466))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[141\]\~191)
    (DELAY
      (ABSOLUTE
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[141\]\~255)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (429:429:429))
        (PORT datab (745:745:745) (726:726:726))
        (PORT datac (632:632:632) (588:588:588))
        (PORT datad (461:461:461) (466:466:466))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[140\]\~192)
    (DELAY
      (ABSOLUTE
        (PORT datac (409:409:409) (390:390:390))
        (PORT datad (462:462:462) (467:467:467))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[139\]\~193)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (406:406:406))
        (PORT datac (372:372:372) (362:362:362))
        (PORT datad (461:461:461) (466:466:466))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[139\]\~194)
    (DELAY
      (ABSOLUTE
        (PORT datac (361:361:361) (357:357:357))
        (PORT datad (461:461:461) (466:466:466))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]\~197)
    (DELAY
      (ABSOLUTE
        (PORT datab (1292:1292:1292) (1245:1245:1245))
        (PORT datac (965:965:965) (901:901:901))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]\~196)
    (DELAY
      (ABSOLUTE
        (PORT datab (1290:1290:1290) (1242:1242:1242))
        (PORT datac (962:962:962) (898:898:898))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[114\]\~198)
    (DELAY
      (ABSOLUTE
        (PORT datac (957:957:957) (900:900:900))
        (PORT datad (198:198:198) (222:222:222))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[114\]\~195)
    (DELAY
      (ABSOLUTE
        (PORT datac (957:957:957) (900:900:900))
        (PORT datad (1244:1244:1244) (1205:1205:1205))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[126\]\~296)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (261:261:261))
        (PORT datab (1289:1289:1289) (1240:1240:1240))
        (PORT datac (957:957:957) (900:900:900))
        (PORT datad (744:744:744) (720:720:720))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[138\]\~257)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (687:687:687))
        (PORT datab (744:744:744) (724:724:724))
        (PORT datac (693:693:693) (666:666:666))
        (PORT datad (461:461:461) (466:466:466))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[138\]\~256)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (689:689:689))
        (PORT datab (744:744:744) (724:724:724))
        (PORT datac (694:694:694) (667:667:667))
        (PORT datad (460:460:460) (466:466:466))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (264:264:264))
        (PORT datab (226:226:226) (257:257:257))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (264:264:264))
        (PORT datab (217:217:217) (243:243:243))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (272:272:272))
        (PORT datab (216:216:216) (242:242:242))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (409:409:409))
        (PORT datab (217:217:217) (243:243:243))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[152\]\~258)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (658:658:658))
        (PORT datab (717:717:717) (673:673:673))
        (PORT datac (709:709:709) (683:683:683))
        (PORT datad (707:707:707) (681:681:681))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[152\]\~199)
    (DELAY
      (ABSOLUTE
        (PORT datac (692:692:692) (660:660:660))
        (PORT datad (664:664:664) (627:627:627))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[151\]\~200)
    (DELAY
      (ABSOLUTE
        (PORT datac (207:207:207) (235:235:235))
        (PORT datad (416:416:416) (401:401:401))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[151\]\~259)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (265:265:265))
        (PORT datab (393:393:393) (386:386:386))
        (PORT datac (241:241:241) (275:275:275))
        (PORT datad (462:462:462) (467:467:467))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[150\]\~202)
    (DELAY
      (ABSOLUTE
        (PORT datac (241:241:241) (275:275:275))
        (PORT datad (210:210:210) (228:228:228))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[150\]\~201)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (265:265:265))
        (PORT datab (227:227:227) (258:258:258))
        (PORT datac (241:241:241) (275:275:275))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]\~205)
    (DELAY
      (ABSOLUTE
        (PORT datac (1312:1312:1312) (1265:1265:1265))
        (PORT datad (958:958:958) (894:894:894))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]\~204)
    (DELAY
      (ABSOLUTE
        (PORT datac (1313:1313:1313) (1266:1266:1266))
        (PORT datad (958:958:958) (894:894:894))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[125\]\~297)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (804:804:804))
        (PORT datab (1341:1341:1341) (1290:1290:1290))
        (PORT datac (190:190:190) (220:220:220))
        (PORT datad (962:962:962) (908:908:908))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[113\]\~203)
    (DELAY
      (ABSOLUTE
        (PORT datac (1309:1309:1309) (1262:1262:1262))
        (PORT datad (963:963:963) (908:908:908))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[113\]\~206)
    (DELAY
      (ABSOLUTE
        (PORT datac (193:193:193) (223:223:223))
        (PORT datad (963:963:963) (909:909:909))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[125\]\~207)
    (DELAY
      (ABSOLUTE
        (PORT datac (788:788:788) (768:768:768))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[137\]\~260)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (803:803:803))
        (PORT datab (225:225:225) (254:254:254))
        (PORT datac (191:191:191) (222:222:222))
        (PORT datad (706:706:706) (679:679:679))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[149\]\~262)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (718:718:718))
        (PORT datab (224:224:224) (253:253:253))
        (PORT datac (707:707:707) (681:681:681))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[149\]\~261)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (718:718:718))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datac (706:706:706) (679:679:679))
        (PORT datad (194:194:194) (215:215:215))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (398:398:398))
        (PORT datab (406:406:406) (397:397:397))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (683:683:683))
        (PORT datab (660:660:660) (639:639:639))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (638:638:638))
        (PORT datab (675:675:675) (639:639:639))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (408:408:408))
        (PORT datab (217:217:217) (243:243:243))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[162\]\~209)
    (DELAY
      (ABSOLUTE
        (PORT datac (237:237:237) (272:272:272))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[162\]\~264)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (701:701:701))
        (PORT datab (741:741:741) (712:712:712))
        (PORT datac (434:434:434) (428:428:428))
        (PORT datad (685:685:685) (650:650:650))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[161\]\~211)
    (DELAY
      (ABSOLUTE
        (PORT datac (241:241:241) (275:275:275))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[161\]\~210)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (271:271:271))
        (PORT datac (438:438:438) (432:432:432))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]\~214)
    (DELAY
      (ABSOLUTE
        (PORT datac (917:917:917) (860:860:860))
        (PORT datad (1301:1301:1301) (1258:1258:1258))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]\~213)
    (DELAY
      (ABSOLUTE
        (PORT datac (918:918:918) (861:861:861))
        (PORT datad (1300:1300:1300) (1256:1256:1256))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[112\]\~215)
    (DELAY
      (ABSOLUTE
        (PORT datac (934:934:934) (883:883:883))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[112\]\~212)
    (DELAY
      (ABSOLUTE
        (PORT datac (934:934:934) (883:883:883))
        (PORT datad (1305:1305:1305) (1262:1262:1262))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[124\]\~216)
    (DELAY
      (ABSOLUTE
        (PORT datac (937:937:937) (887:887:887))
        (PORT datad (196:196:196) (220:220:220))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[124\]\~298)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1357:1357:1357) (1306:1306:1306))
        (PORT datab (966:966:966) (912:912:912))
        (PORT datac (932:932:932) (882:882:882))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (194:194:194) (215:215:215))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]\~265)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (922:922:922))
        (PORT datab (226:226:226) (255:255:255))
        (PORT datac (758:758:758) (737:737:737))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[148\]\~266)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (771:771:771))
        (PORT datab (224:224:224) (253:253:253))
        (PORT datac (758:758:758) (738:738:738))
        (PORT datad (194:194:194) (216:216:216))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]\~217)
    (DELAY
      (ABSOLUTE
        (PORT datac (758:758:758) (738:738:738))
        (PORT datad (193:193:193) (216:216:216))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[160\]\~267)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (772:772:772))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (191:191:191) (222:222:222))
        (PORT datad (438:438:438) (431:431:431))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[160\]\~268)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (771:771:771))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datac (193:193:193) (224:224:224))
        (PORT datad (440:440:440) (433:433:433))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (386:386:386))
        (PORT datab (386:386:386) (370:370:370))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (429:429:429) (407:407:407))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (431:431:431) (408:408:408))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[163\]\~263)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (721:721:721))
        (PORT datab (673:673:673) (637:637:637))
        (PORT datac (241:241:241) (275:275:275))
        (PORT datad (643:643:643) (607:607:607))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[163\]\~208)
    (DELAY
      (ABSOLUTE
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (403:403:403) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (248:248:248))
        (PORT datab (218:218:218) (244:244:244))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[174\]\~218)
    (DELAY
      (ABSOLUTE
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (378:378:378) (364:364:364))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[174\]\~269)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (682:682:682))
        (PORT datab (765:765:765) (731:731:731))
        (PORT datac (705:705:705) (675:675:675))
        (PORT datad (736:736:736) (718:718:718))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[173\]\~270)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (723:723:723))
        (PORT datab (688:688:688) (664:664:664))
        (PORT datac (684:684:684) (651:651:651))
        (PORT datad (736:736:736) (717:717:717))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[173\]\~219)
    (DELAY
      (ABSOLUTE
        (PORT datac (667:667:667) (640:640:640))
        (PORT datad (738:738:738) (719:719:719))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[172\]\~220)
    (DELAY
      (ABSOLUTE
        (PORT datab (658:658:658) (639:639:639))
        (PORT datac (661:661:661) (627:627:627))
        (PORT datad (736:736:736) (717:717:717))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[172\]\~221)
    (DELAY
      (ABSOLUTE
        (PORT datac (679:679:679) (648:648:648))
        (PORT datad (737:737:737) (718:718:718))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[99\]\~224)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (934:934:934))
        (PORT datad (1273:1273:1273) (1239:1239:1239))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[99\]\~223)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (930:930:930))
        (PORT datad (1271:1271:1271) (1237:1237:1237))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[111\]\~225)
    (DELAY
      (ABSOLUTE
        (PORT datac (957:957:957) (900:900:900))
        (PORT datad (211:211:211) (231:231:231))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[111\]\~222)
    (DELAY
      (ABSOLUTE
        (PORT datac (1246:1246:1246) (1187:1187:1187))
        (PORT datad (1900:1900:1900) (1841:1841:1841))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (916:916:916) (873:873:873))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]\~226)
    (DELAY
      (ABSOLUTE
        (PORT datab (1047:1047:1047) (997:997:997))
        (PORT datad (197:197:197) (220:220:220))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]\~299)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1953:1953:1953) (1887:1887:1887))
        (PORT datab (1249:1249:1249) (1164:1164:1164))
        (PORT datac (659:659:659) (619:619:619))
        (PORT datad (999:999:999) (958:958:958))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datad (194:194:194) (215:215:215))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[135\]\~227)
    (DELAY
      (ABSOLUTE
        (PORT datac (194:194:194) (225:225:225))
        (PORT datad (1009:1009:1009) (969:969:969))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[135\]\~271)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1014:1014:1014))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (984:984:984) (940:940:940))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[147\]\~272)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1013:1013:1013))
        (PORT datab (1064:1064:1064) (1019:1019:1019))
        (PORT datac (195:195:195) (226:226:226))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[159\]\~273)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1035:1035:1035))
        (PORT datab (226:226:226) (255:255:255))
        (PORT datac (193:193:193) (224:224:224))
        (PORT datad (707:707:707) (689:689:689))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[147\]\~228)
    (DELAY
      (ABSOLUTE
        (PORT datac (1028:1028:1028) (992:992:992))
        (PORT datad (192:192:192) (214:214:214))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (191:191:191) (222:222:222))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[171\]\~274)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (262:262:262))
        (PORT datab (737:737:737) (724:724:724))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (679:679:679) (651:651:651))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[171\]\~275)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (261:261:261))
        (PORT datab (736:736:736) (723:723:723))
        (PORT datac (193:193:193) (224:224:224))
        (PORT datad (679:679:679) (651:651:651))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (400:400:400))
        (PORT datab (447:447:447) (419:419:419))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (260:260:260))
        (PORT datab (217:217:217) (243:243:243))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (393:393:393))
        (PORT datab (215:215:215) (241:241:241))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (694:694:694))
        (PORT datab (217:217:217) (243:243:243))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[183\]\~231)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (265:265:265))
        (PORT datac (207:207:207) (234:234:234))
        (PORT datad (422:422:422) (408:408:408))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[185\]\~276)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (710:710:710))
        (PORT datab (238:238:238) (264:264:264))
        (PORT datac (666:666:666) (639:639:639))
        (PORT datad (268:268:268) (303:303:303))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[185\]\~229)
    (DELAY
      (ABSOLUTE
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (267:267:267) (302:302:302))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[184\]\~277)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (686:686:686))
        (PORT datab (783:783:783) (755:755:755))
        (PORT datac (192:192:192) (225:225:225))
        (PORT datad (266:266:266) (301:301:301))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[184\]\~230)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (273:273:273))
        (PORT datad (267:267:267) (302:302:302))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[183\]\~232)
    (DELAY
      (ABSOLUTE
        (PORT datac (209:209:209) (237:237:237))
        (PORT datad (268:268:268) (303:303:303))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[110\]\~234)
    (DELAY
      (ABSOLUTE
        (PORT datac (1510:1510:1510) (1453:1453:1453))
        (PORT datad (964:964:964) (902:902:902))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[110\]\~235)
    (DELAY
      (ABSOLUTE
        (PORT datac (1510:1510:1510) (1453:1453:1453))
        (PORT datad (964:964:964) (902:902:902))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (188:188:188) (217:217:217))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[134\]\~300)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (738:738:738))
        (PORT datab (1921:1921:1921) (1848:1848:1848))
        (PORT datac (994:994:994) (947:947:947))
        (PORT datad (359:359:359) (346:346:346))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[122\]\~236)
    (DELAY
      (ABSOLUTE
        (PORT datac (994:994:994) (947:947:947))
        (PORT datad (362:362:362) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[122\]\~233)
    (DELAY
      (ABSOLUTE
        (PORT datac (994:994:994) (947:947:947))
        (PORT datad (1875:1875:1875) (1810:1810:1810))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[134\]\~237)
    (DELAY
      (ABSOLUTE
        (PORT datac (191:191:191) (222:222:222))
        (PORT datad (712:712:712) (688:688:688))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (193:193:193) (226:226:226))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[146\]\~238)
    (DELAY
      (ABSOLUTE
        (PORT datac (734:734:734) (713:713:713))
        (PORT datad (195:195:195) (218:218:218))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[146\]\~278)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (260:260:260))
        (PORT datab (224:224:224) (253:253:253))
        (PORT datac (733:733:733) (711:711:711))
        (PORT datad (714:714:714) (690:690:690))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]\~239)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (255:255:255))
        (PORT datad (1010:1010:1010) (971:971:971))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]\~279)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (259:259:259))
        (PORT datab (1037:1037:1037) (1004:1004:1004))
        (PORT datac (731:731:731) (710:710:710))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[170\]\~280)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1004:1004:1004))
        (PORT datab (223:223:223) (253:253:253))
        (PORT datac (1037:1037:1037) (991:991:991))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[182\]\~282)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (261:261:261))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datac (1037:1037:1037) (992:992:992))
        (PORT datad (683:683:683) (651:651:651))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[182\]\~281)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (261:261:261))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datac (1037:1037:1037) (991:991:991))
        (PORT datad (683:683:683) (652:652:652))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (394:394:394))
        (PORT datab (399:399:399) (393:393:393))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (627:627:627))
        (PORT datab (690:690:690) (654:654:654))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (682:682:682))
        (PORT datab (696:696:696) (651:651:651))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (677:677:677))
        (PORT datab (665:665:665) (637:637:637))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[195\]\~289)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (454:454:454))
        (PORT datab (388:388:388) (379:379:379))
        (PORT datac (362:362:362) (352:352:352))
        (PORT datad (701:701:701) (670:670:670))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[195\]\~248)
    (DELAY
      (ABSOLUTE
        (PORT datac (239:239:239) (273:273:273))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[194\]\~250)
    (DELAY
      (ABSOLUTE
        (PORT datac (239:239:239) (273:273:273))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[194\]\~249)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (266:266:266))
        (PORT datac (207:207:207) (235:235:235))
        (PORT datad (427:427:427) (409:409:409))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[121\]\~241)
    (DELAY
      (ABSOLUTE
        (PORT datab (791:791:791) (758:758:758))
        (PORT datad (1291:1291:1291) (1253:1253:1253))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[121\]\~242)
    (DELAY
      (ABSOLUTE
        (PORT datab (792:792:792) (759:759:759))
        (PORT datad (1292:1292:1292) (1254:1254:1254))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[145\]\~301)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1255:1255:1255))
        (PORT datab (1020:1020:1020) (953:953:953))
        (PORT datac (940:940:940) (890:890:890))
        (PORT datad (673:673:673) (632:632:632))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[133\]\~243)
    (DELAY
      (ABSOLUTE
        (PORT datac (982:982:982) (922:922:922))
        (PORT datad (672:672:672) (632:632:632))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[133\]\~240)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1252:1252:1252))
        (PORT datac (982:982:982) (922:922:922))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[157\]\~283)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (258:258:258))
        (PORT datab (225:225:225) (254:254:254))
        (PORT datac (939:939:939) (889:889:889))
        (PORT datad (1268:1268:1268) (1192:1192:1192))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[145\]\~244)
    (DELAY
      (ABSOLUTE
        (PORT datac (940:940:940) (890:890:890))
        (PORT datad (195:195:195) (218:218:218))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (194:194:194) (226:226:226))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[157\]\~245)
    (DELAY
      (ABSOLUTE
        (PORT datac (1258:1258:1258) (1189:1189:1189))
        (PORT datad (194:194:194) (216:216:216))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (190:190:190) (220:220:220))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[169\]\~284)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1224:1224:1224))
        (PORT datab (223:223:223) (251:251:251))
        (PORT datac (195:195:195) (226:226:226))
        (PORT datad (1030:1030:1030) (985:985:985))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[181\]\~285)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1203:1203:1203))
        (PORT datab (222:222:222) (252:252:252))
        (PORT datac (915:915:915) (856:856:856))
        (PORT datad (197:197:197) (219:219:219))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[169\]\~246)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (254:254:254))
        (PORT datad (1030:1030:1030) (984:984:984))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[193\]\~287)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (273:273:273))
        (PORT datab (945:945:945) (883:883:883))
        (PORT datac (425:425:425) (411:411:411))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[193\]\~286)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (718:718:718))
        (PORT datab (446:446:446) (417:417:417))
        (PORT datac (241:241:241) (275:275:275))
        (PORT datad (401:401:401) (379:379:379))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (449:449:449))
        (PORT datab (238:238:238) (264:264:264))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (288:288:288))
        (PORT datab (409:409:409) (392:392:392))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (667:667:667))
        (PORT datab (225:225:225) (255:255:255))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[196\]\~247)
    (DELAY
      (ABSOLUTE
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (398:398:398) (386:386:386))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[196\]\~288)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (338:338:338))
        (PORT datab (240:240:240) (266:266:266))
        (PORT datac (374:374:374) (358:358:358))
        (PORT datad (708:708:708) (678:678:678))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (658:658:658) (619:619:619))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[207\]\~251)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datac (662:662:662) (633:633:633))
        (PORT datad (236:236:236) (259:259:259))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1557:1557:1557))
        (PORT datab (1055:1055:1055) (1059:1059:1059))
        (PORT datac (1303:1303:1303) (1282:1282:1282))
        (PORT datad (1320:1320:1320) (1301:1301:1301))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1474:1474:1474) (1365:1365:1365))
        (PORT datab (2133:2133:2133) (2091:2091:2091))
        (PORT datac (728:728:728) (711:711:711))
        (PORT datad (933:933:933) (916:916:916))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[205\]\~253)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (403:403:403))
        (PORT datab (258:258:258) (285:285:285))
        (PORT datac (553:553:553) (502:502:502))
        (PORT datad (407:407:407) (387:387:387))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[206\]\~252)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (290:290:290))
        (PORT datab (410:410:410) (393:393:393))
        (PORT datac (205:205:205) (232:232:232))
        (PORT datad (235:235:235) (257:257:257))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (893:893:893))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (690:690:690) (673:673:673))
        (PORT datad (708:708:708) (682:682:682))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (350:350:350))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (363:363:363))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[10\]\~6)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[108\]\~162)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (359:359:359))
        (PORT datad (261:261:261) (294:294:294))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[108\]\~163)
    (DELAY
      (ABSOLUTE
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (256:256:256) (288:288:288))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[107\]\~164)
    (DELAY
      (ABSOLUTE
        (PORT datad (258:258:258) (290:290:290))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[107\]\~165)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (264:264:264))
        (PORT datad (257:257:257) (289:289:289))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[106\]\~167)
    (DELAY
      (ABSOLUTE
        (PORT datac (409:409:409) (390:390:390))
        (PORT datad (425:425:425) (421:421:421))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[106\]\~166)
    (DELAY
      (ABSOLUTE
        (PORT datac (414:414:414) (406:406:406))
        (PORT datad (639:639:639) (637:637:637))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[105\]\~169)
    (DELAY
      (ABSOLUTE
        (PORT datac (413:413:413) (406:406:406))
        (PORT datad (280:280:280) (345:345:345))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[105\]\~168)
    (DELAY
      (ABSOLUTE
        (PORT datac (413:413:413) (406:406:406))
        (PORT datad (280:280:280) (345:345:345))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (380:380:380))
        (PORT datab (426:426:426) (398:398:398))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (374:374:374))
        (PORT datab (424:424:424) (394:394:394))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (374:374:374))
        (PORT datab (384:384:384) (373:373:373))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (247:247:247))
        (PORT datab (218:218:218) (244:244:244))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]\~289)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (852:852:852))
        (PORT datab (792:792:792) (759:759:759))
        (PORT datac (646:646:646) (621:621:621))
        (PORT datad (765:765:765) (749:749:749))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]\~170)
    (DELAY
      (ABSOLUTE
        (PORT datac (235:235:235) (268:268:268))
        (PORT datad (350:350:350) (334:334:334))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]\~171)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (299:299:299))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]\~290)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (331:331:331))
        (PORT datab (239:239:239) (266:266:266))
        (PORT datad (398:398:398) (388:388:388))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]\~173)
    (DELAY
      (ABSOLUTE
        (PORT datac (678:678:678) (646:646:646))
        (PORT datad (759:759:759) (742:742:742))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]\~172)
    (DELAY
      (ABSOLUTE
        (PORT datac (1200:1200:1200) (1148:1148:1148))
        (PORT datad (769:769:769) (753:753:753))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[104\]\~176)
    (DELAY
      (ABSOLUTE
        (PORT datac (758:758:758) (738:738:738))
        (PORT datad (765:765:765) (785:785:785))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[104\]\~175)
    (DELAY
      (ABSOLUTE
        (PORT datac (759:759:759) (740:740:740))
        (PORT datad (766:766:766) (786:786:786))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]\~177)
    (DELAY
      (ABSOLUTE
        (PORT datac (395:395:395) (380:380:380))
        (PORT datad (766:766:766) (750:750:750))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]\~174)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1039:1039:1039))
        (PORT datad (766:766:766) (750:750:750))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (217:217:217) (243:243:243))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (248:248:248))
        (PORT datab (218:218:218) (244:244:244))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (670:670:670))
        (PORT datab (744:744:744) (706:706:706))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (702:702:702) (658:658:658))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[129\]\~179)
    (DELAY
      (ABSOLUTE
        (PORT datac (266:266:266) (310:310:310))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[129\]\~291)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (680:680:680))
        (PORT datab (1298:1298:1298) (1238:1238:1238))
        (PORT datac (258:258:258) (300:300:300))
        (PORT datad (759:759:759) (742:742:742))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[128\]\~180)
    (DELAY
      (ABSOLUTE
        (PORT datac (265:265:265) (309:309:309))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[128\]\~292)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1039:1039:1039))
        (PORT datab (433:433:433) (411:411:411))
        (PORT datac (262:262:262) (306:306:306))
        (PORT datad (765:765:765) (748:748:748))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]\~181)
    (DELAY
      (ABSOLUTE
        (PORT datab (822:822:822) (838:838:838))
        (PORT datad (950:950:950) (901:901:901))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[103\]\~182)
    (DELAY
      (ABSOLUTE
        (PORT datac (760:760:760) (741:741:741))
        (PORT datad (775:775:775) (800:800:800))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[103\]\~183)
    (DELAY
      (ABSOLUTE
        (PORT datac (759:759:759) (740:740:740))
        (PORT datad (773:773:773) (797:797:797))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]\~184)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (262:262:262))
        (PORT datad (950:950:950) (900:900:900))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[127\]\~185)
    (DELAY
      (ABSOLUTE
        (PORT datac (265:265:265) (308:308:308))
        (PORT datad (401:401:401) (381:381:381))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[127\]\~293)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (262:262:262))
        (PORT datab (824:824:824) (841:841:841))
        (PORT datac (426:426:426) (414:414:414))
        (PORT datad (949:949:949) (900:900:900))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (382:382:382))
        (PORT datab (639:639:639) (587:587:587))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (409:409:409))
        (PORT datab (431:431:431) (408:408:408))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (383:383:383))
        (PORT datab (394:394:394) (386:386:386))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[130\]\~252)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (886:886:886))
        (PORT datab (757:757:757) (713:713:713))
        (PORT datac (946:946:946) (902:902:902))
        (PORT datad (440:440:440) (430:430:430))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[130\]\~178)
    (DELAY
      (ABSOLUTE
        (PORT datac (261:261:261) (304:304:304))
        (PORT datad (347:347:347) (329:329:329))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (414:414:414))
        (PORT datab (383:383:383) (371:371:371))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[141\]\~186)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datad (257:257:257) (287:287:287))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[141\]\~253)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (400:400:400))
        (PORT datab (394:394:394) (385:385:385))
        (PORT datac (642:642:642) (602:602:602))
        (PORT datad (257:257:257) (287:287:287))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[140\]\~254)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (606:606:606))
        (PORT datab (484:484:484) (466:466:466))
        (PORT datac (395:395:395) (380:380:380))
        (PORT datad (259:259:259) (289:289:289))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[140\]\~187)
    (DELAY
      (ABSOLUTE
        (PORT datac (205:205:205) (232:232:232))
        (PORT datad (255:255:255) (286:286:286))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[139\]\~255)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (448:448:448))
        (PORT datab (241:241:241) (267:267:267))
        (PORT datac (208:208:208) (236:236:236))
        (PORT datad (615:615:615) (574:574:574))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[139\]\~188)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (265:265:265))
        (PORT datad (258:258:258) (288:288:288))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[102\]\~191)
    (DELAY
      (ABSOLUTE
        (PORT datac (1012:1012:1012) (1001:1001:1001))
        (PORT datad (973:973:973) (926:926:926))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[102\]\~190)
    (DELAY
      (ABSOLUTE
        (PORT datac (1014:1014:1014) (1003:1003:1003))
        (PORT datad (975:975:975) (928:928:928))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (183:183:183) (211:211:211))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[126\]\~294)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1037:1037:1037))
        (PORT datab (225:225:225) (253:253:253))
        (PORT datac (986:986:986) (953:953:953))
        (PORT datad (709:709:709) (681:681:681))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]\~189)
    (DELAY
      (ABSOLUTE
        (PORT datac (1013:1013:1013) (1002:1002:1002))
        (PORT datad (1036:1036:1036) (994:994:994))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]\~192)
    (DELAY
      (ABSOLUTE
        (PORT datac (988:988:988) (955:955:955))
        (PORT datad (193:193:193) (215:215:215))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[126\]\~193)
    (DELAY
      (ABSOLUTE
        (PORT datac (194:194:194) (227:227:227))
        (PORT datad (710:710:710) (683:683:683))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[138\]\~194)
    (DELAY
      (ABSOLUTE
        (PORT datac (468:468:468) (487:487:487))
        (PORT datad (195:195:195) (218:218:218))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[138\]\~256)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (262:262:262))
        (PORT datab (224:224:224) (252:252:252))
        (PORT datac (467:467:467) (486:486:486))
        (PORT datad (712:712:712) (685:685:685))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (448:448:448))
        (PORT datab (431:431:431) (434:434:434))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (629:629:629))
        (PORT datab (216:216:216) (243:243:243))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (269:269:269))
        (PORT datab (219:219:219) (245:245:245))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (217:217:217) (244:244:244))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[152\]\~195)
    (DELAY
      (ABSOLUTE
        (PORT datac (743:743:743) (735:735:735))
        (PORT datad (846:846:846) (847:847:847))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[152\]\~257)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (961:961:961))
        (PORT datab (932:932:932) (920:920:920))
        (PORT datac (892:892:892) (890:890:890))
        (PORT datad (951:951:951) (911:911:911))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[151\]\~258)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (758:758:758))
        (PORT datab (595:595:595) (544:544:544))
        (PORT datac (585:585:585) (546:546:546))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[151\]\~196)
    (DELAY
      (ABSOLUTE
        (PORT datac (742:742:742) (734:734:734))
        (PORT datad (711:711:711) (683:683:683))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[150\]\~197)
    (DELAY
      (ABSOLUTE
        (PORT datac (396:396:396) (401:401:401))
        (PORT datad (451:451:451) (464:464:464))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[150\]\~259)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (679:679:679))
        (PORT datab (224:224:224) (253:253:253))
        (PORT datac (207:207:207) (234:234:234))
        (PORT datad (446:446:446) (458:458:458))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[101\]\~200)
    (DELAY
      (ABSOLUTE
        (PORT datac (736:736:736) (715:715:715))
        (PORT datad (784:784:784) (810:810:810))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[101\]\~199)
    (DELAY
      (ABSOLUTE
        (PORT datac (737:737:737) (716:716:716))
        (PORT datad (786:786:786) (812:812:812))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[113\]\~201)
    (DELAY
      (ABSOLUTE
        (PORT datac (359:359:359) (343:343:343))
        (PORT datad (749:749:749) (734:734:734))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[113\]\~198)
    (DELAY
      (ABSOLUTE
        (PORT datab (816:816:816) (848:848:848))
        (PORT datad (751:751:751) (736:736:736))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]\~295)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (775:775:775))
        (PORT datab (815:815:815) (846:846:846))
        (PORT datac (360:360:360) (344:344:344))
        (PORT datad (750:750:750) (735:735:735))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[137\]\~260)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (262:262:262))
        (PORT datab (224:224:224) (253:253:253))
        (PORT datac (727:727:727) (709:709:709))
        (PORT datad (748:748:748) (736:736:736))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]\~202)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (264:264:264))
        (PORT datad (748:748:748) (737:737:737))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (192:192:192) (224:224:224))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[149\]\~261)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (261:261:261))
        (PORT datab (225:225:225) (254:254:254))
        (PORT datac (730:730:730) (713:713:713))
        (PORT datad (723:723:723) (706:706:706))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[137\]\~203)
    (DELAY
      (ABSOLUTE
        (PORT datac (729:729:729) (712:712:712))
        (PORT datad (195:195:195) (218:218:218))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (195:195:195) (218:218:218))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[149\]\~204)
    (DELAY
      (ABSOLUTE
        (PORT datab (223:223:223) (253:253:253))
        (PORT datad (722:722:722) (704:704:704))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (609:609:609))
        (PORT datab (629:629:629) (581:581:581))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (674:674:674))
        (PORT datab (716:716:716) (682:682:682))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (870:870:870))
        (PORT datab (459:459:459) (445:445:445))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (422:422:422))
        (PORT datab (218:218:218) (245:245:245))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2082:2082:2082) (1958:1958:1958))
        (PORT datab (1070:1070:1070) (1027:1027:1027))
        (PORT datac (1222:1222:1222) (1216:1216:1216))
        (PORT datad (1523:1523:1523) (1510:1510:1510))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1068:1068:1068))
        (PORT datab (1085:1085:1085) (1048:1048:1048))
        (PORT datac (1661:1661:1661) (1628:1628:1628))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1375:1375:1375))
        (PORT datab (1056:1056:1056) (1060:1060:1060))
        (PORT datac (1303:1303:1303) (1282:1282:1282))
        (PORT datad (1229:1229:1229) (1199:1199:1199))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1388:1388:1388) (1369:1369:1369))
        (PORT datab (1646:1646:1646) (1587:1587:1587))
        (PORT datad (1322:1322:1322) (1303:1303:1303))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (407:407:407))
        (PORT datab (1558:1558:1558) (1492:1492:1492))
        (PORT datac (394:394:394) (377:377:377))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[163\]\~262)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (965:965:965))
        (PORT datab (928:928:928) (915:915:915))
        (PORT datac (888:888:888) (836:836:836))
        (PORT datad (249:249:249) (277:277:277))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[163\]\~205)
    (DELAY
      (ABSOLUTE
        (PORT datab (278:278:278) (312:312:312))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[162\]\~206)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (265:265:265))
        (PORT datad (251:251:251) (280:280:280))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[162\]\~263)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (436:436:436))
        (PORT datab (481:481:481) (500:500:500))
        (PORT datac (726:726:726) (702:702:702))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[161\]\~264)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (750:750:750))
        (PORT datab (223:223:223) (253:253:253))
        (PORT datac (209:209:209) (237:237:237))
        (PORT datad (653:653:653) (628:628:628))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[161\]\~207)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (265:265:265))
        (PORT datad (251:251:251) (280:280:280))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[100\]\~210)
    (DELAY
      (ABSOLUTE
        (PORT datac (758:758:758) (739:739:739))
        (PORT datad (1003:1003:1003) (985:985:985))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[100\]\~209)
    (DELAY
      (ABSOLUTE
        (PORT datac (758:758:758) (739:739:739))
        (PORT datad (1003:1003:1003) (985:985:985))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]\~296)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1176:1176:1176) (1167:1167:1167))
        (PORT datab (820:820:820) (798:798:798))
        (PORT datac (800:800:800) (788:788:788))
        (PORT datad (892:892:892) (837:837:837))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[112\]\~208)
    (DELAY
      (ABSOLUTE
        (PORT datac (1144:1144:1144) (1134:1134:1134))
        (PORT datad (776:776:776) (762:762:762))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[112\]\~211)
    (DELAY
      (ABSOLUTE
        (PORT datac (902:902:902) (843:843:843))
        (PORT datad (775:775:775) (761:761:761))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]\~212)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (256:256:256))
        (PORT datac (800:800:800) (788:788:788))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (193:193:193) (226:226:226))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[136\]\~265)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (260:260:260))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datac (744:744:744) (739:739:739))
        (PORT datad (966:966:966) (914:914:914))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[148\]\~266)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (262:262:262))
        (PORT datab (780:780:780) (772:772:772))
        (PORT datac (744:744:744) (737:737:737))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[136\]\~213)
    (DELAY
      (ABSOLUTE
        (PORT datac (746:746:746) (741:741:741))
        (PORT datad (197:197:197) (221:221:221))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (194:194:194) (215:215:215))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[148\]\~214)
    (DELAY
      (ABSOLUTE
        (PORT datac (743:743:743) (736:736:736))
        (PORT datad (197:197:197) (220:220:220))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (195:195:195) (228:228:228))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[160\]\~215)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (270:270:270))
        (PORT datad (464:464:464) (466:466:466))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[160\]\~267)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (259:259:259))
        (PORT datab (225:225:225) (254:254:254))
        (PORT datac (742:742:742) (734:734:734))
        (PORT datad (462:462:462) (464:464:464))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (428:428:428))
        (PORT datab (440:440:440) (444:444:444))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (618:618:618))
        (PORT datab (217:217:217) (243:243:243))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (403:403:403) (397:397:397))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (244:244:244))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[174\]\~216)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (294:294:294))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[174\]\~268)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (659:659:659))
        (PORT datab (504:504:504) (497:497:497))
        (PORT datac (459:459:459) (475:475:475))
        (PORT datad (401:401:401) (378:378:378))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[173\]\~217)
    (DELAY
      (ABSOLUTE
        (PORT datac (461:461:461) (478:478:478))
        (PORT datad (391:391:391) (376:376:376))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[173\]\~269)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (650:650:650))
        (PORT datab (406:406:406) (395:395:395))
        (PORT datac (463:463:463) (480:480:480))
        (PORT datad (455:455:455) (456:456:456))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[172\]\~270)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (640:640:640))
        (PORT datab (504:504:504) (497:497:497))
        (PORT datac (458:458:458) (474:474:474))
        (PORT datad (649:649:649) (607:607:607))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[172\]\~218)
    (DELAY
      (ABSOLUTE
        (PORT datac (462:462:462) (478:478:478))
        (PORT datad (371:371:371) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[99\]\~221)
    (DELAY
      (ABSOLUTE
        (PORT datac (699:699:699) (714:714:714))
        (PORT datad (427:427:427) (423:423:423))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[99\]\~220)
    (DELAY
      (ABSOLUTE
        (PORT datac (699:699:699) (714:714:714))
        (PORT datad (428:428:428) (423:423:423))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[111\]\~222)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (501:501:501))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[111\]\~219)
    (DELAY
      (ABSOLUTE
        (PORT datac (697:697:697) (712:712:712))
        (PORT datad (459:459:459) (460:460:460))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]\~223)
    (DELAY
      (ABSOLUTE
        (PORT datac (1035:1035:1035) (1005:1005:1005))
        (PORT datad (892:892:892) (889:889:889))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]\~297)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1008:1008:1008))
        (PORT datab (1212:1212:1212) (1212:1212:1212))
        (PORT datac (1035:1035:1035) (1004:1004:1004))
        (PORT datad (898:898:898) (904:904:904))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[135\]\~224)
    (DELAY
      (ABSOLUTE
        (PORT datac (974:974:974) (1001:1001:1001))
        (PORT datad (192:192:192) (214:214:214))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[135\]\~271)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1041:1041:1041))
        (PORT datab (939:939:939) (927:927:927))
        (PORT datac (973:973:973) (999:999:999))
        (PORT datad (193:193:193) (215:215:215))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (194:194:194) (214:214:214))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[147\]\~272)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1214:1214:1214))
        (PORT datab (226:226:226) (254:254:254))
        (PORT datac (973:973:973) (999:999:999))
        (PORT datad (193:193:193) (214:214:214))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[159\]\~273)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (266:266:266))
        (PORT datab (957:957:957) (973:973:973))
        (PORT datac (195:195:195) (227:227:227))
        (PORT datad (732:732:732) (720:720:720))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[147\]\~225)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (261:261:261))
        (PORT datad (931:931:931) (941:941:941))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (194:194:194) (225:225:225))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[159\]\~226)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (264:264:264))
        (PORT datad (733:733:733) (721:721:721))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (193:193:193) (226:226:226))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[171\]\~227)
    (DELAY
      (ABSOLUTE
        (PORT datac (463:463:463) (480:480:480))
        (PORT datad (667:667:667) (639:639:639))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[171\]\~274)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (265:265:265))
        (PORT datab (765:765:765) (759:759:759))
        (PORT datac (379:379:379) (363:363:363))
        (PORT datad (757:757:757) (738:738:738))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (752:752:752) (716:716:716))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (257:257:257))
        (PORT datab (218:218:218) (245:245:245))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (225:225:225) (254:254:254))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (410:410:410))
        (PORT datab (217:217:217) (243:243:243))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[185\]\~228)
    (DELAY
      (ABSOLUTE
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (398:398:398) (385:385:385))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[185\]\~275)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (421:421:421))
        (PORT datab (497:497:497) (510:510:510))
        (PORT datac (248:248:248) (285:285:285))
        (PORT datad (194:194:194) (217:217:217))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[184\]\~229)
    (DELAY
      (ABSOLUTE
        (PORT datac (249:249:249) (287:287:287))
        (PORT datad (211:211:211) (231:231:231))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[184\]\~276)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (399:399:399))
        (PORT datab (497:497:497) (510:510:510))
        (PORT datac (248:248:248) (286:286:286))
        (PORT datad (196:196:196) (220:220:220))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[183\]\~230)
    (DELAY
      (ABSOLUTE
        (PORT datac (247:247:247) (284:284:284))
        (PORT datad (209:209:209) (227:227:227))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[183\]\~277)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (789:789:789))
        (PORT datab (240:240:240) (267:267:267))
        (PORT datac (207:207:207) (235:235:235))
        (PORT datad (743:743:743) (724:724:724))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[122\]\~231)
    (DELAY
      (ABSOLUTE
        (PORT datac (1036:1036:1036) (995:995:995))
        (PORT datad (1030:1030:1030) (1017:1017:1017))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[110\]\~233)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1023:1023:1023))
        (PORT datad (464:464:464) (466:466:466))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[110\]\~232)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1024:1024:1024))
        (PORT datad (462:462:462) (464:464:464))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (424:424:424) (418:418:418))
        (PORT datad (395:395:395) (392:392:392))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[122\]\~234)
    (DELAY
      (ABSOLUTE
        (PORT datac (1030:1030:1030) (989:989:989))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (183:183:183) (211:211:211))
        (PORT datad (380:380:380) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]\~235)
    (DELAY
      (ABSOLUTE
        (PORT datac (1193:1193:1193) (1189:1189:1189))
        (PORT datad (198:198:198) (221:221:221))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]\~298)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1052:1052:1052))
        (PORT datab (447:447:447) (418:418:418))
        (PORT datac (1191:1191:1191) (1187:1187:1187))
        (PORT datad (1028:1028:1028) (991:991:991))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (246:246:246))
        (PORT datad (197:197:197) (221:221:221))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[146\]\~236)
    (DELAY
      (ABSOLUTE
        (PORT datac (193:193:193) (225:225:225))
        (PORT datad (998:998:998) (962:962:962))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[146\]\~278)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (260:260:260))
        (PORT datab (224:224:224) (252:252:252))
        (PORT datac (1190:1190:1190) (1186:1186:1186))
        (PORT datad (998:998:998) (962:962:962))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (195:195:195) (218:218:218))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[158\]\~279)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (259:259:259))
        (PORT datab (224:224:224) (252:252:252))
        (PORT datac (966:966:966) (918:918:918))
        (PORT datad (775:775:775) (763:763:763))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[170\]\~280)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (757:757:757))
        (PORT datab (820:820:820) (800:800:800))
        (PORT datac (193:193:193) (225:225:225))
        (PORT datad (194:194:194) (215:215:215))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[158\]\~237)
    (DELAY
      (ABSOLUTE
        (PORT datac (194:194:194) (225:225:225))
        (PORT datad (774:774:774) (762:762:762))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (245:245:245))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[170\]\~238)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (260:260:260))
        (PORT datad (730:730:730) (715:715:715))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[182\]\~239)
    (DELAY
      (ABSOLUTE
        (PORT datac (206:206:206) (233:233:233))
        (PORT datad (711:711:711) (700:700:700))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[182\]\~281)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (263:263:263))
        (PORT datab (996:996:996) (933:933:933))
        (PORT datac (191:191:191) (222:222:222))
        (PORT datad (712:712:712) (700:700:700))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (682:682:682))
        (PORT datab (723:723:723) (690:690:690))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (665:665:665))
        (PORT datab (450:450:450) (423:423:423))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (698:698:698))
        (PORT datab (730:730:730) (695:695:695))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (710:710:710))
        (PORT datab (709:709:709) (692:692:692))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[196\]\~282)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (813:813:813))
        (PORT datab (731:731:731) (697:697:697))
        (PORT datac (699:699:699) (666:666:666))
        (PORT datad (264:264:264) (297:297:297))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[196\]\~240)
    (DELAY
      (ABSOLUTE
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (266:266:266) (299:299:299))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[195\]\~241)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (252:252:252))
        (PORT datad (266:266:266) (299:299:299))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[195\]\~283)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (769:769:769))
        (PORT datab (753:753:753) (713:713:713))
        (PORT datac (206:206:206) (234:234:234))
        (PORT datad (422:422:422) (407:407:407))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[194\]\~242)
    (DELAY
      (ABSOLUTE
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (266:266:266) (299:299:299))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[194\]\~284)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (676:676:676))
        (PORT datab (772:772:772) (756:756:756))
        (PORT datac (687:687:687) (661:661:661))
        (PORT datad (263:263:263) (296:296:296))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[121\]\~245)
    (DELAY
      (ABSOLUTE
        (PORT datac (972:972:972) (967:967:967))
        (PORT datad (775:775:775) (761:761:761))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[121\]\~244)
    (DELAY
      (ABSOLUTE
        (PORT datac (972:972:972) (967:967:967))
        (PORT datad (775:775:775) (760:760:760))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (244:244:244))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[133\]\~246)
    (DELAY
      (ABSOLUTE
        (PORT datac (638:638:638) (621:621:621))
        (PORT datad (1068:1068:1068) (1047:1047:1047))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[133\]\~243)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (760:760:760))
        (PORT datad (1069:1069:1069) (1048:1048:1048))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]\~247)
    (DELAY
      (ABSOLUTE
        (PORT datac (967:967:967) (980:980:980))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]\~299)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (757:757:757))
        (PORT datab (716:716:716) (680:680:680))
        (PORT datac (966:966:966) (978:978:978))
        (PORT datad (1067:1067:1067) (1045:1045:1045))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (195:195:195) (218:218:218))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[157\]\~285)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (260:260:260))
        (PORT datab (225:225:225) (253:253:253))
        (PORT datac (965:965:965) (977:977:977))
        (PORT datad (942:942:942) (955:955:955))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[169\]\~286)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (257:257:257))
        (PORT datab (223:223:223) (251:251:251))
        (PORT datac (947:947:947) (953:953:953))
        (PORT datad (942:942:942) (955:955:955))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[157\]\~248)
    (DELAY
      (ABSOLUTE
        (PORT datac (195:195:195) (228:228:228))
        (PORT datad (945:945:945) (958:958:958))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[181\]\~287)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (262:262:262))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (945:945:945) (950:950:950))
        (PORT datad (993:993:993) (941:941:941))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[169\]\~249)
    (DELAY
      (ABSOLUTE
        (PORT datac (945:945:945) (950:950:950))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (191:191:191) (223:223:223))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[181\]\~250)
    (DELAY
      (ABSOLUTE
        (PORT datac (206:206:206) (233:233:233))
        (PORT datad (993:993:993) (942:942:942))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (207:207:207) (235:235:235))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[193\]\~251)
    (DELAY
      (ABSOLUTE
        (PORT datac (384:384:384) (386:386:386))
        (PORT datad (423:423:423) (407:407:407))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[193\]\~288)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (812:812:812))
        (PORT datab (671:671:671) (635:635:635))
        (PORT datac (609:609:609) (571:571:571))
        (PORT datad (263:263:263) (296:296:296))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (377:377:377))
        (PORT datab (217:217:217) (243:243:243))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (248:248:248))
        (PORT datab (217:217:217) (244:244:244))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (248:248:248))
        (PORT datab (384:384:384) (373:373:373))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (374:374:374))
        (PORT datab (216:216:216) (242:242:242))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan13\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (779:779:779) (782:782:782))
        (PORT datac (451:451:451) (451:451:451))
        (PORT datad (409:409:409) (401:401:401))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1061:1061:1061))
        (PORT datab (1551:1551:1551) (1543:1543:1543))
        (PORT datac (1034:1034:1034) (998:998:998))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (408:408:408))
        (PORT datab (757:757:757) (723:723:723))
        (PORT datac (651:651:651) (632:632:632))
        (PORT datad (380:380:380) (358:358:358))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1038:1038:1038))
        (PORT datab (757:757:757) (721:721:721))
        (PORT datac (467:467:467) (487:487:487))
        (PORT datad (450:450:450) (463:463:463))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1252:1252:1252))
        (PORT datab (781:781:781) (784:784:784))
        (PORT datac (451:451:451) (452:452:452))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1058:1058:1058))
        (PORT datab (1555:1555:1555) (1547:1547:1547))
        (PORT datac (1032:1032:1032) (995:995:995))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1075:1075:1075))
        (PORT datab (1087:1087:1087) (1050:1050:1050))
        (PORT datac (2051:2051:2051) (1925:1925:1925))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1061:1061:1061))
        (PORT datab (782:782:782) (785:785:785))
        (PORT datac (452:452:452) (452:452:452))
        (PORT datad (406:406:406) (398:398:398))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1203:1203:1203))
        (PORT datab (1272:1272:1272) (1217:1217:1217))
        (PORT datac (1511:1511:1511) (1487:1487:1487))
        (PORT datad (380:380:380) (358:358:358))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2355:2355:2355) (2175:2175:2175))
        (PORT datab (1251:1251:1251) (1186:1186:1186))
        (PORT datac (590:590:590) (526:526:526))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan12\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1058:1058:1058) (1056:1056:1056))
        (PORT datad (1335:1335:1335) (1324:1324:1324))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (604:604:604))
        (PORT datab (414:414:414) (405:405:405))
        (PORT datac (623:623:623) (572:572:572))
        (PORT datad (611:611:611) (563:563:563))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (590:590:590) (539:539:539))
        (PORT datac (602:602:602) (551:551:551))
        (PORT datad (652:652:652) (603:603:603))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1601:1601:1601) (1559:1559:1559))
        (PORT datab (225:225:225) (256:256:256))
        (PORT datac (586:586:586) (539:539:539))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (519:519:519))
        (PORT datab (298:298:298) (376:376:376))
        (PORT datac (264:264:264) (342:342:342))
        (PORT datad (268:268:268) (337:337:337))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (388:388:388))
        (PORT datab (300:300:300) (377:377:377))
        (PORT datac (287:287:287) (366:366:366))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (800:800:800))
        (PORT datab (760:760:760) (740:740:740))
        (PORT datac (689:689:689) (673:673:673))
        (PORT datad (709:709:709) (683:683:683))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1418:1418:1418) (1382:1382:1382))
        (PORT datab (752:752:752) (703:703:703))
        (PORT datac (1170:1170:1170) (1105:1105:1105))
        (PORT datad (718:718:718) (698:698:698))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1008:1008:1008))
        (PORT datab (1385:1385:1385) (1327:1327:1327))
        (PORT datac (1500:1500:1500) (1403:1403:1403))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1038:1038:1038))
        (PORT datab (758:758:758) (723:723:723))
        (PORT datac (467:467:467) (487:487:487))
        (PORT datad (976:976:976) (930:930:930))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1059:1059:1059))
        (PORT datac (1032:1032:1032) (996:996:996))
        (PORT datad (410:410:410) (402:402:402))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1571:1571:1571) (1466:1466:1466))
        (PORT datab (989:989:989) (929:929:929))
        (PORT datac (621:621:621) (574:574:574))
        (PORT datad (380:380:380) (361:361:361))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (896:896:896))
        (PORT datab (2814:2814:2814) (2647:2647:2647))
        (PORT datac (1017:1017:1017) (970:970:970))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2542:2542:2542) (2339:2339:2339))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (195:195:195) (218:218:218))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (258:258:258))
        (PORT datab (3355:3355:3355) (3288:3288:3288))
        (PORT datac (908:908:908) (851:851:851))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (982:982:982))
        (PORT datac (2315:2315:2315) (2152:2152:2152))
        (PORT datad (1068:1068:1068) (1047:1047:1047))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1061:1061:1061))
        (PORT datab (782:782:782) (785:785:785))
        (PORT datac (452:452:452) (453:453:453))
        (PORT datad (405:405:405) (396:396:396))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1255:1255:1255))
        (PORT datac (1032:1032:1032) (996:996:996))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2595:2595:2595) (2393:2393:2393))
        (PORT datab (2150:2150:2150) (2053:2053:2053))
        (PORT datac (594:594:594) (549:549:549))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (519:519:519))
        (PORT datab (298:298:298) (375:375:375))
        (PORT datac (264:264:264) (342:342:342))
        (PORT datad (268:268:268) (337:337:337))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (389:389:389))
        (PORT datab (301:301:301) (379:379:379))
        (PORT datac (288:288:288) (367:367:367))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (851:851:851))
        (PORT datab (760:760:760) (739:739:739))
        (PORT datac (688:688:688) (672:672:672))
        (PORT datad (711:711:711) (685:685:685))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1601:1601:1601) (1559:1559:1559))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (586:586:586) (539:539:539))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (1419:1419:1419) (1362:1362:1362))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (652:652:652) (625:625:625))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (751:751:751))
        (PORT datac (729:729:729) (711:711:711))
        (PORT datad (750:750:750) (735:735:735))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1061:1061:1061))
        (PORT datac (1034:1034:1034) (999:999:999))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1266:1266:1266) (1254:1254:1254))
        (PORT datab (1003:1003:1003) (934:934:934))
        (PORT datac (2430:2430:2430) (2253:2253:2253))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (741:741:741))
        (PORT datab (754:754:754) (705:705:705))
        (PORT datac (940:940:940) (889:889:889))
        (PORT datad (665:665:665) (640:640:640))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1138:1138:1138))
        (PORT datab (931:931:931) (867:867:867))
        (PORT datac (443:443:443) (437:437:437))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2808:2808:2808) (2611:2611:2611))
        (PORT datab (239:239:239) (265:265:265))
        (PORT datac (206:206:206) (234:234:234))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (381:381:381))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (388:388:388) (369:369:369))
        (PORT datad (686:686:686) (662:662:662))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|r_data\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (616:616:616) (570:570:570))
        (PORT datad (523:523:523) (538:538:538))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[0\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (260:260:260) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1195:1195:1195) (1260:1260:1260))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[1\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1195:1195:1195) (1260:1260:1260))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[2\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (330:330:330))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1195:1195:1195) (1260:1260:1260))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[3\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (337:337:337))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1195:1195:1195) (1260:1260:1260))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[4\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (330:330:330))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1195:1195:1195) (1260:1260:1260))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[5\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (337:337:337))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1195:1195:1195) (1260:1260:1260))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[6\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1195:1195:1195) (1260:1260:1260))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[7\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1195:1195:1195) (1260:1260:1260))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[8\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1195:1195:1195) (1260:1260:1260))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[9\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1195:1195:1195) (1260:1260:1260))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[10\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1195:1195:1195) (1260:1260:1260))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[11\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1195:1195:1195) (1260:1260:1260))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[12\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1195:1195:1195) (1260:1260:1260))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[13\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (357:357:357))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1195:1195:1195) (1260:1260:1260))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[14\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (351:351:351))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1195:1195:1195) (1260:1260:1260))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[15\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (357:357:357))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1195:1195:1195) (1260:1260:1260))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[16\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (350:350:350))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1186:1186:1186) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[17\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (351:351:351))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1186:1186:1186) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[18\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1186:1186:1186) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[19\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1186:1186:1186) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[20\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1186:1186:1186) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[21\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1186:1186:1186) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[22\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1186:1186:1186) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[23\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1186:1186:1186) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[24\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1186:1186:1186) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[25\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1186:1186:1186) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[26\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1186:1186:1186) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[27\]\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1186:1186:1186) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[28\]\~120)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1186:1186:1186) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[29\]\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1186:1186:1186) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[30\]\~124)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1186:1186:1186) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[31\]\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (357:357:357))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1186:1186:1186) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[32\]\~128)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1174:1174:1174) (1252:1252:1252))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[33\]\~130)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1174:1174:1174) (1252:1252:1252))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[34\]\~132)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1174:1174:1174) (1252:1252:1252))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[35\]\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1174:1174:1174) (1252:1252:1252))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[36\]\~136)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1174:1174:1174) (1252:1252:1252))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[37\]\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1174:1174:1174) (1252:1252:1252))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[38\]\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1174:1174:1174) (1252:1252:1252))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[39\]\~142)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1174:1174:1174) (1252:1252:1252))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[40\]\~144)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1174:1174:1174) (1252:1252:1252))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[41\]\~146)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1174:1174:1174) (1252:1252:1252))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[42\]\~148)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1174:1174:1174) (1252:1252:1252))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[43\]\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1174:1174:1174) (1252:1252:1252))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[44\]\~152)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1174:1174:1174) (1252:1252:1252))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[45\]\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1174:1174:1174) (1252:1252:1252))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[46\]\~156)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1174:1174:1174) (1252:1252:1252))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[47\]\~158)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1174:1174:1174) (1252:1252:1252))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[48\]\~160)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (893:893:893) (957:957:957))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[49\]\~162)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (893:893:893) (957:957:957))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[50\]\~164)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (893:893:893) (957:957:957))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[51\]\~166)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (893:893:893) (957:957:957))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[52\]\~168)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (893:893:893) (957:957:957))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[53\]\~170)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (893:893:893) (957:957:957))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[54\]\~172)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (893:893:893) (957:957:957))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[55\]\~174)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (893:893:893) (957:957:957))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[56\]\~176)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (893:893:893) (957:957:957))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[57\]\~178)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (893:893:893) (957:957:957))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[58\]\~180)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (893:893:893) (957:957:957))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[59\]\~182)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (893:893:893) (957:957:957))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (669:669:669))
        (PORT datab (706:706:706) (686:686:686))
        (PORT datac (691:691:691) (673:673:673))
        (PORT datad (422:422:422) (444:444:444))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (660:660:660))
        (PORT datab (496:496:496) (507:507:507))
        (PORT datac (457:457:457) (476:476:476))
        (PORT datad (658:658:658) (642:642:642))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[60\]\~184)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (893:893:893) (957:957:957))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[61\]\~186)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (893:893:893) (957:957:957))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[62\]\~188)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (893:893:893) (957:957:957))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[63\]\~190)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (893:893:893) (957:957:957))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (663:663:663))
        (PORT datab (701:701:701) (677:677:677))
        (PORT datac (656:656:656) (642:642:642))
        (PORT datad (426:426:426) (449:449:449))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (523:523:523))
        (PORT datab (674:674:674) (658:658:658))
        (PORT datac (460:460:460) (479:479:479))
        (PORT datad (427:427:427) (449:449:449))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (966:966:966))
        (PORT datab (981:981:981) (965:965:965))
        (PORT datac (712:712:712) (731:731:731))
        (PORT datad (769:769:769) (778:778:778))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (971:971:971))
        (PORT datab (777:777:777) (794:794:794))
        (PORT datac (774:774:774) (780:780:780))
        (PORT datad (737:737:737) (743:743:743))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (986:986:986) (949:949:949))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (988:988:988) (971:971:971))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (676:676:676))
        (PORT datab (494:494:494) (507:507:507))
        (PORT datac (419:419:419) (451:451:451))
        (PORT datad (421:421:421) (443:443:443))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (514:514:514))
        (PORT datab (693:693:693) (671:671:671))
        (PORT datac (456:456:456) (475:475:475))
        (PORT datad (424:424:424) (444:444:444))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (674:674:674))
        (PORT datab (494:494:494) (507:507:507))
        (PORT datac (458:458:458) (479:479:479))
        (PORT datad (424:424:424) (448:448:448))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (663:663:663))
        (PORT datab (496:496:496) (508:508:508))
        (PORT datac (457:457:457) (476:476:476))
        (PORT datad (649:649:649) (636:636:636))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (380:380:380) (372:372:372))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (657:657:657))
        (PORT datab (454:454:454) (485:485:485))
        (PORT datac (458:458:458) (479:479:479))
        (PORT datad (448:448:448) (468:468:468))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (692:692:692))
        (PORT datab (454:454:454) (482:482:482))
        (PORT datac (455:455:455) (473:473:473))
        (PORT datad (646:646:646) (632:632:632))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (660:660:660))
        (PORT datab (494:494:494) (507:507:507))
        (PORT datac (420:420:420) (452:452:452))
        (PORT datad (421:421:421) (444:444:444))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (499:499:499))
        (PORT datab (449:449:449) (470:470:470))
        (PORT datac (407:407:407) (439:439:439))
        (PORT datad (432:432:432) (452:452:452))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (591:591:591) (535:535:535))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (666:666:666))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (684:684:684) (652:652:652))
        (PORT datad (639:639:639) (613:613:613))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (251:251:251))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|r_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1866:1866:1866) (1758:1758:1758))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|r_data\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (596:596:596))
        (PORT datad (400:400:400) (388:388:388))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|r_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1864:1864:1864) (1767:1767:1767))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|r_data\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (588:588:588))
        (PORT datac (233:233:233) (264:264:264))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|r_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2329:2329:2329))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1844:1844:1844) (1737:1737:1737))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|r_data\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (622:622:622) (560:560:560))
        (PORT datad (528:528:528) (544:544:544))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|r_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1866:1866:1866) (1758:1758:1758))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|r_data\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (676:676:676) (607:607:607))
        (PORT datad (525:525:525) (541:541:541))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|r_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1866:1866:1866) (1758:1758:1758))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|r_data\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (583:583:583) (529:529:529))
        (PORT datad (522:522:522) (537:537:537))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|r_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1866:1866:1866) (1758:1758:1758))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|r_data\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (659:659:659) (595:595:595))
        (PORT datad (526:526:526) (542:542:542))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|r_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1866:1866:1866) (1758:1758:1758))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|r_data\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (399:399:399))
        (PORT datad (740:740:740) (707:707:707))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|r_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1652:1652:1652) (1576:1576:1576))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|g_data\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (755:755:755) (703:703:703))
        (PORT datac (234:234:234) (265:265:265))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|g_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2329:2329:2329))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1844:1844:1844) (1737:1737:1737))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|g_data\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (666:666:666) (636:636:636))
        (PORT datad (525:525:525) (540:540:540))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|g_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1866:1866:1866) (1758:1758:1758))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|g_data\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (726:726:726) (675:675:675))
        (PORT datad (398:398:398) (386:386:386))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|g_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1864:1864:1864) (1767:1767:1767))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|g_data\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (653:653:653))
        (PORT datad (524:524:524) (539:539:539))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|g_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1866:1866:1866) (1758:1758:1758))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|g_data\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (698:698:698) (657:657:657))
        (PORT datad (523:523:523) (539:539:539))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|g_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1866:1866:1866) (1758:1758:1758))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|g_data\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (686:686:686) (643:643:643))
        (PORT datad (532:532:532) (549:549:549))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|g_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1866:1866:1866) (1758:1758:1758))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|g_data\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (656:656:656) (617:617:617))
        (PORT datad (739:739:739) (707:707:707))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|g_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1652:1652:1652) (1576:1576:1576))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|g_data\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (690:690:690))
        (PORT datad (526:526:526) (541:541:541))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|g_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1866:1866:1866) (1758:1758:1758))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (592:592:592) (536:536:536))
        (PORT datad (528:528:528) (545:545:545))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|b_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1866:1866:1866) (1758:1758:1758))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (940:940:940) (852:852:852))
        (PORT datad (531:531:531) (548:548:548))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|b_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1866:1866:1866) (1758:1758:1758))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (695:695:695) (652:652:652))
        (PORT datad (530:530:530) (546:546:546))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|b_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1866:1866:1866) (1758:1758:1758))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (697:697:697) (657:657:657))
        (PORT datad (529:529:529) (545:545:545))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|b_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1866:1866:1866) (1758:1758:1758))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (665:665:665))
        (PORT datad (531:531:531) (547:547:547))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|b_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1866:1866:1866) (1758:1758:1758))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (702:702:702) (661:661:661))
        (PORT datad (737:737:737) (705:705:705))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|b_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1652:1652:1652) (1576:1576:1576))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (719:719:719) (679:679:679))
        (PORT datad (738:738:738) (705:705:705))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|b_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1652:1652:1652) (1576:1576:1576))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (715:715:715))
        (PORT datad (530:530:530) (547:547:547))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|b_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1866:1866:1866) (1758:1758:1758))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
)
