<stg><name>dataflow_in_loop_VITIS_LOOP_91_1</name>


<trans_list>

<trans id="52" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %p_read_23 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_23"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %input_data1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="input_data1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %out_data_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_data_12"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %out_data_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_data_23"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %out_data_34 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_data_34"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %out_data_45 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_data_45"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %out_data_56 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_data_56"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
entry:16 %out_data_67 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_data_67"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:18 %ctrl1_reg_c6_channel = call i32 @stream_2_buf17, i32 %c_ifmap_col_op_st, i32 %input_data1, i32 %p_read_23

]]></Node>
<StgValue><ssdm name="ctrl1_reg_c6_channel"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="2">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:18 %ctrl1_reg_c6_channel = call i32 @stream_2_buf17, i32 %c_ifmap_col_op_st, i32 %input_data1, i32 %p_read_23

]]></Node>
<StgValue><ssdm name="ctrl1_reg_c6_channel"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="2" lat="2">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="16" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:19 %ctrl1_reg_c5_channel = call i32 @fft_stage.0.018, i32 %input_data1, i32 %out_data_12, i32 %ctrl1_reg_c6_channel, i16 %w_M_real40, i16 %w_M_imag29

]]></Node>
<StgValue><ssdm name="ctrl1_reg_c5_channel"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="1" lat="2">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="16" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:19 %ctrl1_reg_c5_channel = call i32 @fft_stage.0.018, i32 %input_data1, i32 %out_data_12, i32 %ctrl1_reg_c6_channel, i16 %w_M_real40, i16 %w_M_imag29

]]></Node>
<StgValue><ssdm name="ctrl1_reg_c5_channel"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="29" st_id="5" stage="2" lat="2">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="16" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:20 %ctrl1_reg_c4_channel = call i32 @fft_stage.1.019, i32 %out_data_12, i32 %out_data_23, i32 %ctrl1_reg_c5_channel, i16 %w_M_real39, i16 %w_M_imag28

]]></Node>
<StgValue><ssdm name="ctrl1_reg_c4_channel"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="30" st_id="6" stage="1" lat="2">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="16" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:20 %ctrl1_reg_c4_channel = call i32 @fft_stage.1.019, i32 %out_data_12, i32 %out_data_23, i32 %ctrl1_reg_c5_channel, i16 %w_M_real39, i16 %w_M_imag28

]]></Node>
<StgValue><ssdm name="ctrl1_reg_c4_channel"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="31" st_id="7" stage="2" lat="2">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="16" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:21 %ctrl1_reg_c3_channel = call i16 @fft_stage.2.020, i32 %out_data_23, i32 %out_data_34, i32 %ctrl1_reg_c4_channel, i16 %w_M_real38, i16 %w_M_imag27

]]></Node>
<StgValue><ssdm name="ctrl1_reg_c3_channel"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="32" st_id="8" stage="1" lat="2">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="16" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:21 %ctrl1_reg_c3_channel = call i16 @fft_stage.2.020, i32 %out_data_23, i32 %out_data_34, i32 %ctrl1_reg_c4_channel, i16 %w_M_real38, i16 %w_M_imag27

]]></Node>
<StgValue><ssdm name="ctrl1_reg_c3_channel"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="33" st_id="9" stage="2" lat="2">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:22 %ctrl1_reg_c2_channel = call i16 @fft_stage.3.021, i32 %out_data_34, i32 %out_data_45, i16 %ctrl1_reg_c3_channel, i16 %w_M_real37, i16 %w_M_imag26

]]></Node>
<StgValue><ssdm name="ctrl1_reg_c2_channel"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="34" st_id="10" stage="1" lat="2">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:22 %ctrl1_reg_c2_channel = call i16 @fft_stage.3.021, i32 %out_data_34, i32 %out_data_45, i16 %ctrl1_reg_c3_channel, i16 %w_M_real37, i16 %w_M_imag26

]]></Node>
<StgValue><ssdm name="ctrl1_reg_c2_channel"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="35" st_id="11" stage="2" lat="2">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:23 %ctrl1_reg_c1_channel = call i16 @fft_stage.4.022, i32 %out_data_45, i32 %out_data_56, i16 %ctrl1_reg_c2_channel, i16 %w_M_real36, i16 %w_M_imag25

]]></Node>
<StgValue><ssdm name="ctrl1_reg_c1_channel"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="36" st_id="12" stage="1" lat="2">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:23 %ctrl1_reg_c1_channel = call i16 @fft_stage.4.022, i32 %out_data_45, i32 %out_data_56, i16 %ctrl1_reg_c2_channel, i16 %w_M_real36, i16 %w_M_imag25

]]></Node>
<StgValue><ssdm name="ctrl1_reg_c1_channel"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="37" st_id="13" stage="2" lat="2">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:24 %ctrl1_reg_c_channel = call i8 @fft_stage.5.023, i32 %out_data_56, i32 %out_data_67, i16 %ctrl1_reg_c1_channel, i16 %w_M_real, i16 %w_M_imag

]]></Node>
<StgValue><ssdm name="ctrl1_reg_c_channel"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="38" st_id="14" stage="1" lat="2">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:24 %ctrl1_reg_c_channel = call i8 @fft_stage.5.023, i32 %out_data_56, i32 %out_data_67, i16 %ctrl1_reg_c1_channel, i16 %w_M_real, i16 %w_M_imag

]]></Node>
<StgValue><ssdm name="ctrl1_reg_c_channel"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="39" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:25 %call_ln129 = call void @buf_2_stream24, i32 %out_data_67, i32 %c_fft_row_op_st, i8 %ctrl1_reg_c_channel

]]></Node>
<StgValue><ssdm name="call_ln129"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="40" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_fft_row_op_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_ifmap_col_op_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:2 %specdataflowpipeline_ln102 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_27

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln102"/></StgValue>
</operation>

<operation id="43" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln102 = specmemcore void @_ssdm_op_SpecMemCore, i32 %input_data1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln102"/></StgValue>
</operation>

<operation id="44" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln105 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_data_12, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln105"/></StgValue>
</operation>

<operation id="45" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln106 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_data_23, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln106"/></StgValue>
</operation>

<operation id="46" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:11 %specmemcore_ln107 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_data_34, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln107"/></StgValue>
</operation>

<operation id="47" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln108 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_data_45, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln108"/></StgValue>
</operation>

<operation id="48" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:15 %specmemcore_ln109 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_data_56, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln109"/></StgValue>
</operation>

<operation id="49" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:17 %specmemcore_ln110 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_data_67, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln110"/></StgValue>
</operation>

<operation id="50" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:25 %call_ln129 = call void @buf_2_stream24, i32 %out_data_67, i32 %c_fft_row_op_st, i8 %ctrl1_reg_c_channel

]]></Node>
<StgValue><ssdm name="call_ln129"/></StgValue>
</operation>

<operation id="51" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0">
<![CDATA[
entry:26 %ret_ln129 = ret

]]></Node>
<StgValue><ssdm name="ret_ln129"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
