

================================================================
== Vitis HLS Report for 'filt'
================================================================
* Date:           Wed Apr  3 16:31:05 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FIR_Test_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 11 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %c"   --->   Operation 17 'read' 'c_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_cast = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %c_read, i32 1, i32 63"   --->   Operation 18 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i63 %p_cast"   --->   Operation 19 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %p_cast_cast"   --->   Operation 20 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 21 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1"   --->   Operation 21 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 22 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1"   --->   Operation 22 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 23 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1"   --->   Operation 23 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 24 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1"   --->   Operation 24 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 25 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1"   --->   Operation 25 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 26 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1"   --->   Operation 26 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 27 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1"   --->   Operation 27 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 28 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1"   --->   Operation 28 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln11 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [filt.cpp:11]   --->   Operation 29 'spectopmodule' 'spectopmodule_ln11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln11 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [filt.cpp:11]   --->   Operation 30 'specinterface' 'specinterface_ln11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 11, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y_V_data_V, i2 %y_V_keep_V, i2 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y_V_data_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %y_V_keep_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %y_V_strb_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_user_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_last_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_id_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_dest_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_V_data_V, i2 %x_V_keep_V, i2 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_V_data_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %x_V_keep_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %x_V_strb_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_user_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_last_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_id_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_dest_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr"   --->   Operation 51 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln18 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i16 %y_V_data_V, i2 %y_V_keep_V, i2 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, void @empty_10" [filt.cpp:18]   --->   Operation 52 'specaxissidechannel' 'specaxissidechannel_ln18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln18 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i16 %x_V_data_V, i2 %x_V_keep_V, i2 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V, void @empty_11" [filt.cpp:18]   --->   Operation 53 'specaxissidechannel' 'specaxissidechannel_ln18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln18 = br void %LowFreq_Shift_Accumulate_Loop" [filt.cpp:18]   --->   Operation 54 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.90>
ST_11 : Operation 55 [1/1] (1.00ns)   --->   "%empty = read i24 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A.i1P0A.i1P0A, i16 %x_V_data_V, i2 %x_V_keep_V, i2 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V" [filt.cpp:31]   --->   Operation 55 'read' 'empty' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue i24 %empty" [filt.cpp:31]   --->   Operation 56 'extractvalue' 'tmp_data' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_keep = extractvalue i24 %empty" [filt.cpp:31]   --->   Operation 57 'extractvalue' 'tmp_keep' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_strb = extractvalue i24 %empty" [filt.cpp:31]   --->   Operation 58 'extractvalue' 'tmp_strb' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_user = extractvalue i24 %empty" [filt.cpp:31]   --->   Operation 59 'extractvalue' 'tmp_user' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_last = extractvalue i24 %empty" [filt.cpp:31]   --->   Operation 60 'extractvalue' 'tmp_last' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_id = extractvalue i24 %empty" [filt.cpp:31]   --->   Operation 61 'extractvalue' 'tmp_id' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_dest = extractvalue i24 %empty" [filt.cpp:31]   --->   Operation 62 'extractvalue' 'tmp_dest' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_6" [filt.cpp:39]   --->   Operation 63 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_7" [filt.cpp:39]   --->   Operation 64 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_8" [filt.cpp:39]   --->   Operation 65 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_9" [filt.cpp:39]   --->   Operation 66 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln43_7 = add i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load" [filt.cpp:43]   --->   Operation 67 'add' 'add_ln43_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 68 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln43_8 = add i16 %add_ln43_7, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load" [filt.cpp:43]   --->   Operation 68 'add' 'add_ln43_8' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln39 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_6" [filt.cpp:39]   --->   Operation 69 'store' 'store_ln39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln39 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_7" [filt.cpp:39]   --->   Operation 70 'store' 'store_ln39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln39 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_8" [filt.cpp:39]   --->   Operation 71 'store' 'store_ln39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln44 = store i16 %tmp_data, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_9" [filt.cpp:44]   --->   Operation 72 'store' 'store_ln44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %tmp_last, void %cleanup.cont, void %while.end" [filt.cpp:31]   --->   Operation 73 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [filt.cpp:18]   --->   Operation 74 'specpipeline' 'specpipeline_ln18' <Predicate = (!tmp_last)> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [filt.cpp:18]   --->   Operation 75 'specloopname' 'specloopname_ln18' <Predicate = (!tmp_last)> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln18 = br void %LowFreq_Shift_Accumulate_Loop" [filt.cpp:18]   --->   Operation 76 'br' 'br_ln18' <Predicate = (!tmp_last)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 5.98>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg" [filt.cpp:39]   --->   Operation 77 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_1_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_1" [filt.cpp:39]   --->   Operation 78 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_1_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_2" [filt.cpp:39]   --->   Operation 79 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_3_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_3" [filt.cpp:39]   --->   Operation 80 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_3_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_4" [filt.cpp:39]   --->   Operation 81 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_5" [filt.cpp:39]   --->   Operation 82 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (2.07ns)   --->   "%add_ln43_1 = add i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_load, i16 %tmp_data" [filt.cpp:43]   --->   Operation 83 'add' 'add_ln43_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln43_2 = add i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_3_load" [filt.cpp:43]   --->   Operation 84 'add' 'add_ln43_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 85 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln43_3 = add i16 %add_ln43_2, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_1_load" [filt.cpp:43]   --->   Operation 85 'add' 'add_ln43_3' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 86 [1/1] (2.07ns)   --->   "%add_ln43_5 = add i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load" [filt.cpp:43]   --->   Operation 86 'add' 'add_ln43_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln43_6 = add i16 %add_ln43_5, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load" [filt.cpp:43]   --->   Operation 87 'add' 'add_ln43_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 88 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln43_9 = add i16 %add_ln43_8, i16 %add_ln43_6" [filt.cpp:43]   --->   Operation 88 'add' 'add_ln43_9' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln39 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_1_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg" [filt.cpp:39]   --->   Operation 89 'store' 'store_ln39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln39 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_1" [filt.cpp:39]   --->   Operation 90 'store' 'store_ln39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln39 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_3_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_2" [filt.cpp:39]   --->   Operation 91 'store' 'store_ln39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln39 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_3" [filt.cpp:39]   --->   Operation 92 'store' 'store_ln39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln39 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_4" [filt.cpp:39]   --->   Operation 93 'store' 'store_ln39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln39 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_5" [filt.cpp:39]   --->   Operation 94 'store' 'store_ln39' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.90>
ST_13 : Operation 95 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln43_4 = add i16 %add_ln43_3, i16 %add_ln43_1" [filt.cpp:43]   --->   Operation 95 'add' 'add_ln43_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 96 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln43 = add i16 %add_ln43_9, i16 %add_ln43_4" [filt.cpp:43]   --->   Operation 96 'add' 'add_ln43' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 6.58>
ST_14 : Operation 97 [1/1] (5.58ns)   --->   "%lowfreq_accumulate = mul i16 %gmem_addr_read, i16 %add_ln43" [filt.cpp:43]   --->   Operation 97 'mul' 'lowfreq_accumulate' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 98 [2/2] (1.00ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A.i1P0A.i1P0A, i16 %y_V_data_V, i2 %y_V_keep_V, i2 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, i16 %lowfreq_accumulate, i2 %tmp_keep, i2 %tmp_strb, i1 %tmp_user, i1 %tmp_last, i1 %tmp_id, i1 %tmp_dest" [filt.cpp:53]   --->   Operation 98 'write' 'write_ln53' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 15 <SV = 14> <Delay = 1.00>
ST_15 : Operation 99 [1/2] (1.00ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A.i1P0A.i1P0A, i16 %y_V_data_V, i2 %y_V_keep_V, i2 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, i16 %lowfreq_accumulate, i2 %tmp_keep, i2 %tmp_strb, i1 %tmp_user, i1 %tmp_last, i1 %tmp_id, i1 %tmp_dest" [filt.cpp:53]   --->   Operation 99 'write' 'write_ln53' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [filt.cpp:59]   --->   Operation 100 'ret' 'ret_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ y_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_read                                                   (read               ) [ 00000000000000000]
p_cast                                                   (partselect         ) [ 00000000000000000]
p_cast_cast                                              (sext               ) [ 00000000000000000]
gmem_addr                                                (getelementptr      ) [ 00111111111000000]
gmem_load_req                                            (readreq            ) [ 00000000000000000]
spectopmodule_ln11                                       (spectopmodule      ) [ 00000000000000000]
specinterface_ln11                                       (specinterface      ) [ 00000000000000000]
specinterface_ln0                                        (specinterface      ) [ 00000000000000000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000000000000000]
specinterface_ln0                                        (specinterface      ) [ 00000000000000000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000000000000000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000000000000000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000000000000000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000000000000000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000000000000000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000000000000000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000000000000000]
specinterface_ln0                                        (specinterface      ) [ 00000000000000000]
specinterface_ln0                                        (specinterface      ) [ 00000000000000000]
specinterface_ln0                                        (specinterface      ) [ 00000000000000000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000000000000000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000000000000000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000000000000000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000000000000000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000000000000000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000000000000000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000000000000000]
gmem_addr_read                                           (read               ) [ 00000000000111110]
specaxissidechannel_ln18                                 (specaxissidechannel) [ 00000000000000000]
specaxissidechannel_ln18                                 (specaxissidechannel) [ 00000000000000000]
br_ln18                                                  (br                 ) [ 00000000000000000]
empty                                                    (read               ) [ 00000000000000000]
tmp_data                                                 (extractvalue       ) [ 00000000000110000]
tmp_keep                                                 (extractvalue       ) [ 00000000000111110]
tmp_strb                                                 (extractvalue       ) [ 00000000000111110]
tmp_user                                                 (extractvalue       ) [ 00000000000111110]
tmp_last                                                 (extractvalue       ) [ 00000000000111110]
tmp_id                                                   (extractvalue       ) [ 00000000000111110]
tmp_dest                                                 (extractvalue       ) [ 00000000000111110]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load (load               ) [ 00000000000110000]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load (load               ) [ 00000000000000000]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load (load               ) [ 00000000000000000]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load (load               ) [ 00000000000000000]
add_ln43_7                                               (add                ) [ 00000000000000000]
add_ln43_8                                               (add                ) [ 00000000000110000]
store_ln39                                               (store              ) [ 00000000000000000]
store_ln39                                               (store              ) [ 00000000000000000]
store_ln39                                               (store              ) [ 00000000000000000]
store_ln44                                               (store              ) [ 00000000000000000]
br_ln31                                                  (br                 ) [ 00000000000000000]
specpipeline_ln18                                        (specpipeline       ) [ 00000000000000000]
specloopname_ln18                                        (specloopname       ) [ 00000000000000000]
br_ln18                                                  (br                 ) [ 00000000000000000]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_load   (load               ) [ 00000000000000000]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_1_load (load               ) [ 00000000000000000]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load (load               ) [ 00000000000000000]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_3_load (load               ) [ 00000000000000000]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load (load               ) [ 00000000000000000]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load (load               ) [ 00000000000000000]
add_ln43_1                                               (add                ) [ 00000000000101000]
add_ln43_2                                               (add                ) [ 00000000000000000]
add_ln43_3                                               (add                ) [ 00000000000101000]
add_ln43_5                                               (add                ) [ 00000000000000000]
add_ln43_6                                               (add                ) [ 00000000000000000]
add_ln43_9                                               (add                ) [ 00000000000101000]
store_ln39                                               (store              ) [ 00000000000000000]
store_ln39                                               (store              ) [ 00000000000000000]
store_ln39                                               (store              ) [ 00000000000000000]
store_ln39                                               (store              ) [ 00000000000000000]
store_ln39                                               (store              ) [ 00000000000000000]
store_ln39                                               (store              ) [ 00000000000000000]
add_ln43_4                                               (add                ) [ 00000000000000000]
add_ln43                                                 (add                ) [ 00000000000100100]
lowfreq_accumulate                                       (mul                ) [ 00000000000100010]
write_ln53                                               (write              ) [ 00000000000000000]
ret_ln59                                                 (ret                ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="y_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="y_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="c">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_V_user_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="x_V_id_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="x_V_dest_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_9">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="c_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_readreq_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="1"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="gmem_addr_read_read_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="0" index="1" bw="16" slack="9"/>
<pin id="136" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/10 "/>
</bind>
</comp>

<comp id="138" class="1004" name="empty_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="24" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="0" index="2" bw="2" slack="0"/>
<pin id="142" dir="0" index="3" bw="2" slack="0"/>
<pin id="143" dir="0" index="4" bw="1" slack="0"/>
<pin id="144" dir="0" index="5" bw="1" slack="0"/>
<pin id="145" dir="0" index="6" bw="1" slack="0"/>
<pin id="146" dir="0" index="7" bw="1" slack="0"/>
<pin id="147" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/11 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="0" index="2" bw="2" slack="0"/>
<pin id="160" dir="0" index="3" bw="2" slack="0"/>
<pin id="161" dir="0" index="4" bw="1" slack="0"/>
<pin id="162" dir="0" index="5" bw="1" slack="0"/>
<pin id="163" dir="0" index="6" bw="1" slack="0"/>
<pin id="164" dir="0" index="7" bw="1" slack="0"/>
<pin id="165" dir="0" index="8" bw="16" slack="0"/>
<pin id="166" dir="0" index="9" bw="2" slack="3"/>
<pin id="167" dir="0" index="10" bw="2" slack="3"/>
<pin id="168" dir="0" index="11" bw="1" slack="3"/>
<pin id="169" dir="0" index="12" bw="1" slack="3"/>
<pin id="170" dir="0" index="13" bw="1" slack="3"/>
<pin id="171" dir="0" index="14" bw="1" slack="3"/>
<pin id="172" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/14 "/>
</bind>
</comp>

<comp id="181" class="1004" name="p_cast_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="63" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="0"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="0" index="3" bw="7" slack="0"/>
<pin id="186" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="p_cast_cast_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="63" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="gmem_addr_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="0" index="1" bw="63" slack="0"/>
<pin id="198" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_data_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="24" slack="0"/>
<pin id="203" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data/11 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_keep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="24" slack="0"/>
<pin id="207" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep/11 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_strb_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="24" slack="0"/>
<pin id="211" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb/11 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_user_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="24" slack="0"/>
<pin id="215" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user/11 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_last_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="24" slack="0"/>
<pin id="219" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last/11 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_id_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="24" slack="0"/>
<pin id="223" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id/11 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_dest_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="24" slack="0"/>
<pin id="227" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest/11 "/>
</bind>
</comp>

<comp id="229" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="0"/>
<pin id="231" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load/11 "/>
</bind>
</comp>

<comp id="233" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load/11 "/>
</bind>
</comp>

<comp id="237" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="0"/>
<pin id="239" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load/11 "/>
</bind>
</comp>

<comp id="241" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load/11 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln43_7_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="0" index="1" bw="16" slack="0"/>
<pin id="248" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_7/11 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln43_8_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="0"/>
<pin id="253" dir="0" index="1" bw="16" slack="0"/>
<pin id="254" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_8/11 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln39_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="0"/>
<pin id="259" dir="0" index="1" bw="16" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/11 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln39_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="0"/>
<pin id="265" dir="0" index="1" bw="16" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/11 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln39_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="0" index="1" bw="16" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/11 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln44_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="0" index="1" bw="16" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/11 "/>
</bind>
</comp>

<comp id="281" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="0"/>
<pin id="283" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_load/12 "/>
</bind>
</comp>

<comp id="285" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_1_load_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="0"/>
<pin id="287" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_1_load/12 "/>
</bind>
</comp>

<comp id="289" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load/12 "/>
</bind>
</comp>

<comp id="293" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_3_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="0"/>
<pin id="295" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_3_load/12 "/>
</bind>
</comp>

<comp id="297" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load/12 "/>
</bind>
</comp>

<comp id="301" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="0"/>
<pin id="303" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load/12 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln43_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="0" index="1" bw="16" slack="1"/>
<pin id="308" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/12 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln43_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="0" index="1" bw="16" slack="0"/>
<pin id="313" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_2/12 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln43_3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="0"/>
<pin id="319" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_3/12 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln43_5_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="0" index="1" bw="16" slack="1"/>
<pin id="325" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_5/12 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln43_6_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="0" index="1" bw="16" slack="0"/>
<pin id="330" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_6/12 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln43_9_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="1"/>
<pin id="335" dir="0" index="1" bw="16" slack="0"/>
<pin id="336" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_9/12 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln39_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/12 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln39_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="0"/>
<pin id="346" dir="0" index="1" bw="16" slack="0"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/12 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln39_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="0"/>
<pin id="352" dir="0" index="1" bw="16" slack="0"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/12 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln39_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="0" index="1" bw="16" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/12 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln39_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="0" index="1" bw="16" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/12 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln39_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="1"/>
<pin id="370" dir="0" index="1" bw="16" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/12 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln43_4_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="1"/>
<pin id="375" dir="0" index="1" bw="16" slack="1"/>
<pin id="376" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_4/13 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln43_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="1"/>
<pin id="379" dir="0" index="1" bw="16" slack="0"/>
<pin id="380" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/13 "/>
</bind>
</comp>

<comp id="382" class="1004" name="lowfreq_accumulate_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="4"/>
<pin id="384" dir="0" index="1" bw="16" slack="1"/>
<pin id="385" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="lowfreq_accumulate/14 "/>
</bind>
</comp>

<comp id="387" class="1005" name="gmem_addr_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="1"/>
<pin id="389" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="393" class="1005" name="gmem_addr_read_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="4"/>
<pin id="395" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="398" class="1005" name="tmp_data_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="1"/>
<pin id="400" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data "/>
</bind>
</comp>

<comp id="403" class="1005" name="tmp_keep_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="2" slack="3"/>
<pin id="405" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="tmp_keep "/>
</bind>
</comp>

<comp id="408" class="1005" name="tmp_strb_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="2" slack="3"/>
<pin id="410" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="tmp_strb "/>
</bind>
</comp>

<comp id="413" class="1005" name="tmp_user_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="3"/>
<pin id="415" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_user "/>
</bind>
</comp>

<comp id="418" class="1005" name="tmp_last_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="3"/>
<pin id="420" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_last "/>
</bind>
</comp>

<comp id="423" class="1005" name="tmp_id_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="3"/>
<pin id="425" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_id "/>
</bind>
</comp>

<comp id="428" class="1005" name="tmp_dest_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="3"/>
<pin id="430" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_dest "/>
</bind>
</comp>

<comp id="433" class="1005" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="1"/>
<pin id="435" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load "/>
</bind>
</comp>

<comp id="439" class="1005" name="add_ln43_8_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="16" slack="1"/>
<pin id="441" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln43_8 "/>
</bind>
</comp>

<comp id="444" class="1005" name="add_ln43_1_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="1"/>
<pin id="446" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln43_1 "/>
</bind>
</comp>

<comp id="449" class="1005" name="add_ln43_3_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="1"/>
<pin id="451" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln43_3 "/>
</bind>
</comp>

<comp id="454" class="1005" name="add_ln43_9_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="1"/>
<pin id="456" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln43_9 "/>
</bind>
</comp>

<comp id="459" class="1005" name="add_ln43_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="1"/>
<pin id="461" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="464" class="1005" name="lowfreq_accumulate_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="1"/>
<pin id="466" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="lowfreq_accumulate "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="124"><net_src comp="52" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="60" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="56" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="137"><net_src comp="102" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="148"><net_src comp="110" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="138" pin=4"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="138" pin=5"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="138" pin=6"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="138" pin=7"/></net>

<net id="173"><net_src comp="118" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="156" pin=5"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="156" pin=6"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="156" pin=7"/></net>

<net id="187"><net_src comp="54" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="120" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="56" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="190"><net_src comp="58" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="194"><net_src comp="181" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="191" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="138" pin="8"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="138" pin="8"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="138" pin="8"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="138" pin="8"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="138" pin="8"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="138" pin="8"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="138" pin="8"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="44" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="46" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="48" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="50" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="237" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="241" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="245" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="233" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="233" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="44" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="237" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="46" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="241" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="48" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="201" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="50" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="32" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="34" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="36" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="38" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="40" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="42" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="281" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="289" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="293" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="285" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="301" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="297" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="327" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="285" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="32" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="289" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="34" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="293" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="36" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="297" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="38" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="301" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="40" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="42" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="381"><net_src comp="373" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="382" pin="2"/><net_sink comp="156" pin=8"/></net>

<net id="390"><net_src comp="195" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="396"><net_src comp="133" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="401"><net_src comp="201" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="406"><net_src comp="205" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="156" pin=9"/></net>

<net id="411"><net_src comp="209" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="156" pin=10"/></net>

<net id="416"><net_src comp="213" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="156" pin=11"/></net>

<net id="421"><net_src comp="217" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="156" pin=12"/></net>

<net id="426"><net_src comp="221" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="156" pin=13"/></net>

<net id="431"><net_src comp="225" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="156" pin=14"/></net>

<net id="436"><net_src comp="229" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="442"><net_src comp="251" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="447"><net_src comp="305" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="452"><net_src comp="316" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="457"><net_src comp="333" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="462"><net_src comp="377" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="467"><net_src comp="382" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="156" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_V_data_V | {15 }
	Port: y_V_keep_V | {15 }
	Port: y_V_strb_V | {15 }
	Port: y_V_user_V | {15 }
	Port: y_V_last_V | {15 }
	Port: y_V_id_V | {15 }
	Port: y_V_dest_V | {15 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg | {12 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_1 | {12 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_2 | {12 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_3 | {12 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_4 | {12 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_5 | {12 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_6 | {11 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_7 | {11 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_8 | {11 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_9 | {11 }
 - Input state : 
	Port: filt : gmem | {2 3 4 5 6 7 8 9 10 }
	Port: filt : c | {1 }
	Port: filt : x_V_data_V | {11 }
	Port: filt : x_V_keep_V | {11 }
	Port: filt : x_V_strb_V | {11 }
	Port: filt : x_V_user_V | {11 }
	Port: filt : x_V_last_V | {11 }
	Port: filt : x_V_id_V | {11 }
	Port: filt : x_V_dest_V | {11 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg | {12 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg_1 | {12 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg_2 | {12 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg_3 | {12 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg_4 | {12 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg_5 | {12 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg_6 | {11 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg_7 | {11 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg_8 | {11 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg_9 | {11 }
  - Chain level:
	State 1
		p_cast_cast : 1
		gmem_addr : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		add_ln43_7 : 1
		add_ln43_8 : 2
		store_ln39 : 1
		store_ln39 : 1
		store_ln39 : 1
		store_ln44 : 1
		br_ln31 : 1
	State 12
		add_ln43_1 : 1
		add_ln43_2 : 1
		add_ln43_3 : 2
		add_ln43_5 : 1
		add_ln43_6 : 2
		add_ln43_9 : 3
		store_ln39 : 1
		store_ln39 : 1
		store_ln39 : 1
		store_ln39 : 1
		store_ln39 : 1
	State 13
		add_ln43 : 1
	State 14
		write_ln53 : 1
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln43_7_fu_245     |    0    |    0    |    16   |
|          |      add_ln43_8_fu_251     |    0    |    0    |    16   |
|          |      add_ln43_1_fu_305     |    0    |    0    |    23   |
|          |      add_ln43_2_fu_310     |    0    |    0    |    16   |
|    add   |      add_ln43_3_fu_316     |    0    |    0    |    16   |
|          |      add_ln43_5_fu_322     |    0    |    0    |    23   |
|          |      add_ln43_6_fu_327     |    0    |    0    |    16   |
|          |      add_ln43_9_fu_333     |    0    |    0    |    16   |
|          |      add_ln43_4_fu_373     |    0    |    0    |    16   |
|          |       add_ln43_fu_377      |    0    |    0    |    16   |
|----------|----------------------------|---------|---------|---------|
|    mul   |  lowfreq_accumulate_fu_382 |    1    |    0    |    6    |
|----------|----------------------------|---------|---------|---------|
|          |     c_read_read_fu_120     |    0    |    0    |    0    |
|   read   | gmem_addr_read_read_fu_133 |    0    |    0    |    0    |
|          |      empty_read_fu_138     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  readreq |     grp_readreq_fu_126     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |      grp_write_fu_156      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|        p_cast_fu_181       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |     p_cast_cast_fu_191     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_data_fu_201      |    0    |    0    |    0    |
|          |       tmp_keep_fu_205      |    0    |    0    |    0    |
|          |       tmp_strb_fu_209      |    0    |    0    |    0    |
|extractvalue|       tmp_user_fu_213      |    0    |    0    |    0    |
|          |       tmp_last_fu_217      |    0    |    0    |    0    |
|          |        tmp_id_fu_221       |    0    |    0    |    0    |
|          |       tmp_dest_fu_225      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |   180   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------------------+--------+
|                                                                |   FF   |
+----------------------------------------------------------------+--------+
|                       add_ln43_1_reg_444                       |   16   |
|                       add_ln43_3_reg_449                       |   16   |
|                       add_ln43_8_reg_439                       |   16   |
|                       add_ln43_9_reg_454                       |   16   |
|                        add_ln43_reg_459                        |   16   |
|filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load_reg_433|   16   |
|                     gmem_addr_read_reg_393                     |   16   |
|                        gmem_addr_reg_387                       |   16   |
|                   lowfreq_accumulate_reg_464                   |   16   |
|                        tmp_data_reg_398                        |   16   |
|                        tmp_dest_reg_428                        |    1   |
|                         tmp_id_reg_423                         |    1   |
|                        tmp_keep_reg_403                        |    2   |
|                        tmp_last_reg_418                        |    1   |
|                        tmp_strb_reg_408                        |    2   |
|                        tmp_user_reg_413                        |    1   |
+----------------------------------------------------------------+--------+
|                              Total                             |   168  |
+----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_156 |  p8  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   180  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   168  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   168  |   189  |
+-----------+--------+--------+--------+--------+
