; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_red_fused_native_group_norm_6(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #5, !dbg !10
  %8 = icmp slt i32 %7, 128, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = and i32 %9, 31, !dbg !12
  %11 = lshr i32 %9, 5, !dbg !12
  %12 = shl i32 %9, 6, !dbg !12
  %13 = and i32 %12, 32704, !dbg !12
  %.frozen = freeze i32 %7, !dbg !13
  %14 = sdiv i32 %.frozen, 32, !dbg !13
  %15 = mul i32 %14, 32, !dbg !14
  %.decomposed = sub i32 %.frozen, %15, !dbg !14
  %16 = shl nsw i32 %.decomposed, 1, !dbg !15
  %17 = shl i32 %14, 16, !dbg !16
  %18 = add i32 %17, %16, !dbg !17
  %19 = add i32 %18, %13, !dbg !18
  %20 = add i32 %18, 32768, !dbg !17
  %21 = add nuw i32 %20, %13, !dbg !18
  %22 = sext i32 %19 to i64, !dbg !19
  %23 = getelementptr float, ptr addrspace(1) %0, i64 %22, !dbg !19
  %24 = sext i32 %21 to i64, !dbg !19
  %25 = getelementptr float, ptr addrspace(1) %0, i64 %24, !dbg !19
  %26 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %23, i1 %8, i32 0, i1 %8, i32 0, i1 %8) #5, !dbg !20
  %27 = extractvalue { i32, i32 } %26, 0, !dbg !20
  %28 = extractvalue { i32, i32 } %26, 1, !dbg !20
  %29 = bitcast i32 %27 to float, !dbg !20
  %30 = bitcast i32 %28 to float, !dbg !20
  %31 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %25, i1 %8, i32 0, i1 %8, i32 0, i1 %8) #5, !dbg !20
  %32 = extractvalue { i32, i32 } %31, 0, !dbg !20
  %33 = extractvalue { i32, i32 } %31, 1, !dbg !20
  %34 = bitcast i32 %32 to float, !dbg !20
  %35 = bitcast i32 %33 to float, !dbg !20
  %36 = select i1 %8, float %29, float 0.000000e+00, !dbg !21
  %37 = select i1 %8, float %30, float 0.000000e+00, !dbg !21
  %38 = select i1 %8, float %34, float 0.000000e+00, !dbg !21
  %39 = select i1 %8, float %35, float 0.000000e+00, !dbg !21
  %40 = select i1 %8, float 1.000000e+00, float 0.000000e+00, !dbg !22
  %41 = fsub float %37, %36, !dbg !23
  %42 = select i1 %8, float 2.000000e+00, float 0.000000e+00, !dbg !28
  %43 = fcmp oeq float %42, 0.000000e+00, !dbg !29
  %44 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %40, float %42) #5, !dbg !30
  %45 = select i1 %43, float 0.000000e+00, float %44, !dbg !31
  %46 = fmul float %45, %41, !dbg !32
  %47 = fadd float %36, %46, !dbg !33
  %48 = fmul float %41, %41, !dbg !34
  %49 = fmul float %40, %48, !dbg !35
  %50 = fmul float %45, %49, !dbg !36
  %51 = fadd float %50, 0.000000e+00, !dbg !37
  %52 = fsub float %38, %47, !dbg !23
  %53 = select i1 %8, float 3.000000e+00, float 0.000000e+00, !dbg !28
  %54 = fcmp oeq float %53, 0.000000e+00, !dbg !29
  %55 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %40, float %53) #5, !dbg !30
  %56 = select i1 %54, float 0.000000e+00, float %55, !dbg !31
  %57 = fmul float %56, %52, !dbg !32
  %58 = fadd float %47, %57, !dbg !33
  %59 = fmul float %52, %52, !dbg !34
  %60 = fmul float %42, %59, !dbg !35
  %61 = fmul float %56, %60, !dbg !36
  %62 = fadd float %51, %61, !dbg !37
  %63 = fsub float %39, %58, !dbg !23
  %64 = select i1 %8, float 4.000000e+00, float 0.000000e+00, !dbg !28
  %65 = fcmp oeq float %64, 0.000000e+00, !dbg !29
  %66 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %40, float %64) #5, !dbg !30
  %67 = select i1 %65, float 0.000000e+00, float %66, !dbg !31
  %68 = fmul float %67, %63, !dbg !32
  %69 = fadd float %58, %68, !dbg !33
  %70 = fmul float %63, %63, !dbg !34
  %71 = fmul float %53, %70, !dbg !35
  %72 = fmul float %67, %71, !dbg !36
  %73 = fadd float %62, %72, !dbg !37
  %74 = bitcast float %69 to i32, !dbg !38
  %75 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %74, i32 16, i32 31), !dbg !38
  %76 = bitcast i32 %75 to float, !dbg !38
  %77 = bitcast float %73 to i32, !dbg !38
  %78 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %77, i32 16, i32 31), !dbg !38
  %79 = bitcast i32 %78 to float, !dbg !38
  %80 = bitcast float %64 to i32, !dbg !38
  %81 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %80, i32 16, i32 31), !dbg !38
  %82 = bitcast i32 %81 to float, !dbg !38
  %83 = fsub float %76, %69, !dbg !23
  %84 = fadd float %64, %82, !dbg !28
  %85 = fcmp oeq float %84, 0.000000e+00, !dbg !29
  %86 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %82, float %84) #5, !dbg !30
  %87 = select i1 %85, float 0.000000e+00, float %86, !dbg !31
  %88 = fmul float %87, %83, !dbg !32
  %89 = fadd float %69, %88, !dbg !33
  %90 = fadd float %73, %79, !dbg !39
  %91 = fmul float %83, %83, !dbg !34
  %92 = fmul float %64, %91, !dbg !35
  %93 = fmul float %87, %92, !dbg !36
  %94 = fadd float %90, %93, !dbg !37
  %95 = bitcast float %89 to i32, !dbg !38
  %96 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %95, i32 8, i32 31), !dbg !38
  %97 = bitcast i32 %96 to float, !dbg !38
  %98 = bitcast float %94 to i32, !dbg !38
  %99 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %98, i32 8, i32 31), !dbg !38
  %100 = bitcast i32 %99 to float, !dbg !38
  %101 = bitcast float %84 to i32, !dbg !38
  %102 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %101, i32 8, i32 31), !dbg !38
  %103 = bitcast i32 %102 to float, !dbg !38
  %104 = fsub float %97, %89, !dbg !23
  %105 = fadd float %84, %103, !dbg !28
  %106 = fcmp oeq float %105, 0.000000e+00, !dbg !29
  %107 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %103, float %105) #5, !dbg !30
  %108 = select i1 %106, float 0.000000e+00, float %107, !dbg !31
  %109 = fmul float %108, %104, !dbg !32
  %110 = fadd float %89, %109, !dbg !33
  %111 = fadd float %94, %100, !dbg !39
  %112 = fmul float %104, %104, !dbg !34
  %113 = fmul float %84, %112, !dbg !35
  %114 = fmul float %108, %113, !dbg !36
  %115 = fadd float %111, %114, !dbg !37
  %116 = bitcast float %110 to i32, !dbg !38
  %117 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %116, i32 4, i32 31), !dbg !38
  %118 = bitcast i32 %117 to float, !dbg !38
  %119 = bitcast float %115 to i32, !dbg !38
  %120 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %119, i32 4, i32 31), !dbg !38
  %121 = bitcast i32 %120 to float, !dbg !38
  %122 = bitcast float %105 to i32, !dbg !38
  %123 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %122, i32 4, i32 31), !dbg !38
  %124 = bitcast i32 %123 to float, !dbg !38
  %125 = fsub float %118, %110, !dbg !23
  %126 = fadd float %105, %124, !dbg !28
  %127 = fcmp oeq float %126, 0.000000e+00, !dbg !29
  %128 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %124, float %126) #5, !dbg !30
  %129 = select i1 %127, float 0.000000e+00, float %128, !dbg !31
  %130 = fmul float %125, %129, !dbg !32
  %131 = fadd float %110, %130, !dbg !33
  %132 = fadd float %115, %121, !dbg !39
  %133 = fmul float %125, %125, !dbg !34
  %134 = fmul float %105, %133, !dbg !35
  %135 = fmul float %129, %134, !dbg !36
  %136 = fadd float %132, %135, !dbg !37
  %137 = bitcast float %131 to i32, !dbg !38
  %138 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %137, i32 2, i32 31), !dbg !38
  %139 = bitcast i32 %138 to float, !dbg !38
  %140 = bitcast float %136 to i32, !dbg !38
  %141 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %140, i32 2, i32 31), !dbg !38
  %142 = bitcast i32 %141 to float, !dbg !38
  %143 = bitcast float %126 to i32, !dbg !38
  %144 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %143, i32 2, i32 31), !dbg !38
  %145 = bitcast i32 %144 to float, !dbg !38
  %146 = fsub float %139, %131, !dbg !23
  %147 = fadd float %126, %145, !dbg !28
  %148 = fcmp oeq float %147, 0.000000e+00, !dbg !29
  %149 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %145, float %147) #5, !dbg !30
  %150 = select i1 %148, float 0.000000e+00, float %149, !dbg !31
  %151 = fmul float %146, %150, !dbg !32
  %152 = fadd float %131, %151, !dbg !33
  %153 = fadd float %136, %142, !dbg !39
  %154 = fmul float %146, %146, !dbg !34
  %155 = fmul float %126, %154, !dbg !35
  %156 = fmul float %150, %155, !dbg !36
  %157 = fadd float %153, %156, !dbg !37
  %158 = bitcast float %152 to i32, !dbg !38
  %159 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %158, i32 1, i32 31), !dbg !38
  %160 = bitcast i32 %159 to float, !dbg !38
  %161 = bitcast float %157 to i32, !dbg !38
  %162 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %161, i32 1, i32 31), !dbg !38
  %163 = bitcast i32 %162 to float, !dbg !38
  %164 = bitcast float %147 to i32, !dbg !38
  %165 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %164, i32 1, i32 31), !dbg !38
  %166 = bitcast i32 %165 to float, !dbg !38
  %167 = fsub float %160, %152, !dbg !23
  %168 = fadd float %147, %166, !dbg !28
  %169 = fcmp oeq float %168, 0.000000e+00, !dbg !29
  %170 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %166, float %168) #5, !dbg !30
  %171 = select i1 %169, float 0.000000e+00, float %170, !dbg !31
  %172 = fmul float %167, %171, !dbg !32
  %173 = fadd float %152, %172, !dbg !33
  %174 = fadd float %157, %163, !dbg !39
  %175 = fmul float %167, %167, !dbg !34
  %176 = fmul float %147, %175, !dbg !35
  %177 = fmul float %171, %176, !dbg !36
  %178 = fadd float %174, %177, !dbg !37
  %179 = icmp eq i32 %10, 0, !dbg !38
  %180 = and i32 %11, 15, !dbg !38
  %181 = getelementptr float, ptr addrspace(3) @global_smem, i32 %180, !dbg !38
  %182 = bitcast float %173 to <1 x i32>, !dbg !38
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %181, <1 x i32> %182, i1 %179) #5, !dbg !38
  %183 = getelementptr float, ptr addrspace(3) getelementptr (i8, ptr addrspace(3) @global_smem, i32 64), i32 %180, !dbg !38
  %184 = bitcast float %178 to <1 x i32>, !dbg !38
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %183, <1 x i32> %184, i1 %179) #5, !dbg !38
  %185 = getelementptr float, ptr addrspace(3) getelementptr (i8, ptr addrspace(3) @global_smem, i32 128), i32 %180, !dbg !38
  %186 = bitcast float %168 to <1 x i32>, !dbg !38
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %185, <1 x i32> %186, i1 %179) #5, !dbg !38
  tail call void @llvm.nvvm.barrier0(), !dbg !38
  %187 = icmp slt i32 %9, 16, !dbg !38
  %188 = getelementptr float, ptr addrspace(3) @global_smem, i32 %9, !dbg !38
  %189 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %188, i1 %187) #5, !dbg !38
  %190 = bitcast i32 %189 to float, !dbg !38
  %191 = getelementptr float, ptr addrspace(3) getelementptr (i8, ptr addrspace(3) @global_smem, i32 64), i32 %9, !dbg !38
  %192 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %191, i1 %187) #5, !dbg !38
  %193 = bitcast i32 %192 to float, !dbg !38
  %194 = getelementptr float, ptr addrspace(3) getelementptr (i8, ptr addrspace(3) @global_smem, i32 128), i32 %9, !dbg !38
  %195 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %194, i1 %187) #5, !dbg !38
  %196 = bitcast i32 %195 to float, !dbg !38
  %197 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %189, i32 8, i32 31), !dbg !38
  %198 = bitcast i32 %197 to float, !dbg !38
  %199 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %192, i32 8, i32 31), !dbg !38
  %200 = bitcast i32 %199 to float, !dbg !38
  %201 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %195, i32 8, i32 31), !dbg !38
  %202 = bitcast i32 %201 to float, !dbg !38
  %203 = fsub float %198, %190, !dbg !23
  %204 = fadd float %196, %202, !dbg !28
  %205 = fcmp oeq float %204, 0.000000e+00, !dbg !29
  %206 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %202, float %204) #5, !dbg !30
  %207 = select i1 %205, float 0.000000e+00, float %206, !dbg !31
  %208 = fmul float %203, %207, !dbg !32
  %209 = fadd float %208, %190, !dbg !33
  %210 = fadd float %193, %200, !dbg !39
  %211 = fmul float %203, %203, !dbg !34
  %212 = fmul float %211, %196, !dbg !35
  %213 = fmul float %212, %207, !dbg !36
  %214 = fadd float %210, %213, !dbg !37
  %215 = bitcast float %209 to i32, !dbg !38
  %216 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %215, i32 4, i32 31), !dbg !38
  %217 = bitcast i32 %216 to float, !dbg !38
  %218 = bitcast float %214 to i32, !dbg !38
  %219 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %218, i32 4, i32 31), !dbg !38
  %220 = bitcast i32 %219 to float, !dbg !38
  %221 = bitcast float %204 to i32, !dbg !38
  %222 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %221, i32 4, i32 31), !dbg !38
  %223 = bitcast i32 %222 to float, !dbg !38
  %224 = fsub float %217, %209, !dbg !23
  %225 = fadd float %204, %223, !dbg !28
  %226 = fcmp oeq float %225, 0.000000e+00, !dbg !29
  %227 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %223, float %225) #5, !dbg !30
  %228 = select i1 %226, float 0.000000e+00, float %227, !dbg !31
  %229 = fmul float %224, %228, !dbg !32
  %230 = fadd float %209, %229, !dbg !33
  %231 = fadd float %214, %220, !dbg !39
  %232 = fmul float %224, %224, !dbg !34
  %233 = fmul float %204, %232, !dbg !35
  %234 = fmul float %228, %233, !dbg !36
  %235 = fadd float %231, %234, !dbg !37
  %236 = bitcast float %230 to i32, !dbg !38
  %237 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %236, i32 2, i32 31), !dbg !38
  %238 = bitcast i32 %237 to float, !dbg !38
  %239 = bitcast float %235 to i32, !dbg !38
  %240 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %239, i32 2, i32 31), !dbg !38
  %241 = bitcast i32 %240 to float, !dbg !38
  %242 = bitcast float %225 to i32, !dbg !38
  %243 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %242, i32 2, i32 31), !dbg !38
  %244 = bitcast i32 %243 to float, !dbg !38
  %245 = fsub float %238, %230, !dbg !23
  %246 = fadd float %225, %244, !dbg !28
  %247 = fcmp oeq float %246, 0.000000e+00, !dbg !29
  %248 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %244, float %246) #5, !dbg !30
  %249 = select i1 %247, float 0.000000e+00, float %248, !dbg !31
  %250 = fmul float %245, %249, !dbg !32
  %251 = fadd float %230, %250, !dbg !33
  %252 = fadd float %235, %241, !dbg !39
  %253 = fmul float %245, %245, !dbg !34
  %254 = fmul float %225, %253, !dbg !35
  %255 = fmul float %249, %254, !dbg !36
  %256 = fadd float %252, %255, !dbg !37
  %257 = bitcast float %251 to i32, !dbg !38
  %258 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %257, i32 1, i32 31), !dbg !38
  %259 = bitcast i32 %258 to float, !dbg !38
  %260 = bitcast float %256 to i32, !dbg !38
  %261 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %260, i32 1, i32 31), !dbg !38
  %262 = bitcast i32 %261 to float, !dbg !38
  %263 = bitcast float %246 to i32, !dbg !38
  %264 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %263, i32 1, i32 31), !dbg !38
  %265 = bitcast i32 %264 to float, !dbg !38
  %266 = fsub float %259, %251, !dbg !23
  %267 = fadd float %246, %265, !dbg !28
  %268 = fcmp oeq float %267, 0.000000e+00, !dbg !29
  %269 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %265, float %267) #5, !dbg !30
  %270 = select i1 %268, float 0.000000e+00, float %269, !dbg !31
  %271 = fmul float %266, %270, !dbg !32
  %272 = fadd float %251, %271, !dbg !33
  %273 = fadd float %256, %262, !dbg !39
  %274 = fmul float %266, %266, !dbg !34
  %275 = fmul float %246, %274, !dbg !35
  %276 = fmul float %270, %275, !dbg !36
  %277 = fadd float %273, %276, !dbg !37
  %278 = and i32 %9, 15, !dbg !38
  %279 = icmp eq i32 %278, 0, !dbg !38
  %280 = and i1 %187, %279, !dbg !38
  %281 = bitcast float %272 to <1 x i32>, !dbg !38
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %188, <1 x i32> %281, i1 %280) #5, !dbg !38
  %282 = bitcast float %277 to <1 x i32>, !dbg !38
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %191, <1 x i32> %282, i1 %280) #5, !dbg !38
  %283 = bitcast float %267 to <1 x i32>, !dbg !38
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %194, <1 x i32> %283, i1 %280) #5, !dbg !38
  tail call void @llvm.nvvm.barrier0(), !dbg !38
  %284 = load i32, ptr addrspace(3) @global_smem, align 16, !dbg !38
  %285 = load float, ptr addrspace(3) getelementptr (i8, ptr addrspace(3) @global_smem, i32 64), align 16, !dbg !38
  %286 = sext i32 %7 to i64, !dbg !40
  %287 = getelementptr float, ptr addrspace(1) %1, i64 %286, !dbg !40
  %urem = and i32 %9, 511, !dbg !41
  %288 = icmp eq i32 %urem, 0, !dbg !41
  %289 = and i1 %288, %8, !dbg !41
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %284, ptr addrspace(1) %287, i1 %289) #5, !dbg !41
  %290 = getelementptr float, ptr addrspace(1) %2, i64 %286, !dbg !42
  %291 = bitcast float %285 to i32, !dbg !43
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %291, ptr addrspace(1) %290, i1 %289) #5, !dbg !43
  %292 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %285, float 2.048000e+03) #5, !dbg !44
  %293 = fadd float %292, 0x3EE4F8B580000000, !dbg !45
  %294 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !46
  %.not.i = icmp eq i32 %294, 0, !dbg !46
  br i1 %.not.i, label %297, label %295, !dbg !46

295:                                              ; preds = %6
  %296 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %293), !dbg !46
  br label %__nv_rsqrtf.exit, !dbg !46

297:                                              ; preds = %6
  %298 = tail call float @llvm.nvvm.rsqrt.approx.f(float %293), !dbg !46
  br label %__nv_rsqrtf.exit, !dbg !46

__nv_rsqrtf.exit:                                 ; preds = %295, %297
  %.0.i = phi float [ %296, %295 ], [ %298, %297 ], !dbg !46
  %299 = getelementptr float, ptr addrspace(1) %3, i64 %286, !dbg !47
  %300 = bitcast float %.0.i to i32, !dbg !48
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %300, ptr addrspace(1) %299, i1 %289) #5, !dbg !48
  ret void, !dbg !49
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #4

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c7knlc4jk23w4whsuvxtxkphhyyf2eai2mtfbkiwuz3ea7u7cyc7.py", directory: "inductor_cache/7k")
!4 = !{ptr @triton_red_fused_native_group_norm_6, !"kernel", i32 1}
!5 = !{ptr @triton_red_fused_native_group_norm_6, !"reqntidx", i32 512}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_red_fused_native_group_norm_6", linkageName: "triton_red_fused_native_group_norm_6", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 24, column: 21, scope: !7)
!12 = !DILocation(line: 25, column: 33, scope: !7)
!13 = !DILocation(line: 27, column: 19, scope: !7)
!14 = !DILocation(line: 26, column: 19, scope: !7)
!15 = !DILocation(line: 37, column: 41, scope: !7)
!16 = !DILocation(line: 37, column: 60, scope: !7)
!17 = !DILocation(line: 37, column: 46, scope: !7)
!18 = !DILocation(line: 37, column: 54, scope: !7)
!19 = !DILocation(line: 37, column: 34, scope: !7)
!20 = !DILocation(line: 37, column: 65, scope: !7)
!21 = !DILocation(line: 42, column: 60, scope: !7)
!22 = !DILocation(line: 44, column: 64, scope: !7)
!23 = !DILocation(line: 192, column: 21, scope: !24, inlinedAt: !27)
!24 = distinct !DILexicalBlockFile(scope: !26, file: !25, discriminator: 0)
!25 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!26 = distinct !DILexicalBlockFile(scope: !7, file: !25, discriminator: 0)
!27 = !DILocation(line: 46, column: 41, scope: !7)
!28 = !DILocation(line: 193, column: 28, scope: !24, inlinedAt: !27)
!29 = !DILocation(line: 194, column: 39, scope: !24, inlinedAt: !27)
!30 = !DILocation(line: 194, column: 60, scope: !24, inlinedAt: !27)
!31 = !DILocation(line: 194, column: 49, scope: !24, inlinedAt: !27)
!32 = !DILocation(line: 196, column: 25, scope: !24, inlinedAt: !27)
!33 = !DILocation(line: 196, column: 17, scope: !24, inlinedAt: !27)
!34 = !DILocation(line: 197, column: 30, scope: !24, inlinedAt: !27)
!35 = !DILocation(line: 197, column: 38, scope: !24, inlinedAt: !27)
!36 = !DILocation(line: 197, column: 49, scope: !24, inlinedAt: !27)
!37 = !DILocation(line: 197, column: 22, scope: !24, inlinedAt: !27)
!38 = !DILocation(line: 204, column: 46, scope: !26, inlinedAt: !27)
!39 = !DILocation(line: 197, column: 15, scope: !24, inlinedAt: !27)
!40 = !DILocation(line: 51, column: 25, scope: !7)
!41 = !DILocation(line: 51, column: 36, scope: !7)
!42 = !DILocation(line: 52, column: 25, scope: !7)
!43 = !DILocation(line: 52, column: 36, scope: !7)
!44 = !DILocation(line: 54, column: 18, scope: !7)
!45 = !DILocation(line: 56, column: 18, scope: !7)
!46 = !DILocation(line: 57, column: 27, scope: !7)
!47 = !DILocation(line: 58, column: 25, scope: !7)
!48 = !DILocation(line: 58, column: 36, scope: !7)
!49 = !DILocation(line: 58, column: 4, scope: !7)
