////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2020 Ambarella International LP
////////////////////////////////////////////////////////////////////////////////
// This file and its contents ("Software") are protected by intellectual
// property rights including, without limitation, U.S. and/or foreign
// copyrights. This Software is also the confidential and proprietary
// information of Ambarella International LP and its licensors. You may not use,
// reproduce, disclose, distribute, modify, or otherwise prepare derivative
// works of this Software or any portion thereof except pursuant to a signed
// license agreement or nondisclosure agreement with Ambarella International LP
// or its authorized affiliates. In the absence of such an agreement, you agree
// to promptly notify and return this Software to Ambarella International LP.
//
// THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
// INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF NON-INFRINGEMENT,
// MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
// IN NO EVENT SHALL AMBARELLA INTERNATIONAL LP OR ITS AFFILIATES BE LIABLE
// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
// SERVICES; LOSS OF USE, DATA, OR PROFITS; COMPUTER FAILURE OR MALFUNCTION;
// OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
// WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
// OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
// ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
////////////////////////////////////////////////////////////////////////////////
#ifndef flexidag_openseg_prim_split_27_H
#define flexidag_openseg_prim_split_27_H

#define vas_gen_header_version                  	7

/* dag name */
#define flexidag_openseg_prim_split_27_DAG_NAME 	"flexidag_openseg_prim_split_27"

/* VDG file info */
#define flexidag_openseg_prim_split_27_vdg_name 	"flexidag_openseg_split_27.vdg"

/* VDG DAG memory info */
#define flexidag_openseg_prim_split_27_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_27_byte_size 	856	/* 0x00000358 */
#define flexidag_openseg_prim_split_27_preferred_dram_xfer_size 	1

/* flexidag_openseg_prim_split_27 VMEM info */
#define flexidag_openseg_prim_split_27_use_ping_pong_vmem 	0
#define flexidag_openseg_prim_split_27_VMEM_start 	4096	/* 0x00001000 */
#define flexidag_openseg_prim_split_27_VMEM_end 	513888	/* 0x0007d760 */
#define flexidag_openseg_prim_split_27_image_start 	464608	/* 0x000716e0 */
#define flexidag_openseg_prim_split_27_image_size 	50136	/* 0x0000c3d8 */
#define flexidag_openseg_prim_split_27_dagbin_start 	513888	/* 0x0007d760 */

/* flexidag_openseg_prim_split_27 DAG info */
#define flexidag_openseg_prim_split_27_estimated_cycles 	156974
#define flexidag_openseg_prim_split_27_ddi_byte_size 	0	/* 0x00000000 */

/*******************************************************************************
 * DAG byte offset info for HMB/SMB/VCB and their fields
 * in DAG 'flexidag_openseg_prim_split_27' in source file 'pre_split19_flexidag_openseg_split_0.vas'
 ******************************************************************************/
/* flexidag_openseg_prim_split_27 SMB_input __pvcn_986_ */
#define flexidag_openseg_prim_split_27___pvcn_986__cnngen_demangled_name 	"__pvcn_986_"
#define flexidag_openseg_prim_split_27___pvcn_986__is_constant 	1
#define flexidag_openseg_prim_split_27___pvcn_986__has_init_data 	1
#define flexidag_openseg_prim_split_27___pvcn_986__is_variable_scalar 	0
#define flexidag_openseg_prim_split_27___pvcn_986__is_bitvector 	0
#define flexidag_openseg_prim_split_27___pvcn_986__is_rlz 	0
#define flexidag_openseg_prim_split_27___pvcn_986__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_27___pvcn_986__byte_offset 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_27___pvcn_986__vbase_byte_offset 	4	/* 0x00000004 */
#define flexidag_openseg_prim_split_27___pvcn_986__dbase_byte_offset 	28	/* 0x0000001c */
#define flexidag_openseg_prim_split_27___pvcn_986__dpitchm1_byte_offset 	32	/* 0x00000020 */
#define flexidag_openseg_prim_split_27___pvcn_986__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_27___pvcn_986__W 	35536
#define flexidag_openseg_prim_split_27___pvcn_986__H 	1
#define flexidag_openseg_prim_split_27___pvcn_986__D 	1
#define flexidag_openseg_prim_split_27___pvcn_986__P 	1
#define flexidag_openseg_prim_split_27___pvcn_986__data_num_bytes 	1
#define flexidag_openseg_prim_split_27___pvcn_986__denable 	1
#define flexidag_openseg_prim_split_27___pvcn_986__dpitch_num_bytes 	35584
#define flexidag_openseg_prim_split_27___pvcn_986__dram_format 	0
#define flexidag_openseg_prim_split_27___pvcn_986__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_27___pvcn_986__tile_width 	1
#define flexidag_openseg_prim_split_27___pvcn_986__tile_height 	1
#define flexidag_openseg_prim_split_27___pvcn_986__vmem_buffer_num_bytes 	35536
#define flexidag_openseg_prim_split_27___pvcn_986__dram_size_num_bytes 	35584

/* flexidag_openseg_prim_split_27 SMB_input __pvcn_987_ */
#define flexidag_openseg_prim_split_27___pvcn_987__cnngen_demangled_name 	"__pvcn_987_"
#define flexidag_openseg_prim_split_27___pvcn_987__is_constant 	1
#define flexidag_openseg_prim_split_27___pvcn_987__has_init_data 	1
#define flexidag_openseg_prim_split_27___pvcn_987__is_variable_scalar 	0
#define flexidag_openseg_prim_split_27___pvcn_987__is_bitvector 	0
#define flexidag_openseg_prim_split_27___pvcn_987__is_rlz 	0
#define flexidag_openseg_prim_split_27___pvcn_987__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_27___pvcn_987__byte_offset 	36	/* 0x00000024 */
#define flexidag_openseg_prim_split_27___pvcn_987__vbase_byte_offset 	40	/* 0x00000028 */
#define flexidag_openseg_prim_split_27___pvcn_987__dbase_byte_offset 	64	/* 0x00000040 */
#define flexidag_openseg_prim_split_27___pvcn_987__dpitchm1_byte_offset 	68	/* 0x00000044 */
#define flexidag_openseg_prim_split_27___pvcn_987__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_27___pvcn_987__W 	640
#define flexidag_openseg_prim_split_27___pvcn_987__H 	1
#define flexidag_openseg_prim_split_27___pvcn_987__D 	1
#define flexidag_openseg_prim_split_27___pvcn_987__P 	1
#define flexidag_openseg_prim_split_27___pvcn_987__data_num_bytes 	1
#define flexidag_openseg_prim_split_27___pvcn_987__denable 	1
#define flexidag_openseg_prim_split_27___pvcn_987__dpitch_num_bytes 	640
#define flexidag_openseg_prim_split_27___pvcn_987__dram_format 	0
#define flexidag_openseg_prim_split_27___pvcn_987__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_27___pvcn_987__tile_width 	1
#define flexidag_openseg_prim_split_27___pvcn_987__tile_height 	1
#define flexidag_openseg_prim_split_27___pvcn_987__vmem_buffer_num_bytes 	640
#define flexidag_openseg_prim_split_27___pvcn_987__dram_size_num_bytes 	640

/* flexidag_openseg_prim_split_27 SMB_input __pvcn_992_ */
#define flexidag_openseg_prim_split_27___pvcn_992__cnngen_demangled_name 	"__pvcn_992_"
#define flexidag_openseg_prim_split_27___pvcn_992__is_constant 	1
#define flexidag_openseg_prim_split_27___pvcn_992__has_init_data 	1
#define flexidag_openseg_prim_split_27___pvcn_992__is_variable_scalar 	0
#define flexidag_openseg_prim_split_27___pvcn_992__is_bitvector 	0
#define flexidag_openseg_prim_split_27___pvcn_992__is_rlz 	0
#define flexidag_openseg_prim_split_27___pvcn_992__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_27___pvcn_992__byte_offset 	88	/* 0x00000058 */
#define flexidag_openseg_prim_split_27___pvcn_992__vbase_byte_offset 	92	/* 0x0000005c */
#define flexidag_openseg_prim_split_27___pvcn_992__dbase_byte_offset 	116	/* 0x00000074 */
#define flexidag_openseg_prim_split_27___pvcn_992__dpitchm1_byte_offset 	120	/* 0x00000078 */
#define flexidag_openseg_prim_split_27___pvcn_992__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_27___pvcn_992__W 	5704
#define flexidag_openseg_prim_split_27___pvcn_992__H 	1
#define flexidag_openseg_prim_split_27___pvcn_992__D 	1
#define flexidag_openseg_prim_split_27___pvcn_992__P 	1
#define flexidag_openseg_prim_split_27___pvcn_992__data_num_bytes 	1
#define flexidag_openseg_prim_split_27___pvcn_992__denable 	1
#define flexidag_openseg_prim_split_27___pvcn_992__dpitch_num_bytes 	5760
#define flexidag_openseg_prim_split_27___pvcn_992__dram_format 	0
#define flexidag_openseg_prim_split_27___pvcn_992__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_27___pvcn_992__tile_width 	1
#define flexidag_openseg_prim_split_27___pvcn_992__tile_height 	1
#define flexidag_openseg_prim_split_27___pvcn_992__vmem_buffer_num_bytes 	5704
#define flexidag_openseg_prim_split_27___pvcn_992__dram_size_num_bytes 	5760

/* flexidag_openseg_prim_split_27 SMB_input __pvcn_993_ */
#define flexidag_openseg_prim_split_27___pvcn_993__cnngen_demangled_name 	"__pvcn_993_"
#define flexidag_openseg_prim_split_27___pvcn_993__is_constant 	1
#define flexidag_openseg_prim_split_27___pvcn_993__has_init_data 	1
#define flexidag_openseg_prim_split_27___pvcn_993__is_variable_scalar 	0
#define flexidag_openseg_prim_split_27___pvcn_993__is_bitvector 	0
#define flexidag_openseg_prim_split_27___pvcn_993__is_rlz 	0
#define flexidag_openseg_prim_split_27___pvcn_993__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_27___pvcn_993__byte_offset 	128	/* 0x00000080 */
#define flexidag_openseg_prim_split_27___pvcn_993__vbase_byte_offset 	132	/* 0x00000084 */
#define flexidag_openseg_prim_split_27___pvcn_993__dbase_byte_offset 	156	/* 0x0000009c */
#define flexidag_openseg_prim_split_27___pvcn_993__dpitchm1_byte_offset 	160	/* 0x000000a0 */
#define flexidag_openseg_prim_split_27___pvcn_993__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_27___pvcn_993__W 	80
#define flexidag_openseg_prim_split_27___pvcn_993__H 	1
#define flexidag_openseg_prim_split_27___pvcn_993__D 	1
#define flexidag_openseg_prim_split_27___pvcn_993__P 	1
#define flexidag_openseg_prim_split_27___pvcn_993__data_num_bytes 	1
#define flexidag_openseg_prim_split_27___pvcn_993__denable 	1
#define flexidag_openseg_prim_split_27___pvcn_993__dpitch_num_bytes 	128
#define flexidag_openseg_prim_split_27___pvcn_993__dram_format 	0
#define flexidag_openseg_prim_split_27___pvcn_993__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_27___pvcn_993__tile_width 	1
#define flexidag_openseg_prim_split_27___pvcn_993__tile_height 	1
#define flexidag_openseg_prim_split_27___pvcn_993__vmem_buffer_num_bytes 	80
#define flexidag_openseg_prim_split_27___pvcn_993__dram_size_num_bytes 	128

/* flexidag_openseg_prim_split_27 SMB_input __pvcn_995_ */
#define flexidag_openseg_prim_split_27___pvcn_995__cnngen_demangled_name 	"__pvcn_995_"
#define flexidag_openseg_prim_split_27___pvcn_995__is_constant 	1
#define flexidag_openseg_prim_split_27___pvcn_995__has_init_data 	1
#define flexidag_openseg_prim_split_27___pvcn_995__is_variable_scalar 	0
#define flexidag_openseg_prim_split_27___pvcn_995__is_bitvector 	0
#define flexidag_openseg_prim_split_27___pvcn_995__is_rlz 	0
#define flexidag_openseg_prim_split_27___pvcn_995__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_27___pvcn_995__byte_offset 	168	/* 0x000000a8 */
#define flexidag_openseg_prim_split_27___pvcn_995__vbase_byte_offset 	172	/* 0x000000ac */
#define flexidag_openseg_prim_split_27___pvcn_995__dbase_byte_offset 	196	/* 0x000000c4 */
#define flexidag_openseg_prim_split_27___pvcn_995__dpitchm1_byte_offset 	200	/* 0x000000c8 */
#define flexidag_openseg_prim_split_27___pvcn_995__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_27___pvcn_995__W 	1376
#define flexidag_openseg_prim_split_27___pvcn_995__H 	1
#define flexidag_openseg_prim_split_27___pvcn_995__D 	1
#define flexidag_openseg_prim_split_27___pvcn_995__P 	1
#define flexidag_openseg_prim_split_27___pvcn_995__data_num_bytes 	1
#define flexidag_openseg_prim_split_27___pvcn_995__denable 	1
#define flexidag_openseg_prim_split_27___pvcn_995__dpitch_num_bytes 	1408
#define flexidag_openseg_prim_split_27___pvcn_995__dram_format 	0
#define flexidag_openseg_prim_split_27___pvcn_995__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_27___pvcn_995__tile_width 	1
#define flexidag_openseg_prim_split_27___pvcn_995__tile_height 	1
#define flexidag_openseg_prim_split_27___pvcn_995__vmem_buffer_num_bytes 	1376
#define flexidag_openseg_prim_split_27___pvcn_995__dram_size_num_bytes 	1408

/* flexidag_openseg_prim_split_27 SMB_input __pvcn_996_ */
#define flexidag_openseg_prim_split_27___pvcn_996__cnngen_demangled_name 	"__pvcn_996_"
#define flexidag_openseg_prim_split_27___pvcn_996__is_constant 	1
#define flexidag_openseg_prim_split_27___pvcn_996__has_init_data 	1
#define flexidag_openseg_prim_split_27___pvcn_996__is_variable_scalar 	0
#define flexidag_openseg_prim_split_27___pvcn_996__is_bitvector 	0
#define flexidag_openseg_prim_split_27___pvcn_996__is_rlz 	0
#define flexidag_openseg_prim_split_27___pvcn_996__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_27___pvcn_996__byte_offset 	208	/* 0x000000d0 */
#define flexidag_openseg_prim_split_27___pvcn_996__vbase_byte_offset 	212	/* 0x000000d4 */
#define flexidag_openseg_prim_split_27___pvcn_996__dbase_byte_offset 	236	/* 0x000000ec */
#define flexidag_openseg_prim_split_27___pvcn_996__dpitchm1_byte_offset 	240	/* 0x000000f0 */
#define flexidag_openseg_prim_split_27___pvcn_996__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_27___pvcn_996__W 	80
#define flexidag_openseg_prim_split_27___pvcn_996__H 	1
#define flexidag_openseg_prim_split_27___pvcn_996__D 	1
#define flexidag_openseg_prim_split_27___pvcn_996__P 	1
#define flexidag_openseg_prim_split_27___pvcn_996__data_num_bytes 	1
#define flexidag_openseg_prim_split_27___pvcn_996__denable 	1
#define flexidag_openseg_prim_split_27___pvcn_996__dpitch_num_bytes 	128
#define flexidag_openseg_prim_split_27___pvcn_996__dram_format 	0
#define flexidag_openseg_prim_split_27___pvcn_996__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_27___pvcn_996__tile_width 	1
#define flexidag_openseg_prim_split_27___pvcn_996__tile_height 	1
#define flexidag_openseg_prim_split_27___pvcn_996__vmem_buffer_num_bytes 	80
#define flexidag_openseg_prim_split_27___pvcn_996__dram_size_num_bytes 	128

/* flexidag_openseg_prim_split_27 SMB_input __pvcn_999_ */
#define flexidag_openseg_prim_split_27___pvcn_999__cnngen_demangled_name 	"__pvcn_999_"
#define flexidag_openseg_prim_split_27___pvcn_999__is_constant 	1
#define flexidag_openseg_prim_split_27___pvcn_999__has_init_data 	1
#define flexidag_openseg_prim_split_27___pvcn_999__is_variable_scalar 	0
#define flexidag_openseg_prim_split_27___pvcn_999__is_bitvector 	0
#define flexidag_openseg_prim_split_27___pvcn_999__is_rlz 	0
#define flexidag_openseg_prim_split_27___pvcn_999__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_27___pvcn_999__byte_offset 	248	/* 0x000000f8 */
#define flexidag_openseg_prim_split_27___pvcn_999__vbase_byte_offset 	252	/* 0x000000fc */
#define flexidag_openseg_prim_split_27___pvcn_999__dbase_byte_offset 	276	/* 0x00000114 */
#define flexidag_openseg_prim_split_27___pvcn_999__dpitchm1_byte_offset 	280	/* 0x00000118 */
#define flexidag_openseg_prim_split_27___pvcn_999__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_27___pvcn_999__W 	5768
#define flexidag_openseg_prim_split_27___pvcn_999__H 	1
#define flexidag_openseg_prim_split_27___pvcn_999__D 	1
#define flexidag_openseg_prim_split_27___pvcn_999__P 	1
#define flexidag_openseg_prim_split_27___pvcn_999__data_num_bytes 	1
#define flexidag_openseg_prim_split_27___pvcn_999__denable 	1
#define flexidag_openseg_prim_split_27___pvcn_999__dpitch_num_bytes 	5824
#define flexidag_openseg_prim_split_27___pvcn_999__dram_format 	0
#define flexidag_openseg_prim_split_27___pvcn_999__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_27___pvcn_999__tile_width 	1
#define flexidag_openseg_prim_split_27___pvcn_999__tile_height 	1
#define flexidag_openseg_prim_split_27___pvcn_999__vmem_buffer_num_bytes 	5768
#define flexidag_openseg_prim_split_27___pvcn_999__dram_size_num_bytes 	5824

/* flexidag_openseg_prim_split_27 SMB_input __pvcn_1000_ */
#define flexidag_openseg_prim_split_27___pvcn_1000__cnngen_demangled_name 	"__pvcn_1000_"
#define flexidag_openseg_prim_split_27___pvcn_1000__is_constant 	1
#define flexidag_openseg_prim_split_27___pvcn_1000__has_init_data 	1
#define flexidag_openseg_prim_split_27___pvcn_1000__is_variable_scalar 	0
#define flexidag_openseg_prim_split_27___pvcn_1000__is_bitvector 	0
#define flexidag_openseg_prim_split_27___pvcn_1000__is_rlz 	0
#define flexidag_openseg_prim_split_27___pvcn_1000__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_27___pvcn_1000__byte_offset 	288	/* 0x00000120 */
#define flexidag_openseg_prim_split_27___pvcn_1000__vbase_byte_offset 	292	/* 0x00000124 */
#define flexidag_openseg_prim_split_27___pvcn_1000__dbase_byte_offset 	316	/* 0x0000013c */
#define flexidag_openseg_prim_split_27___pvcn_1000__dpitchm1_byte_offset 	320	/* 0x00000140 */
#define flexidag_openseg_prim_split_27___pvcn_1000__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_27___pvcn_1000__W 	96
#define flexidag_openseg_prim_split_27___pvcn_1000__H 	1
#define flexidag_openseg_prim_split_27___pvcn_1000__D 	1
#define flexidag_openseg_prim_split_27___pvcn_1000__P 	1
#define flexidag_openseg_prim_split_27___pvcn_1000__data_num_bytes 	1
#define flexidag_openseg_prim_split_27___pvcn_1000__denable 	1
#define flexidag_openseg_prim_split_27___pvcn_1000__dpitch_num_bytes 	128
#define flexidag_openseg_prim_split_27___pvcn_1000__dram_format 	0
#define flexidag_openseg_prim_split_27___pvcn_1000__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_27___pvcn_1000__tile_width 	1
#define flexidag_openseg_prim_split_27___pvcn_1000__tile_height 	1
#define flexidag_openseg_prim_split_27___pvcn_1000__vmem_buffer_num_bytes 	96
#define flexidag_openseg_prim_split_27___pvcn_1000__dram_size_num_bytes 	128

/* flexidag_openseg_prim_split_27 HMB_input PeleeNet__stage_3_dense_block_5__concat______muli___484 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_cnngen_demangled_name 	"PeleeNet__stage_3_dense_block_5__concat______muli___484"
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_is_main_input_output 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_is_constant 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_has_init_data 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_is_variable_scalar 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_ddi_byte_size 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_ddi_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_is_bitvector 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_is_rlz 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_byte_offset 	328	/* 0x00000148 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_vbase_byte_offset 	332	/* 0x0000014c */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_dbase_byte_offset 	356	/* 0x00000164 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_dpitchm1_byte_offset 	360	/* 0x00000168 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_vwidth_minus_one_byte_offset 	344	/* 0x00000158 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_vheight_minus_one_byte_offset 	346	/* 0x0000015a */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_drotate_bit_offset 	2822	/* 0x00000b06 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_hflip_bit_offset 	2823	/* 0x00000b07 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_vflip_bit_offset 	2824	/* 0x00000b08 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_dflip_bit_offset 	2825	/* 0x00000b09 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_pflip_bit_offset 	2826	/* 0x00000b0a */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_W 	80
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_H 	32
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_D 	448
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_P 	1
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_data_num_bytes 	1
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_denable 	1
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_dram_format 	3
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_tile_width 	4
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_tile_height 	1
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_vmem_buffer_num_bytes 	150528
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_dram_size_num_bytes 	1146880
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_sign 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_datasize 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_expoffset 	5
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_expbits 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_drotate 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_hflip 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_vflip 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_dflip 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_pflip 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_5__concat______muli___484_trailing_extra_elements 	0

/* flexidag_openseg_prim_split_27 VCB PeleeNet__stage_3_dense_block_6__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_cnngen_demangled_name 	"PeleeNet__stage_3_dense_block_6__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm"
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_is_bitvector 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_is_rlz 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_byte_offset 	380	/* 0x0000017c */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_vbase_byte_offset 	388	/* 0x00000184 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_vmem_buffer_num_bytes 	40960

/* flexidag_openseg_prim_split_27 VCB PeleeNet__stage_3_dense_block_6__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___muli___485___6 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___muli___485___6_cnngen_demangled_name 	"PeleeNet__stage_3_dense_block_6__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___muli___485___6"
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___muli___485___6_is_bitvector 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___muli___485___6_is_rlz 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___muli___485___6_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___muli___485___6_byte_offset 	428	/* 0x000001ac */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___muli___485___6_vbase_byte_offset 	436	/* 0x000001b4 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___muli___485___6_vmem_buffer_num_bytes 	122880

/* flexidag_openseg_prim_split_27 VCB PeleeNet__stage_3_dense_block_6__conv_right_0__Relu */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_0__Relu_cnngen_demangled_name 	"PeleeNet__stage_3_dense_block_6__conv_right_0__Relu"
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_0__Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_0__Relu_is_rlz 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_0__Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_0__Relu_byte_offset 	512	/* 0x00000200 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_0__Relu_vbase_byte_offset 	520	/* 0x00000208 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_0__Relu_vmem_buffer_num_bytes 	45568

/* flexidag_openseg_prim_split_27 VCB PeleeNet__stage_3_dense_block_6__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name 	"PeleeNet__stage_3_dense_block_6__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_rlz 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset 	560	/* 0x00000230 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset 	568	/* 0x00000238 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes 	8832

/* flexidag_openseg_prim_split_27 HMB_output PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name 	"PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_main_input_output 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_rlz 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset 	608	/* 0x00000260 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset 	612	/* 0x00000264 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_dbase_byte_offset 	636	/* 0x0000027c */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_dpitchm1_byte_offset 	640	/* 0x00000280 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_vwidth_minus_one_byte_offset 	624	/* 0x00000270 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_vheight_minus_one_byte_offset 	626	/* 0x00000272 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_drotate_bit_offset 	5062	/* 0x000013c6 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_hflip_bit_offset 	5063	/* 0x000013c7 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_vflip_bit_offset 	5064	/* 0x000013c8 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_dflip_bit_offset 	5065	/* 0x000013c9 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_pflip_bit_offset 	5066	/* 0x000013ca */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_W 	80
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_H 	32
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_D 	16
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_P 	1
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_data_num_bytes 	1
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_denable 	1
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_dram_format 	3
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_tile_width 	4
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_tile_height 	1
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes 	2560
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_dram_size_num_bytes 	40960
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_sign 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_datasize 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_expoffset 	5
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_expbits 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_drotate 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_hflip 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_vflip 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_dflip 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_pflip 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_trailing_extra_elements 	0

/* flexidag_openseg_prim_split_27 VCB PeleeNet__stage_3_dense_block_6__conv_left_0__Relu */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_0__Relu_cnngen_demangled_name 	"PeleeNet__stage_3_dense_block_6__conv_left_0__Relu"
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_0__Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_0__Relu_is_rlz 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_0__Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_0__Relu_byte_offset 	692	/* 0x000002b4 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_0__Relu_vbase_byte_offset 	700	/* 0x000002bc */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_0__Relu_vmem_buffer_num_bytes 	78848

/* flexidag_openseg_prim_split_27 HMB_output PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name 	"PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_main_input_output 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_rlz 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset 	740	/* 0x000002e4 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset 	744	/* 0x000002e8 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_dbase_byte_offset 	768	/* 0x00000300 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_dpitchm1_byte_offset 	772	/* 0x00000304 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vwidth_minus_one_byte_offset 	756	/* 0x000002f4 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vheight_minus_one_byte_offset 	758	/* 0x000002f6 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_drotate_bit_offset 	6118	/* 0x000017e6 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_hflip_bit_offset 	6119	/* 0x000017e7 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vflip_bit_offset 	6120	/* 0x000017e8 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_dflip_bit_offset 	6121	/* 0x000017e9 */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_pflip_bit_offset 	6122	/* 0x000017ea */
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_W 	80
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_H 	32
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_D 	16
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_P 	1
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_data_num_bytes 	1
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_denable 	1
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_dram_format 	3
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_tile_width 	4
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_tile_height 	1
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes 	10240
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_dram_size_num_bytes 	40960
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_sign 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_datasize 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_expoffset 	5
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_expbits 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_drotate 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_hflip 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vflip 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_dflip 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_pflip 	0
#define flexidag_openseg_prim_split_27_PeleeNet__stage_3_dense_block_6__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_trailing_extra_elements 	0

/* flexidag_openseg_prim_split_27 SMB_output __vas_created_terminate__v0 */
#define flexidag_openseg_prim_split_27___vas_created_terminate__v0_cnngen_demangled_name 	"__vas_created_terminate__v0"
#define flexidag_openseg_prim_split_27___vas_created_terminate__v0_is_main_input_output 	0
#define flexidag_openseg_prim_split_27___vas_created_terminate__v0_is_bitvector 	1
#define flexidag_openseg_prim_split_27___vas_created_terminate__v0_is_rlz 	0
#define flexidag_openseg_prim_split_27___vas_created_terminate__v0_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_27___vas_created_terminate__v0_byte_offset 	780	/* 0x0000030c */
#define flexidag_openseg_prim_split_27___vas_created_terminate__v0_vbase_byte_offset 	784	/* 0x00000310 */
#define flexidag_openseg_prim_split_27___vas_created_terminate__v0_W 	256
#define flexidag_openseg_prim_split_27___vas_created_terminate__v0_H 	3
#define flexidag_openseg_prim_split_27___vas_created_terminate__v0_D 	1
#define flexidag_openseg_prim_split_27___vas_created_terminate__v0_P 	1
#define flexidag_openseg_prim_split_27___vas_created_terminate__v0_data_num_bytes 	1
#define flexidag_openseg_prim_split_27___vas_created_terminate__v0_denable 	0
#define flexidag_openseg_prim_split_27___vas_created_terminate__v0_dram_format 	0
#define flexidag_openseg_prim_split_27___vas_created_terminate__v0_vp_interleave_mode 	1
#define flexidag_openseg_prim_split_27___vas_created_terminate__v0_tile_width 	1
#define flexidag_openseg_prim_split_27___vas_created_terminate__v0_tile_height 	1
#define flexidag_openseg_prim_split_27___vas_created_terminate__v0_vmem_buffer_num_bytes 	96


#endif /* flexidag_openseg_prim_split_27_H */
