LRUqueens25

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.014163                       # Number of seconds simulated
sim_ticks                                 14162533000                       # Number of ticks simulated
host_seconds                                     8.55                       # Real time elapsed on the host
sim_insts                                    12217933                       # Number of instructions simulated
sim_ops                                      24822555                       # Number of ops (including micro ops) simulated


 ----- L1 Data Cache

system.cpu.dcache.tags.replacements            114935                       # number of replacements
system.cpu.dcache.overall_hits::cpu.data      3022099                       # number of overall hits
system.cpu.dcache.overall_misses::cpu.data       114951                       # number of overall misses
system.cpu.dcache.overall_accesses::cpu.data      3137050                       # number of overall (read+write) accesses
system.cpu.dcache.overall_miss_rate::total     0.036643                       # miss rate for overall accesses

 ----- L1 Instruction Cache

system.cpu.icache.tags.replacements              5626                       # number of replacements
system.cpu.icache.overall_hits::cpu.inst     15714803                       # number of overall hits
system.cpu.icache.overall_misses::cpu.inst         5642                       # number of overall misses
system.cpu.icache.overall_accesses::cpu.inst     15720445                       # number of overall (read+write) accesses
system.cpu.icache.overall_miss_rate::total     0.000359                       # miss rate for overall accesses

 ----- L2 Cache

system.l2.tags.replacements                     19118                       # number of replacements
system.l2.overall_hits::total                  108064                       # number of overall hits
system.l2.overall_misses::total                 12529                       # number of overall misses
system.l2.overall_accesses::total              120593                       # number of overall (read+write) accesses
system.l2.overall_miss_rate::total           0.103895                       # miss rate for overall accesses
