AArch64 MP.RF+cachesyncisb+dmb.sy
"CacheSyncIsbdWW Rfe DMB.SYdRR Fife"
Cycle=Rfe DMB.SYdRR Fife CacheSyncIsbdWW
Relax=Fife
Safe=Rfe DMB.SYdRR CacheSyncIsbdWW
Generator=diy7 (version 7.52+10(dev))
Com=Rf Fif
Orig=CacheSyncIsbdWW Rfe DMB.SYdRR Fife
{
0:X0=0x14000001; 0:X1=P1:Lself03; 0:X2=0x1; 0:X3=x;
1:X1=x;
}
 P0          | P1          ;
 STR W0,[X1] | LDR W0,[X1] ;
 DC CVAU,X1  | DMB SY      ;
 DSB ISH     | Lself03:    ;
 IC IVAU,X1  | B L00       ;
 DSB ISH     | MOV W2,#2   ;
 ISB         | B L01       ;
 STR W2,[X3] | L00:        ;
             | MOV W2,#1   ;
             | L01:        ;
exists
(1:X0=0x1 /\ 1:X2=0x1)
