Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 0a816e45adb344aeb994d1cf4f807d92 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.moore_4s [moore_4s_default]
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture shift_behav of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.ViterbiSIPO [viterbisipo_default]
Compiling architecture rtl of entity xil_defaultlib.piso [piso_default]
Compiling architecture rtl of entity xil_defaultlib.Viterbi [viterbi_default]
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
