vunit vu3 (camellia) {
    default clock = (posedge CLK);

    PSL1: assert always( Drdy -> next[1](BSY) );
    PSL2: assert always( Drdy -> next[1](BSY) );
    PSL3: assert always( (!Drdy && !Krdy && !BSY) -> next[1](!BSY) );
    PSL4: assert always( !EN -> next[1](!BSY) );
    PSL5: assert always( !RSTn -> next[1](!BSY) );
    PSL6: assert always( Dvld -> next[1](!BSY) );
    PSL7: assert always( Kvld -> next[1](!BSY) );
}
