From 7db8801542ce7beafb1a5d3cd578371666f9e712 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Stephan=20D=C3=BCnner?= <stephan.duenner@bytesatwork.ch>
Date: Thu, 8 Aug 2019 15:25:05 +0200
Subject: [PATCH] pll: add config for ethernet without clk feedback from phy

---
 arch/arm/dts/stm32mp157c-bytedevkit-u-boot.dtsi | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)

diff --git a/arch/arm/dts/stm32mp157c-bytedevkit-u-boot.dtsi b/arch/arm/dts/stm32mp157c-bytedevkit-u-boot.dtsi
index 87014d667a..b953975dc9 100644
--- a/arch/arm/dts/stm32mp157c-bytedevkit-u-boot.dtsi
+++ b/arch/arm/dts/stm32mp157c-bytedevkit-u-boot.dtsi
@@ -64,7 +64,7 @@
 		CLK_CKPER_HSE
 		CLK_FMC_ACLK
 		CLK_QSPI_ACLK
-		CLK_ETH_DISABLED
+		CLK_ETH_PLL4P
 		CLK_SDMMC12_PLL4P
 		CLK_DSI_DSIPLL
 		CLK_STGEN_HSE
@@ -119,9 +119,9 @@
 		u-boot,dm-pre-reloc;
 	};
 
-	/* VCO = 594.0 MHz => P = 99, Q = 74, R = 74 */
+	/* VCO = 750.0 MHz => P = 125, Q = 62.5, R = 62.5 */
 	pll4: st,pll@3 {
-		cfg = < 3 98 5 7 7 PQR(1,1,1) >;
+		cfg = < 3 124 5 11 11 PQR(1,1,1) >;
 		u-boot,dm-pre-reloc;
 	};
 };
-- 
2.20.1

