

================================================================
== Vivado HLS Report for 'L_drain_IO_L1_out_2_15_s'
================================================================
* Date:           Thu May 27 10:38:41 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7| 23.331 ns | 23.331 ns |    7|    7|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        5|        5|         2|          1|          1|     5|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       40|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       96|    -|
|Register             |        -|      -|       44|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       44|      136|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |c1_V_fu_85_p2                     |     +    |      0|  0|   6|           5|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_118                  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln399_fu_73_p2               |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln879_fu_79_p2               |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  40|          22|          17|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  21|          4|    1|          4|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |  15|          3|    1|          3|
    |fifo_L_drain_in_V_blk_n        |   9|          2|    1|          2|
    |fifo_L_drain_local_in_V_blk_n  |   9|          2|    1|          2|
    |fifo_L_drain_out_V_blk_n       |   9|          2|    1|          2|
    |fifo_L_drain_out_V_din         |  15|          3|   32|         96|
    |p_0_0_i_reg_62                 |   9|          2|    5|         10|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  96|         20|   43|        121|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln879_reg_100       |   1|   0|    1|          0|
    |p_0_0_i_reg_62           |   5|   0|    5|          0|
    |tmp_reg_91               |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  44|   0|   44|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs | L_drain_IO_L1_out<2, 15> | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs | L_drain_IO_L1_out<2, 15> | return value |
|ap_start                         |  in |    1| ap_ctrl_hs | L_drain_IO_L1_out<2, 15> | return value |
|ap_done                          | out |    1| ap_ctrl_hs | L_drain_IO_L1_out<2, 15> | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs | L_drain_IO_L1_out<2, 15> | return value |
|ap_idle                          | out |    1| ap_ctrl_hs | L_drain_IO_L1_out<2, 15> | return value |
|ap_ready                         | out |    1| ap_ctrl_hs | L_drain_IO_L1_out<2, 15> | return value |
|fifo_L_drain_in_V_dout           |  in |   32|   ap_fifo  |     fifo_L_drain_in_V    |    pointer   |
|fifo_L_drain_in_V_empty_n        |  in |    1|   ap_fifo  |     fifo_L_drain_in_V    |    pointer   |
|fifo_L_drain_in_V_read           | out |    1|   ap_fifo  |     fifo_L_drain_in_V    |    pointer   |
|fifo_L_drain_out_V_din           | out |   32|   ap_fifo  |    fifo_L_drain_out_V    |    pointer   |
|fifo_L_drain_out_V_full_n        |  in |    1|   ap_fifo  |    fifo_L_drain_out_V    |    pointer   |
|fifo_L_drain_out_V_write         | out |    1|   ap_fifo  |    fifo_L_drain_out_V    |    pointer   |
|fifo_L_drain_local_in_V_dout     |  in |   32|   ap_fifo  |  fifo_L_drain_local_in_V |    pointer   |
|fifo_L_drain_local_in_V_empty_n  |  in |    1|   ap_fifo  |  fifo_L_drain_local_in_V |    pointer   |
|fifo_L_drain_local_in_V_read     | out |    1|   ap_fifo  |  fifo_L_drain_local_in_V |    pointer   |
+---------------------------------+-----+-----+------------+--------------------------+--------------+

