// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/28/2023 19:38:39"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module vga (
	clk_50MHz,
	clear,
	clk_25MHz,
	h_sync,
	v_sync,
	sync_n,
	blank_n,
	red_out,
	green_out,
	blue_out);
input 	clk_50MHz;
input 	clear;
output 	clk_25MHz;
output 	h_sync;
output 	v_sync;
output 	sync_n;
output 	blank_n;
output 	[7:0] red_out;
output 	[7:0] green_out;
output 	[7:0] blue_out;

// Design Ports Information
// clk_25MHz	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_sync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_sync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync_n	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blank_n	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red_out[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red_out[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red_out[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red_out[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red_out[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red_out[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red_out[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red_out[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green_out[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green_out[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green_out[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green_out[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green_out[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green_out[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green_out[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green_out[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue_out[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue_out[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue_out[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue_out[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue_out[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue_out[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue_out[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue_out[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_50MHz	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clear	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk_50MHz~input_o ;
wire \bit_gen|control|clk_25MHz~0_combout ;
wire \clear~input_o ;
wire \bit_gen|control|clk_25MHz~q ;
wire \clk_50MHz~inputCLKENA0_outclk ;
wire \bit_gen|control|Add1~13_sumout ;
wire \bit_gen|control|Add1~6 ;
wire \bit_gen|control|Add1~9_sumout ;
wire \bit_gen|control|Add1~10 ;
wire \bit_gen|control|Add1~45_sumout ;
wire \bit_gen|control|Add1~46 ;
wire \bit_gen|control|Add1~49_sumout ;
wire \bit_gen|control|Add1~50 ;
wire \bit_gen|control|Add1~37_sumout ;
wire \bit_gen|control|Add1~38 ;
wire \bit_gen|control|Add1~25_sumout ;
wire \bit_gen|control|Add1~26 ;
wire \bit_gen|control|Add1~29_sumout ;
wire \bit_gen|control|Add1~30 ;
wire \bit_gen|control|Add1~1_sumout ;
wire \bit_gen|sprite_f|Equal1~2_combout ;
wire \bit_gen|sprite_f|Equal1~1_combout ;
wire \bit_gen|control|Add1~2 ;
wire \bit_gen|control|Add1~21_sumout ;
wire \bit_gen|control|Add1~22 ;
wire \bit_gen|control|Add1~33_sumout ;
wire \bit_gen|control|Add1~34 ;
wire \bit_gen|control|Add1~17_sumout ;
wire \bit_gen|sprite_f|Equal1~0_combout ;
wire \bit_gen|control|Equal0~0_combout ;
wire \bit_gen|control|Equal0~1_combout ;
wire \bit_gen|control|Add1~14 ;
wire \bit_gen|control|Add1~57_sumout ;
wire \bit_gen|control|Add1~58 ;
wire \bit_gen|control|Add1~61_sumout ;
wire \bit_gen|control|Add1~62 ;
wire \bit_gen|control|Add1~53_sumout ;
wire \bit_gen|control|Add1~54 ;
wire \bit_gen|control|Add1~41_sumout ;
wire \bit_gen|control|Add1~42 ;
wire \bit_gen|control|Add1~5_sumout ;
wire \bit_gen|control|Equal2~0_combout ;
wire \bit_gen|control|Equal2~1_combout ;
wire \bit_gen|control|Equal2~2_combout ;
wire \bit_gen|control|Equal3~0_combout ;
wire \bit_gen|control|Equal3~2_combout ;
wire \bit_gen|control|h_sync~0_combout ;
wire \bit_gen|control|Equal3~1_combout ;
wire \bit_gen|control|h_sync~combout ;
wire \bit_gen|vga_hsync~feeder_combout ;
wire \bit_gen|vga_hsync~q ;
wire \bit_gen|control|Add0~9_sumout ;
wire \bit_gen|control|Equal1~0_combout ;
wire \bit_gen|control|Equal1~1_combout ;
wire \bit_gen|control|Equal1~2_combout ;
wire \bit_gen|control|Equal1~3_combout ;
wire \bit_gen|control|v_count[15]~0_combout ;
wire \bit_gen|control|Add0~10 ;
wire \bit_gen|control|Add0~61_sumout ;
wire \bit_gen|control|Add0~62 ;
wire \bit_gen|control|Add0~57_sumout ;
wire \bit_gen|control|Add0~58 ;
wire \bit_gen|control|Add0~37_sumout ;
wire \bit_gen|control|Add0~38 ;
wire \bit_gen|control|Add0~33_sumout ;
wire \bit_gen|control|Add0~34 ;
wire \bit_gen|control|Add0~49_sumout ;
wire \bit_gen|control|Add0~50 ;
wire \bit_gen|control|Add0~41_sumout ;
wire \bit_gen|control|Add0~42 ;
wire \bit_gen|control|Add0~53_sumout ;
wire \bit_gen|control|Add0~54 ;
wire \bit_gen|control|Add0~45_sumout ;
wire \bit_gen|control|Add0~46 ;
wire \bit_gen|control|Add0~13_sumout ;
wire \bit_gen|control|Add0~14 ;
wire \bit_gen|control|Add0~25_sumout ;
wire \bit_gen|control|Add0~26 ;
wire \bit_gen|control|Add0~21_sumout ;
wire \bit_gen|control|Add0~22 ;
wire \bit_gen|control|Add0~29_sumout ;
wire \bit_gen|control|Add0~30 ;
wire \bit_gen|control|Add0~17_sumout ;
wire \bit_gen|control|Add0~18 ;
wire \bit_gen|control|Add0~5_sumout ;
wire \bit_gen|control|Add0~6 ;
wire \bit_gen|control|Add0~1_sumout ;
wire \bit_gen|control|Equal5~0_combout ;
wire \bit_gen|control|Equal6~0_combout ;
wire \bit_gen|control|Equal6~3_combout ;
wire \bit_gen|control|Equal5~1_combout ;
wire \bit_gen|control|Equal5~2_combout ;
wire \bit_gen|control|v_sync~0_combout ;
wire \bit_gen|control|Equal6~1_combout ;
wire \bit_gen|control|Equal6~2_combout ;
wire \bit_gen|control|v_sync~combout ;
wire \bit_gen|vga_vsync~q ;
wire \bit_gen|control|frame~combout ;
wire \bit_gen|control|line~combout ;
wire \bit_gen|control|bright~combout ;
wire \bit_gen|Add2~1_sumout ;
wire \bit_gen|Add0~38_cout ;
wire \bit_gen|Add0~30 ;
wire \bit_gen|Add0~34 ;
wire \bit_gen|Add0~26 ;
wire \bit_gen|Add0~6 ;
wire \bit_gen|Add0~10 ;
wire \bit_gen|Add0~13_sumout ;
wire \bit_gen|Add0~5_sumout ;
wire \bit_gen|Add0~14 ;
wire \bit_gen|Add0~17_sumout ;
wire \bit_gen|Add0~9_sumout ;
wire \bit_gen|Add0~33_sumout ;
wire \bit_gen|Add0~29_sumout ;
wire \bit_gen|Add0~25_sumout ;
wire \bit_gen|LessThan0~0_combout ;
wire \bit_gen|Add0~21_sumout ;
wire \bit_gen|LessThan0~1_combout ;
wire \bit_gen|sprx~1_combout ;
wire \bit_gen|sprx~0_combout ;
wire \bit_gen|sprx~2_combout ;
wire \bit_gen|sprx[9]~3_combout ;
wire \bit_gen|Add2~2 ;
wire \bit_gen|Add2~45_sumout ;
wire \bit_gen|Add2~46 ;
wire \bit_gen|Add2~25_sumout ;
wire \bit_gen|Add2~26 ;
wire \bit_gen|Add2~21_sumout ;
wire \bit_gen|sprx[5]~feeder_combout ;
wire \bit_gen|Add2~22 ;
wire \bit_gen|Add2~41_sumout ;
wire \bit_gen|Add2~42 ;
wire \bit_gen|Add2~33_sumout ;
wire \bit_gen|Add2~34 ;
wire \bit_gen|Add2~29_sumout ;
wire \bit_gen|sprx[8]~feeder_combout ;
wire \bit_gen|Add2~30 ;
wire \bit_gen|Add2~37_sumout ;
wire \bit_gen|Add2~38 ;
wire \bit_gen|Add2~53_sumout ;
wire \bit_gen|Add2~54 ;
wire \bit_gen|Add2~49_sumout ;
wire \bit_gen|Add2~50 ;
wire \bit_gen|Add2~17_sumout ;
wire \bit_gen|Add2~18 ;
wire \bit_gen|Add2~13_sumout ;
wire \bit_gen|Add2~14 ;
wire \bit_gen|Add2~9_sumout ;
wire \bit_gen|Add0~18 ;
wire \bit_gen|Add0~22 ;
wire \bit_gen|Add0~1_sumout ;
wire \bit_gen|LessThan0~3_combout ;
wire \bit_gen|LessThan0~2_combout ;
wire \bit_gen|dx~0_combout ;
wire \bit_gen|dx~q ;
wire \bit_gen|Add2~10 ;
wire \bit_gen|Add2~5_sumout ;
wire \bit_gen|sprite_f|state~26_combout ;
wire \bit_gen|sprite_f|state.REG_POS~q ;
wire \bit_gen|sprite_f|sprx_r[2]~0_combout ;
wire \bit_gen|sprite_f|Add1~58_cout ;
wire \bit_gen|sprite_f|Add1~30 ;
wire \bit_gen|sprite_f|Add1~26 ;
wire \bit_gen|sprite_f|Add1~22 ;
wire \bit_gen|sprite_f|Add1~42 ;
wire \bit_gen|sprite_f|Add1~38 ;
wire \bit_gen|sprite_f|Add1~34 ;
wire \bit_gen|sprite_f|Add1~54 ;
wire \bit_gen|sprite_f|Add1~50 ;
wire \bit_gen|sprite_f|Add1~46 ;
wire \bit_gen|sprite_f|Add1~18 ;
wire \bit_gen|sprite_f|Add1~14 ;
wire \bit_gen|sprite_f|Add1~10 ;
wire \bit_gen|sprite_f|Add1~6 ;
wire \bit_gen|sprite_f|Add1~1_sumout ;
wire \bit_gen|sprite_f|bmap_x~2_combout ;
wire \bit_gen|sprite_f|Add0~46_cout ;
wire \bit_gen|sprite_f|Add0~42 ;
wire \bit_gen|sprite_f|Add0~9_sumout ;
wire \bit_gen|sprite_f|state~27_combout ;
wire \bit_gen|sprite_f|state.ACTIVE~q ;
wire \bit_gen|sprite_f|Add0~10 ;
wire \bit_gen|sprite_f|Add0~13_sumout ;
wire \bit_gen|sprite_f|Add0~14 ;
wire \bit_gen|sprite_f|Add0~17_sumout ;
wire \bit_gen|sprite_f|state~23_combout ;
wire \bit_gen|sprite_f|state~20_combout ;
wire \bit_gen|sprite_f|Add0~18 ;
wire \bit_gen|sprite_f|Add0~1_sumout ;
wire \bit_gen|sprite_f|Add0~2 ;
wire \bit_gen|sprite_f|Add0~5_sumout ;
wire \bit_gen|sprite_f|Add0~6 ;
wire \bit_gen|sprite_f|Add0~22 ;
wire \bit_gen|sprite_f|Add0~26 ;
wire \bit_gen|sprite_f|Add0~29_sumout ;
wire \bit_gen|sprite_f|Add0~30 ;
wire \bit_gen|sprite_f|Add0~33_sumout ;
wire \bit_gen|sprite_f|Add0~25_sumout ;
wire \bit_gen|sprite_f|Add0~21_sumout ;
wire \bit_gen|sprite_f|Add0~34 ;
wire \bit_gen|sprite_f|Add0~37_sumout ;
wire \bit_gen|sprite_f|state~24_combout ;
wire \bit_gen|sprite_f|Add1~17_sumout ;
wire \bit_gen|sprite_f|LessThan2~9_combout ;
wire \bit_gen|sprite_f|Add1~9_sumout ;
wire \bit_gen|sprite_f|Add1~5_sumout ;
wire \bit_gen|sprite_f|Add1~13_sumout ;
wire \bit_gen|sprite_f|LessThan2~0_combout ;
wire \bit_gen|sprite_f|LessThan2~14_combout ;
wire \bit_gen|sprite_f|LessThan2~15_combout ;
wire \bit_gen|sprite_f|Add1~41_sumout ;
wire \bit_gen|sprite_f|Add1~33_sumout ;
wire \bit_gen|sprite_f|Add1~37_sumout ;
wire \bit_gen|sprite_f|LessThan2~5_combout ;
wire \bit_gen|sprite_f|LessThan2~3_combout ;
wire \bit_gen|sprite_f|Add1~45_sumout ;
wire \bit_gen|sprite_f|Add1~53_sumout ;
wire \bit_gen|sprite_f|Add1~49_sumout ;
wire \bit_gen|sprite_f|LessThan2~6_combout ;
wire \bit_gen|sprite_f|LessThan2~1_combout ;
wire \bit_gen|sprite_f|LessThan2~7_combout ;
wire \bit_gen|sprite_f|Add1~21_sumout ;
wire \bit_gen|sprite_f|Add1~25_sumout ;
wire \bit_gen|sprite_f|Add1~29_sumout ;
wire \bit_gen|sprite_f|LessThan2~2_combout ;
wire \bit_gen|sprite_f|LessThan2~12_combout ;
wire \bit_gen|sprite_f|LessThan2~13_combout ;
wire \bit_gen|sprite_f|LessThan2~16_combout ;
wire \bit_gen|sprite_f|state~25_combout ;
wire \bit_gen|sprite_f|state.WAIT_POS~q ;
wire \bit_gen|sprite_f|cnt_x~3_combout ;
wire \bit_gen|sprite_f|cnt_x[3]~1_combout ;
wire \bit_gen|sprite_f|cnt_x~2_combout ;
wire \bit_gen|sprite_f|cnt_x~0_combout ;
wire \bit_gen|sprite_f|Equal2~0_combout ;
wire \bit_gen|sprite_f|bmap_x[0]~0_combout ;
wire \bit_gen|sprite_f|bmap_x~3_combout ;
wire \bit_gen|sprite_f|bmap_x~1_combout ;
wire \bit_gen|sprite_f|state~18_combout ;
wire \bit_gen|sprite_f|Equal1~3_combout ;
wire \bit_gen|sprite_f|Equal1~4_combout ;
wire \bit_gen|sprite_f|state~19_combout ;
wire \bit_gen|sprite_f|LessThan2~10_combout ;
wire \bit_gen|sprite_f|LessThan2~11_combout ;
wire \bit_gen|sprite_f|LessThan2~4_combout ;
wire \bit_gen|sprite_f|LessThan2~8_combout ;
wire \bit_gen|sprite_f|state~21_combout ;
wire \bit_gen|sprite_f|state.SPR_LINE~q ;
wire \bit_gen|sprite_f|Add2~26_cout ;
wire \bit_gen|sprite_f|Add2~27 ;
wire \bit_gen|sprite_f|Add2~22_cout ;
wire \bit_gen|sprite_f|Add2~23 ;
wire \bit_gen|sprite_f|Add2~18_cout ;
wire \bit_gen|sprite_f|Add2~19 ;
wire \bit_gen|sprite_f|Add2~6 ;
wire \bit_gen|sprite_f|Add2~7 ;
wire \bit_gen|sprite_f|Add2~1_sumout ;
wire \bit_gen|sprite_f|Add2~5_sumout ;
wire \bit_gen|sprite_f|Add2~2 ;
wire \bit_gen|sprite_f|Add2~3 ;
wire \bit_gen|sprite_f|Add2~9_sumout ;
wire \bit_gen|sprite_f|Add4~0_combout ;
wire \bit_gen|sprite_f|spr_rom_addr[0]~feeder_combout ;
wire \bit_gen|sprite_f|spr_rom_addr[0]~_wirecell_combout ;
wire \bit_gen|sprite_f|spr_rom_addr~4_combout ;
wire \bit_gen|sprite_f|spr_rom_addr~3_combout ;
wire \bit_gen|sprite_f|Add5~0_combout ;
wire \bit_gen|sprite_f|spr_rom_addr~0_combout ;
wire \bit_gen|sprite_f|Add5~1_combout ;
wire \bit_gen|sprite_f|spr_rom_addr~1_combout ;
wire \bit_gen|sprite_f|Add4~1_combout ;
wire \bit_gen|sprite_f|Add0~41_sumout ;
wire \bit_gen|sprite_f|Add2~10 ;
wire \bit_gen|sprite_f|Add2~11 ;
wire \bit_gen|sprite_f|Add2~13_sumout ;
wire \bit_gen|sprite_f|spr_rom_addr~2_combout ;
wire \bit_gen|sprite_f|pix~3_combout ;
wire \bit_gen|sprite_f|pix~4_combout ;
wire \bit_gen|sprite_f|state~22_combout ;
wire \bit_gen|sprite_f|state.WAIT_DATA~q ;
wire \bit_gen|sprite_f|drawing~0_combout ;
wire \bit_gen|sprite_f|spr_rom|memory~0_combout ;
wire \bit_gen|sprite_f|pix~2_combout ;
wire \bit_gen|sprite_f|pix~0_combout ;
wire \bit_gen|sprite_f|pix~1_combout ;
wire \bit_gen|sprite_f|pix~5_combout ;
wire \bit_gen|sprite_f|pix~6_combout ;
wire \bit_gen|sprite_f|state~17_combout ;
wire \bit_gen|sprite_f|drawing~q ;
wire \bit_gen|drawing_t1~0_combout ;
wire \bit_gen|drawing_t1~q ;
wire \bit_gen|clut_mem|ram~0_combout ;
wire \bit_gen|display_r[4]~0_combout ;
wire \bit_gen|clut_mem|ram~1_combout ;
wire \bit_gen|display_r[5]~1_combout ;
wire \bit_gen|clut_mem|ram~2_combout ;
wire \bit_gen|display_r[6]~2_combout ;
wire \bit_gen|clut_mem|ram~3_combout ;
wire \bit_gen|display_r[7]~3_combout ;
wire \bit_gen|clut_mem|ram~4_combout ;
wire \bit_gen|display_g[4]~0_combout ;
wire \bit_gen|clut_mem|ram~5_combout ;
wire \bit_gen|display_g[5]~1_combout ;
wire \bit_gen|clut_mem|ram~6_combout ;
wire \bit_gen|display_g[6]~2_combout ;
wire \bit_gen|clut_mem|ram~7_combout ;
wire \bit_gen|display_g[7]~3_combout ;
wire \bit_gen|clut_mem|ram~8_combout ;
wire \bit_gen|display_b[4]~0_combout ;
wire \bit_gen|clut_mem|ram~9_combout ;
wire \bit_gen|display_b[5]~1_combout ;
wire \bit_gen|clut_mem|ram~10_combout ;
wire \bit_gen|display_b[6]~2_combout ;
wire \bit_gen|clut_mem|ram~11_combout ;
wire \bit_gen|display_b[7]~3_combout ;
wire [11:0] \bit_gen|clut_mem|data_out ;
wire [7:0] \bit_gen|vga_r ;
wire [7:0] \bit_gen|vga_g ;
wire [7:0] \bit_gen|vga_b ;
wire [15:0] \bit_gen|control|v_count ;
wire [5:0] \bit_gen|sprite_f|spr_rom_addr ;
wire [15:0] \bit_gen|control|h_count ;
wire [3:0] \bit_gen|sprite_f|pix ;
wire [15:0] \bit_gen|sprx ;
wire [3:0] \bit_gen|sprite_f|cnt_x ;
wire [2:0] \bit_gen|sprite_f|bmap_x ;
wire [15:0] \bit_gen|sprite_f|sprx_r ;


// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \clk_25MHz~output (
	.i(\bit_gen|control|clk_25MHz~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_25MHz),
	.obar());
// synopsys translate_off
defparam \clk_25MHz~output .bus_hold = "false";
defparam \clk_25MHz~output .open_drain_output = "false";
defparam \clk_25MHz~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \h_sync~output (
	.i(\bit_gen|vga_hsync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(h_sync),
	.obar());
// synopsys translate_off
defparam \h_sync~output .bus_hold = "false";
defparam \h_sync~output .open_drain_output = "false";
defparam \h_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \v_sync~output (
	.i(\bit_gen|vga_vsync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(v_sync),
	.obar());
// synopsys translate_off
defparam \v_sync~output .bus_hold = "false";
defparam \v_sync~output .open_drain_output = "false";
defparam \v_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \sync_n~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync_n),
	.obar());
// synopsys translate_off
defparam \sync_n~output .bus_hold = "false";
defparam \sync_n~output .open_drain_output = "false";
defparam \sync_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \blank_n~output (
	.i(\bit_gen|control|bright~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blank_n),
	.obar());
// synopsys translate_off
defparam \blank_n~output .bus_hold = "false";
defparam \blank_n~output .open_drain_output = "false";
defparam \blank_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \red_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red_out[0]),
	.obar());
// synopsys translate_off
defparam \red_out[0]~output .bus_hold = "false";
defparam \red_out[0]~output .open_drain_output = "false";
defparam \red_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \red_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red_out[1]),
	.obar());
// synopsys translate_off
defparam \red_out[1]~output .bus_hold = "false";
defparam \red_out[1]~output .open_drain_output = "false";
defparam \red_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \red_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red_out[2]),
	.obar());
// synopsys translate_off
defparam \red_out[2]~output .bus_hold = "false";
defparam \red_out[2]~output .open_drain_output = "false";
defparam \red_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \red_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red_out[3]),
	.obar());
// synopsys translate_off
defparam \red_out[3]~output .bus_hold = "false";
defparam \red_out[3]~output .open_drain_output = "false";
defparam \red_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \red_out[4]~output (
	.i(\bit_gen|vga_r [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red_out[4]),
	.obar());
// synopsys translate_off
defparam \red_out[4]~output .bus_hold = "false";
defparam \red_out[4]~output .open_drain_output = "false";
defparam \red_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \red_out[5]~output (
	.i(\bit_gen|vga_r [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red_out[5]),
	.obar());
// synopsys translate_off
defparam \red_out[5]~output .bus_hold = "false";
defparam \red_out[5]~output .open_drain_output = "false";
defparam \red_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \red_out[6]~output (
	.i(\bit_gen|vga_r [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red_out[6]),
	.obar());
// synopsys translate_off
defparam \red_out[6]~output .bus_hold = "false";
defparam \red_out[6]~output .open_drain_output = "false";
defparam \red_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \red_out[7]~output (
	.i(\bit_gen|vga_r [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red_out[7]),
	.obar());
// synopsys translate_off
defparam \red_out[7]~output .bus_hold = "false";
defparam \red_out[7]~output .open_drain_output = "false";
defparam \red_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \green_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green_out[0]),
	.obar());
// synopsys translate_off
defparam \green_out[0]~output .bus_hold = "false";
defparam \green_out[0]~output .open_drain_output = "false";
defparam \green_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \green_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green_out[1]),
	.obar());
// synopsys translate_off
defparam \green_out[1]~output .bus_hold = "false";
defparam \green_out[1]~output .open_drain_output = "false";
defparam \green_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \green_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green_out[2]),
	.obar());
// synopsys translate_off
defparam \green_out[2]~output .bus_hold = "false";
defparam \green_out[2]~output .open_drain_output = "false";
defparam \green_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \green_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green_out[3]),
	.obar());
// synopsys translate_off
defparam \green_out[3]~output .bus_hold = "false";
defparam \green_out[3]~output .open_drain_output = "false";
defparam \green_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \green_out[4]~output (
	.i(\bit_gen|vga_g [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green_out[4]),
	.obar());
// synopsys translate_off
defparam \green_out[4]~output .bus_hold = "false";
defparam \green_out[4]~output .open_drain_output = "false";
defparam \green_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \green_out[5]~output (
	.i(\bit_gen|vga_g [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green_out[5]),
	.obar());
// synopsys translate_off
defparam \green_out[5]~output .bus_hold = "false";
defparam \green_out[5]~output .open_drain_output = "false";
defparam \green_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \green_out[6]~output (
	.i(\bit_gen|vga_g [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green_out[6]),
	.obar());
// synopsys translate_off
defparam \green_out[6]~output .bus_hold = "false";
defparam \green_out[6]~output .open_drain_output = "false";
defparam \green_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \green_out[7]~output (
	.i(\bit_gen|vga_g [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green_out[7]),
	.obar());
// synopsys translate_off
defparam \green_out[7]~output .bus_hold = "false";
defparam \green_out[7]~output .open_drain_output = "false";
defparam \green_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \blue_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue_out[0]),
	.obar());
// synopsys translate_off
defparam \blue_out[0]~output .bus_hold = "false";
defparam \blue_out[0]~output .open_drain_output = "false";
defparam \blue_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \blue_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue_out[1]),
	.obar());
// synopsys translate_off
defparam \blue_out[1]~output .bus_hold = "false";
defparam \blue_out[1]~output .open_drain_output = "false";
defparam \blue_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \blue_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue_out[2]),
	.obar());
// synopsys translate_off
defparam \blue_out[2]~output .bus_hold = "false";
defparam \blue_out[2]~output .open_drain_output = "false";
defparam \blue_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \blue_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue_out[3]),
	.obar());
// synopsys translate_off
defparam \blue_out[3]~output .bus_hold = "false";
defparam \blue_out[3]~output .open_drain_output = "false";
defparam \blue_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \blue_out[4]~output (
	.i(\bit_gen|vga_b [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue_out[4]),
	.obar());
// synopsys translate_off
defparam \blue_out[4]~output .bus_hold = "false";
defparam \blue_out[4]~output .open_drain_output = "false";
defparam \blue_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \blue_out[5]~output (
	.i(\bit_gen|vga_b [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue_out[5]),
	.obar());
// synopsys translate_off
defparam \blue_out[5]~output .bus_hold = "false";
defparam \blue_out[5]~output .open_drain_output = "false";
defparam \blue_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \blue_out[6]~output (
	.i(\bit_gen|vga_b [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue_out[6]),
	.obar());
// synopsys translate_off
defparam \blue_out[6]~output .bus_hold = "false";
defparam \blue_out[6]~output .open_drain_output = "false";
defparam \blue_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \blue_out[7]~output (
	.i(\bit_gen|vga_b [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue_out[7]),
	.obar());
// synopsys translate_off
defparam \blue_out[7]~output .bus_hold = "false";
defparam \blue_out[7]~output .open_drain_output = "false";
defparam \blue_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk_50MHz~input (
	.i(clk_50MHz),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_50MHz~input_o ));
// synopsys translate_off
defparam \clk_50MHz~input .bus_hold = "false";
defparam \clk_50MHz~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N27
cyclonev_lcell_comb \bit_gen|control|clk_25MHz~0 (
// Equation(s):
// \bit_gen|control|clk_25MHz~0_combout  = ( !\bit_gen|control|clk_25MHz~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bit_gen|control|clk_25MHz~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|control|clk_25MHz~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|clk_25MHz~0 .extended_lut = "off";
defparam \bit_gen|control|clk_25MHz~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \bit_gen|control|clk_25MHz~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \clear~input (
	.i(clear),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clear~input_o ));
// synopsys translate_off
defparam \clear~input .bus_hold = "false";
defparam \clear~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y68_N59
dffeas \bit_gen|control|clk_25MHz (
	.clk(\clk_50MHz~input_o ),
	.d(gnd),
	.asdata(\bit_gen|control|clk_25MHz~0_combout ),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|clk_25MHz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|clk_25MHz .is_wysiwyg = "true";
defparam \bit_gen|control|clk_25MHz .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk_50MHz~inputCLKENA0 (
	.inclk(\clk_50MHz~input_o ),
	.ena(vcc),
	.outclk(\clk_50MHz~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk_50MHz~inputCLKENA0 .clock_type = "global clock";
defparam \clk_50MHz~inputCLKENA0 .disable_mode = "low";
defparam \clk_50MHz~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk_50MHz~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk_50MHz~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N0
cyclonev_lcell_comb \bit_gen|control|Add1~13 (
// Equation(s):
// \bit_gen|control|Add1~13_sumout  = SUM(( \bit_gen|control|h_count [0] ) + ( VCC ) + ( !VCC ))
// \bit_gen|control|Add1~14  = CARRY(( \bit_gen|control|h_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bit_gen|control|h_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add1~13_sumout ),
	.cout(\bit_gen|control|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add1~13 .extended_lut = "off";
defparam \bit_gen|control|Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \bit_gen|control|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N15
cyclonev_lcell_comb \bit_gen|control|Add1~5 (
// Equation(s):
// \bit_gen|control|Add1~5_sumout  = SUM(( \bit_gen|control|h_count [5] ) + ( GND ) + ( \bit_gen|control|Add1~42  ))
// \bit_gen|control|Add1~6  = CARRY(( \bit_gen|control|h_count [5] ) + ( GND ) + ( \bit_gen|control|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|control|h_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add1~5_sumout ),
	.cout(\bit_gen|control|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add1~5 .extended_lut = "off";
defparam \bit_gen|control|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \bit_gen|control|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N18
cyclonev_lcell_comb \bit_gen|control|Add1~9 (
// Equation(s):
// \bit_gen|control|Add1~9_sumout  = SUM(( \bit_gen|control|h_count [6] ) + ( GND ) + ( \bit_gen|control|Add1~6  ))
// \bit_gen|control|Add1~10  = CARRY(( \bit_gen|control|h_count [6] ) + ( GND ) + ( \bit_gen|control|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|control|h_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add1~9_sumout ),
	.cout(\bit_gen|control|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add1~9 .extended_lut = "off";
defparam \bit_gen|control|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \bit_gen|control|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N20
dffeas \bit_gen|control|h_count[6] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal0~1_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|h_count[6] .is_wysiwyg = "true";
defparam \bit_gen|control|h_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N21
cyclonev_lcell_comb \bit_gen|control|Add1~45 (
// Equation(s):
// \bit_gen|control|Add1~45_sumout  = SUM(( \bit_gen|control|h_count [7] ) + ( GND ) + ( \bit_gen|control|Add1~10  ))
// \bit_gen|control|Add1~46  = CARRY(( \bit_gen|control|h_count [7] ) + ( GND ) + ( \bit_gen|control|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bit_gen|control|h_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add1~45_sumout ),
	.cout(\bit_gen|control|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add1~45 .extended_lut = "off";
defparam \bit_gen|control|Add1~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \bit_gen|control|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N23
dffeas \bit_gen|control|h_count[7] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal0~1_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|h_count[7] .is_wysiwyg = "true";
defparam \bit_gen|control|h_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N24
cyclonev_lcell_comb \bit_gen|control|Add1~49 (
// Equation(s):
// \bit_gen|control|Add1~49_sumout  = SUM(( \bit_gen|control|h_count [8] ) + ( GND ) + ( \bit_gen|control|Add1~46  ))
// \bit_gen|control|Add1~50  = CARRY(( \bit_gen|control|h_count [8] ) + ( GND ) + ( \bit_gen|control|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|control|h_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add1~49_sumout ),
	.cout(\bit_gen|control|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add1~49 .extended_lut = "off";
defparam \bit_gen|control|Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \bit_gen|control|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N26
dffeas \bit_gen|control|h_count[8] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal0~1_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|h_count[8] .is_wysiwyg = "true";
defparam \bit_gen|control|h_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N27
cyclonev_lcell_comb \bit_gen|control|Add1~37 (
// Equation(s):
// \bit_gen|control|Add1~37_sumout  = SUM(( \bit_gen|control|h_count [9] ) + ( GND ) + ( \bit_gen|control|Add1~50  ))
// \bit_gen|control|Add1~38  = CARRY(( \bit_gen|control|h_count [9] ) + ( GND ) + ( \bit_gen|control|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bit_gen|control|h_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add1~37_sumout ),
	.cout(\bit_gen|control|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add1~37 .extended_lut = "off";
defparam \bit_gen|control|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \bit_gen|control|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N29
dffeas \bit_gen|control|h_count[9] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal0~1_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|h_count[9] .is_wysiwyg = "true";
defparam \bit_gen|control|h_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N30
cyclonev_lcell_comb \bit_gen|control|Add1~25 (
// Equation(s):
// \bit_gen|control|Add1~25_sumout  = SUM(( \bit_gen|control|h_count [10] ) + ( GND ) + ( \bit_gen|control|Add1~38  ))
// \bit_gen|control|Add1~26  = CARRY(( \bit_gen|control|h_count [10] ) + ( GND ) + ( \bit_gen|control|Add1~38  ))

	.dataa(gnd),
	.datab(!\bit_gen|control|h_count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add1~25_sumout ),
	.cout(\bit_gen|control|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add1~25 .extended_lut = "off";
defparam \bit_gen|control|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \bit_gen|control|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N32
dffeas \bit_gen|control|h_count[10] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal0~1_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|h_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|h_count[10] .is_wysiwyg = "true";
defparam \bit_gen|control|h_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N33
cyclonev_lcell_comb \bit_gen|control|Add1~29 (
// Equation(s):
// \bit_gen|control|Add1~29_sumout  = SUM(( \bit_gen|control|h_count [11] ) + ( GND ) + ( \bit_gen|control|Add1~26  ))
// \bit_gen|control|Add1~30  = CARRY(( \bit_gen|control|h_count [11] ) + ( GND ) + ( \bit_gen|control|Add1~26  ))

	.dataa(!\bit_gen|control|h_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add1~29_sumout ),
	.cout(\bit_gen|control|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add1~29 .extended_lut = "off";
defparam \bit_gen|control|Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \bit_gen|control|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N35
dffeas \bit_gen|control|h_count[11] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal0~1_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|h_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|h_count[11] .is_wysiwyg = "true";
defparam \bit_gen|control|h_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N36
cyclonev_lcell_comb \bit_gen|control|Add1~1 (
// Equation(s):
// \bit_gen|control|Add1~1_sumout  = SUM(( \bit_gen|control|h_count [12] ) + ( GND ) + ( \bit_gen|control|Add1~30  ))
// \bit_gen|control|Add1~2  = CARRY(( \bit_gen|control|h_count [12] ) + ( GND ) + ( \bit_gen|control|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|control|h_count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add1~1_sumout ),
	.cout(\bit_gen|control|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add1~1 .extended_lut = "off";
defparam \bit_gen|control|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \bit_gen|control|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N38
dffeas \bit_gen|control|h_count[12] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal0~1_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|h_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|h_count[12] .is_wysiwyg = "true";
defparam \bit_gen|control|h_count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N57
cyclonev_lcell_comb \bit_gen|sprite_f|Equal1~2 (
// Equation(s):
// \bit_gen|sprite_f|Equal1~2_combout  = ( \bit_gen|control|h_count [3] & ( !\bit_gen|control|h_count [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bit_gen|control|h_count [7]),
	.datae(gnd),
	.dataf(!\bit_gen|control|h_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Equal1~2 .extended_lut = "off";
defparam \bit_gen|sprite_f|Equal1~2 .lut_mask = 64'h00000000FF00FF00;
defparam \bit_gen|sprite_f|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N0
cyclonev_lcell_comb \bit_gen|sprite_f|Equal1~1 (
// Equation(s):
// \bit_gen|sprite_f|Equal1~1_combout  = ( \bit_gen|control|h_count [4] & ( \bit_gen|control|h_count [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bit_gen|control|h_count [9]),
	.datae(gnd),
	.dataf(!\bit_gen|control|h_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Equal1~1 .extended_lut = "off";
defparam \bit_gen|sprite_f|Equal1~1 .lut_mask = 64'h0000000000FF00FF;
defparam \bit_gen|sprite_f|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N39
cyclonev_lcell_comb \bit_gen|control|Add1~21 (
// Equation(s):
// \bit_gen|control|Add1~21_sumout  = SUM(( \bit_gen|control|h_count [13] ) + ( GND ) + ( \bit_gen|control|Add1~2  ))
// \bit_gen|control|Add1~22  = CARRY(( \bit_gen|control|h_count [13] ) + ( GND ) + ( \bit_gen|control|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|control|h_count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add1~21_sumout ),
	.cout(\bit_gen|control|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add1~21 .extended_lut = "off";
defparam \bit_gen|control|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \bit_gen|control|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N41
dffeas \bit_gen|control|h_count[13] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal0~1_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|h_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|h_count[13] .is_wysiwyg = "true";
defparam \bit_gen|control|h_count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N42
cyclonev_lcell_comb \bit_gen|control|Add1~33 (
// Equation(s):
// \bit_gen|control|Add1~33_sumout  = SUM(( \bit_gen|control|h_count [14] ) + ( GND ) + ( \bit_gen|control|Add1~22  ))
// \bit_gen|control|Add1~34  = CARRY(( \bit_gen|control|h_count [14] ) + ( GND ) + ( \bit_gen|control|Add1~22  ))

	.dataa(gnd),
	.datab(!\bit_gen|control|h_count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add1~33_sumout ),
	.cout(\bit_gen|control|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add1~33 .extended_lut = "off";
defparam \bit_gen|control|Add1~33 .lut_mask = 64'h0000FFFF00003333;
defparam \bit_gen|control|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N44
dffeas \bit_gen|control|h_count[14] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal0~1_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|h_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|h_count[14] .is_wysiwyg = "true";
defparam \bit_gen|control|h_count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N45
cyclonev_lcell_comb \bit_gen|control|Add1~17 (
// Equation(s):
// \bit_gen|control|Add1~17_sumout  = SUM(( \bit_gen|control|h_count [15] ) + ( GND ) + ( \bit_gen|control|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|control|h_count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add1~17 .extended_lut = "off";
defparam \bit_gen|control|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \bit_gen|control|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N47
dffeas \bit_gen|control|h_count[15] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal0~1_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|h_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|h_count[15] .is_wysiwyg = "true";
defparam \bit_gen|control|h_count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N48
cyclonev_lcell_comb \bit_gen|sprite_f|Equal1~0 (
// Equation(s):
// \bit_gen|sprite_f|Equal1~0_combout  = ( !\bit_gen|control|h_count [0] & ( !\bit_gen|control|h_count [11] & ( (!\bit_gen|control|h_count [13] & (!\bit_gen|control|h_count [10] & (!\bit_gen|control|h_count [15] & !\bit_gen|control|h_count [14]))) ) ) )

	.dataa(!\bit_gen|control|h_count [13]),
	.datab(!\bit_gen|control|h_count [10]),
	.datac(!\bit_gen|control|h_count [15]),
	.datad(!\bit_gen|control|h_count [14]),
	.datae(!\bit_gen|control|h_count [0]),
	.dataf(!\bit_gen|control|h_count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Equal1~0 .extended_lut = "off";
defparam \bit_gen|sprite_f|Equal1~0 .lut_mask = 64'h8000000000000000;
defparam \bit_gen|sprite_f|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N12
cyclonev_lcell_comb \bit_gen|control|Equal0~0 (
// Equation(s):
// \bit_gen|control|Equal0~0_combout  = ( !\bit_gen|control|h_count [6] & ( !\bit_gen|control|h_count [1] & ( (\bit_gen|control|h_count [8] & (!\bit_gen|control|h_count [2] & !\bit_gen|control|h_count [5])) ) ) )

	.dataa(gnd),
	.datab(!\bit_gen|control|h_count [8]),
	.datac(!\bit_gen|control|h_count [2]),
	.datad(!\bit_gen|control|h_count [5]),
	.datae(!\bit_gen|control|h_count [6]),
	.dataf(!\bit_gen|control|h_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|control|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Equal0~0 .extended_lut = "off";
defparam \bit_gen|control|Equal0~0 .lut_mask = 64'h3000000000000000;
defparam \bit_gen|control|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N54
cyclonev_lcell_comb \bit_gen|control|Equal0~1 (
// Equation(s):
// \bit_gen|control|Equal0~1_combout  = ( \bit_gen|control|Equal0~0_combout  & ( (!\bit_gen|control|h_count [12] & (\bit_gen|sprite_f|Equal1~2_combout  & (\bit_gen|sprite_f|Equal1~1_combout  & \bit_gen|sprite_f|Equal1~0_combout ))) ) )

	.dataa(!\bit_gen|control|h_count [12]),
	.datab(!\bit_gen|sprite_f|Equal1~2_combout ),
	.datac(!\bit_gen|sprite_f|Equal1~1_combout ),
	.datad(!\bit_gen|sprite_f|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\bit_gen|control|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|control|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Equal0~1 .extended_lut = "off";
defparam \bit_gen|control|Equal0~1 .lut_mask = 64'h0000000000020002;
defparam \bit_gen|control|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N2
dffeas \bit_gen|control|h_count[0] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal0~1_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|h_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|h_count[0] .is_wysiwyg = "true";
defparam \bit_gen|control|h_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N3
cyclonev_lcell_comb \bit_gen|control|Add1~57 (
// Equation(s):
// \bit_gen|control|Add1~57_sumout  = SUM(( \bit_gen|control|h_count [1] ) + ( GND ) + ( \bit_gen|control|Add1~14  ))
// \bit_gen|control|Add1~58  = CARRY(( \bit_gen|control|h_count [1] ) + ( GND ) + ( \bit_gen|control|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bit_gen|control|h_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add1~57_sumout ),
	.cout(\bit_gen|control|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add1~57 .extended_lut = "off";
defparam \bit_gen|control|Add1~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \bit_gen|control|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N5
dffeas \bit_gen|control|h_count[1] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal0~1_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|h_count[1] .is_wysiwyg = "true";
defparam \bit_gen|control|h_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N6
cyclonev_lcell_comb \bit_gen|control|Add1~61 (
// Equation(s):
// \bit_gen|control|Add1~61_sumout  = SUM(( \bit_gen|control|h_count [2] ) + ( GND ) + ( \bit_gen|control|Add1~58  ))
// \bit_gen|control|Add1~62  = CARRY(( \bit_gen|control|h_count [2] ) + ( GND ) + ( \bit_gen|control|Add1~58  ))

	.dataa(gnd),
	.datab(!\bit_gen|control|h_count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add1~61_sumout ),
	.cout(\bit_gen|control|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add1~61 .extended_lut = "off";
defparam \bit_gen|control|Add1~61 .lut_mask = 64'h0000FFFF00003333;
defparam \bit_gen|control|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N8
dffeas \bit_gen|control|h_count[2] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal0~1_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|h_count[2] .is_wysiwyg = "true";
defparam \bit_gen|control|h_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N9
cyclonev_lcell_comb \bit_gen|control|Add1~53 (
// Equation(s):
// \bit_gen|control|Add1~53_sumout  = SUM(( \bit_gen|control|h_count [3] ) + ( GND ) + ( \bit_gen|control|Add1~62  ))
// \bit_gen|control|Add1~54  = CARRY(( \bit_gen|control|h_count [3] ) + ( GND ) + ( \bit_gen|control|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|control|h_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add1~53_sumout ),
	.cout(\bit_gen|control|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add1~53 .extended_lut = "off";
defparam \bit_gen|control|Add1~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \bit_gen|control|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N11
dffeas \bit_gen|control|h_count[3] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal0~1_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|h_count[3] .is_wysiwyg = "true";
defparam \bit_gen|control|h_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N12
cyclonev_lcell_comb \bit_gen|control|Add1~41 (
// Equation(s):
// \bit_gen|control|Add1~41_sumout  = SUM(( \bit_gen|control|h_count [4] ) + ( GND ) + ( \bit_gen|control|Add1~54  ))
// \bit_gen|control|Add1~42  = CARRY(( \bit_gen|control|h_count [4] ) + ( GND ) + ( \bit_gen|control|Add1~54  ))

	.dataa(gnd),
	.datab(!\bit_gen|control|h_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add1~41_sumout ),
	.cout(\bit_gen|control|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add1~41 .extended_lut = "off";
defparam \bit_gen|control|Add1~41 .lut_mask = 64'h0000FFFF00003333;
defparam \bit_gen|control|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N14
dffeas \bit_gen|control|h_count[4] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal0~1_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|h_count[4] .is_wysiwyg = "true";
defparam \bit_gen|control|h_count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y68_N17
dffeas \bit_gen|control|h_count[5] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal0~1_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|h_count[5] .is_wysiwyg = "true";
defparam \bit_gen|control|h_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N42
cyclonev_lcell_comb \bit_gen|control|Equal2~0 (
// Equation(s):
// \bit_gen|control|Equal2~0_combout  = ( !\bit_gen|control|h_count [2] & ( (!\bit_gen|control|h_count [1] & (!\bit_gen|control|h_count [3] & !\bit_gen|control|h_count [8])) ) )

	.dataa(gnd),
	.datab(!\bit_gen|control|h_count [1]),
	.datac(!\bit_gen|control|h_count [3]),
	.datad(!\bit_gen|control|h_count [8]),
	.datae(gnd),
	.dataf(!\bit_gen|control|h_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|control|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Equal2~0 .extended_lut = "off";
defparam \bit_gen|control|Equal2~0 .lut_mask = 64'hC000C00000000000;
defparam \bit_gen|control|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N48
cyclonev_lcell_comb \bit_gen|control|Equal2~1 (
// Equation(s):
// \bit_gen|control|Equal2~1_combout  = ( !\bit_gen|control|h_count [6] & ( (!\bit_gen|control|h_count [5] & (!\bit_gen|control|h_count [9] & (!\bit_gen|control|h_count [7] & !\bit_gen|control|h_count [4]))) ) )

	.dataa(!\bit_gen|control|h_count [5]),
	.datab(!\bit_gen|control|h_count [9]),
	.datac(!\bit_gen|control|h_count [7]),
	.datad(!\bit_gen|control|h_count [4]),
	.datae(gnd),
	.dataf(!\bit_gen|control|h_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|control|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Equal2~1 .extended_lut = "off";
defparam \bit_gen|control|Equal2~1 .lut_mask = 64'h8000800000000000;
defparam \bit_gen|control|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N45
cyclonev_lcell_comb \bit_gen|control|Equal2~2 (
// Equation(s):
// \bit_gen|control|Equal2~2_combout  = ( \bit_gen|control|Equal2~1_combout  & ( (!\bit_gen|control|h_count [12] & (\bit_gen|sprite_f|Equal1~0_combout  & \bit_gen|control|Equal2~0_combout )) ) )

	.dataa(!\bit_gen|control|h_count [12]),
	.datab(gnd),
	.datac(!\bit_gen|sprite_f|Equal1~0_combout ),
	.datad(!\bit_gen|control|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\bit_gen|control|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|control|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Equal2~2 .extended_lut = "off";
defparam \bit_gen|control|Equal2~2 .lut_mask = 64'h00000000000A000A;
defparam \bit_gen|control|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N3
cyclonev_lcell_comb \bit_gen|control|Equal3~0 (
// Equation(s):
// \bit_gen|control|Equal3~0_combout  = ( !\bit_gen|control|h_count [1] & ( (\bit_gen|control|h_count [7] & (!\bit_gen|control|h_count [8] & (!\bit_gen|control|h_count [2] & !\bit_gen|control|h_count [3]))) ) )

	.dataa(!\bit_gen|control|h_count [7]),
	.datab(!\bit_gen|control|h_count [8]),
	.datac(!\bit_gen|control|h_count [2]),
	.datad(!\bit_gen|control|h_count [3]),
	.datae(gnd),
	.dataf(!\bit_gen|control|h_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|control|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Equal3~0 .extended_lut = "off";
defparam \bit_gen|control|Equal3~0 .lut_mask = 64'h4000400000000000;
defparam \bit_gen|control|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N54
cyclonev_lcell_comb \bit_gen|control|Equal3~2 (
// Equation(s):
// \bit_gen|control|Equal3~2_combout  = ( !\bit_gen|control|h_count [12] & ( (\bit_gen|sprite_f|Equal1~0_combout  & (\bit_gen|control|Equal3~0_combout  & \bit_gen|sprite_f|Equal1~1_combout )) ) )

	.dataa(gnd),
	.datab(!\bit_gen|sprite_f|Equal1~0_combout ),
	.datac(!\bit_gen|control|Equal3~0_combout ),
	.datad(!\bit_gen|sprite_f|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\bit_gen|control|h_count [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|control|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Equal3~2 .extended_lut = "off";
defparam \bit_gen|control|Equal3~2 .lut_mask = 64'h0003000300000000;
defparam \bit_gen|control|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N57
cyclonev_lcell_comb \bit_gen|control|h_sync~0 (
// Equation(s):
// \bit_gen|control|h_sync~0_combout  = ( \bit_gen|control|h_count [6] & ( ((\bit_gen|control|h_count [5] & \bit_gen|control|Equal3~2_combout )) # (\bit_gen|control|Equal2~2_combout ) ) ) # ( !\bit_gen|control|h_count [6] & ( 
// \bit_gen|control|Equal2~2_combout  ) )

	.dataa(!\bit_gen|control|h_count [5]),
	.datab(gnd),
	.datac(!\bit_gen|control|Equal2~2_combout ),
	.datad(!\bit_gen|control|Equal3~2_combout ),
	.datae(gnd),
	.dataf(!\bit_gen|control|h_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|control|h_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|h_sync~0 .extended_lut = "off";
defparam \bit_gen|control|h_sync~0 .lut_mask = 64'h0F0F0F0F0F5F0F5F;
defparam \bit_gen|control|h_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N24
cyclonev_lcell_comb \bit_gen|control|Equal3~1 (
// Equation(s):
// \bit_gen|control|Equal3~1_combout  = ( \bit_gen|control|Equal3~0_combout  & ( !\bit_gen|control|h_count [12] & ( (!\bit_gen|control|h_count [5] & (\bit_gen|sprite_f|Equal1~0_combout  & (\bit_gen|sprite_f|Equal1~1_combout  & !\bit_gen|control|h_count 
// [6]))) ) ) )

	.dataa(!\bit_gen|control|h_count [5]),
	.datab(!\bit_gen|sprite_f|Equal1~0_combout ),
	.datac(!\bit_gen|sprite_f|Equal1~1_combout ),
	.datad(!\bit_gen|control|h_count [6]),
	.datae(!\bit_gen|control|Equal3~0_combout ),
	.dataf(!\bit_gen|control|h_count [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|control|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Equal3~1 .extended_lut = "off";
defparam \bit_gen|control|Equal3~1 .lut_mask = 64'h0000020000000000;
defparam \bit_gen|control|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N51
cyclonev_lcell_comb \bit_gen|control|h_sync (
// Equation(s):
// \bit_gen|control|h_sync~combout  = ( \bit_gen|control|h_sync~combout  & ( !\bit_gen|control|Equal3~1_combout  ) ) # ( !\bit_gen|control|h_sync~combout  & ( (\bit_gen|control|h_sync~0_combout  & !\bit_gen|control|Equal3~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|control|h_sync~0_combout ),
	.datad(!\bit_gen|control|Equal3~1_combout ),
	.datae(gnd),
	.dataf(!\bit_gen|control|h_sync~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|control|h_sync~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|h_sync .extended_lut = "off";
defparam \bit_gen|control|h_sync .lut_mask = 64'h0F000F00FF00FF00;
defparam \bit_gen|control|h_sync .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N36
cyclonev_lcell_comb \bit_gen|vga_hsync~feeder (
// Equation(s):
// \bit_gen|vga_hsync~feeder_combout  = ( \bit_gen|control|h_sync~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bit_gen|control|h_sync~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|vga_hsync~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|vga_hsync~feeder .extended_lut = "off";
defparam \bit_gen|vga_hsync~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \bit_gen|vga_hsync~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N37
dffeas \bit_gen|vga_hsync (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|vga_hsync~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|vga_hsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|vga_hsync .is_wysiwyg = "true";
defparam \bit_gen|vga_hsync .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N0
cyclonev_lcell_comb \bit_gen|control|Add0~9 (
// Equation(s):
// \bit_gen|control|Add0~9_sumout  = SUM(( \bit_gen|control|v_count [0] ) + ( VCC ) + ( !VCC ))
// \bit_gen|control|Add0~10  = CARRY(( \bit_gen|control|v_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bit_gen|control|v_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add0~9_sumout ),
	.cout(\bit_gen|control|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add0~9 .extended_lut = "off";
defparam \bit_gen|control|Add0~9 .lut_mask = 64'h00000000000000FF;
defparam \bit_gen|control|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N48
cyclonev_lcell_comb \bit_gen|control|Equal1~0 (
// Equation(s):
// \bit_gen|control|Equal1~0_combout  = ( !\bit_gen|control|v_count [4] & ( (!\bit_gen|control|v_count [11] & (!\bit_gen|control|v_count [10] & (!\bit_gen|control|v_count [13] & !\bit_gen|control|v_count [12]))) ) )

	.dataa(!\bit_gen|control|v_count [11]),
	.datab(!\bit_gen|control|v_count [10]),
	.datac(!\bit_gen|control|v_count [13]),
	.datad(!\bit_gen|control|v_count [12]),
	.datae(gnd),
	.dataf(!\bit_gen|control|v_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|control|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Equal1~0 .extended_lut = "off";
defparam \bit_gen|control|Equal1~0 .lut_mask = 64'h8000800000000000;
defparam \bit_gen|control|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N36
cyclonev_lcell_comb \bit_gen|control|Equal1~1 (
// Equation(s):
// \bit_gen|control|Equal1~1_combout  = ( !\bit_gen|control|v_count [1] & ( (!\bit_gen|control|v_count [2] & (!\bit_gen|control|v_count [6] & (!\bit_gen|control|v_count [8] & !\bit_gen|control|v_count [5]))) ) )

	.dataa(!\bit_gen|control|v_count [2]),
	.datab(!\bit_gen|control|v_count [6]),
	.datac(!\bit_gen|control|v_count [8]),
	.datad(!\bit_gen|control|v_count [5]),
	.datae(gnd),
	.dataf(!\bit_gen|control|v_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|control|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Equal1~1 .extended_lut = "off";
defparam \bit_gen|control|Equal1~1 .lut_mask = 64'h8000800000000000;
defparam \bit_gen|control|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N51
cyclonev_lcell_comb \bit_gen|control|Equal1~2 (
// Equation(s):
// \bit_gen|control|Equal1~2_combout  = ( \bit_gen|control|v_count [9] & ( (\bit_gen|control|v_count [3] & \bit_gen|control|v_count [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|control|v_count [3]),
	.datad(!\bit_gen|control|v_count [0]),
	.datae(gnd),
	.dataf(!\bit_gen|control|v_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|control|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Equal1~2 .extended_lut = "off";
defparam \bit_gen|control|Equal1~2 .lut_mask = 64'h00000000000F000F;
defparam \bit_gen|control|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N57
cyclonev_lcell_comb \bit_gen|control|Equal1~3 (
// Equation(s):
// \bit_gen|control|Equal1~3_combout  = ( \bit_gen|control|Equal1~1_combout  & ( \bit_gen|control|Equal1~2_combout  & ( (!\bit_gen|control|v_count [7] & (!\bit_gen|control|v_count [15] & (!\bit_gen|control|v_count [14] & \bit_gen|control|Equal1~0_combout ))) 
// ) ) )

	.dataa(!\bit_gen|control|v_count [7]),
	.datab(!\bit_gen|control|v_count [15]),
	.datac(!\bit_gen|control|v_count [14]),
	.datad(!\bit_gen|control|Equal1~0_combout ),
	.datae(!\bit_gen|control|Equal1~1_combout ),
	.dataf(!\bit_gen|control|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|control|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Equal1~3 .extended_lut = "off";
defparam \bit_gen|control|Equal1~3 .lut_mask = 64'h0000000000000080;
defparam \bit_gen|control|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N54
cyclonev_lcell_comb \bit_gen|control|v_count[15]~0 (
// Equation(s):
// \bit_gen|control|v_count[15]~0_combout  = ( \bit_gen|sprite_f|Equal1~1_combout  & ( \bit_gen|control|Equal0~0_combout  & ( (!\bit_gen|control|h_count [12] & (\bit_gen|control|clk_25MHz~q  & (\bit_gen|sprite_f|Equal1~0_combout  & 
// \bit_gen|sprite_f|Equal1~2_combout ))) ) ) )

	.dataa(!\bit_gen|control|h_count [12]),
	.datab(!\bit_gen|control|clk_25MHz~q ),
	.datac(!\bit_gen|sprite_f|Equal1~0_combout ),
	.datad(!\bit_gen|sprite_f|Equal1~2_combout ),
	.datae(!\bit_gen|sprite_f|Equal1~1_combout ),
	.dataf(!\bit_gen|control|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|control|v_count[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|v_count[15]~0 .extended_lut = "off";
defparam \bit_gen|control|v_count[15]~0 .lut_mask = 64'h0000000000000002;
defparam \bit_gen|control|v_count[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N2
dffeas \bit_gen|control|v_count[0] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal1~3_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|v_count[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|v_count[0] .is_wysiwyg = "true";
defparam \bit_gen|control|v_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N3
cyclonev_lcell_comb \bit_gen|control|Add0~61 (
// Equation(s):
// \bit_gen|control|Add0~61_sumout  = SUM(( \bit_gen|control|v_count [1] ) + ( GND ) + ( \bit_gen|control|Add0~10  ))
// \bit_gen|control|Add0~62  = CARRY(( \bit_gen|control|v_count [1] ) + ( GND ) + ( \bit_gen|control|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bit_gen|control|v_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add0~61_sumout ),
	.cout(\bit_gen|control|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add0~61 .extended_lut = "off";
defparam \bit_gen|control|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \bit_gen|control|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N5
dffeas \bit_gen|control|v_count[1] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal1~3_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|v_count[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|v_count[1] .is_wysiwyg = "true";
defparam \bit_gen|control|v_count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N6
cyclonev_lcell_comb \bit_gen|control|Add0~57 (
// Equation(s):
// \bit_gen|control|Add0~57_sumout  = SUM(( \bit_gen|control|v_count [2] ) + ( GND ) + ( \bit_gen|control|Add0~62  ))
// \bit_gen|control|Add0~58  = CARRY(( \bit_gen|control|v_count [2] ) + ( GND ) + ( \bit_gen|control|Add0~62  ))

	.dataa(gnd),
	.datab(!\bit_gen|control|v_count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add0~57_sumout ),
	.cout(\bit_gen|control|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add0~57 .extended_lut = "off";
defparam \bit_gen|control|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \bit_gen|control|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N8
dffeas \bit_gen|control|v_count[2] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal1~3_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|v_count[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|v_count[2] .is_wysiwyg = "true";
defparam \bit_gen|control|v_count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N9
cyclonev_lcell_comb \bit_gen|control|Add0~37 (
// Equation(s):
// \bit_gen|control|Add0~37_sumout  = SUM(( \bit_gen|control|v_count [3] ) + ( GND ) + ( \bit_gen|control|Add0~58  ))
// \bit_gen|control|Add0~38  = CARRY(( \bit_gen|control|v_count [3] ) + ( GND ) + ( \bit_gen|control|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|control|v_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add0~37_sumout ),
	.cout(\bit_gen|control|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add0~37 .extended_lut = "off";
defparam \bit_gen|control|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \bit_gen|control|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N11
dffeas \bit_gen|control|v_count[3] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal1~3_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|v_count[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|v_count[3] .is_wysiwyg = "true";
defparam \bit_gen|control|v_count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N12
cyclonev_lcell_comb \bit_gen|control|Add0~33 (
// Equation(s):
// \bit_gen|control|Add0~33_sumout  = SUM(( \bit_gen|control|v_count [4] ) + ( GND ) + ( \bit_gen|control|Add0~38  ))
// \bit_gen|control|Add0~34  = CARRY(( \bit_gen|control|v_count [4] ) + ( GND ) + ( \bit_gen|control|Add0~38  ))

	.dataa(gnd),
	.datab(!\bit_gen|control|v_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add0~33_sumout ),
	.cout(\bit_gen|control|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add0~33 .extended_lut = "off";
defparam \bit_gen|control|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \bit_gen|control|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N14
dffeas \bit_gen|control|v_count[4] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal1~3_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|v_count[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|v_count[4] .is_wysiwyg = "true";
defparam \bit_gen|control|v_count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N15
cyclonev_lcell_comb \bit_gen|control|Add0~49 (
// Equation(s):
// \bit_gen|control|Add0~49_sumout  = SUM(( \bit_gen|control|v_count [5] ) + ( GND ) + ( \bit_gen|control|Add0~34  ))
// \bit_gen|control|Add0~50  = CARRY(( \bit_gen|control|v_count [5] ) + ( GND ) + ( \bit_gen|control|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|control|v_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add0~49_sumout ),
	.cout(\bit_gen|control|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add0~49 .extended_lut = "off";
defparam \bit_gen|control|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \bit_gen|control|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N17
dffeas \bit_gen|control|v_count[5] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal1~3_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|v_count[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|v_count[5] .is_wysiwyg = "true";
defparam \bit_gen|control|v_count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N18
cyclonev_lcell_comb \bit_gen|control|Add0~41 (
// Equation(s):
// \bit_gen|control|Add0~41_sumout  = SUM(( \bit_gen|control|v_count [6] ) + ( GND ) + ( \bit_gen|control|Add0~50  ))
// \bit_gen|control|Add0~42  = CARRY(( \bit_gen|control|v_count [6] ) + ( GND ) + ( \bit_gen|control|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|control|v_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add0~41_sumout ),
	.cout(\bit_gen|control|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add0~41 .extended_lut = "off";
defparam \bit_gen|control|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \bit_gen|control|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N20
dffeas \bit_gen|control|v_count[6] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal1~3_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|v_count[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|v_count[6] .is_wysiwyg = "true";
defparam \bit_gen|control|v_count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N21
cyclonev_lcell_comb \bit_gen|control|Add0~53 (
// Equation(s):
// \bit_gen|control|Add0~53_sumout  = SUM(( \bit_gen|control|v_count [7] ) + ( GND ) + ( \bit_gen|control|Add0~42  ))
// \bit_gen|control|Add0~54  = CARRY(( \bit_gen|control|v_count [7] ) + ( GND ) + ( \bit_gen|control|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bit_gen|control|v_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add0~53_sumout ),
	.cout(\bit_gen|control|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add0~53 .extended_lut = "off";
defparam \bit_gen|control|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \bit_gen|control|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N23
dffeas \bit_gen|control|v_count[7] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal1~3_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|v_count[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|v_count[7] .is_wysiwyg = "true";
defparam \bit_gen|control|v_count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N24
cyclonev_lcell_comb \bit_gen|control|Add0~45 (
// Equation(s):
// \bit_gen|control|Add0~45_sumout  = SUM(( \bit_gen|control|v_count [8] ) + ( GND ) + ( \bit_gen|control|Add0~54  ))
// \bit_gen|control|Add0~46  = CARRY(( \bit_gen|control|v_count [8] ) + ( GND ) + ( \bit_gen|control|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|control|v_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add0~45_sumout ),
	.cout(\bit_gen|control|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add0~45 .extended_lut = "off";
defparam \bit_gen|control|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \bit_gen|control|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N26
dffeas \bit_gen|control|v_count[8] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal1~3_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|v_count[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|v_count[8] .is_wysiwyg = "true";
defparam \bit_gen|control|v_count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N27
cyclonev_lcell_comb \bit_gen|control|Add0~13 (
// Equation(s):
// \bit_gen|control|Add0~13_sumout  = SUM(( \bit_gen|control|v_count [9] ) + ( GND ) + ( \bit_gen|control|Add0~46  ))
// \bit_gen|control|Add0~14  = CARRY(( \bit_gen|control|v_count [9] ) + ( GND ) + ( \bit_gen|control|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bit_gen|control|v_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add0~13_sumout ),
	.cout(\bit_gen|control|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add0~13 .extended_lut = "off";
defparam \bit_gen|control|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \bit_gen|control|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N29
dffeas \bit_gen|control|v_count[9] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal1~3_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|v_count[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|v_count[9] .is_wysiwyg = "true";
defparam \bit_gen|control|v_count[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N30
cyclonev_lcell_comb \bit_gen|control|Add0~25 (
// Equation(s):
// \bit_gen|control|Add0~25_sumout  = SUM(( \bit_gen|control|v_count [10] ) + ( GND ) + ( \bit_gen|control|Add0~14  ))
// \bit_gen|control|Add0~26  = CARRY(( \bit_gen|control|v_count [10] ) + ( GND ) + ( \bit_gen|control|Add0~14  ))

	.dataa(gnd),
	.datab(!\bit_gen|control|v_count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add0~25_sumout ),
	.cout(\bit_gen|control|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add0~25 .extended_lut = "off";
defparam \bit_gen|control|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \bit_gen|control|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N32
dffeas \bit_gen|control|v_count[10] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal1~3_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|v_count[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|v_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|v_count[10] .is_wysiwyg = "true";
defparam \bit_gen|control|v_count[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N33
cyclonev_lcell_comb \bit_gen|control|Add0~21 (
// Equation(s):
// \bit_gen|control|Add0~21_sumout  = SUM(( \bit_gen|control|v_count [11] ) + ( GND ) + ( \bit_gen|control|Add0~26  ))
// \bit_gen|control|Add0~22  = CARRY(( \bit_gen|control|v_count [11] ) + ( GND ) + ( \bit_gen|control|Add0~26  ))

	.dataa(!\bit_gen|control|v_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add0~21_sumout ),
	.cout(\bit_gen|control|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add0~21 .extended_lut = "off";
defparam \bit_gen|control|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \bit_gen|control|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N35
dffeas \bit_gen|control|v_count[11] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal1~3_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|v_count[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|v_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|v_count[11] .is_wysiwyg = "true";
defparam \bit_gen|control|v_count[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N36
cyclonev_lcell_comb \bit_gen|control|Add0~29 (
// Equation(s):
// \bit_gen|control|Add0~29_sumout  = SUM(( \bit_gen|control|v_count [12] ) + ( GND ) + ( \bit_gen|control|Add0~22  ))
// \bit_gen|control|Add0~30  = CARRY(( \bit_gen|control|v_count [12] ) + ( GND ) + ( \bit_gen|control|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|control|v_count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add0~29_sumout ),
	.cout(\bit_gen|control|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add0~29 .extended_lut = "off";
defparam \bit_gen|control|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \bit_gen|control|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N38
dffeas \bit_gen|control|v_count[12] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal1~3_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|v_count[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|v_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|v_count[12] .is_wysiwyg = "true";
defparam \bit_gen|control|v_count[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N39
cyclonev_lcell_comb \bit_gen|control|Add0~17 (
// Equation(s):
// \bit_gen|control|Add0~17_sumout  = SUM(( \bit_gen|control|v_count [13] ) + ( GND ) + ( \bit_gen|control|Add0~30  ))
// \bit_gen|control|Add0~18  = CARRY(( \bit_gen|control|v_count [13] ) + ( GND ) + ( \bit_gen|control|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|control|v_count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add0~17_sumout ),
	.cout(\bit_gen|control|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add0~17 .extended_lut = "off";
defparam \bit_gen|control|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \bit_gen|control|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N41
dffeas \bit_gen|control|v_count[13] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal1~3_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|v_count[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|v_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|v_count[13] .is_wysiwyg = "true";
defparam \bit_gen|control|v_count[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N42
cyclonev_lcell_comb \bit_gen|control|Add0~5 (
// Equation(s):
// \bit_gen|control|Add0~5_sumout  = SUM(( \bit_gen|control|v_count [14] ) + ( GND ) + ( \bit_gen|control|Add0~18  ))
// \bit_gen|control|Add0~6  = CARRY(( \bit_gen|control|v_count [14] ) + ( GND ) + ( \bit_gen|control|Add0~18  ))

	.dataa(gnd),
	.datab(!\bit_gen|control|v_count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add0~5_sumout ),
	.cout(\bit_gen|control|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add0~5 .extended_lut = "off";
defparam \bit_gen|control|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \bit_gen|control|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N44
dffeas \bit_gen|control|v_count[14] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal1~3_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|v_count[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|v_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|v_count[14] .is_wysiwyg = "true";
defparam \bit_gen|control|v_count[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N45
cyclonev_lcell_comb \bit_gen|control|Add0~1 (
// Equation(s):
// \bit_gen|control|Add0~1_sumout  = SUM(( \bit_gen|control|v_count [15] ) + ( GND ) + ( \bit_gen|control|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|control|v_count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|control|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|control|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Add0~1 .extended_lut = "off";
defparam \bit_gen|control|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \bit_gen|control|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N47
dffeas \bit_gen|control|v_count[15] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bit_gen|control|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bit_gen|control|Equal1~3_combout ),
	.sload(gnd),
	.ena(\bit_gen|control|v_count[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|control|v_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|control|v_count[15] .is_wysiwyg = "true";
defparam \bit_gen|control|v_count[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N3
cyclonev_lcell_comb \bit_gen|control|Equal5~0 (
// Equation(s):
// \bit_gen|control|Equal5~0_combout  = ( !\bit_gen|control|v_count [0] & ( !\bit_gen|control|v_count [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bit_gen|control|v_count [9]),
	.datae(gnd),
	.dataf(!\bit_gen|control|v_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|control|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Equal5~0 .extended_lut = "off";
defparam \bit_gen|control|Equal5~0 .lut_mask = 64'hFF00FF0000000000;
defparam \bit_gen|control|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N6
cyclonev_lcell_comb \bit_gen|control|Equal6~0 (
// Equation(s):
// \bit_gen|control|Equal6~0_combout  = ( \bit_gen|control|v_count [3] & ( (\bit_gen|control|v_count [5] & (\bit_gen|control|v_count [8] & (\bit_gen|control|v_count [6] & \bit_gen|control|v_count [7]))) ) )

	.dataa(!\bit_gen|control|v_count [5]),
	.datab(!\bit_gen|control|v_count [8]),
	.datac(!\bit_gen|control|v_count [6]),
	.datad(!\bit_gen|control|v_count [7]),
	.datae(gnd),
	.dataf(!\bit_gen|control|v_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|control|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Equal6~0 .extended_lut = "off";
defparam \bit_gen|control|Equal6~0 .lut_mask = 64'h0000000000010001;
defparam \bit_gen|control|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N0
cyclonev_lcell_comb \bit_gen|control|Equal6~3 (
// Equation(s):
// \bit_gen|control|Equal6~3_combout  = ( \bit_gen|control|Equal6~0_combout  & ( (!\bit_gen|control|v_count [15] & (\bit_gen|control|Equal1~0_combout  & (\bit_gen|control|Equal5~0_combout  & !\bit_gen|control|v_count [14]))) ) )

	.dataa(!\bit_gen|control|v_count [15]),
	.datab(!\bit_gen|control|Equal1~0_combout ),
	.datac(!\bit_gen|control|Equal5~0_combout ),
	.datad(!\bit_gen|control|v_count [14]),
	.datae(gnd),
	.dataf(!\bit_gen|control|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|control|Equal6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Equal6~3 .extended_lut = "off";
defparam \bit_gen|control|Equal6~3 .lut_mask = 64'h0000000002000200;
defparam \bit_gen|control|Equal6~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N54
cyclonev_lcell_comb \bit_gen|control|Equal5~1 (
// Equation(s):
// \bit_gen|control|Equal5~1_combout  = ( !\bit_gen|control|v_count [3] & ( (!\bit_gen|control|v_count [9] & !\bit_gen|control|v_count [0]) ) )

	.dataa(!\bit_gen|control|v_count [9]),
	.datab(gnd),
	.datac(!\bit_gen|control|v_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bit_gen|control|v_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|control|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Equal5~1 .extended_lut = "off";
defparam \bit_gen|control|Equal5~1 .lut_mask = 64'hA0A0A0A000000000;
defparam \bit_gen|control|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N54
cyclonev_lcell_comb \bit_gen|control|Equal5~2 (
// Equation(s):
// \bit_gen|control|Equal5~2_combout  = ( \bit_gen|control|Equal1~1_combout  & ( \bit_gen|control|Equal5~1_combout  & ( (!\bit_gen|control|v_count [7] & (!\bit_gen|control|v_count [15] & (\bit_gen|control|Equal1~0_combout  & !\bit_gen|control|v_count [14]))) 
// ) ) )

	.dataa(!\bit_gen|control|v_count [7]),
	.datab(!\bit_gen|control|v_count [15]),
	.datac(!\bit_gen|control|Equal1~0_combout ),
	.datad(!\bit_gen|control|v_count [14]),
	.datae(!\bit_gen|control|Equal1~1_combout ),
	.dataf(!\bit_gen|control|Equal5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|control|Equal5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Equal5~2 .extended_lut = "off";
defparam \bit_gen|control|Equal5~2 .lut_mask = 64'h0000000000000800;
defparam \bit_gen|control|Equal5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N24
cyclonev_lcell_comb \bit_gen|control|v_sync~0 (
// Equation(s):
// \bit_gen|control|v_sync~0_combout  = ( \bit_gen|control|v_count [1] & ( \bit_gen|control|Equal5~2_combout  ) ) # ( !\bit_gen|control|v_count [1] & ( ((\bit_gen|control|Equal6~3_combout  & \bit_gen|control|v_count [2])) # (\bit_gen|control|Equal5~2_combout 
// ) ) )

	.dataa(!\bit_gen|control|Equal6~3_combout ),
	.datab(!\bit_gen|control|Equal5~2_combout ),
	.datac(!\bit_gen|control|v_count [2]),
	.datad(gnd),
	.datae(!\bit_gen|control|v_count [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|control|v_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|v_sync~0 .extended_lut = "off";
defparam \bit_gen|control|v_sync~0 .lut_mask = 64'h3737333337373333;
defparam \bit_gen|control|v_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N57
cyclonev_lcell_comb \bit_gen|control|Equal6~1 (
// Equation(s):
// \bit_gen|control|Equal6~1_combout  = ( !\bit_gen|control|v_count [2] & ( \bit_gen|control|v_count [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bit_gen|control|v_count [1]),
	.datae(gnd),
	.dataf(!\bit_gen|control|v_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|control|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Equal6~1 .extended_lut = "off";
defparam \bit_gen|control|Equal6~1 .lut_mask = 64'h00FF00FF00000000;
defparam \bit_gen|control|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N48
cyclonev_lcell_comb \bit_gen|control|Equal6~2 (
// Equation(s):
// \bit_gen|control|Equal6~2_combout  = ( \bit_gen|control|Equal1~0_combout  & ( !\bit_gen|control|v_count [15] & ( (\bit_gen|control|Equal5~0_combout  & (\bit_gen|control|Equal6~0_combout  & (!\bit_gen|control|v_count [14] & 
// \bit_gen|control|Equal6~1_combout ))) ) ) )

	.dataa(!\bit_gen|control|Equal5~0_combout ),
	.datab(!\bit_gen|control|Equal6~0_combout ),
	.datac(!\bit_gen|control|v_count [14]),
	.datad(!\bit_gen|control|Equal6~1_combout ),
	.datae(!\bit_gen|control|Equal1~0_combout ),
	.dataf(!\bit_gen|control|v_count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|control|Equal6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|Equal6~2 .extended_lut = "off";
defparam \bit_gen|control|Equal6~2 .lut_mask = 64'h0000001000000000;
defparam \bit_gen|control|Equal6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N39
cyclonev_lcell_comb \bit_gen|control|v_sync (
// Equation(s):
// \bit_gen|control|v_sync~combout  = ( \bit_gen|control|v_sync~combout  & ( !\bit_gen|control|Equal6~2_combout  ) ) # ( !\bit_gen|control|v_sync~combout  & ( (\bit_gen|control|v_sync~0_combout  & !\bit_gen|control|Equal6~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|control|v_sync~0_combout ),
	.datad(!\bit_gen|control|Equal6~2_combout ),
	.datae(gnd),
	.dataf(!\bit_gen|control|v_sync~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|control|v_sync~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|v_sync .extended_lut = "off";
defparam \bit_gen|control|v_sync .lut_mask = 64'h0F000F00FF00FF00;
defparam \bit_gen|control|v_sync .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N50
dffeas \bit_gen|vga_vsync (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|control|v_sync~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|vga_vsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|vga_vsync .is_wysiwyg = "true";
defparam \bit_gen|vga_vsync .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N39
cyclonev_lcell_comb \bit_gen|control|frame (
// Equation(s):
// \bit_gen|control|frame~combout  = ( \bit_gen|control|frame~combout  & ( !\bit_gen|control|Equal6~2_combout  ) ) # ( !\bit_gen|control|frame~combout  & ( (!\bit_gen|control|Equal6~2_combout  & \bit_gen|control|Equal5~2_combout ) ) )

	.dataa(!\bit_gen|control|Equal6~2_combout ),
	.datab(gnd),
	.datac(!\bit_gen|control|Equal5~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bit_gen|control|frame~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|control|frame~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|frame .extended_lut = "off";
defparam \bit_gen|control|frame .lut_mask = 64'h0A0A0A0AAAAAAAAA;
defparam \bit_gen|control|frame .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N51
cyclonev_lcell_comb \bit_gen|control|line (
// Equation(s):
// \bit_gen|control|line~combout  = ( \bit_gen|control|line~combout  & ( !\bit_gen|control|Equal3~1_combout  ) ) # ( !\bit_gen|control|line~combout  & ( (!\bit_gen|control|Equal3~1_combout  & \bit_gen|control|Equal2~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|control|Equal3~1_combout ),
	.datad(!\bit_gen|control|Equal2~2_combout ),
	.datae(gnd),
	.dataf(!\bit_gen|control|line~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|control|line~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|line .extended_lut = "off";
defparam \bit_gen|control|line .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \bit_gen|control|line .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N33
cyclonev_lcell_comb \bit_gen|control|bright (
// Equation(s):
// \bit_gen|control|bright~combout  = ( \bit_gen|control|line~combout  & ( \bit_gen|control|frame~combout  ) )

	.dataa(!\bit_gen|control|frame~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\bit_gen|control|line~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|control|bright~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|control|bright .extended_lut = "off";
defparam \bit_gen|control|bright .lut_mask = 64'h0000555500005555;
defparam \bit_gen|control|bright .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N0
cyclonev_lcell_comb \bit_gen|Add2~1 (
// Equation(s):
// \bit_gen|Add2~1_sumout  = SUM(( \bit_gen|sprx [2] ) + ( VCC ) + ( !VCC ))
// \bit_gen|Add2~2  = CARRY(( \bit_gen|sprx [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|sprx [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|Add2~1_sumout ),
	.cout(\bit_gen|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|Add2~1 .extended_lut = "off";
defparam \bit_gen|Add2~1 .lut_mask = 64'h0000000000000F0F;
defparam \bit_gen|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N0
cyclonev_lcell_comb \bit_gen|Add0~38 (
// Equation(s):
// \bit_gen|Add0~38_cout  = CARRY(( \bit_gen|sprx [7] ) + ( \bit_gen|sprx [6] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|sprx [6]),
	.datad(!\bit_gen|sprx [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\bit_gen|Add0~38_cout ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|Add0~38 .extended_lut = "off";
defparam \bit_gen|Add0~38 .lut_mask = 64'h0000F0F0000000FF;
defparam \bit_gen|Add0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N3
cyclonev_lcell_comb \bit_gen|Add0~29 (
// Equation(s):
// \bit_gen|Add0~29_sumout  = SUM(( \bit_gen|sprx [8] ) + ( GND ) + ( \bit_gen|Add0~38_cout  ))
// \bit_gen|Add0~30  = CARRY(( \bit_gen|sprx [8] ) + ( GND ) + ( \bit_gen|Add0~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bit_gen|sprx [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|Add0~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|Add0~29_sumout ),
	.cout(\bit_gen|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|Add0~29 .extended_lut = "off";
defparam \bit_gen|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \bit_gen|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N6
cyclonev_lcell_comb \bit_gen|Add0~33 (
// Equation(s):
// \bit_gen|Add0~33_sumout  = SUM(( \bit_gen|sprx [9] ) + ( GND ) + ( \bit_gen|Add0~30  ))
// \bit_gen|Add0~34  = CARRY(( \bit_gen|sprx [9] ) + ( GND ) + ( \bit_gen|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|sprx [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|Add0~33_sumout ),
	.cout(\bit_gen|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|Add0~33 .extended_lut = "off";
defparam \bit_gen|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \bit_gen|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N9
cyclonev_lcell_comb \bit_gen|Add0~25 (
// Equation(s):
// \bit_gen|Add0~25_sumout  = SUM(( \bit_gen|sprx [10] ) + ( GND ) + ( \bit_gen|Add0~34  ))
// \bit_gen|Add0~26  = CARRY(( \bit_gen|sprx [10] ) + ( GND ) + ( \bit_gen|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|sprx [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|Add0~25_sumout ),
	.cout(\bit_gen|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|Add0~25 .extended_lut = "off";
defparam \bit_gen|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \bit_gen|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N12
cyclonev_lcell_comb \bit_gen|Add0~5 (
// Equation(s):
// \bit_gen|Add0~5_sumout  = SUM(( \bit_gen|sprx [11] ) + ( GND ) + ( \bit_gen|Add0~26  ))
// \bit_gen|Add0~6  = CARRY(( \bit_gen|sprx [11] ) + ( GND ) + ( \bit_gen|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|sprx [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|Add0~5_sumout ),
	.cout(\bit_gen|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|Add0~5 .extended_lut = "off";
defparam \bit_gen|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \bit_gen|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N15
cyclonev_lcell_comb \bit_gen|Add0~9 (
// Equation(s):
// \bit_gen|Add0~9_sumout  = SUM(( \bit_gen|sprx [12] ) + ( GND ) + ( \bit_gen|Add0~6  ))
// \bit_gen|Add0~10  = CARRY(( \bit_gen|sprx [12] ) + ( GND ) + ( \bit_gen|Add0~6  ))

	.dataa(!\bit_gen|sprx [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|Add0~9_sumout ),
	.cout(\bit_gen|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|Add0~9 .extended_lut = "off";
defparam \bit_gen|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \bit_gen|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N18
cyclonev_lcell_comb \bit_gen|Add0~13 (
// Equation(s):
// \bit_gen|Add0~13_sumout  = SUM(( \bit_gen|sprx [13] ) + ( GND ) + ( \bit_gen|Add0~10  ))
// \bit_gen|Add0~14  = CARRY(( \bit_gen|sprx [13] ) + ( GND ) + ( \bit_gen|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|sprx [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|Add0~13_sumout ),
	.cout(\bit_gen|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|Add0~13 .extended_lut = "off";
defparam \bit_gen|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \bit_gen|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N21
cyclonev_lcell_comb \bit_gen|Add0~17 (
// Equation(s):
// \bit_gen|Add0~17_sumout  = SUM(( \bit_gen|sprx [14] ) + ( GND ) + ( \bit_gen|Add0~14  ))
// \bit_gen|Add0~18  = CARRY(( \bit_gen|sprx [14] ) + ( GND ) + ( \bit_gen|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|sprx [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|Add0~17_sumout ),
	.cout(\bit_gen|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|Add0~17 .extended_lut = "off";
defparam \bit_gen|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \bit_gen|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N45
cyclonev_lcell_comb \bit_gen|LessThan0~0 (
// Equation(s):
// \bit_gen|LessThan0~0_combout  = ( !\bit_gen|Add0~25_sumout  & ( (!\bit_gen|Add0~33_sumout ) # (!\bit_gen|Add0~29_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|Add0~33_sumout ),
	.datad(!\bit_gen|Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\bit_gen|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|LessThan0~0 .extended_lut = "off";
defparam \bit_gen|LessThan0~0 .lut_mask = 64'hFFF0FFF000000000;
defparam \bit_gen|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N24
cyclonev_lcell_comb \bit_gen|Add0~21 (
// Equation(s):
// \bit_gen|Add0~21_sumout  = SUM(( \bit_gen|sprx [15] ) + ( GND ) + ( \bit_gen|Add0~18  ))
// \bit_gen|Add0~22  = CARRY(( \bit_gen|sprx [15] ) + ( GND ) + ( \bit_gen|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|sprx [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|Add0~21_sumout ),
	.cout(\bit_gen|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|Add0~21 .extended_lut = "off";
defparam \bit_gen|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \bit_gen|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N54
cyclonev_lcell_comb \bit_gen|LessThan0~1 (
// Equation(s):
// \bit_gen|LessThan0~1_combout  = ( \bit_gen|LessThan0~0_combout  & ( !\bit_gen|Add0~21_sumout  & ( (!\bit_gen|Add0~13_sumout  & (!\bit_gen|Add0~5_sumout  & (!\bit_gen|Add0~17_sumout  & !\bit_gen|Add0~9_sumout ))) ) ) )

	.dataa(!\bit_gen|Add0~13_sumout ),
	.datab(!\bit_gen|Add0~5_sumout ),
	.datac(!\bit_gen|Add0~17_sumout ),
	.datad(!\bit_gen|Add0~9_sumout ),
	.datae(!\bit_gen|LessThan0~0_combout ),
	.dataf(!\bit_gen|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|LessThan0~1 .extended_lut = "off";
defparam \bit_gen|LessThan0~1 .lut_mask = 64'h0000800000000000;
defparam \bit_gen|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N15
cyclonev_lcell_comb \bit_gen|sprx~1 (
// Equation(s):
// \bit_gen|sprx~1_combout  = ( \bit_gen|sprx [11] & ( \bit_gen|sprx [12] & ( (\bit_gen|sprx [13] & (\bit_gen|sprx [10] & \bit_gen|sprx [14])) ) ) )

	.dataa(!\bit_gen|sprx [13]),
	.datab(!\bit_gen|sprx [10]),
	.datac(!\bit_gen|sprx [14]),
	.datad(gnd),
	.datae(!\bit_gen|sprx [11]),
	.dataf(!\bit_gen|sprx [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprx~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprx~1 .extended_lut = "off";
defparam \bit_gen|sprx~1 .lut_mask = 64'h0000000000000101;
defparam \bit_gen|sprx~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N54
cyclonev_lcell_comb \bit_gen|sprx~0 (
// Equation(s):
// \bit_gen|sprx~0_combout  = ( \bit_gen|sprx [9] & ( \bit_gen|sprx [4] ) ) # ( \bit_gen|sprx [9] & ( !\bit_gen|sprx [4] & ( (((\bit_gen|sprx [5]) # (\bit_gen|sprx [3])) # (\bit_gen|sprx [6])) # (\bit_gen|sprx [2]) ) ) )

	.dataa(!\bit_gen|sprx [2]),
	.datab(!\bit_gen|sprx [6]),
	.datac(!\bit_gen|sprx [3]),
	.datad(!\bit_gen|sprx [5]),
	.datae(!\bit_gen|sprx [9]),
	.dataf(!\bit_gen|sprx [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprx~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprx~0 .extended_lut = "off";
defparam \bit_gen|sprx~0 .lut_mask = 64'h00007FFF0000FFFF;
defparam \bit_gen|sprx~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N48
cyclonev_lcell_comb \bit_gen|sprx~2 (
// Equation(s):
// \bit_gen|sprx~2_combout  = ( \bit_gen|sprx [8] & ( \bit_gen|sprx [7] & ( (\bit_gen|dx~q  & ((!\bit_gen|sprx [15]) # ((\bit_gen|sprx~1_combout  & \bit_gen|sprx~0_combout )))) ) ) ) # ( !\bit_gen|sprx [8] & ( \bit_gen|sprx [7] & ( (\bit_gen|dx~q  & 
// !\bit_gen|sprx [15]) ) ) ) # ( \bit_gen|sprx [8] & ( !\bit_gen|sprx [7] & ( (\bit_gen|dx~q  & !\bit_gen|sprx [15]) ) ) ) # ( !\bit_gen|sprx [8] & ( !\bit_gen|sprx [7] & ( (\bit_gen|dx~q  & !\bit_gen|sprx [15]) ) ) )

	.dataa(!\bit_gen|dx~q ),
	.datab(!\bit_gen|sprx~1_combout ),
	.datac(!\bit_gen|sprx~0_combout ),
	.datad(!\bit_gen|sprx [15]),
	.datae(!\bit_gen|sprx [8]),
	.dataf(!\bit_gen|sprx [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprx~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprx~2 .extended_lut = "off";
defparam \bit_gen|sprx~2 .lut_mask = 64'h5500550055005501;
defparam \bit_gen|sprx~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N48
cyclonev_lcell_comb \bit_gen|sprx[9]~3 (
// Equation(s):
// \bit_gen|sprx[9]~3_combout  = ( \bit_gen|LessThan0~1_combout  & ( \bit_gen|sprx~2_combout  & ( (\clear~input_o ) # (\bit_gen|control|frame~combout ) ) ) ) # ( !\bit_gen|LessThan0~1_combout  & ( \bit_gen|sprx~2_combout  & ( (\clear~input_o ) # 
// (\bit_gen|control|frame~combout ) ) ) ) # ( \bit_gen|LessThan0~1_combout  & ( !\bit_gen|sprx~2_combout  & ( ((\bit_gen|control|frame~combout  & !\bit_gen|dx~q )) # (\clear~input_o ) ) ) ) # ( !\bit_gen|LessThan0~1_combout  & ( !\bit_gen|sprx~2_combout  & 
// ( ((\bit_gen|Add0~1_sumout  & (\bit_gen|control|frame~combout  & !\bit_gen|dx~q ))) # (\clear~input_o ) ) ) )

	.dataa(!\bit_gen|Add0~1_sumout ),
	.datab(!\bit_gen|control|frame~combout ),
	.datac(!\clear~input_o ),
	.datad(!\bit_gen|dx~q ),
	.datae(!\bit_gen|LessThan0~1_combout ),
	.dataf(!\bit_gen|sprx~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprx[9]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprx[9]~3 .extended_lut = "off";
defparam \bit_gen|sprx[9]~3 .lut_mask = 64'h1F0F3F0F3F3F3F3F;
defparam \bit_gen|sprx[9]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N2
dffeas \bit_gen|sprx[2] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\bit_gen|sprx[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprx[2] .is_wysiwyg = "true";
defparam \bit_gen|sprx[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N3
cyclonev_lcell_comb \bit_gen|Add2~45 (
// Equation(s):
// \bit_gen|Add2~45_sumout  = SUM(( \bit_gen|dx~q  ) + ( \bit_gen|sprx [3] ) + ( \bit_gen|Add2~2  ))
// \bit_gen|Add2~46  = CARRY(( \bit_gen|dx~q  ) + ( \bit_gen|sprx [3] ) + ( \bit_gen|Add2~2  ))

	.dataa(!\bit_gen|sprx [3]),
	.datab(gnd),
	.datac(!\bit_gen|dx~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|Add2~45_sumout ),
	.cout(\bit_gen|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|Add2~45 .extended_lut = "off";
defparam \bit_gen|Add2~45 .lut_mask = 64'h0000AAAA00000F0F;
defparam \bit_gen|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N5
dffeas \bit_gen|sprx[3] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\bit_gen|sprx[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprx[3] .is_wysiwyg = "true";
defparam \bit_gen|sprx[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N6
cyclonev_lcell_comb \bit_gen|Add2~25 (
// Equation(s):
// \bit_gen|Add2~25_sumout  = SUM(( \bit_gen|dx~q  ) + ( \bit_gen|sprx [4] ) + ( \bit_gen|Add2~46  ))
// \bit_gen|Add2~26  = CARRY(( \bit_gen|dx~q  ) + ( \bit_gen|sprx [4] ) + ( \bit_gen|Add2~46  ))

	.dataa(gnd),
	.datab(!\bit_gen|dx~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bit_gen|sprx [4]),
	.datag(gnd),
	.cin(\bit_gen|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|Add2~25_sumout ),
	.cout(\bit_gen|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|Add2~25 .extended_lut = "off";
defparam \bit_gen|Add2~25 .lut_mask = 64'h0000FF0000003333;
defparam \bit_gen|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N8
dffeas \bit_gen|sprx[4] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\bit_gen|sprx[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprx[4] .is_wysiwyg = "true";
defparam \bit_gen|sprx[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N9
cyclonev_lcell_comb \bit_gen|Add2~21 (
// Equation(s):
// \bit_gen|Add2~21_sumout  = SUM(( \bit_gen|dx~q  ) + ( \bit_gen|sprx [5] ) + ( \bit_gen|Add2~26  ))
// \bit_gen|Add2~22  = CARRY(( \bit_gen|dx~q  ) + ( \bit_gen|sprx [5] ) + ( \bit_gen|Add2~26  ))

	.dataa(gnd),
	.datab(!\bit_gen|dx~q ),
	.datac(!\bit_gen|sprx [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|Add2~21_sumout ),
	.cout(\bit_gen|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|Add2~21 .extended_lut = "off";
defparam \bit_gen|Add2~21 .lut_mask = 64'h0000F0F000003333;
defparam \bit_gen|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N42
cyclonev_lcell_comb \bit_gen|sprx[5]~feeder (
// Equation(s):
// \bit_gen|sprx[5]~feeder_combout  = ( \bit_gen|Add2~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bit_gen|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprx[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprx[5]~feeder .extended_lut = "off";
defparam \bit_gen|sprx[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \bit_gen|sprx[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y67_N44
dffeas \bit_gen|sprx[5] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|sprx[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\clear~input_o ),
	.ena(\bit_gen|sprx[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprx [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprx[5] .is_wysiwyg = "true";
defparam \bit_gen|sprx[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N12
cyclonev_lcell_comb \bit_gen|Add2~41 (
// Equation(s):
// \bit_gen|Add2~41_sumout  = SUM(( \bit_gen|dx~q  ) + ( \bit_gen|sprx [6] ) + ( \bit_gen|Add2~22  ))
// \bit_gen|Add2~42  = CARRY(( \bit_gen|dx~q  ) + ( \bit_gen|sprx [6] ) + ( \bit_gen|Add2~22  ))

	.dataa(gnd),
	.datab(!\bit_gen|dx~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bit_gen|sprx [6]),
	.datag(gnd),
	.cin(\bit_gen|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|Add2~41_sumout ),
	.cout(\bit_gen|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|Add2~41 .extended_lut = "off";
defparam \bit_gen|Add2~41 .lut_mask = 64'h0000FF0000003333;
defparam \bit_gen|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N14
dffeas \bit_gen|sprx[6] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\bit_gen|sprx[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprx [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprx[6] .is_wysiwyg = "true";
defparam \bit_gen|sprx[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N15
cyclonev_lcell_comb \bit_gen|Add2~33 (
// Equation(s):
// \bit_gen|Add2~33_sumout  = SUM(( \bit_gen|dx~q  ) + ( \bit_gen|sprx [7] ) + ( \bit_gen|Add2~42  ))
// \bit_gen|Add2~34  = CARRY(( \bit_gen|dx~q  ) + ( \bit_gen|sprx [7] ) + ( \bit_gen|Add2~42  ))

	.dataa(gnd),
	.datab(!\bit_gen|dx~q ),
	.datac(!\bit_gen|sprx [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|Add2~33_sumout ),
	.cout(\bit_gen|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|Add2~33 .extended_lut = "off";
defparam \bit_gen|Add2~33 .lut_mask = 64'h0000F0F000003333;
defparam \bit_gen|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N17
dffeas \bit_gen|sprx[7] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\bit_gen|sprx[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprx [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprx[7] .is_wysiwyg = "true";
defparam \bit_gen|sprx[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N18
cyclonev_lcell_comb \bit_gen|Add2~29 (
// Equation(s):
// \bit_gen|Add2~29_sumout  = SUM(( \bit_gen|sprx [8] ) + ( \bit_gen|dx~q  ) + ( \bit_gen|Add2~34  ))
// \bit_gen|Add2~30  = CARRY(( \bit_gen|sprx [8] ) + ( \bit_gen|dx~q  ) + ( \bit_gen|Add2~34  ))

	.dataa(gnd),
	.datab(!\bit_gen|dx~q ),
	.datac(gnd),
	.datad(!\bit_gen|sprx [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|Add2~29_sumout ),
	.cout(\bit_gen|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|Add2~29 .extended_lut = "off";
defparam \bit_gen|Add2~29 .lut_mask = 64'h0000CCCC000000FF;
defparam \bit_gen|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N36
cyclonev_lcell_comb \bit_gen|sprx[8]~feeder (
// Equation(s):
// \bit_gen|sprx[8]~feeder_combout  = ( \bit_gen|Add2~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bit_gen|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprx[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprx[8]~feeder .extended_lut = "off";
defparam \bit_gen|sprx[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \bit_gen|sprx[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y67_N38
dffeas \bit_gen|sprx[8] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|sprx[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\clear~input_o ),
	.ena(\bit_gen|sprx[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprx [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprx[8] .is_wysiwyg = "true";
defparam \bit_gen|sprx[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N21
cyclonev_lcell_comb \bit_gen|Add2~37 (
// Equation(s):
// \bit_gen|Add2~37_sumout  = SUM(( \bit_gen|dx~q  ) + ( \bit_gen|sprx [9] ) + ( \bit_gen|Add2~30  ))
// \bit_gen|Add2~38  = CARRY(( \bit_gen|dx~q  ) + ( \bit_gen|sprx [9] ) + ( \bit_gen|Add2~30  ))

	.dataa(!\bit_gen|sprx [9]),
	.datab(!\bit_gen|dx~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|Add2~37_sumout ),
	.cout(\bit_gen|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|Add2~37 .extended_lut = "off";
defparam \bit_gen|Add2~37 .lut_mask = 64'h0000AAAA00003333;
defparam \bit_gen|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N23
dffeas \bit_gen|sprx[9] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\bit_gen|sprx[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprx [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprx[9] .is_wysiwyg = "true";
defparam \bit_gen|sprx[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N24
cyclonev_lcell_comb \bit_gen|Add2~53 (
// Equation(s):
// \bit_gen|Add2~53_sumout  = SUM(( \bit_gen|sprx [10] ) + ( \bit_gen|dx~q  ) + ( \bit_gen|Add2~38  ))
// \bit_gen|Add2~54  = CARRY(( \bit_gen|sprx [10] ) + ( \bit_gen|dx~q  ) + ( \bit_gen|Add2~38  ))

	.dataa(gnd),
	.datab(!\bit_gen|dx~q ),
	.datac(gnd),
	.datad(!\bit_gen|sprx [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|Add2~53_sumout ),
	.cout(\bit_gen|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|Add2~53 .extended_lut = "off";
defparam \bit_gen|Add2~53 .lut_mask = 64'h0000CCCC000000FF;
defparam \bit_gen|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N26
dffeas \bit_gen|sprx[10] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\bit_gen|sprx[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprx [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprx[10] .is_wysiwyg = "true";
defparam \bit_gen|sprx[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N27
cyclonev_lcell_comb \bit_gen|Add2~49 (
// Equation(s):
// \bit_gen|Add2~49_sumout  = SUM(( \bit_gen|dx~q  ) + ( \bit_gen|sprx [11] ) + ( \bit_gen|Add2~54  ))
// \bit_gen|Add2~50  = CARRY(( \bit_gen|dx~q  ) + ( \bit_gen|sprx [11] ) + ( \bit_gen|Add2~54  ))

	.dataa(!\bit_gen|sprx [11]),
	.datab(!\bit_gen|dx~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|Add2~49_sumout ),
	.cout(\bit_gen|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|Add2~49 .extended_lut = "off";
defparam \bit_gen|Add2~49 .lut_mask = 64'h0000AAAA00003333;
defparam \bit_gen|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N29
dffeas \bit_gen|sprx[11] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\bit_gen|sprx[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprx [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprx[11] .is_wysiwyg = "true";
defparam \bit_gen|sprx[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N30
cyclonev_lcell_comb \bit_gen|Add2~17 (
// Equation(s):
// \bit_gen|Add2~17_sumout  = SUM(( \bit_gen|dx~q  ) + ( \bit_gen|sprx [12] ) + ( \bit_gen|Add2~50  ))
// \bit_gen|Add2~18  = CARRY(( \bit_gen|dx~q  ) + ( \bit_gen|sprx [12] ) + ( \bit_gen|Add2~50  ))

	.dataa(gnd),
	.datab(!\bit_gen|dx~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bit_gen|sprx [12]),
	.datag(gnd),
	.cin(\bit_gen|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|Add2~17_sumout ),
	.cout(\bit_gen|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|Add2~17 .extended_lut = "off";
defparam \bit_gen|Add2~17 .lut_mask = 64'h0000FF0000003333;
defparam \bit_gen|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N32
dffeas \bit_gen|sprx[12] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\bit_gen|sprx[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprx [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprx[12] .is_wysiwyg = "true";
defparam \bit_gen|sprx[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N33
cyclonev_lcell_comb \bit_gen|Add2~13 (
// Equation(s):
// \bit_gen|Add2~13_sumout  = SUM(( \bit_gen|dx~q  ) + ( \bit_gen|sprx [13] ) + ( \bit_gen|Add2~18  ))
// \bit_gen|Add2~14  = CARRY(( \bit_gen|dx~q  ) + ( \bit_gen|sprx [13] ) + ( \bit_gen|Add2~18  ))

	.dataa(!\bit_gen|sprx [13]),
	.datab(!\bit_gen|dx~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|Add2~13_sumout ),
	.cout(\bit_gen|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|Add2~13 .extended_lut = "off";
defparam \bit_gen|Add2~13 .lut_mask = 64'h0000AAAA00003333;
defparam \bit_gen|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N35
dffeas \bit_gen|sprx[13] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\bit_gen|sprx[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprx [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprx[13] .is_wysiwyg = "true";
defparam \bit_gen|sprx[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N36
cyclonev_lcell_comb \bit_gen|Add2~9 (
// Equation(s):
// \bit_gen|Add2~9_sumout  = SUM(( \bit_gen|dx~q  ) + ( \bit_gen|sprx [14] ) + ( \bit_gen|Add2~14  ))
// \bit_gen|Add2~10  = CARRY(( \bit_gen|dx~q  ) + ( \bit_gen|sprx [14] ) + ( \bit_gen|Add2~14  ))

	.dataa(!\bit_gen|sprx [14]),
	.datab(!\bit_gen|dx~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|Add2~9_sumout ),
	.cout(\bit_gen|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|Add2~9 .extended_lut = "off";
defparam \bit_gen|Add2~9 .lut_mask = 64'h0000AAAA00003333;
defparam \bit_gen|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N38
dffeas \bit_gen|sprx[14] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\bit_gen|sprx[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprx [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprx[14] .is_wysiwyg = "true";
defparam \bit_gen|sprx[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N27
cyclonev_lcell_comb \bit_gen|Add0~1 (
// Equation(s):
// \bit_gen|Add0~1_sumout  = SUM(( \bit_gen|sprx [15] ) + ( GND ) + ( \bit_gen|Add0~22  ))

	.dataa(!\bit_gen|sprx [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|Add0~1 .extended_lut = "off";
defparam \bit_gen|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \bit_gen|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N39
cyclonev_lcell_comb \bit_gen|LessThan0~3 (
// Equation(s):
// \bit_gen|LessThan0~3_combout  = ( !\bit_gen|Add0~21_sumout  & ( !\bit_gen|Add0~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bit_gen|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\bit_gen|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|LessThan0~3 .extended_lut = "off";
defparam \bit_gen|LessThan0~3 .lut_mask = 64'hFF00FF0000000000;
defparam \bit_gen|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N33
cyclonev_lcell_comb \bit_gen|LessThan0~2 (
// Equation(s):
// \bit_gen|LessThan0~2_combout  = ( !\bit_gen|Add0~25_sumout  & ( !\bit_gen|Add0~5_sumout  & ( (!\bit_gen|Add0~13_sumout  & (!\bit_gen|Add0~9_sumout  & ((!\bit_gen|Add0~33_sumout ) # (!\bit_gen|Add0~29_sumout )))) ) ) )

	.dataa(!\bit_gen|Add0~13_sumout ),
	.datab(!\bit_gen|Add0~9_sumout ),
	.datac(!\bit_gen|Add0~33_sumout ),
	.datad(!\bit_gen|Add0~29_sumout ),
	.datae(!\bit_gen|Add0~25_sumout ),
	.dataf(!\bit_gen|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|LessThan0~2 .extended_lut = "off";
defparam \bit_gen|LessThan0~2 .lut_mask = 64'h8880000000000000;
defparam \bit_gen|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N42
cyclonev_lcell_comb \bit_gen|dx~0 (
// Equation(s):
// \bit_gen|dx~0_combout  = ( \bit_gen|sprx~2_combout  & ( \bit_gen|LessThan0~2_combout  & ( (\bit_gen|control|frame~combout ) # (\bit_gen|dx~q ) ) ) ) # ( !\bit_gen|sprx~2_combout  & ( \bit_gen|LessThan0~2_combout  & ( (!\bit_gen|dx~q  & 
// (!\bit_gen|Add0~1_sumout  & (!\bit_gen|LessThan0~3_combout  & \bit_gen|control|frame~combout ))) # (\bit_gen|dx~q  & (((!\bit_gen|control|frame~combout )))) ) ) ) # ( \bit_gen|sprx~2_combout  & ( !\bit_gen|LessThan0~2_combout  & ( 
// (\bit_gen|control|frame~combout ) # (\bit_gen|dx~q ) ) ) ) # ( !\bit_gen|sprx~2_combout  & ( !\bit_gen|LessThan0~2_combout  & ( (!\bit_gen|dx~q  & (!\bit_gen|Add0~1_sumout  & \bit_gen|control|frame~combout )) # (\bit_gen|dx~q  & 
// ((!\bit_gen|control|frame~combout ))) ) ) )

	.dataa(!\bit_gen|Add0~1_sumout ),
	.datab(!\bit_gen|dx~q ),
	.datac(!\bit_gen|LessThan0~3_combout ),
	.datad(!\bit_gen|control|frame~combout ),
	.datae(!\bit_gen|sprx~2_combout ),
	.dataf(!\bit_gen|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|dx~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|dx~0 .extended_lut = "off";
defparam \bit_gen|dx~0 .lut_mask = 64'h338833FF338033FF;
defparam \bit_gen|dx~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y67_N26
dffeas \bit_gen|dx (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|dx~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|dx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|dx .is_wysiwyg = "true";
defparam \bit_gen|dx .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N39
cyclonev_lcell_comb \bit_gen|Add2~5 (
// Equation(s):
// \bit_gen|Add2~5_sumout  = SUM(( \bit_gen|dx~q  ) + ( \bit_gen|sprx [15] ) + ( \bit_gen|Add2~10  ))

	.dataa(gnd),
	.datab(!\bit_gen|dx~q ),
	.datac(!\bit_gen|sprx [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|Add2~5 .extended_lut = "off";
defparam \bit_gen|Add2~5 .lut_mask = 64'h0000F0F000003333;
defparam \bit_gen|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N41
dffeas \bit_gen|sprx[15] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\bit_gen|sprx[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprx [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprx[15] .is_wysiwyg = "true";
defparam \bit_gen|sprx[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N42
cyclonev_lcell_comb \bit_gen|sprite_f|state~26 (
// Equation(s):
// \bit_gen|sprite_f|state~26_combout  = ( !\bit_gen|control|line~combout  & ( \clear~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\bit_gen|control|line~combout ),
	.dataf(!\clear~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|state~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|state~26 .extended_lut = "off";
defparam \bit_gen|sprite_f|state~26 .lut_mask = 64'h00000000FFFF0000;
defparam \bit_gen|sprite_f|state~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y67_N44
dffeas \bit_gen|sprite_f|state.REG_POS (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|sprite_f|state~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|state.REG_POS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|state.REG_POS .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|state.REG_POS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N24
cyclonev_lcell_comb \bit_gen|sprite_f|sprx_r[2]~0 (
// Equation(s):
// \bit_gen|sprite_f|sprx_r[2]~0_combout  = ( \bit_gen|sprite_f|state.REG_POS~q  & ( \bit_gen|control|line~combout  ) )

	.dataa(gnd),
	.datab(!\bit_gen|control|line~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bit_gen|sprite_f|state.REG_POS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|sprx_r[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|sprx_r[2]~0 .extended_lut = "off";
defparam \bit_gen|sprite_f|sprx_r[2]~0 .lut_mask = 64'h0000000033333333;
defparam \bit_gen|sprite_f|sprx_r[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y66_N41
dffeas \bit_gen|sprite_f|sprx_r[15] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|sprx [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bit_gen|sprite_f|sprx_r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|sprx_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|sprx_r[15] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|sprx_r[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N26
dffeas \bit_gen|sprite_f|sprx_r[14] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|sprx [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bit_gen|sprite_f|sprx_r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|sprx_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|sprx_r[14] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|sprx_r[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N34
dffeas \bit_gen|sprite_f|sprx_r[13] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|sprx [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bit_gen|sprite_f|sprx_r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|sprx_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|sprx_r[13] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|sprx_r[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N2
dffeas \bit_gen|sprite_f|sprx_r[12] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|sprx [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bit_gen|sprite_f|sprx_r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|sprx_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|sprx_r[12] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|sprx_r[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N29
dffeas \bit_gen|sprite_f|sprx_r[11] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|sprx [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bit_gen|sprite_f|sprx_r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|sprx_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|sprx_r[11] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|sprx_r[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N10
dffeas \bit_gen|sprite_f|sprx_r[10] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|sprx [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bit_gen|sprite_f|sprx_r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|sprx_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|sprx_r[10] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|sprx_r[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N59
dffeas \bit_gen|sprite_f|sprx_r[9] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|sprx [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bit_gen|sprite_f|sprx_r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|sprx_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|sprx_r[9] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|sprx_r[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N53
dffeas \bit_gen|sprite_f|sprx_r[8] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|sprx [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bit_gen|sprite_f|sprx_r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|sprx_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|sprx_r[8] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|sprx_r[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N49
dffeas \bit_gen|sprite_f|sprx_r[7] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|sprx [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bit_gen|sprite_f|sprx_r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|sprx_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|sprx_r[7] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|sprx_r[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N56
dffeas \bit_gen|sprite_f|sprx_r[6] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|sprx [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bit_gen|sprite_f|sprx_r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|sprx_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|sprx_r[6] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|sprx_r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N23
dffeas \bit_gen|sprite_f|sprx_r[5] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|sprx [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bit_gen|sprite_f|sprx_r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|sprx_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|sprx_r[5] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|sprx_r[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N20
dffeas \bit_gen|sprite_f|sprx_r[4] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|sprx [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bit_gen|sprite_f|sprx_r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|sprx_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|sprx_r[4] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|sprx_r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N5
dffeas \bit_gen|sprite_f|sprx_r[3] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|sprx [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bit_gen|sprite_f|sprx_r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|sprx_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|sprx_r[3] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|sprx_r[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N17
dffeas \bit_gen|sprite_f|sprx_r[2] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|sprx [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bit_gen|sprite_f|sprx_r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|sprx_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|sprx_r[2] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|sprx_r[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N0
cyclonev_lcell_comb \bit_gen|sprite_f|Add1~58 (
// Equation(s):
// \bit_gen|sprite_f|Add1~58_cout  = CARRY(( \bit_gen|sprite_f|sprx_r [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\bit_gen|sprite_f|sprx_r [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\bit_gen|sprite_f|Add1~58_cout ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add1~58 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add1~58 .lut_mask = 64'h0000000000003333;
defparam \bit_gen|sprite_f|Add1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N3
cyclonev_lcell_comb \bit_gen|sprite_f|Add1~29 (
// Equation(s):
// \bit_gen|sprite_f|Add1~29_sumout  = SUM(( \bit_gen|sprite_f|sprx_r [3] ) + ( VCC ) + ( \bit_gen|sprite_f|Add1~58_cout  ))
// \bit_gen|sprite_f|Add1~30  = CARRY(( \bit_gen|sprite_f|sprx_r [3] ) + ( VCC ) + ( \bit_gen|sprite_f|Add1~58_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bit_gen|sprite_f|sprx_r [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add1~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add1~29_sumout ),
	.cout(\bit_gen|sprite_f|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add1~29 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add1~29 .lut_mask = 64'h00000000000000FF;
defparam \bit_gen|sprite_f|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N6
cyclonev_lcell_comb \bit_gen|sprite_f|Add1~25 (
// Equation(s):
// \bit_gen|sprite_f|Add1~25_sumout  = SUM(( \bit_gen|sprite_f|sprx_r [4] ) + ( VCC ) + ( \bit_gen|sprite_f|Add1~30  ))
// \bit_gen|sprite_f|Add1~26  = CARRY(( \bit_gen|sprite_f|sprx_r [4] ) + ( VCC ) + ( \bit_gen|sprite_f|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|sprite_f|sprx_r [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add1~25_sumout ),
	.cout(\bit_gen|sprite_f|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add1~25 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add1~25 .lut_mask = 64'h0000000000000F0F;
defparam \bit_gen|sprite_f|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N9
cyclonev_lcell_comb \bit_gen|sprite_f|Add1~21 (
// Equation(s):
// \bit_gen|sprite_f|Add1~21_sumout  = SUM(( \bit_gen|sprite_f|sprx_r [5] ) + ( VCC ) + ( \bit_gen|sprite_f|Add1~26  ))
// \bit_gen|sprite_f|Add1~22  = CARRY(( \bit_gen|sprite_f|sprx_r [5] ) + ( VCC ) + ( \bit_gen|sprite_f|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bit_gen|sprite_f|sprx_r [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add1~21_sumout ),
	.cout(\bit_gen|sprite_f|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add1~21 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \bit_gen|sprite_f|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N12
cyclonev_lcell_comb \bit_gen|sprite_f|Add1~41 (
// Equation(s):
// \bit_gen|sprite_f|Add1~41_sumout  = SUM(( \bit_gen|sprite_f|sprx_r [6] ) + ( VCC ) + ( \bit_gen|sprite_f|Add1~22  ))
// \bit_gen|sprite_f|Add1~42  = CARRY(( \bit_gen|sprite_f|sprx_r [6] ) + ( VCC ) + ( \bit_gen|sprite_f|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bit_gen|sprite_f|sprx_r [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add1~41_sumout ),
	.cout(\bit_gen|sprite_f|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add1~41 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add1~41 .lut_mask = 64'h00000000000000FF;
defparam \bit_gen|sprite_f|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N15
cyclonev_lcell_comb \bit_gen|sprite_f|Add1~37 (
// Equation(s):
// \bit_gen|sprite_f|Add1~37_sumout  = SUM(( \bit_gen|sprite_f|sprx_r [7] ) + ( VCC ) + ( \bit_gen|sprite_f|Add1~42  ))
// \bit_gen|sprite_f|Add1~38  = CARRY(( \bit_gen|sprite_f|sprx_r [7] ) + ( VCC ) + ( \bit_gen|sprite_f|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bit_gen|sprite_f|sprx_r [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add1~37_sumout ),
	.cout(\bit_gen|sprite_f|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add1~37 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \bit_gen|sprite_f|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N18
cyclonev_lcell_comb \bit_gen|sprite_f|Add1~33 (
// Equation(s):
// \bit_gen|sprite_f|Add1~33_sumout  = SUM(( \bit_gen|sprite_f|sprx_r [8] ) + ( VCC ) + ( \bit_gen|sprite_f|Add1~38  ))
// \bit_gen|sprite_f|Add1~34  = CARRY(( \bit_gen|sprite_f|sprx_r [8] ) + ( VCC ) + ( \bit_gen|sprite_f|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|sprite_f|sprx_r [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add1~33_sumout ),
	.cout(\bit_gen|sprite_f|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add1~33 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add1~33 .lut_mask = 64'h0000000000000F0F;
defparam \bit_gen|sprite_f|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N21
cyclonev_lcell_comb \bit_gen|sprite_f|Add1~53 (
// Equation(s):
// \bit_gen|sprite_f|Add1~53_sumout  = SUM(( \bit_gen|sprite_f|sprx_r [9] ) + ( VCC ) + ( \bit_gen|sprite_f|Add1~34  ))
// \bit_gen|sprite_f|Add1~54  = CARRY(( \bit_gen|sprite_f|sprx_r [9] ) + ( VCC ) + ( \bit_gen|sprite_f|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|sprite_f|sprx_r [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add1~53_sumout ),
	.cout(\bit_gen|sprite_f|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add1~53 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add1~53 .lut_mask = 64'h0000000000000F0F;
defparam \bit_gen|sprite_f|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N24
cyclonev_lcell_comb \bit_gen|sprite_f|Add1~49 (
// Equation(s):
// \bit_gen|sprite_f|Add1~49_sumout  = SUM(( \bit_gen|sprite_f|sprx_r [10] ) + ( VCC ) + ( \bit_gen|sprite_f|Add1~54  ))
// \bit_gen|sprite_f|Add1~50  = CARRY(( \bit_gen|sprite_f|sprx_r [10] ) + ( VCC ) + ( \bit_gen|sprite_f|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|sprite_f|sprx_r [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add1~49_sumout ),
	.cout(\bit_gen|sprite_f|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add1~49 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add1~49 .lut_mask = 64'h0000000000000F0F;
defparam \bit_gen|sprite_f|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N27
cyclonev_lcell_comb \bit_gen|sprite_f|Add1~45 (
// Equation(s):
// \bit_gen|sprite_f|Add1~45_sumout  = SUM(( \bit_gen|sprite_f|sprx_r [11] ) + ( VCC ) + ( \bit_gen|sprite_f|Add1~50  ))
// \bit_gen|sprite_f|Add1~46  = CARRY(( \bit_gen|sprite_f|sprx_r [11] ) + ( VCC ) + ( \bit_gen|sprite_f|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bit_gen|sprite_f|sprx_r [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add1~45_sumout ),
	.cout(\bit_gen|sprite_f|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add1~45 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add1~45 .lut_mask = 64'h00000000000000FF;
defparam \bit_gen|sprite_f|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N30
cyclonev_lcell_comb \bit_gen|sprite_f|Add1~17 (
// Equation(s):
// \bit_gen|sprite_f|Add1~17_sumout  = SUM(( \bit_gen|sprite_f|sprx_r [12] ) + ( VCC ) + ( \bit_gen|sprite_f|Add1~46  ))
// \bit_gen|sprite_f|Add1~18  = CARRY(( \bit_gen|sprite_f|sprx_r [12] ) + ( VCC ) + ( \bit_gen|sprite_f|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bit_gen|sprite_f|sprx_r [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add1~17_sumout ),
	.cout(\bit_gen|sprite_f|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add1~17 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add1~17 .lut_mask = 64'h00000000000000FF;
defparam \bit_gen|sprite_f|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N33
cyclonev_lcell_comb \bit_gen|sprite_f|Add1~13 (
// Equation(s):
// \bit_gen|sprite_f|Add1~13_sumout  = SUM(( \bit_gen|sprite_f|sprx_r [13] ) + ( VCC ) + ( \bit_gen|sprite_f|Add1~18  ))
// \bit_gen|sprite_f|Add1~14  = CARRY(( \bit_gen|sprite_f|sprx_r [13] ) + ( VCC ) + ( \bit_gen|sprite_f|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bit_gen|sprite_f|sprx_r [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add1~13_sumout ),
	.cout(\bit_gen|sprite_f|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add1~13 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \bit_gen|sprite_f|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N36
cyclonev_lcell_comb \bit_gen|sprite_f|Add1~9 (
// Equation(s):
// \bit_gen|sprite_f|Add1~9_sumout  = SUM(( \bit_gen|sprite_f|sprx_r [14] ) + ( VCC ) + ( \bit_gen|sprite_f|Add1~14  ))
// \bit_gen|sprite_f|Add1~10  = CARRY(( \bit_gen|sprite_f|sprx_r [14] ) + ( VCC ) + ( \bit_gen|sprite_f|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|sprite_f|sprx_r [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add1~9_sumout ),
	.cout(\bit_gen|sprite_f|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add1~9 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \bit_gen|sprite_f|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N39
cyclonev_lcell_comb \bit_gen|sprite_f|Add1~5 (
// Equation(s):
// \bit_gen|sprite_f|Add1~5_sumout  = SUM(( \bit_gen|sprite_f|sprx_r [15] ) + ( VCC ) + ( \bit_gen|sprite_f|Add1~10  ))
// \bit_gen|sprite_f|Add1~6  = CARRY(( \bit_gen|sprite_f|sprx_r [15] ) + ( VCC ) + ( \bit_gen|sprite_f|Add1~10  ))

	.dataa(!\bit_gen|sprite_f|sprx_r [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add1~5_sumout ),
	.cout(\bit_gen|sprite_f|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add1~5 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add1~5 .lut_mask = 64'h0000000000005555;
defparam \bit_gen|sprite_f|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N42
cyclonev_lcell_comb \bit_gen|sprite_f|Add1~1 (
// Equation(s):
// \bit_gen|sprite_f|Add1~1_sumout  = SUM(( \bit_gen|sprite_f|sprx_r [15] ) + ( VCC ) + ( \bit_gen|sprite_f|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|sprite_f|sprx_r [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add1~1 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \bit_gen|sprite_f|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N30
cyclonev_lcell_comb \bit_gen|sprite_f|bmap_x~2 (
// Equation(s):
// \bit_gen|sprite_f|bmap_x~2_combout  = ( !\bit_gen|sprite_f|bmap_x [0] & ( (\bit_gen|sprite_f|state.SPR_LINE~q  & \clear~input_o ) ) )

	.dataa(gnd),
	.datab(!\bit_gen|sprite_f|state.SPR_LINE~q ),
	.datac(!\clear~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bit_gen|sprite_f|bmap_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|bmap_x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|bmap_x~2 .extended_lut = "off";
defparam \bit_gen|sprite_f|bmap_x~2 .lut_mask = 64'h0303030300000000;
defparam \bit_gen|sprite_f|bmap_x~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N0
cyclonev_lcell_comb \bit_gen|sprite_f|Add0~46 (
// Equation(s):
// \bit_gen|sprite_f|Add0~46_cout  = CARRY(( \bit_gen|control|v_count [4] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bit_gen|control|v_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\bit_gen|sprite_f|Add0~46_cout ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add0~46 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add0~46 .lut_mask = 64'h00000000000000FF;
defparam \bit_gen|sprite_f|Add0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N3
cyclonev_lcell_comb \bit_gen|sprite_f|Add0~41 (
// Equation(s):
// \bit_gen|sprite_f|Add0~41_sumout  = SUM(( \bit_gen|control|v_count [5] ) + ( VCC ) + ( \bit_gen|sprite_f|Add0~46_cout  ))
// \bit_gen|sprite_f|Add0~42  = CARRY(( \bit_gen|control|v_count [5] ) + ( VCC ) + ( \bit_gen|sprite_f|Add0~46_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|control|v_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add0~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add0~41_sumout ),
	.cout(\bit_gen|sprite_f|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add0~41 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add0~41 .lut_mask = 64'h0000000000000F0F;
defparam \bit_gen|sprite_f|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N6
cyclonev_lcell_comb \bit_gen|sprite_f|Add0~9 (
// Equation(s):
// \bit_gen|sprite_f|Add0~9_sumout  = SUM(( \bit_gen|control|v_count [6] ) + ( GND ) + ( \bit_gen|sprite_f|Add0~42  ))
// \bit_gen|sprite_f|Add0~10  = CARRY(( \bit_gen|control|v_count [6] ) + ( GND ) + ( \bit_gen|sprite_f|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bit_gen|control|v_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add0~9_sumout ),
	.cout(\bit_gen|sprite_f|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add0~9 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \bit_gen|sprite_f|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N36
cyclonev_lcell_comb \bit_gen|sprite_f|state~27 (
// Equation(s):
// \bit_gen|sprite_f|state~27_combout  = ( \clear~input_o  & ( \bit_gen|sprite_f|state.REG_POS~q  & ( \bit_gen|control|line~combout  ) ) )

	.dataa(gnd),
	.datab(!\bit_gen|control|line~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\clear~input_o ),
	.dataf(!\bit_gen|sprite_f|state.REG_POS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|state~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|state~27 .extended_lut = "off";
defparam \bit_gen|sprite_f|state~27 .lut_mask = 64'h0000000000003333;
defparam \bit_gen|sprite_f|state~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N26
dffeas \bit_gen|sprite_f|state.ACTIVE (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|sprite_f|state~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|state.ACTIVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|state.ACTIVE .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|state.ACTIVE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N9
cyclonev_lcell_comb \bit_gen|sprite_f|Add0~13 (
// Equation(s):
// \bit_gen|sprite_f|Add0~13_sumout  = SUM(( \bit_gen|control|v_count [7] ) + ( GND ) + ( \bit_gen|sprite_f|Add0~10  ))
// \bit_gen|sprite_f|Add0~14  = CARRY(( \bit_gen|control|v_count [7] ) + ( GND ) + ( \bit_gen|sprite_f|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bit_gen|control|v_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add0~13_sumout ),
	.cout(\bit_gen|sprite_f|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add0~13 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \bit_gen|sprite_f|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N12
cyclonev_lcell_comb \bit_gen|sprite_f|Add0~17 (
// Equation(s):
// \bit_gen|sprite_f|Add0~17_sumout  = SUM(( \bit_gen|control|v_count [8] ) + ( VCC ) + ( \bit_gen|sprite_f|Add0~14  ))
// \bit_gen|sprite_f|Add0~18  = CARRY(( \bit_gen|control|v_count [8] ) + ( VCC ) + ( \bit_gen|sprite_f|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|control|v_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add0~17_sumout ),
	.cout(\bit_gen|sprite_f|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add0~17 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \bit_gen|sprite_f|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N57
cyclonev_lcell_comb \bit_gen|sprite_f|state~23 (
// Equation(s):
// \bit_gen|sprite_f|state~23_combout  = ( !\bit_gen|sprite_f|Add0~13_sumout  & ( !\bit_gen|sprite_f|Add0~17_sumout  & ( (\clear~input_o  & (!\bit_gen|sprite_f|Add0~9_sumout  & (\bit_gen|sprite_f|state.ACTIVE~q  & \bit_gen|control|line~combout ))) ) ) )

	.dataa(!\clear~input_o ),
	.datab(!\bit_gen|sprite_f|Add0~9_sumout ),
	.datac(!\bit_gen|sprite_f|state.ACTIVE~q ),
	.datad(!\bit_gen|control|line~combout ),
	.datae(!\bit_gen|sprite_f|Add0~13_sumout ),
	.dataf(!\bit_gen|sprite_f|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|state~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|state~23 .extended_lut = "off";
defparam \bit_gen|sprite_f|state~23 .lut_mask = 64'h0004000000000000;
defparam \bit_gen|sprite_f|state~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N51
cyclonev_lcell_comb \bit_gen|sprite_f|state~20 (
// Equation(s):
// \bit_gen|sprite_f|state~20_combout  = (\bit_gen|sprite_f|state.WAIT_POS~q  & (\bit_gen|control|line~combout  & \clear~input_o ))

	.dataa(!\bit_gen|sprite_f|state.WAIT_POS~q ),
	.datab(!\bit_gen|control|line~combout ),
	.datac(!\clear~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|state~20 .extended_lut = "off";
defparam \bit_gen|sprite_f|state~20 .lut_mask = 64'h0101010101010101;
defparam \bit_gen|sprite_f|state~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N15
cyclonev_lcell_comb \bit_gen|sprite_f|Add0~1 (
// Equation(s):
// \bit_gen|sprite_f|Add0~1_sumout  = SUM(( \bit_gen|control|v_count [9] ) + ( VCC ) + ( \bit_gen|sprite_f|Add0~18  ))
// \bit_gen|sprite_f|Add0~2  = CARRY(( \bit_gen|control|v_count [9] ) + ( VCC ) + ( \bit_gen|sprite_f|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bit_gen|control|v_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add0~1_sumout ),
	.cout(\bit_gen|sprite_f|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add0~1 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \bit_gen|sprite_f|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N18
cyclonev_lcell_comb \bit_gen|sprite_f|Add0~5 (
// Equation(s):
// \bit_gen|sprite_f|Add0~5_sumout  = SUM(( \bit_gen|control|v_count [10] ) + ( VCC ) + ( \bit_gen|sprite_f|Add0~2  ))
// \bit_gen|sprite_f|Add0~6  = CARRY(( \bit_gen|control|v_count [10] ) + ( VCC ) + ( \bit_gen|sprite_f|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bit_gen|control|v_count [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add0~5_sumout ),
	.cout(\bit_gen|sprite_f|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add0~5 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \bit_gen|sprite_f|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N21
cyclonev_lcell_comb \bit_gen|sprite_f|Add0~21 (
// Equation(s):
// \bit_gen|sprite_f|Add0~21_sumout  = SUM(( \bit_gen|control|v_count [11] ) + ( VCC ) + ( \bit_gen|sprite_f|Add0~6  ))
// \bit_gen|sprite_f|Add0~22  = CARRY(( \bit_gen|control|v_count [11] ) + ( VCC ) + ( \bit_gen|sprite_f|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|control|v_count [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add0~21_sumout ),
	.cout(\bit_gen|sprite_f|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add0~21 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \bit_gen|sprite_f|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N24
cyclonev_lcell_comb \bit_gen|sprite_f|Add0~25 (
// Equation(s):
// \bit_gen|sprite_f|Add0~25_sumout  = SUM(( \bit_gen|control|v_count [12] ) + ( VCC ) + ( \bit_gen|sprite_f|Add0~22  ))
// \bit_gen|sprite_f|Add0~26  = CARRY(( \bit_gen|control|v_count [12] ) + ( VCC ) + ( \bit_gen|sprite_f|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|control|v_count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add0~25_sumout ),
	.cout(\bit_gen|sprite_f|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add0~25 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \bit_gen|sprite_f|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N27
cyclonev_lcell_comb \bit_gen|sprite_f|Add0~29 (
// Equation(s):
// \bit_gen|sprite_f|Add0~29_sumout  = SUM(( \bit_gen|control|v_count [13] ) + ( VCC ) + ( \bit_gen|sprite_f|Add0~26  ))
// \bit_gen|sprite_f|Add0~30  = CARRY(( \bit_gen|control|v_count [13] ) + ( VCC ) + ( \bit_gen|sprite_f|Add0~26  ))

	.dataa(!\bit_gen|control|v_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add0~29_sumout ),
	.cout(\bit_gen|sprite_f|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add0~29 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add0~29 .lut_mask = 64'h0000000000005555;
defparam \bit_gen|sprite_f|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N30
cyclonev_lcell_comb \bit_gen|sprite_f|Add0~33 (
// Equation(s):
// \bit_gen|sprite_f|Add0~33_sumout  = SUM(( \bit_gen|control|v_count [14] ) + ( VCC ) + ( \bit_gen|sprite_f|Add0~30  ))
// \bit_gen|sprite_f|Add0~34  = CARRY(( \bit_gen|control|v_count [14] ) + ( VCC ) + ( \bit_gen|sprite_f|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|control|v_count [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add0~33_sumout ),
	.cout(\bit_gen|sprite_f|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add0~33 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \bit_gen|sprite_f|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N33
cyclonev_lcell_comb \bit_gen|sprite_f|Add0~37 (
// Equation(s):
// \bit_gen|sprite_f|Add0~37_sumout  = SUM(( \bit_gen|control|v_count [15] ) + ( VCC ) + ( \bit_gen|sprite_f|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|control|v_count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add0~37 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \bit_gen|sprite_f|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N45
cyclonev_lcell_comb \bit_gen|sprite_f|state~24 (
// Equation(s):
// \bit_gen|sprite_f|state~24_combout  = ( !\bit_gen|sprite_f|Add0~37_sumout  & ( (!\bit_gen|sprite_f|Add0~29_sumout  & (!\bit_gen|sprite_f|Add0~33_sumout  & (!\bit_gen|sprite_f|Add0~25_sumout  & !\bit_gen|sprite_f|Add0~21_sumout ))) ) )

	.dataa(!\bit_gen|sprite_f|Add0~29_sumout ),
	.datab(!\bit_gen|sprite_f|Add0~33_sumout ),
	.datac(!\bit_gen|sprite_f|Add0~25_sumout ),
	.datad(!\bit_gen|sprite_f|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\bit_gen|sprite_f|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|state~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|state~24 .extended_lut = "off";
defparam \bit_gen|sprite_f|state~24 .lut_mask = 64'h8000800000000000;
defparam \bit_gen|sprite_f|state~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N21
cyclonev_lcell_comb \bit_gen|sprite_f|LessThan2~9 (
// Equation(s):
// \bit_gen|sprite_f|LessThan2~9_combout  = ( !\bit_gen|control|h_count [12] & ( \bit_gen|sprite_f|Add1~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\bit_gen|control|h_count [12]),
	.dataf(!\bit_gen|sprite_f|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|LessThan2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|LessThan2~9 .extended_lut = "off";
defparam \bit_gen|sprite_f|LessThan2~9 .lut_mask = 64'h00000000FFFF0000;
defparam \bit_gen|sprite_f|LessThan2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N6
cyclonev_lcell_comb \bit_gen|sprite_f|LessThan2~0 (
// Equation(s):
// \bit_gen|sprite_f|LessThan2~0_combout  = ( \bit_gen|sprite_f|Add1~5_sumout  & ( \bit_gen|sprite_f|Add1~13_sumout  & ( (\bit_gen|control|h_count [13] & (\bit_gen|control|h_count [15] & (!\bit_gen|control|h_count [14] $ (\bit_gen|sprite_f|Add1~9_sumout )))) 
// ) ) ) # ( !\bit_gen|sprite_f|Add1~5_sumout  & ( \bit_gen|sprite_f|Add1~13_sumout  & ( (\bit_gen|control|h_count [13] & (!\bit_gen|control|h_count [15] & (!\bit_gen|control|h_count [14] $ (\bit_gen|sprite_f|Add1~9_sumout )))) ) ) ) # ( 
// \bit_gen|sprite_f|Add1~5_sumout  & ( !\bit_gen|sprite_f|Add1~13_sumout  & ( (!\bit_gen|control|h_count [13] & (\bit_gen|control|h_count [15] & (!\bit_gen|control|h_count [14] $ (\bit_gen|sprite_f|Add1~9_sumout )))) ) ) ) # ( 
// !\bit_gen|sprite_f|Add1~5_sumout  & ( !\bit_gen|sprite_f|Add1~13_sumout  & ( (!\bit_gen|control|h_count [13] & (!\bit_gen|control|h_count [15] & (!\bit_gen|control|h_count [14] $ (\bit_gen|sprite_f|Add1~9_sumout )))) ) ) )

	.dataa(!\bit_gen|control|h_count [14]),
	.datab(!\bit_gen|control|h_count [13]),
	.datac(!\bit_gen|control|h_count [15]),
	.datad(!\bit_gen|sprite_f|Add1~9_sumout ),
	.datae(!\bit_gen|sprite_f|Add1~5_sumout ),
	.dataf(!\bit_gen|sprite_f|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|LessThan2~0 .extended_lut = "off";
defparam \bit_gen|sprite_f|LessThan2~0 .lut_mask = 64'h8040080420100201;
defparam \bit_gen|sprite_f|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N48
cyclonev_lcell_comb \bit_gen|sprite_f|LessThan2~14 (
// Equation(s):
// \bit_gen|sprite_f|LessThan2~14_combout  = ( \bit_gen|sprite_f|Add1~13_sumout  & ( !\bit_gen|control|h_count [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|control|h_count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bit_gen|sprite_f|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|LessThan2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|LessThan2~14 .extended_lut = "off";
defparam \bit_gen|sprite_f|LessThan2~14 .lut_mask = 64'h00000000F0F0F0F0;
defparam \bit_gen|sprite_f|LessThan2~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N57
cyclonev_lcell_comb \bit_gen|sprite_f|LessThan2~15 (
// Equation(s):
// \bit_gen|sprite_f|LessThan2~15_combout  = ( \bit_gen|sprite_f|Add1~9_sumout  & ( \bit_gen|sprite_f|LessThan2~14_combout  & ( (!\bit_gen|sprite_f|Add1~5_sumout  & \bit_gen|control|h_count [15]) ) ) ) # ( !\bit_gen|sprite_f|Add1~9_sumout  & ( 
// \bit_gen|sprite_f|LessThan2~14_combout  & ( (!\bit_gen|control|h_count [14] & (!\bit_gen|sprite_f|Add1~5_sumout  & ((\bit_gen|control|h_count [15])))) # (\bit_gen|control|h_count [14] & (((!\bit_gen|sprite_f|Add1~5_sumout  & 
// !\bit_gen|sprite_f|Add1~1_sumout )) # (\bit_gen|control|h_count [15]))) ) ) ) # ( \bit_gen|sprite_f|Add1~9_sumout  & ( !\bit_gen|sprite_f|LessThan2~14_combout  & ( (!\bit_gen|control|h_count [14] & (!\bit_gen|sprite_f|Add1~5_sumout  & 
// ((\bit_gen|control|h_count [15])))) # (\bit_gen|control|h_count [14] & (((!\bit_gen|sprite_f|Add1~5_sumout  & !\bit_gen|sprite_f|Add1~1_sumout )) # (\bit_gen|control|h_count [15]))) ) ) ) # ( !\bit_gen|sprite_f|Add1~9_sumout  & ( 
// !\bit_gen|sprite_f|LessThan2~14_combout  & ( ((!\bit_gen|sprite_f|Add1~5_sumout  & !\bit_gen|sprite_f|Add1~1_sumout )) # (\bit_gen|control|h_count [15]) ) ) )

	.dataa(!\bit_gen|control|h_count [14]),
	.datab(!\bit_gen|sprite_f|Add1~5_sumout ),
	.datac(!\bit_gen|sprite_f|Add1~1_sumout ),
	.datad(!\bit_gen|control|h_count [15]),
	.datae(!\bit_gen|sprite_f|Add1~9_sumout ),
	.dataf(!\bit_gen|sprite_f|LessThan2~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|LessThan2~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|LessThan2~15 .extended_lut = "off";
defparam \bit_gen|sprite_f|LessThan2~15 .lut_mask = 64'hC0FF40DD40DD00CC;
defparam \bit_gen|sprite_f|LessThan2~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N0
cyclonev_lcell_comb \bit_gen|sprite_f|LessThan2~5 (
// Equation(s):
// \bit_gen|sprite_f|LessThan2~5_combout  = ( \bit_gen|sprite_f|Add1~33_sumout  & ( \bit_gen|sprite_f|Add1~37_sumout  & ( (!\bit_gen|control|h_count [8]) # ((!\bit_gen|control|h_count [7]) # ((!\bit_gen|control|h_count [6] & \bit_gen|sprite_f|Add1~41_sumout 
// ))) ) ) ) # ( !\bit_gen|sprite_f|Add1~33_sumout  & ( \bit_gen|sprite_f|Add1~37_sumout  & ( (!\bit_gen|control|h_count [8] & ((!\bit_gen|control|h_count [7]) # ((!\bit_gen|control|h_count [6] & \bit_gen|sprite_f|Add1~41_sumout )))) ) ) ) # ( 
// \bit_gen|sprite_f|Add1~33_sumout  & ( !\bit_gen|sprite_f|Add1~37_sumout  & ( (!\bit_gen|control|h_count [8]) # ((!\bit_gen|control|h_count [7] & (!\bit_gen|control|h_count [6] & \bit_gen|sprite_f|Add1~41_sumout ))) ) ) ) # ( 
// !\bit_gen|sprite_f|Add1~33_sumout  & ( !\bit_gen|sprite_f|Add1~37_sumout  & ( (!\bit_gen|control|h_count [8] & (!\bit_gen|control|h_count [7] & (!\bit_gen|control|h_count [6] & \bit_gen|sprite_f|Add1~41_sumout ))) ) ) )

	.dataa(!\bit_gen|control|h_count [8]),
	.datab(!\bit_gen|control|h_count [7]),
	.datac(!\bit_gen|control|h_count [6]),
	.datad(!\bit_gen|sprite_f|Add1~41_sumout ),
	.datae(!\bit_gen|sprite_f|Add1~33_sumout ),
	.dataf(!\bit_gen|sprite_f|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|LessThan2~5 .extended_lut = "off";
defparam \bit_gen|sprite_f|LessThan2~5 .lut_mask = 64'h0080AAEA88A8EEFE;
defparam \bit_gen|sprite_f|LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N24
cyclonev_lcell_comb \bit_gen|sprite_f|LessThan2~3 (
// Equation(s):
// \bit_gen|sprite_f|LessThan2~3_combout  = ( \bit_gen|sprite_f|Add1~33_sumout  & ( \bit_gen|sprite_f|Add1~37_sumout  & ( (\bit_gen|control|h_count [8] & (\bit_gen|control|h_count [7] & (!\bit_gen|control|h_count [6] $ (\bit_gen|sprite_f|Add1~41_sumout )))) 
// ) ) ) # ( !\bit_gen|sprite_f|Add1~33_sumout  & ( \bit_gen|sprite_f|Add1~37_sumout  & ( (!\bit_gen|control|h_count [8] & (\bit_gen|control|h_count [7] & (!\bit_gen|control|h_count [6] $ (\bit_gen|sprite_f|Add1~41_sumout )))) ) ) ) # ( 
// \bit_gen|sprite_f|Add1~33_sumout  & ( !\bit_gen|sprite_f|Add1~37_sumout  & ( (\bit_gen|control|h_count [8] & (!\bit_gen|control|h_count [7] & (!\bit_gen|control|h_count [6] $ (\bit_gen|sprite_f|Add1~41_sumout )))) ) ) ) # ( 
// !\bit_gen|sprite_f|Add1~33_sumout  & ( !\bit_gen|sprite_f|Add1~37_sumout  & ( (!\bit_gen|control|h_count [8] & (!\bit_gen|control|h_count [7] & (!\bit_gen|control|h_count [6] $ (\bit_gen|sprite_f|Add1~41_sumout )))) ) ) )

	.dataa(!\bit_gen|control|h_count [8]),
	.datab(!\bit_gen|control|h_count [7]),
	.datac(!\bit_gen|control|h_count [6]),
	.datad(!\bit_gen|sprite_f|Add1~41_sumout ),
	.datae(!\bit_gen|sprite_f|Add1~33_sumout ),
	.dataf(!\bit_gen|sprite_f|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|LessThan2~3 .extended_lut = "off";
defparam \bit_gen|sprite_f|LessThan2~3 .lut_mask = 64'h8008400420021001;
defparam \bit_gen|sprite_f|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N45
cyclonev_lcell_comb \bit_gen|sprite_f|LessThan2~6 (
// Equation(s):
// \bit_gen|sprite_f|LessThan2~6_combout  = ( \bit_gen|sprite_f|Add1~53_sumout  & ( \bit_gen|sprite_f|Add1~49_sumout  & ( (\bit_gen|control|h_count [10] & (\bit_gen|control|h_count [9] & (!\bit_gen|control|h_count [11] $ (\bit_gen|sprite_f|Add1~45_sumout 
// )))) ) ) ) # ( !\bit_gen|sprite_f|Add1~53_sumout  & ( \bit_gen|sprite_f|Add1~49_sumout  & ( (\bit_gen|control|h_count [10] & (!\bit_gen|control|h_count [9] & (!\bit_gen|control|h_count [11] $ (\bit_gen|sprite_f|Add1~45_sumout )))) ) ) ) # ( 
// \bit_gen|sprite_f|Add1~53_sumout  & ( !\bit_gen|sprite_f|Add1~49_sumout  & ( (!\bit_gen|control|h_count [10] & (\bit_gen|control|h_count [9] & (!\bit_gen|control|h_count [11] $ (\bit_gen|sprite_f|Add1~45_sumout )))) ) ) ) # ( 
// !\bit_gen|sprite_f|Add1~53_sumout  & ( !\bit_gen|sprite_f|Add1~49_sumout  & ( (!\bit_gen|control|h_count [10] & (!\bit_gen|control|h_count [9] & (!\bit_gen|control|h_count [11] $ (\bit_gen|sprite_f|Add1~45_sumout )))) ) ) )

	.dataa(!\bit_gen|control|h_count [10]),
	.datab(!\bit_gen|control|h_count [11]),
	.datac(!\bit_gen|control|h_count [9]),
	.datad(!\bit_gen|sprite_f|Add1~45_sumout ),
	.datae(!\bit_gen|sprite_f|Add1~53_sumout ),
	.dataf(!\bit_gen|sprite_f|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|LessThan2~6 .extended_lut = "off";
defparam \bit_gen|sprite_f|LessThan2~6 .lut_mask = 64'h8020080240100401;
defparam \bit_gen|sprite_f|LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N15
cyclonev_lcell_comb \bit_gen|sprite_f|LessThan2~1 (
// Equation(s):
// \bit_gen|sprite_f|LessThan2~1_combout  = ( \bit_gen|sprite_f|Add1~17_sumout  & ( !\bit_gen|control|h_count [12] ) ) # ( !\bit_gen|sprite_f|Add1~17_sumout  & ( \bit_gen|control|h_count [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bit_gen|control|h_count [12]),
	.datae(gnd),
	.dataf(!\bit_gen|sprite_f|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|LessThan2~1 .extended_lut = "off";
defparam \bit_gen|sprite_f|LessThan2~1 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \bit_gen|sprite_f|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N48
cyclonev_lcell_comb \bit_gen|sprite_f|LessThan2~7 (
// Equation(s):
// \bit_gen|sprite_f|LessThan2~7_combout  = ( \bit_gen|sprite_f|Add1~53_sumout  & ( \bit_gen|sprite_f|Add1~49_sumout  & ( (!\bit_gen|control|h_count [11] & ((!\bit_gen|control|h_count [10]) # ((!\bit_gen|control|h_count [9]) # 
// (\bit_gen|sprite_f|Add1~45_sumout )))) # (\bit_gen|control|h_count [11] & (\bit_gen|sprite_f|Add1~45_sumout  & ((!\bit_gen|control|h_count [10]) # (!\bit_gen|control|h_count [9])))) ) ) ) # ( !\bit_gen|sprite_f|Add1~53_sumout  & ( 
// \bit_gen|sprite_f|Add1~49_sumout  & ( (!\bit_gen|control|h_count [10] & ((!\bit_gen|control|h_count [11]) # (\bit_gen|sprite_f|Add1~45_sumout ))) # (\bit_gen|control|h_count [10] & (!\bit_gen|control|h_count [11] & \bit_gen|sprite_f|Add1~45_sumout )) ) ) 
// ) # ( \bit_gen|sprite_f|Add1~53_sumout  & ( !\bit_gen|sprite_f|Add1~49_sumout  & ( (!\bit_gen|control|h_count [11] & (((!\bit_gen|control|h_count [10] & !\bit_gen|control|h_count [9])) # (\bit_gen|sprite_f|Add1~45_sumout ))) # (\bit_gen|control|h_count 
// [11] & (!\bit_gen|control|h_count [10] & (\bit_gen|sprite_f|Add1~45_sumout  & !\bit_gen|control|h_count [9]))) ) ) ) # ( !\bit_gen|sprite_f|Add1~53_sumout  & ( !\bit_gen|sprite_f|Add1~49_sumout  & ( (!\bit_gen|control|h_count [11] & 
// \bit_gen|sprite_f|Add1~45_sumout ) ) ) )

	.dataa(!\bit_gen|control|h_count [10]),
	.datab(!\bit_gen|control|h_count [11]),
	.datac(!\bit_gen|sprite_f|Add1~45_sumout ),
	.datad(!\bit_gen|control|h_count [9]),
	.datae(!\bit_gen|sprite_f|Add1~53_sumout ),
	.dataf(!\bit_gen|sprite_f|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|LessThan2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|LessThan2~7 .extended_lut = "off";
defparam \bit_gen|sprite_f|LessThan2~7 .lut_mask = 64'h0C0C8E0C8E8ECF8E;
defparam \bit_gen|sprite_f|LessThan2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N48
cyclonev_lcell_comb \bit_gen|sprite_f|LessThan2~2 (
// Equation(s):
// \bit_gen|sprite_f|LessThan2~2_combout  = ( \bit_gen|sprite_f|Add1~29_sumout  & ( (!\bit_gen|control|h_count [3]) # ((!\bit_gen|sprite_f|sprx_r [2] & ((!\bit_gen|control|h_count [2]) # (!\bit_gen|control|h_count [1]))) # (\bit_gen|sprite_f|sprx_r [2] & 
// (!\bit_gen|control|h_count [2] & !\bit_gen|control|h_count [1]))) ) ) # ( !\bit_gen|sprite_f|Add1~29_sumout  & ( (!\bit_gen|control|h_count [3] & ((!\bit_gen|sprite_f|sprx_r [2] & ((!\bit_gen|control|h_count [2]) # (!\bit_gen|control|h_count [1]))) # 
// (\bit_gen|sprite_f|sprx_r [2] & (!\bit_gen|control|h_count [2] & !\bit_gen|control|h_count [1])))) ) )

	.dataa(!\bit_gen|sprite_f|sprx_r [2]),
	.datab(!\bit_gen|control|h_count [3]),
	.datac(!\bit_gen|control|h_count [2]),
	.datad(!\bit_gen|control|h_count [1]),
	.datae(gnd),
	.dataf(!\bit_gen|sprite_f|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|LessThan2~2 .extended_lut = "off";
defparam \bit_gen|sprite_f|LessThan2~2 .lut_mask = 64'hC880C880FEECFEEC;
defparam \bit_gen|sprite_f|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N6
cyclonev_lcell_comb \bit_gen|sprite_f|LessThan2~12 (
// Equation(s):
// \bit_gen|sprite_f|LessThan2~12_combout  = ( \bit_gen|sprite_f|Add1~25_sumout  & ( \bit_gen|sprite_f|LessThan2~2_combout  & ( (!\bit_gen|control|h_count [5]) # (\bit_gen|sprite_f|Add1~21_sumout ) ) ) ) # ( !\bit_gen|sprite_f|Add1~25_sumout  & ( 
// \bit_gen|sprite_f|LessThan2~2_combout  & ( (!\bit_gen|control|h_count [4] & ((!\bit_gen|control|h_count [5]) # (\bit_gen|sprite_f|Add1~21_sumout ))) # (\bit_gen|control|h_count [4] & (!\bit_gen|control|h_count [5] & \bit_gen|sprite_f|Add1~21_sumout )) ) ) 
// ) # ( \bit_gen|sprite_f|Add1~25_sumout  & ( !\bit_gen|sprite_f|LessThan2~2_combout  & ( (!\bit_gen|control|h_count [4] & ((!\bit_gen|control|h_count [5]) # (\bit_gen|sprite_f|Add1~21_sumout ))) # (\bit_gen|control|h_count [4] & (!\bit_gen|control|h_count 
// [5] & \bit_gen|sprite_f|Add1~21_sumout )) ) ) ) # ( !\bit_gen|sprite_f|Add1~25_sumout  & ( !\bit_gen|sprite_f|LessThan2~2_combout  & ( (!\bit_gen|control|h_count [5] & \bit_gen|sprite_f|Add1~21_sumout ) ) ) )

	.dataa(!\bit_gen|control|h_count [4]),
	.datab(gnd),
	.datac(!\bit_gen|control|h_count [5]),
	.datad(!\bit_gen|sprite_f|Add1~21_sumout ),
	.datae(!\bit_gen|sprite_f|Add1~25_sumout ),
	.dataf(!\bit_gen|sprite_f|LessThan2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|LessThan2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|LessThan2~12 .extended_lut = "off";
defparam \bit_gen|sprite_f|LessThan2~12 .lut_mask = 64'h00F0A0FAA0FAF0FF;
defparam \bit_gen|sprite_f|LessThan2~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N42
cyclonev_lcell_comb \bit_gen|sprite_f|LessThan2~13 (
// Equation(s):
// \bit_gen|sprite_f|LessThan2~13_combout  = ( \bit_gen|sprite_f|LessThan2~7_combout  & ( \bit_gen|sprite_f|LessThan2~12_combout  & ( !\bit_gen|sprite_f|LessThan2~1_combout  ) ) ) # ( !\bit_gen|sprite_f|LessThan2~7_combout  & ( 
// \bit_gen|sprite_f|LessThan2~12_combout  & ( (\bit_gen|sprite_f|LessThan2~6_combout  & (!\bit_gen|sprite_f|LessThan2~1_combout  & ((\bit_gen|sprite_f|LessThan2~3_combout ) # (\bit_gen|sprite_f|LessThan2~5_combout )))) ) ) ) # ( 
// \bit_gen|sprite_f|LessThan2~7_combout  & ( !\bit_gen|sprite_f|LessThan2~12_combout  & ( !\bit_gen|sprite_f|LessThan2~1_combout  ) ) ) # ( !\bit_gen|sprite_f|LessThan2~7_combout  & ( !\bit_gen|sprite_f|LessThan2~12_combout  & ( 
// (\bit_gen|sprite_f|LessThan2~5_combout  & (\bit_gen|sprite_f|LessThan2~6_combout  & !\bit_gen|sprite_f|LessThan2~1_combout )) ) ) )

	.dataa(!\bit_gen|sprite_f|LessThan2~5_combout ),
	.datab(!\bit_gen|sprite_f|LessThan2~3_combout ),
	.datac(!\bit_gen|sprite_f|LessThan2~6_combout ),
	.datad(!\bit_gen|sprite_f|LessThan2~1_combout ),
	.datae(!\bit_gen|sprite_f|LessThan2~7_combout ),
	.dataf(!\bit_gen|sprite_f|LessThan2~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|LessThan2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|LessThan2~13 .extended_lut = "off";
defparam \bit_gen|sprite_f|LessThan2~13 .lut_mask = 64'h0500FF000700FF00;
defparam \bit_gen|sprite_f|LessThan2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N30
cyclonev_lcell_comb \bit_gen|sprite_f|LessThan2~16 (
// Equation(s):
// \bit_gen|sprite_f|LessThan2~16_combout  = ( \bit_gen|sprite_f|LessThan2~15_combout  & ( \bit_gen|sprite_f|LessThan2~13_combout  & ( (!\bit_gen|control|h_count [15] & ((!\bit_gen|sprite_f|LessThan2~0_combout ) # (\bit_gen|sprite_f|Add1~1_sumout ))) # 
// (\bit_gen|control|h_count [15] & (!\bit_gen|sprite_f|LessThan2~0_combout  & \bit_gen|sprite_f|Add1~1_sumout )) ) ) ) # ( !\bit_gen|sprite_f|LessThan2~15_combout  & ( \bit_gen|sprite_f|LessThan2~13_combout  & ( (!\bit_gen|control|h_count [15] & 
// \bit_gen|sprite_f|Add1~1_sumout ) ) ) ) # ( \bit_gen|sprite_f|LessThan2~15_combout  & ( !\bit_gen|sprite_f|LessThan2~13_combout  & ( (!\bit_gen|control|h_count [15] & ((!\bit_gen|sprite_f|LessThan2~9_combout ) # ((!\bit_gen|sprite_f|LessThan2~0_combout ) 
// # (\bit_gen|sprite_f|Add1~1_sumout )))) # (\bit_gen|control|h_count [15] & (\bit_gen|sprite_f|Add1~1_sumout  & ((!\bit_gen|sprite_f|LessThan2~9_combout ) # (!\bit_gen|sprite_f|LessThan2~0_combout )))) ) ) ) # ( !\bit_gen|sprite_f|LessThan2~15_combout  & ( 
// !\bit_gen|sprite_f|LessThan2~13_combout  & ( (!\bit_gen|control|h_count [15] & \bit_gen|sprite_f|Add1~1_sumout ) ) ) )

	.dataa(!\bit_gen|sprite_f|LessThan2~9_combout ),
	.datab(!\bit_gen|control|h_count [15]),
	.datac(!\bit_gen|sprite_f|LessThan2~0_combout ),
	.datad(!\bit_gen|sprite_f|Add1~1_sumout ),
	.datae(!\bit_gen|sprite_f|LessThan2~15_combout ),
	.dataf(!\bit_gen|sprite_f|LessThan2~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|LessThan2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|LessThan2~16 .extended_lut = "off";
defparam \bit_gen|sprite_f|LessThan2~16 .lut_mask = 64'h00CCC8FE00CCC0FC;
defparam \bit_gen|sprite_f|LessThan2~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N18
cyclonev_lcell_comb \bit_gen|sprite_f|state~25 (
// Equation(s):
// \bit_gen|sprite_f|state~25_combout  = ( \bit_gen|sprite_f|state~24_combout  & ( \bit_gen|sprite_f|LessThan2~16_combout  & ( (\bit_gen|sprite_f|state~23_combout  & (!\bit_gen|sprite_f|Add0~1_sumout  & !\bit_gen|sprite_f|Add0~5_sumout )) ) ) ) # ( 
// \bit_gen|sprite_f|state~24_combout  & ( !\bit_gen|sprite_f|LessThan2~16_combout  & ( ((\bit_gen|sprite_f|state~23_combout  & (!\bit_gen|sprite_f|Add0~1_sumout  & !\bit_gen|sprite_f|Add0~5_sumout ))) # (\bit_gen|sprite_f|state~20_combout ) ) ) ) # ( 
// !\bit_gen|sprite_f|state~24_combout  & ( !\bit_gen|sprite_f|LessThan2~16_combout  & ( \bit_gen|sprite_f|state~20_combout  ) ) )

	.dataa(!\bit_gen|sprite_f|state~23_combout ),
	.datab(!\bit_gen|sprite_f|state~20_combout ),
	.datac(!\bit_gen|sprite_f|Add0~1_sumout ),
	.datad(!\bit_gen|sprite_f|Add0~5_sumout ),
	.datae(!\bit_gen|sprite_f|state~24_combout ),
	.dataf(!\bit_gen|sprite_f|LessThan2~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|state~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|state~25 .extended_lut = "off";
defparam \bit_gen|sprite_f|state~25 .lut_mask = 64'h3333733300005000;
defparam \bit_gen|sprite_f|state~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y66_N20
dffeas \bit_gen|sprite_f|state.WAIT_POS (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|sprite_f|state~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|state.WAIT_POS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|state.WAIT_POS .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|state.WAIT_POS .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N18
cyclonev_lcell_comb \bit_gen|sprite_f|cnt_x~3 (
// Equation(s):
// \bit_gen|sprite_f|cnt_x~3_combout  = ( !\bit_gen|sprite_f|cnt_x [0] & ( (\clear~input_o  & \bit_gen|sprite_f|state.SPR_LINE~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clear~input_o ),
	.datad(!\bit_gen|sprite_f|state.SPR_LINE~q ),
	.datae(gnd),
	.dataf(!\bit_gen|sprite_f|cnt_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|cnt_x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|cnt_x~3 .extended_lut = "off";
defparam \bit_gen|sprite_f|cnt_x~3 .lut_mask = 64'h000F000F00000000;
defparam \bit_gen|sprite_f|cnt_x~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N51
cyclonev_lcell_comb \bit_gen|sprite_f|cnt_x[3]~1 (
// Equation(s):
// \bit_gen|sprite_f|cnt_x[3]~1_combout  = ( \bit_gen|sprite_f|LessThan2~16_combout  & ( (!\clear~input_o ) # ((\bit_gen|control|line~combout  & ((\bit_gen|sprite_f|state.WAIT_POS~q ) # (\bit_gen|sprite_f|state.SPR_LINE~q )))) ) ) # ( 
// !\bit_gen|sprite_f|LessThan2~16_combout  & ( (!\clear~input_o ) # ((\bit_gen|sprite_f|state.SPR_LINE~q  & (!\bit_gen|sprite_f|state.WAIT_POS~q  & \bit_gen|control|line~combout ))) ) )

	.dataa(!\clear~input_o ),
	.datab(!\bit_gen|sprite_f|state.SPR_LINE~q ),
	.datac(!\bit_gen|sprite_f|state.WAIT_POS~q ),
	.datad(!\bit_gen|control|line~combout ),
	.datae(gnd),
	.dataf(!\bit_gen|sprite_f|LessThan2~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|cnt_x[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|cnt_x[3]~1 .extended_lut = "off";
defparam \bit_gen|sprite_f|cnt_x[3]~1 .lut_mask = 64'hAABAAABAAABFAABF;
defparam \bit_gen|sprite_f|cnt_x[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y66_N35
dffeas \bit_gen|sprite_f|cnt_x[0] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|sprite_f|cnt_x~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bit_gen|sprite_f|cnt_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|cnt_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|cnt_x[0] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|cnt_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N54
cyclonev_lcell_comb \bit_gen|sprite_f|cnt_x~2 (
// Equation(s):
// \bit_gen|sprite_f|cnt_x~2_combout  = ( \clear~input_o  & ( \bit_gen|sprite_f|cnt_x [1] & ( (!\bit_gen|sprite_f|cnt_x [0] & \bit_gen|sprite_f|state.SPR_LINE~q ) ) ) ) # ( \clear~input_o  & ( !\bit_gen|sprite_f|cnt_x [1] & ( (\bit_gen|sprite_f|cnt_x [0] & 
// \bit_gen|sprite_f|state.SPR_LINE~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|sprite_f|cnt_x [0]),
	.datad(!\bit_gen|sprite_f|state.SPR_LINE~q ),
	.datae(!\clear~input_o ),
	.dataf(!\bit_gen|sprite_f|cnt_x [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|cnt_x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|cnt_x~2 .extended_lut = "off";
defparam \bit_gen|sprite_f|cnt_x~2 .lut_mask = 64'h0000000F000000F0;
defparam \bit_gen|sprite_f|cnt_x~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y66_N53
dffeas \bit_gen|sprite_f|cnt_x[1] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|sprite_f|cnt_x~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bit_gen|sprite_f|cnt_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|cnt_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|cnt_x[1] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|cnt_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N39
cyclonev_lcell_comb \bit_gen|sprite_f|cnt_x~0 (
// Equation(s):
// \bit_gen|sprite_f|cnt_x~0_combout  = ( \clear~input_o  & ( (\bit_gen|sprite_f|state.SPR_LINE~q  & (!\bit_gen|sprite_f|cnt_x [2] $ (((!\bit_gen|sprite_f|cnt_x [0]) # (!\bit_gen|sprite_f|cnt_x [1]))))) ) )

	.dataa(!\bit_gen|sprite_f|cnt_x [0]),
	.datab(!\bit_gen|sprite_f|cnt_x [1]),
	.datac(!\bit_gen|sprite_f|state.SPR_LINE~q ),
	.datad(!\bit_gen|sprite_f|cnt_x [2]),
	.datae(gnd),
	.dataf(!\clear~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|cnt_x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|cnt_x~0 .extended_lut = "off";
defparam \bit_gen|sprite_f|cnt_x~0 .lut_mask = 64'h00000000010E010E;
defparam \bit_gen|sprite_f|cnt_x~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y66_N47
dffeas \bit_gen|sprite_f|cnt_x[2] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|sprite_f|cnt_x~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bit_gen|sprite_f|cnt_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|cnt_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|cnt_x[2] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|cnt_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N36
cyclonev_lcell_comb \bit_gen|sprite_f|Equal2~0 (
// Equation(s):
// \bit_gen|sprite_f|Equal2~0_combout  = ( \bit_gen|sprite_f|cnt_x [0] & ( (\bit_gen|sprite_f|cnt_x [1] & \bit_gen|sprite_f|cnt_x [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|sprite_f|cnt_x [1]),
	.datad(!\bit_gen|sprite_f|cnt_x [2]),
	.datae(gnd),
	.dataf(!\bit_gen|sprite_f|cnt_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Equal2~0 .extended_lut = "off";
defparam \bit_gen|sprite_f|Equal2~0 .lut_mask = 64'h00000000000F000F;
defparam \bit_gen|sprite_f|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N57
cyclonev_lcell_comb \bit_gen|sprite_f|bmap_x[0]~0 (
// Equation(s):
// \bit_gen|sprite_f|bmap_x[0]~0_combout  = ( \bit_gen|control|line~combout  & ( \bit_gen|sprite_f|LessThan2~16_combout  & ( (!\clear~input_o ) # (((\bit_gen|sprite_f|state.SPR_LINE~q  & \bit_gen|sprite_f|Equal2~0_combout )) # 
// (\bit_gen|sprite_f|state.WAIT_POS~q )) ) ) ) # ( !\bit_gen|control|line~combout  & ( \bit_gen|sprite_f|LessThan2~16_combout  & ( !\clear~input_o  ) ) ) # ( \bit_gen|control|line~combout  & ( !\bit_gen|sprite_f|LessThan2~16_combout  & ( (!\clear~input_o ) 
// # ((\bit_gen|sprite_f|state.SPR_LINE~q  & \bit_gen|sprite_f|Equal2~0_combout )) ) ) ) # ( !\bit_gen|control|line~combout  & ( !\bit_gen|sprite_f|LessThan2~16_combout  & ( !\clear~input_o  ) ) )

	.dataa(!\clear~input_o ),
	.datab(!\bit_gen|sprite_f|state.WAIT_POS~q ),
	.datac(!\bit_gen|sprite_f|state.SPR_LINE~q ),
	.datad(!\bit_gen|sprite_f|Equal2~0_combout ),
	.datae(!\bit_gen|control|line~combout ),
	.dataf(!\bit_gen|sprite_f|LessThan2~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|bmap_x[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|bmap_x[0]~0 .extended_lut = "off";
defparam \bit_gen|sprite_f|bmap_x[0]~0 .lut_mask = 64'hAAAAAAAFAAAABBBF;
defparam \bit_gen|sprite_f|bmap_x[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y66_N20
dffeas \bit_gen|sprite_f|bmap_x[0] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|sprite_f|bmap_x~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bit_gen|sprite_f|bmap_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|bmap_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|bmap_x[0] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|bmap_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N48
cyclonev_lcell_comb \bit_gen|sprite_f|bmap_x~3 (
// Equation(s):
// \bit_gen|sprite_f|bmap_x~3_combout  = (\clear~input_o  & (\bit_gen|sprite_f|state.SPR_LINE~q  & (!\bit_gen|sprite_f|bmap_x [1] $ (!\bit_gen|sprite_f|bmap_x [0]))))

	.dataa(!\clear~input_o ),
	.datab(!\bit_gen|sprite_f|state.SPR_LINE~q ),
	.datac(!\bit_gen|sprite_f|bmap_x [1]),
	.datad(!\bit_gen|sprite_f|bmap_x [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|bmap_x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|bmap_x~3 .extended_lut = "off";
defparam \bit_gen|sprite_f|bmap_x~3 .lut_mask = 64'h0110011001100110;
defparam \bit_gen|sprite_f|bmap_x~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y66_N47
dffeas \bit_gen|sprite_f|bmap_x[1] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|sprite_f|bmap_x~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bit_gen|sprite_f|bmap_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|bmap_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|bmap_x[1] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|bmap_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N12
cyclonev_lcell_comb \bit_gen|sprite_f|bmap_x~1 (
// Equation(s):
// \bit_gen|sprite_f|bmap_x~1_combout  = ( \bit_gen|sprite_f|bmap_x [2] & ( (\bit_gen|sprite_f|state.SPR_LINE~q  & (\clear~input_o  & ((!\bit_gen|sprite_f|bmap_x [1]) # (!\bit_gen|sprite_f|bmap_x [0])))) ) ) # ( !\bit_gen|sprite_f|bmap_x [2] & ( 
// (\bit_gen|sprite_f|bmap_x [1] & (\bit_gen|sprite_f|state.SPR_LINE~q  & (\clear~input_o  & \bit_gen|sprite_f|bmap_x [0]))) ) )

	.dataa(!\bit_gen|sprite_f|bmap_x [1]),
	.datab(!\bit_gen|sprite_f|state.SPR_LINE~q ),
	.datac(!\clear~input_o ),
	.datad(!\bit_gen|sprite_f|bmap_x [0]),
	.datae(gnd),
	.dataf(!\bit_gen|sprite_f|bmap_x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|bmap_x~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|bmap_x~1 .extended_lut = "off";
defparam \bit_gen|sprite_f|bmap_x~1 .lut_mask = 64'h0001000103020302;
defparam \bit_gen|sprite_f|bmap_x~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y66_N23
dffeas \bit_gen|sprite_f|bmap_x[2] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|sprite_f|bmap_x~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bit_gen|sprite_f|bmap_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|bmap_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|bmap_x[2] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|bmap_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N30
cyclonev_lcell_comb \bit_gen|sprite_f|state~18 (
// Equation(s):
// \bit_gen|sprite_f|state~18_combout  = ( \bit_gen|sprite_f|bmap_x [0] & ( (\bit_gen|sprite_f|bmap_x [1] & \bit_gen|sprite_f|bmap_x [2]) ) )

	.dataa(gnd),
	.datab(!\bit_gen|sprite_f|bmap_x [1]),
	.datac(!\bit_gen|sprite_f|bmap_x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bit_gen|sprite_f|bmap_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|state~18 .extended_lut = "off";
defparam \bit_gen|sprite_f|state~18 .lut_mask = 64'h0000000003030303;
defparam \bit_gen|sprite_f|state~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N39
cyclonev_lcell_comb \bit_gen|sprite_f|Equal1~3 (
// Equation(s):
// \bit_gen|sprite_f|Equal1~3_combout  = ( \bit_gen|control|h_count [5] & ( \bit_gen|control|h_count [1] & ( (!\bit_gen|control|h_count [8] & (\bit_gen|control|h_count [2] & \bit_gen|control|h_count [6])) ) ) )

	.dataa(gnd),
	.datab(!\bit_gen|control|h_count [8]),
	.datac(!\bit_gen|control|h_count [2]),
	.datad(!\bit_gen|control|h_count [6]),
	.datae(!\bit_gen|control|h_count [5]),
	.dataf(!\bit_gen|control|h_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Equal1~3 .extended_lut = "off";
defparam \bit_gen|sprite_f|Equal1~3 .lut_mask = 64'h000000000000000C;
defparam \bit_gen|sprite_f|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N33
cyclonev_lcell_comb \bit_gen|sprite_f|Equal1~4 (
// Equation(s):
// \bit_gen|sprite_f|Equal1~4_combout  = ( \bit_gen|sprite_f|Equal1~2_combout  & ( \bit_gen|sprite_f|Equal1~0_combout  & ( (!\bit_gen|control|h_count [12] & (\bit_gen|sprite_f|Equal1~3_combout  & \bit_gen|sprite_f|Equal1~1_combout )) ) ) )

	.dataa(!\bit_gen|control|h_count [12]),
	.datab(gnd),
	.datac(!\bit_gen|sprite_f|Equal1~3_combout ),
	.datad(!\bit_gen|sprite_f|Equal1~1_combout ),
	.datae(!\bit_gen|sprite_f|Equal1~2_combout ),
	.dataf(!\bit_gen|sprite_f|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Equal1~4 .extended_lut = "off";
defparam \bit_gen|sprite_f|Equal1~4 .lut_mask = 64'h000000000000000A;
defparam \bit_gen|sprite_f|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N12
cyclonev_lcell_comb \bit_gen|sprite_f|state~19 (
// Equation(s):
// \bit_gen|sprite_f|state~19_combout  = ( \bit_gen|sprite_f|Equal2~0_combout  & ( !\bit_gen|sprite_f|Equal1~4_combout  & ( (\clear~input_o  & (\bit_gen|sprite_f|state.SPR_LINE~q  & (\bit_gen|control|line~combout  & !\bit_gen|sprite_f|state~18_combout ))) ) 
// ) ) # ( !\bit_gen|sprite_f|Equal2~0_combout  & ( !\bit_gen|sprite_f|Equal1~4_combout  & ( (\clear~input_o  & (\bit_gen|sprite_f|state.SPR_LINE~q  & \bit_gen|control|line~combout )) ) ) )

	.dataa(!\clear~input_o ),
	.datab(!\bit_gen|sprite_f|state.SPR_LINE~q ),
	.datac(!\bit_gen|control|line~combout ),
	.datad(!\bit_gen|sprite_f|state~18_combout ),
	.datae(!\bit_gen|sprite_f|Equal2~0_combout ),
	.dataf(!\bit_gen|sprite_f|Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|state~19 .extended_lut = "off";
defparam \bit_gen|sprite_f|state~19 .lut_mask = 64'h0101010000000000;
defparam \bit_gen|sprite_f|state~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y66_N6
cyclonev_lcell_comb \bit_gen|sprite_f|LessThan2~10 (
// Equation(s):
// \bit_gen|sprite_f|LessThan2~10_combout  = ( \bit_gen|sprite_f|Add1~9_sumout  & ( \bit_gen|sprite_f|Add1~5_sumout  & ( (\bit_gen|control|h_count [15] & ((!\bit_gen|control|h_count [14]) # ((!\bit_gen|control|h_count [13] & \bit_gen|sprite_f|Add1~13_sumout 
// )))) ) ) ) # ( !\bit_gen|sprite_f|Add1~9_sumout  & ( \bit_gen|sprite_f|Add1~5_sumout  & ( (!\bit_gen|control|h_count [14] & (\bit_gen|control|h_count [15] & (!\bit_gen|control|h_count [13] & \bit_gen|sprite_f|Add1~13_sumout ))) ) ) ) # ( 
// \bit_gen|sprite_f|Add1~9_sumout  & ( !\bit_gen|sprite_f|Add1~5_sumout  & ( (!\bit_gen|control|h_count [15] & ((!\bit_gen|control|h_count [14]) # ((!\bit_gen|control|h_count [13] & \bit_gen|sprite_f|Add1~13_sumout )))) ) ) ) # ( 
// !\bit_gen|sprite_f|Add1~9_sumout  & ( !\bit_gen|sprite_f|Add1~5_sumout  & ( (!\bit_gen|control|h_count [14] & (!\bit_gen|control|h_count [15] & (!\bit_gen|control|h_count [13] & \bit_gen|sprite_f|Add1~13_sumout ))) ) ) )

	.dataa(!\bit_gen|control|h_count [14]),
	.datab(!\bit_gen|control|h_count [15]),
	.datac(!\bit_gen|control|h_count [13]),
	.datad(!\bit_gen|sprite_f|Add1~13_sumout ),
	.datae(!\bit_gen|sprite_f|Add1~9_sumout ),
	.dataf(!\bit_gen|sprite_f|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|LessThan2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|LessThan2~10 .extended_lut = "off";
defparam \bit_gen|sprite_f|LessThan2~10 .lut_mask = 64'h008088C800202232;
defparam \bit_gen|sprite_f|LessThan2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y66_N0
cyclonev_lcell_comb \bit_gen|sprite_f|LessThan2~11 (
// Equation(s):
// \bit_gen|sprite_f|LessThan2~11_combout  = ( \bit_gen|sprite_f|LessThan2~0_combout  & ( \bit_gen|sprite_f|Add1~1_sumout  & ( (\bit_gen|control|h_count [15] & (!\bit_gen|sprite_f|LessThan2~9_combout  & !\bit_gen|sprite_f|LessThan2~10_combout )) ) ) ) # ( 
// !\bit_gen|sprite_f|LessThan2~0_combout  & ( \bit_gen|sprite_f|Add1~1_sumout  & ( (\bit_gen|control|h_count [15] & !\bit_gen|sprite_f|LessThan2~10_combout ) ) ) ) # ( \bit_gen|sprite_f|LessThan2~0_combout  & ( !\bit_gen|sprite_f|Add1~1_sumout  & ( 
// (!\bit_gen|sprite_f|LessThan2~9_combout  & (!\bit_gen|sprite_f|LessThan2~10_combout  & ((!\bit_gen|sprite_f|Add1~5_sumout ) # (\bit_gen|control|h_count [15])))) ) ) ) # ( !\bit_gen|sprite_f|LessThan2~0_combout  & ( !\bit_gen|sprite_f|Add1~1_sumout  & ( 
// (!\bit_gen|sprite_f|LessThan2~10_combout  & ((!\bit_gen|sprite_f|Add1~5_sumout ) # (\bit_gen|control|h_count [15]))) ) ) )

	.dataa(!\bit_gen|sprite_f|Add1~5_sumout ),
	.datab(!\bit_gen|control|h_count [15]),
	.datac(!\bit_gen|sprite_f|LessThan2~9_combout ),
	.datad(!\bit_gen|sprite_f|LessThan2~10_combout ),
	.datae(!\bit_gen|sprite_f|LessThan2~0_combout ),
	.dataf(!\bit_gen|sprite_f|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|LessThan2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|LessThan2~11 .extended_lut = "off";
defparam \bit_gen|sprite_f|LessThan2~11 .lut_mask = 64'hBB00B00033003000;
defparam \bit_gen|sprite_f|LessThan2~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N0
cyclonev_lcell_comb \bit_gen|sprite_f|LessThan2~4 (
// Equation(s):
// \bit_gen|sprite_f|LessThan2~4_combout  = ( \bit_gen|sprite_f|Add1~25_sumout  & ( \bit_gen|sprite_f|LessThan2~2_combout  & ( (\bit_gen|sprite_f|LessThan2~3_combout  & ((!\bit_gen|control|h_count [5]) # (\bit_gen|sprite_f|Add1~21_sumout ))) ) ) ) # ( 
// !\bit_gen|sprite_f|Add1~25_sumout  & ( \bit_gen|sprite_f|LessThan2~2_combout  & ( (\bit_gen|sprite_f|LessThan2~3_combout  & ((!\bit_gen|control|h_count [4] & ((!\bit_gen|control|h_count [5]) # (\bit_gen|sprite_f|Add1~21_sumout ))) # 
// (\bit_gen|control|h_count [4] & (\bit_gen|sprite_f|Add1~21_sumout  & !\bit_gen|control|h_count [5])))) ) ) ) # ( \bit_gen|sprite_f|Add1~25_sumout  & ( !\bit_gen|sprite_f|LessThan2~2_combout  & ( (\bit_gen|sprite_f|LessThan2~3_combout  & 
// ((!\bit_gen|control|h_count [4] & ((!\bit_gen|control|h_count [5]) # (\bit_gen|sprite_f|Add1~21_sumout ))) # (\bit_gen|control|h_count [4] & (\bit_gen|sprite_f|Add1~21_sumout  & !\bit_gen|control|h_count [5])))) ) ) ) # ( !\bit_gen|sprite_f|Add1~25_sumout 
//  & ( !\bit_gen|sprite_f|LessThan2~2_combout  & ( (\bit_gen|sprite_f|Add1~21_sumout  & (!\bit_gen|control|h_count [5] & \bit_gen|sprite_f|LessThan2~3_combout )) ) ) )

	.dataa(!\bit_gen|control|h_count [4]),
	.datab(!\bit_gen|sprite_f|Add1~21_sumout ),
	.datac(!\bit_gen|control|h_count [5]),
	.datad(!\bit_gen|sprite_f|LessThan2~3_combout ),
	.datae(!\bit_gen|sprite_f|Add1~25_sumout ),
	.dataf(!\bit_gen|sprite_f|LessThan2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|LessThan2~4 .extended_lut = "off";
defparam \bit_gen|sprite_f|LessThan2~4 .lut_mask = 64'h003000B200B200F3;
defparam \bit_gen|sprite_f|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y66_N24
cyclonev_lcell_comb \bit_gen|sprite_f|LessThan2~8 (
// Equation(s):
// \bit_gen|sprite_f|LessThan2~8_combout  = ( \bit_gen|sprite_f|LessThan2~0_combout  & ( \bit_gen|sprite_f|LessThan2~4_combout  & ( (!\bit_gen|sprite_f|LessThan2~1_combout  & ((\bit_gen|sprite_f|LessThan2~6_combout ) # (\bit_gen|sprite_f|LessThan2~7_combout 
// ))) ) ) ) # ( \bit_gen|sprite_f|LessThan2~0_combout  & ( !\bit_gen|sprite_f|LessThan2~4_combout  & ( (!\bit_gen|sprite_f|LessThan2~1_combout  & (((\bit_gen|sprite_f|LessThan2~5_combout  & \bit_gen|sprite_f|LessThan2~6_combout )) # 
// (\bit_gen|sprite_f|LessThan2~7_combout ))) ) ) )

	.dataa(!\bit_gen|sprite_f|LessThan2~7_combout ),
	.datab(!\bit_gen|sprite_f|LessThan2~5_combout ),
	.datac(!\bit_gen|sprite_f|LessThan2~6_combout ),
	.datad(!\bit_gen|sprite_f|LessThan2~1_combout ),
	.datae(!\bit_gen|sprite_f|LessThan2~0_combout ),
	.dataf(!\bit_gen|sprite_f|LessThan2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|LessThan2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|LessThan2~8 .extended_lut = "off";
defparam \bit_gen|sprite_f|LessThan2~8 .lut_mask = 64'h0000570000005F00;
defparam \bit_gen|sprite_f|LessThan2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y66_N54
cyclonev_lcell_comb \bit_gen|sprite_f|state~21 (
// Equation(s):
// \bit_gen|sprite_f|state~21_combout  = ( \bit_gen|sprite_f|LessThan2~11_combout  & ( \bit_gen|sprite_f|LessThan2~8_combout  & ( ((\bit_gen|sprite_f|Add1~1_sumout  & (!\bit_gen|control|h_count [15] & \bit_gen|sprite_f|state~20_combout ))) # 
// (\bit_gen|sprite_f|state~19_combout ) ) ) ) # ( !\bit_gen|sprite_f|LessThan2~11_combout  & ( \bit_gen|sprite_f|LessThan2~8_combout  & ( ((\bit_gen|sprite_f|Add1~1_sumout  & (!\bit_gen|control|h_count [15] & \bit_gen|sprite_f|state~20_combout ))) # 
// (\bit_gen|sprite_f|state~19_combout ) ) ) ) # ( \bit_gen|sprite_f|LessThan2~11_combout  & ( !\bit_gen|sprite_f|LessThan2~8_combout  & ( ((\bit_gen|sprite_f|state~20_combout  & ((!\bit_gen|control|h_count [15]) # (\bit_gen|sprite_f|Add1~1_sumout )))) # 
// (\bit_gen|sprite_f|state~19_combout ) ) ) ) # ( !\bit_gen|sprite_f|LessThan2~11_combout  & ( !\bit_gen|sprite_f|LessThan2~8_combout  & ( ((\bit_gen|sprite_f|Add1~1_sumout  & (!\bit_gen|control|h_count [15] & \bit_gen|sprite_f|state~20_combout ))) # 
// (\bit_gen|sprite_f|state~19_combout ) ) ) )

	.dataa(!\bit_gen|sprite_f|Add1~1_sumout ),
	.datab(!\bit_gen|control|h_count [15]),
	.datac(!\bit_gen|sprite_f|state~19_combout ),
	.datad(!\bit_gen|sprite_f|state~20_combout ),
	.datae(!\bit_gen|sprite_f|LessThan2~11_combout ),
	.dataf(!\bit_gen|sprite_f|LessThan2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|state~21 .extended_lut = "off";
defparam \bit_gen|sprite_f|state~21 .lut_mask = 64'h0F4F0FDF0F4F0F4F;
defparam \bit_gen|sprite_f|state~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y66_N56
dffeas \bit_gen|sprite_f|state.SPR_LINE (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|sprite_f|state~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|state.SPR_LINE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|state.SPR_LINE .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|state.SPR_LINE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N0
cyclonev_lcell_comb \bit_gen|sprite_f|Add2~26 (
// Equation(s):
// \bit_gen|sprite_f|Add2~26_cout  = CARRY(( GND ) + ( !VCC ) + ( !VCC ))
// \bit_gen|sprite_f|Add2~27  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\bit_gen|sprite_f|Add2~26_cout ),
	.shareout(\bit_gen|sprite_f|Add2~27 ));
// synopsys translate_off
defparam \bit_gen|sprite_f|Add2~26 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add2~26 .lut_mask = 64'h0000FFFF00000000;
defparam \bit_gen|sprite_f|Add2~26 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N3
cyclonev_lcell_comb \bit_gen|sprite_f|Add2~22 (
// Equation(s):
// \bit_gen|sprite_f|Add2~22_cout  = CARRY(( VCC ) + ( \bit_gen|sprite_f|Add2~27  ) + ( \bit_gen|sprite_f|Add2~26_cout  ))
// \bit_gen|sprite_f|Add2~23  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add2~26_cout ),
	.sharein(\bit_gen|sprite_f|Add2~27 ),
	.combout(),
	.sumout(),
	.cout(\bit_gen|sprite_f|Add2~22_cout ),
	.shareout(\bit_gen|sprite_f|Add2~23 ));
// synopsys translate_off
defparam \bit_gen|sprite_f|Add2~22 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add2~22 .lut_mask = 64'h000000000000FFFF;
defparam \bit_gen|sprite_f|Add2~22 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N6
cyclonev_lcell_comb \bit_gen|sprite_f|Add2~18 (
// Equation(s):
// \bit_gen|sprite_f|Add2~18_cout  = CARRY(( VCC ) + ( \bit_gen|sprite_f|Add2~23  ) + ( \bit_gen|sprite_f|Add2~22_cout  ))
// \bit_gen|sprite_f|Add2~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add2~22_cout ),
	.sharein(\bit_gen|sprite_f|Add2~23 ),
	.combout(),
	.sumout(),
	.cout(\bit_gen|sprite_f|Add2~18_cout ),
	.shareout(\bit_gen|sprite_f|Add2~19 ));
// synopsys translate_off
defparam \bit_gen|sprite_f|Add2~18 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add2~18 .lut_mask = 64'h000000000000FFFF;
defparam \bit_gen|sprite_f|Add2~18 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N9
cyclonev_lcell_comb \bit_gen|sprite_f|Add2~5 (
// Equation(s):
// \bit_gen|sprite_f|Add2~5_sumout  = SUM(( !\bit_gen|sprite_f|sprx_r [2] $ (\bit_gen|control|h_count [2]) ) + ( \bit_gen|sprite_f|Add2~19  ) + ( \bit_gen|sprite_f|Add2~18_cout  ))
// \bit_gen|sprite_f|Add2~6  = CARRY(( !\bit_gen|sprite_f|sprx_r [2] $ (\bit_gen|control|h_count [2]) ) + ( \bit_gen|sprite_f|Add2~19  ) + ( \bit_gen|sprite_f|Add2~18_cout  ))
// \bit_gen|sprite_f|Add2~7  = SHARE((!\bit_gen|sprite_f|sprx_r [2] & \bit_gen|control|h_count [2]))

	.dataa(!\bit_gen|sprite_f|sprx_r [2]),
	.datab(gnd),
	.datac(!\bit_gen|control|h_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add2~18_cout ),
	.sharein(\bit_gen|sprite_f|Add2~19 ),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add2~5_sumout ),
	.cout(\bit_gen|sprite_f|Add2~6 ),
	.shareout(\bit_gen|sprite_f|Add2~7 ));
// synopsys translate_off
defparam \bit_gen|sprite_f|Add2~5 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add2~5 .lut_mask = 64'h00000A0A0000A5A5;
defparam \bit_gen|sprite_f|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N12
cyclonev_lcell_comb \bit_gen|sprite_f|Add2~1 (
// Equation(s):
// \bit_gen|sprite_f|Add2~1_sumout  = SUM(( !\bit_gen|sprite_f|sprx_r [3] $ (!\bit_gen|control|h_count [3] $ (!\bit_gen|control|v_count [3])) ) + ( \bit_gen|sprite_f|Add2~7  ) + ( \bit_gen|sprite_f|Add2~6  ))
// \bit_gen|sprite_f|Add2~2  = CARRY(( !\bit_gen|sprite_f|sprx_r [3] $ (!\bit_gen|control|h_count [3] $ (!\bit_gen|control|v_count [3])) ) + ( \bit_gen|sprite_f|Add2~7  ) + ( \bit_gen|sprite_f|Add2~6  ))
// \bit_gen|sprite_f|Add2~3  = SHARE((!\bit_gen|sprite_f|sprx_r [3] & ((\bit_gen|control|v_count [3]) # (\bit_gen|control|h_count [3]))) # (\bit_gen|sprite_f|sprx_r [3] & (\bit_gen|control|h_count [3] & \bit_gen|control|v_count [3])))

	.dataa(!\bit_gen|sprite_f|sprx_r [3]),
	.datab(gnd),
	.datac(!\bit_gen|control|h_count [3]),
	.datad(!\bit_gen|control|v_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add2~6 ),
	.sharein(\bit_gen|sprite_f|Add2~7 ),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add2~1_sumout ),
	.cout(\bit_gen|sprite_f|Add2~2 ),
	.shareout(\bit_gen|sprite_f|Add2~3 ));
// synopsys translate_off
defparam \bit_gen|sprite_f|Add2~1 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add2~1 .lut_mask = 64'h00000AAF0000A55A;
defparam \bit_gen|sprite_f|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N15
cyclonev_lcell_comb \bit_gen|sprite_f|Add2~9 (
// Equation(s):
// \bit_gen|sprite_f|Add2~9_sumout  = SUM(( !\bit_gen|sprite_f|sprx_r [4] $ (!\bit_gen|control|h_count [4] $ (\bit_gen|control|v_count [4])) ) + ( \bit_gen|sprite_f|Add2~3  ) + ( \bit_gen|sprite_f|Add2~2  ))
// \bit_gen|sprite_f|Add2~10  = CARRY(( !\bit_gen|sprite_f|sprx_r [4] $ (!\bit_gen|control|h_count [4] $ (\bit_gen|control|v_count [4])) ) + ( \bit_gen|sprite_f|Add2~3  ) + ( \bit_gen|sprite_f|Add2~2  ))
// \bit_gen|sprite_f|Add2~11  = SHARE((!\bit_gen|sprite_f|sprx_r [4] & ((!\bit_gen|control|v_count [4]) # (\bit_gen|control|h_count [4]))) # (\bit_gen|sprite_f|sprx_r [4] & (\bit_gen|control|h_count [4] & !\bit_gen|control|v_count [4])))

	.dataa(gnd),
	.datab(!\bit_gen|sprite_f|sprx_r [4]),
	.datac(!\bit_gen|control|h_count [4]),
	.datad(!\bit_gen|control|v_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add2~2 ),
	.sharein(\bit_gen|sprite_f|Add2~3 ),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add2~9_sumout ),
	.cout(\bit_gen|sprite_f|Add2~10 ),
	.shareout(\bit_gen|sprite_f|Add2~11 ));
// synopsys translate_off
defparam \bit_gen|sprite_f|Add2~9 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add2~9 .lut_mask = 64'h0000CF0C00003CC3;
defparam \bit_gen|sprite_f|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N45
cyclonev_lcell_comb \bit_gen|sprite_f|Add4~0 (
// Equation(s):
// \bit_gen|sprite_f|Add4~0_combout  = ( \bit_gen|sprite_f|Add2~9_sumout  & ( (!\bit_gen|control|h_count [1]) # ((!\bit_gen|sprite_f|Add2~1_sumout ) # (!\bit_gen|sprite_f|Add2~5_sumout )) ) ) # ( !\bit_gen|sprite_f|Add2~9_sumout  & ( 
// (\bit_gen|control|h_count [1] & (\bit_gen|sprite_f|Add2~1_sumout  & \bit_gen|sprite_f|Add2~5_sumout )) ) )

	.dataa(!\bit_gen|control|h_count [1]),
	.datab(!\bit_gen|sprite_f|Add2~1_sumout ),
	.datac(!\bit_gen|sprite_f|Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bit_gen|sprite_f|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|Add4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add4~0 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add4~0 .lut_mask = 64'h01010101FEFEFEFE;
defparam \bit_gen|sprite_f|Add4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y66_N48
cyclonev_lcell_comb \bit_gen|sprite_f|spr_rom_addr[0]~feeder (
// Equation(s):
// \bit_gen|sprite_f|spr_rom_addr[0]~feeder_combout  = ( \bit_gen|control|h_count [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bit_gen|control|h_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|spr_rom_addr[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|spr_rom_addr[0]~feeder .extended_lut = "off";
defparam \bit_gen|sprite_f|spr_rom_addr[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \bit_gen|sprite_f|spr_rom_addr[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y66_N51
cyclonev_lcell_comb \bit_gen|sprite_f|spr_rom_addr[0]~_wirecell (
// Equation(s):
// \bit_gen|sprite_f|spr_rom_addr[0]~_wirecell_combout  = !\bit_gen|sprite_f|spr_rom_addr [0]

	.dataa(!\bit_gen|sprite_f|spr_rom_addr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|spr_rom_addr[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|spr_rom_addr[0]~_wirecell .extended_lut = "off";
defparam \bit_gen|sprite_f|spr_rom_addr[0]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \bit_gen|sprite_f|spr_rom_addr[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y66_N50
dffeas \bit_gen|sprite_f|spr_rom_addr[0] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|sprite_f|spr_rom_addr[0]~feeder_combout ),
	.asdata(\bit_gen|sprite_f|spr_rom_addr[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\clear~input_o ),
	.sload(\bit_gen|sprite_f|state.SPR_LINE~q ),
	.ena(\bit_gen|sprite_f|bmap_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|spr_rom_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|spr_rom_addr[0] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|spr_rom_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y66_N45
cyclonev_lcell_comb \bit_gen|sprite_f|spr_rom_addr~4 (
// Equation(s):
// \bit_gen|sprite_f|spr_rom_addr~4_combout  = ( \bit_gen|sprite_f|state.SPR_LINE~q  & ( !\bit_gen|sprite_f|spr_rom_addr [0] $ (!\bit_gen|sprite_f|spr_rom_addr [1]) ) ) # ( !\bit_gen|sprite_f|state.SPR_LINE~q  & ( !\bit_gen|control|h_count [1] ) )

	.dataa(!\bit_gen|sprite_f|spr_rom_addr [0]),
	.datab(!\bit_gen|sprite_f|spr_rom_addr [1]),
	.datac(gnd),
	.datad(!\bit_gen|control|h_count [1]),
	.datae(gnd),
	.dataf(!\bit_gen|sprite_f|state.SPR_LINE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|spr_rom_addr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|spr_rom_addr~4 .extended_lut = "off";
defparam \bit_gen|sprite_f|spr_rom_addr~4 .lut_mask = 64'hFF00FF0066666666;
defparam \bit_gen|sprite_f|spr_rom_addr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y66_N56
dffeas \bit_gen|sprite_f|spr_rom_addr[1] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|sprite_f|spr_rom_addr~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\clear~input_o ),
	.sload(vcc),
	.ena(\bit_gen|sprite_f|bmap_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|spr_rom_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|spr_rom_addr[1] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|spr_rom_addr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N51
cyclonev_lcell_comb \bit_gen|sprite_f|spr_rom_addr~3 (
// Equation(s):
// \bit_gen|sprite_f|spr_rom_addr~3_combout  = ( \bit_gen|control|h_count [1] & ( \bit_gen|sprite_f|spr_rom_addr [2] & ( (!\bit_gen|sprite_f|state.SPR_LINE~q  & (((!\bit_gen|sprite_f|Add2~5_sumout )))) # (\bit_gen|sprite_f|state.SPR_LINE~q  & 
// ((!\bit_gen|sprite_f|spr_rom_addr [1]) # ((!\bit_gen|sprite_f|spr_rom_addr [0])))) ) ) ) # ( !\bit_gen|control|h_count [1] & ( \bit_gen|sprite_f|spr_rom_addr [2] & ( (!\bit_gen|sprite_f|state.SPR_LINE~q  & (((\bit_gen|sprite_f|Add2~5_sumout )))) # 
// (\bit_gen|sprite_f|state.SPR_LINE~q  & ((!\bit_gen|sprite_f|spr_rom_addr [1]) # ((!\bit_gen|sprite_f|spr_rom_addr [0])))) ) ) ) # ( \bit_gen|control|h_count [1] & ( !\bit_gen|sprite_f|spr_rom_addr [2] & ( (!\bit_gen|sprite_f|state.SPR_LINE~q  & 
// (((!\bit_gen|sprite_f|Add2~5_sumout )))) # (\bit_gen|sprite_f|state.SPR_LINE~q  & (\bit_gen|sprite_f|spr_rom_addr [1] & ((\bit_gen|sprite_f|spr_rom_addr [0])))) ) ) ) # ( !\bit_gen|control|h_count [1] & ( !\bit_gen|sprite_f|spr_rom_addr [2] & ( 
// (!\bit_gen|sprite_f|state.SPR_LINE~q  & (((\bit_gen|sprite_f|Add2~5_sumout )))) # (\bit_gen|sprite_f|state.SPR_LINE~q  & (\bit_gen|sprite_f|spr_rom_addr [1] & ((\bit_gen|sprite_f|spr_rom_addr [0])))) ) ) )

	.dataa(!\bit_gen|sprite_f|spr_rom_addr [1]),
	.datab(!\bit_gen|sprite_f|state.SPR_LINE~q ),
	.datac(!\bit_gen|sprite_f|Add2~5_sumout ),
	.datad(!\bit_gen|sprite_f|spr_rom_addr [0]),
	.datae(!\bit_gen|control|h_count [1]),
	.dataf(!\bit_gen|sprite_f|spr_rom_addr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|spr_rom_addr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|spr_rom_addr~3 .extended_lut = "off";
defparam \bit_gen|sprite_f|spr_rom_addr~3 .lut_mask = 64'h0C1DC0D13F2EF3E2;
defparam \bit_gen|sprite_f|spr_rom_addr~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y66_N38
dffeas \bit_gen|sprite_f|spr_rom_addr[2] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|sprite_f|spr_rom_addr~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\clear~input_o ),
	.sload(vcc),
	.ena(\bit_gen|sprite_f|bmap_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|spr_rom_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|spr_rom_addr[2] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|spr_rom_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y66_N42
cyclonev_lcell_comb \bit_gen|sprite_f|Add5~0 (
// Equation(s):
// \bit_gen|sprite_f|Add5~0_combout  = ( \bit_gen|sprite_f|spr_rom_addr [3] & ( (!\bit_gen|sprite_f|spr_rom_addr [1]) # ((!\bit_gen|sprite_f|spr_rom_addr [0]) # (!\bit_gen|sprite_f|spr_rom_addr [2])) ) ) # ( !\bit_gen|sprite_f|spr_rom_addr [3] & ( 
// (\bit_gen|sprite_f|spr_rom_addr [1] & (\bit_gen|sprite_f|spr_rom_addr [0] & \bit_gen|sprite_f|spr_rom_addr [2])) ) )

	.dataa(gnd),
	.datab(!\bit_gen|sprite_f|spr_rom_addr [1]),
	.datac(!\bit_gen|sprite_f|spr_rom_addr [0]),
	.datad(!\bit_gen|sprite_f|spr_rom_addr [2]),
	.datae(gnd),
	.dataf(!\bit_gen|sprite_f|spr_rom_addr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|Add5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add5~0 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add5~0 .lut_mask = 64'h00030003FFFCFFFC;
defparam \bit_gen|sprite_f|Add5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N42
cyclonev_lcell_comb \bit_gen|sprite_f|spr_rom_addr~0 (
// Equation(s):
// \bit_gen|sprite_f|spr_rom_addr~0_combout  = ( \bit_gen|sprite_f|Add5~0_combout  & ( (!\bit_gen|sprite_f|Add2~1_sumout  $ (((!\bit_gen|control|h_count [1]) # (!\bit_gen|sprite_f|Add2~5_sumout )))) # (\bit_gen|sprite_f|state.SPR_LINE~q ) ) ) # ( 
// !\bit_gen|sprite_f|Add5~0_combout  & ( (!\bit_gen|sprite_f|state.SPR_LINE~q  & (!\bit_gen|sprite_f|Add2~1_sumout  $ (((!\bit_gen|control|h_count [1]) # (!\bit_gen|sprite_f|Add2~5_sumout ))))) ) )

	.dataa(!\bit_gen|control|h_count [1]),
	.datab(!\bit_gen|sprite_f|Add2~1_sumout ),
	.datac(!\bit_gen|sprite_f|state.SPR_LINE~q ),
	.datad(!\bit_gen|sprite_f|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\bit_gen|sprite_f|Add5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|spr_rom_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|spr_rom_addr~0 .extended_lut = "off";
defparam \bit_gen|sprite_f|spr_rom_addr~0 .lut_mask = 64'h306030603F6F3F6F;
defparam \bit_gen|sprite_f|spr_rom_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y66_N44
dffeas \bit_gen|sprite_f|spr_rom_addr[3] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|sprite_f|spr_rom_addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\clear~input_o ),
	.sload(gnd),
	.ena(\bit_gen|sprite_f|bmap_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|spr_rom_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|spr_rom_addr[3] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|spr_rom_addr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N27
cyclonev_lcell_comb \bit_gen|sprite_f|Add5~1 (
// Equation(s):
// \bit_gen|sprite_f|Add5~1_combout  = ( \bit_gen|sprite_f|spr_rom_addr [2] & ( (\bit_gen|sprite_f|spr_rom_addr [0] & (\bit_gen|sprite_f|spr_rom_addr [3] & \bit_gen|sprite_f|spr_rom_addr [1])) ) )

	.dataa(!\bit_gen|sprite_f|spr_rom_addr [0]),
	.datab(gnd),
	.datac(!\bit_gen|sprite_f|spr_rom_addr [3]),
	.datad(!\bit_gen|sprite_f|spr_rom_addr [1]),
	.datae(gnd),
	.dataf(!\bit_gen|sprite_f|spr_rom_addr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|Add5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add5~1 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add5~1 .lut_mask = 64'h0000000000050005;
defparam \bit_gen|sprite_f|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N33
cyclonev_lcell_comb \bit_gen|sprite_f|spr_rom_addr~1 (
// Equation(s):
// \bit_gen|sprite_f|spr_rom_addr~1_combout  = ( \bit_gen|sprite_f|Add5~1_combout  & ( (!\bit_gen|sprite_f|state.SPR_LINE~q  & ((\bit_gen|sprite_f|Add4~0_combout ))) # (\bit_gen|sprite_f|state.SPR_LINE~q  & (!\bit_gen|sprite_f|spr_rom_addr [4])) ) ) # ( 
// !\bit_gen|sprite_f|Add5~1_combout  & ( (!\bit_gen|sprite_f|state.SPR_LINE~q  & ((\bit_gen|sprite_f|Add4~0_combout ))) # (\bit_gen|sprite_f|state.SPR_LINE~q  & (\bit_gen|sprite_f|spr_rom_addr [4])) ) )

	.dataa(gnd),
	.datab(!\bit_gen|sprite_f|state.SPR_LINE~q ),
	.datac(!\bit_gen|sprite_f|spr_rom_addr [4]),
	.datad(!\bit_gen|sprite_f|Add4~0_combout ),
	.datae(gnd),
	.dataf(!\bit_gen|sprite_f|Add5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|spr_rom_addr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|spr_rom_addr~1 .extended_lut = "off";
defparam \bit_gen|sprite_f|spr_rom_addr~1 .lut_mask = 64'h03CF03CF30FC30FC;
defparam \bit_gen|sprite_f|spr_rom_addr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y66_N59
dffeas \bit_gen|sprite_f|spr_rom_addr[4] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|sprite_f|spr_rom_addr~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\clear~input_o ),
	.sload(vcc),
	.ena(\bit_gen|sprite_f|bmap_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|spr_rom_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|spr_rom_addr[4] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|spr_rom_addr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N24
cyclonev_lcell_comb \bit_gen|sprite_f|Add4~1 (
// Equation(s):
// \bit_gen|sprite_f|Add4~1_combout  = ( \bit_gen|sprite_f|Add2~1_sumout  & ( (\bit_gen|sprite_f|Add2~9_sumout  & (\bit_gen|sprite_f|Add2~5_sumout  & \bit_gen|control|h_count [1])) ) )

	.dataa(gnd),
	.datab(!\bit_gen|sprite_f|Add2~9_sumout ),
	.datac(!\bit_gen|sprite_f|Add2~5_sumout ),
	.datad(!\bit_gen|control|h_count [1]),
	.datae(gnd),
	.dataf(!\bit_gen|sprite_f|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|Add4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add4~1 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add4~1 .lut_mask = 64'h0000000000030003;
defparam \bit_gen|sprite_f|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N18
cyclonev_lcell_comb \bit_gen|sprite_f|Add2~13 (
// Equation(s):
// \bit_gen|sprite_f|Add2~13_sumout  = SUM(( !\bit_gen|sprite_f|sprx_r [5] $ (!\bit_gen|control|h_count [5] $ (!\bit_gen|sprite_f|Add0~41_sumout )) ) + ( \bit_gen|sprite_f|Add2~11  ) + ( \bit_gen|sprite_f|Add2~10  ))

	.dataa(!\bit_gen|sprite_f|sprx_r [5]),
	.datab(!\bit_gen|control|h_count [5]),
	.datac(gnd),
	.datad(!\bit_gen|sprite_f|Add0~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bit_gen|sprite_f|Add2~10 ),
	.sharein(\bit_gen|sprite_f|Add2~11 ),
	.combout(),
	.sumout(\bit_gen|sprite_f|Add2~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|Add2~13 .extended_lut = "off";
defparam \bit_gen|sprite_f|Add2~13 .lut_mask = 64'h0000000000009966;
defparam \bit_gen|sprite_f|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N39
cyclonev_lcell_comb \bit_gen|sprite_f|spr_rom_addr~2 (
// Equation(s):
// \bit_gen|sprite_f|spr_rom_addr~2_combout  = ( \bit_gen|sprite_f|Add5~1_combout  & ( \bit_gen|sprite_f|Add2~13_sumout  & ( (!\bit_gen|sprite_f|state.SPR_LINE~q  & (!\bit_gen|sprite_f|Add4~1_combout )) # (\bit_gen|sprite_f|state.SPR_LINE~q  & 
// ((!\bit_gen|sprite_f|spr_rom_addr [5] $ (!\bit_gen|sprite_f|spr_rom_addr [4])))) ) ) ) # ( !\bit_gen|sprite_f|Add5~1_combout  & ( \bit_gen|sprite_f|Add2~13_sumout  & ( (!\bit_gen|sprite_f|state.SPR_LINE~q  & (!\bit_gen|sprite_f|Add4~1_combout )) # 
// (\bit_gen|sprite_f|state.SPR_LINE~q  & ((\bit_gen|sprite_f|spr_rom_addr [5]))) ) ) ) # ( \bit_gen|sprite_f|Add5~1_combout  & ( !\bit_gen|sprite_f|Add2~13_sumout  & ( (!\bit_gen|sprite_f|state.SPR_LINE~q  & (\bit_gen|sprite_f|Add4~1_combout )) # 
// (\bit_gen|sprite_f|state.SPR_LINE~q  & ((!\bit_gen|sprite_f|spr_rom_addr [5] $ (!\bit_gen|sprite_f|spr_rom_addr [4])))) ) ) ) # ( !\bit_gen|sprite_f|Add5~1_combout  & ( !\bit_gen|sprite_f|Add2~13_sumout  & ( (!\bit_gen|sprite_f|state.SPR_LINE~q  & 
// (\bit_gen|sprite_f|Add4~1_combout )) # (\bit_gen|sprite_f|state.SPR_LINE~q  & ((\bit_gen|sprite_f|spr_rom_addr [5]))) ) ) )

	.dataa(!\bit_gen|sprite_f|Add4~1_combout ),
	.datab(!\bit_gen|sprite_f|spr_rom_addr [5]),
	.datac(!\bit_gen|sprite_f|state.SPR_LINE~q ),
	.datad(!\bit_gen|sprite_f|spr_rom_addr [4]),
	.datae(!\bit_gen|sprite_f|Add5~1_combout ),
	.dataf(!\bit_gen|sprite_f|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|spr_rom_addr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|spr_rom_addr~2 .extended_lut = "off";
defparam \bit_gen|sprite_f|spr_rom_addr~2 .lut_mask = 64'h5353535CA3A3A3AC;
defparam \bit_gen|sprite_f|spr_rom_addr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y66_N50
dffeas \bit_gen|sprite_f|spr_rom_addr[5] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|sprite_f|spr_rom_addr~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\clear~input_o ),
	.sload(vcc),
	.ena(\bit_gen|sprite_f|bmap_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|spr_rom_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|spr_rom_addr[5] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|spr_rom_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y66_N12
cyclonev_lcell_comb \bit_gen|sprite_f|pix~3 (
// Equation(s):
// \bit_gen|sprite_f|pix~3_combout  = ( \bit_gen|sprite_f|spr_rom_addr [5] & ( \bit_gen|sprite_f|spr_rom_addr [3] & ( (!\bit_gen|sprite_f|spr_rom_addr [4] & (!\bit_gen|sprite_f|spr_rom_addr [1] $ (!\bit_gen|sprite_f|spr_rom_addr [2]))) ) ) ) # ( 
// !\bit_gen|sprite_f|spr_rom_addr [5] & ( \bit_gen|sprite_f|spr_rom_addr [3] & ( (!\bit_gen|sprite_f|spr_rom_addr [4] & ((!\bit_gen|sprite_f|spr_rom_addr [1] & ((\bit_gen|sprite_f|spr_rom_addr [2]) # (\bit_gen|sprite_f|spr_rom_addr [0]))) # 
// (\bit_gen|sprite_f|spr_rom_addr [1] & ((!\bit_gen|sprite_f|spr_rom_addr [0]) # (!\bit_gen|sprite_f|spr_rom_addr [2]))))) ) ) ) # ( \bit_gen|sprite_f|spr_rom_addr [5] & ( !\bit_gen|sprite_f|spr_rom_addr [3] & ( (!\bit_gen|sprite_f|spr_rom_addr [4] & 
// ((!\bit_gen|sprite_f|spr_rom_addr [1] & (!\bit_gen|sprite_f|spr_rom_addr [0] & \bit_gen|sprite_f|spr_rom_addr [2])) # (\bit_gen|sprite_f|spr_rom_addr [1] & (\bit_gen|sprite_f|spr_rom_addr [0] & !\bit_gen|sprite_f|spr_rom_addr [2])))) ) ) ) # ( 
// !\bit_gen|sprite_f|spr_rom_addr [5] & ( !\bit_gen|sprite_f|spr_rom_addr [3] & ( !\bit_gen|sprite_f|spr_rom_addr [4] ) ) )

	.dataa(!\bit_gen|sprite_f|spr_rom_addr [4]),
	.datab(!\bit_gen|sprite_f|spr_rom_addr [1]),
	.datac(!\bit_gen|sprite_f|spr_rom_addr [0]),
	.datad(!\bit_gen|sprite_f|spr_rom_addr [2]),
	.datae(!\bit_gen|sprite_f|spr_rom_addr [5]),
	.dataf(!\bit_gen|sprite_f|spr_rom_addr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|pix~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|pix~3 .extended_lut = "off";
defparam \bit_gen|sprite_f|pix~3 .lut_mask = 64'hAAAA02802AA82288;
defparam \bit_gen|sprite_f|pix~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N24
cyclonev_lcell_comb \bit_gen|sprite_f|pix~4 (
// Equation(s):
// \bit_gen|sprite_f|pix~4_combout  = ( \bit_gen|control|line~combout  & ( (!\bit_gen|sprite_f|pix~3_combout  & \clear~input_o ) ) )

	.dataa(gnd),
	.datab(!\bit_gen|sprite_f|pix~3_combout ),
	.datac(!\clear~input_o ),
	.datad(gnd),
	.datae(!\bit_gen|control|line~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|pix~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|pix~4 .extended_lut = "off";
defparam \bit_gen|sprite_f|pix~4 .lut_mask = 64'h00000C0C00000C0C;
defparam \bit_gen|sprite_f|pix~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N6
cyclonev_lcell_comb \bit_gen|sprite_f|state~22 (
// Equation(s):
// \bit_gen|sprite_f|state~22_combout  = ( \bit_gen|sprite_f|state~18_combout  & ( \bit_gen|sprite_f|Equal1~4_combout  & ( (\clear~input_o  & (\bit_gen|sprite_f|state.SPR_LINE~q  & \bit_gen|control|line~combout )) ) ) ) # ( 
// !\bit_gen|sprite_f|state~18_combout  & ( \bit_gen|sprite_f|Equal1~4_combout  & ( (\clear~input_o  & (\bit_gen|sprite_f|state.SPR_LINE~q  & \bit_gen|control|line~combout )) ) ) ) # ( \bit_gen|sprite_f|state~18_combout  & ( 
// !\bit_gen|sprite_f|Equal1~4_combout  & ( (\clear~input_o  & (\bit_gen|sprite_f|Equal2~0_combout  & (\bit_gen|sprite_f|state.SPR_LINE~q  & \bit_gen|control|line~combout ))) ) ) )

	.dataa(!\clear~input_o ),
	.datab(!\bit_gen|sprite_f|Equal2~0_combout ),
	.datac(!\bit_gen|sprite_f|state.SPR_LINE~q ),
	.datad(!\bit_gen|control|line~combout ),
	.datae(!\bit_gen|sprite_f|state~18_combout ),
	.dataf(!\bit_gen|sprite_f|Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|state~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|state~22 .extended_lut = "off";
defparam \bit_gen|sprite_f|state~22 .lut_mask = 64'h0000000100050005;
defparam \bit_gen|sprite_f|state~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y68_N7
dffeas \bit_gen|sprite_f|state.WAIT_DATA (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|sprite_f|state~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|state.WAIT_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|state.WAIT_DATA .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|state.WAIT_DATA .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N33
cyclonev_lcell_comb \bit_gen|sprite_f|drawing~0 (
// Equation(s):
// \bit_gen|sprite_f|drawing~0_combout  = ( \bit_gen|sprite_f|state.WAIT_DATA~q  ) # ( !\bit_gen|sprite_f|state.WAIT_DATA~q  & ( (!\bit_gen|control|line~combout ) # ((!\clear~input_o ) # (\bit_gen|sprite_f|state.SPR_LINE~q )) ) )

	.dataa(!\bit_gen|control|line~combout ),
	.datab(gnd),
	.datac(!\bit_gen|sprite_f|state.SPR_LINE~q ),
	.datad(!\clear~input_o ),
	.datae(gnd),
	.dataf(!\bit_gen|sprite_f|state.WAIT_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|drawing~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|drawing~0 .extended_lut = "off";
defparam \bit_gen|sprite_f|drawing~0 .lut_mask = 64'hFFAFFFAFFFFFFFFF;
defparam \bit_gen|sprite_f|drawing~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y67_N26
dffeas \bit_gen|sprite_f|pix[1] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|sprite_f|pix~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\bit_gen|sprite_f|state.SPR_LINE~q ),
	.sload(gnd),
	.ena(\bit_gen|sprite_f|drawing~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|pix [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|pix[1] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|pix[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y66_N18
cyclonev_lcell_comb \bit_gen|sprite_f|spr_rom|memory~0 (
// Equation(s):
// \bit_gen|sprite_f|spr_rom|memory~0_combout  = ( \bit_gen|sprite_f|spr_rom_addr [5] & ( \bit_gen|sprite_f|spr_rom_addr [2] & ( (!\bit_gen|sprite_f|spr_rom_addr [1] & (\bit_gen|sprite_f|spr_rom_addr [0] & (!\bit_gen|sprite_f|spr_rom_addr [4] & 
// !\bit_gen|sprite_f|spr_rom_addr [3]))) # (\bit_gen|sprite_f|spr_rom_addr [1] & ((!\bit_gen|sprite_f|spr_rom_addr [4]) # ((\bit_gen|sprite_f|spr_rom_addr [0] & !\bit_gen|sprite_f|spr_rom_addr [3])))) ) ) ) # ( !\bit_gen|sprite_f|spr_rom_addr [5] & ( 
// \bit_gen|sprite_f|spr_rom_addr [2] & ( (!\bit_gen|sprite_f|spr_rom_addr [1] & (\bit_gen|sprite_f|spr_rom_addr [0] & (\bit_gen|sprite_f|spr_rom_addr [4] & \bit_gen|sprite_f|spr_rom_addr [3]))) # (\bit_gen|sprite_f|spr_rom_addr [1] & 
// (((\bit_gen|sprite_f|spr_rom_addr [0] & \bit_gen|sprite_f|spr_rom_addr [3])) # (\bit_gen|sprite_f|spr_rom_addr [4]))) ) ) ) # ( \bit_gen|sprite_f|spr_rom_addr [5] & ( !\bit_gen|sprite_f|spr_rom_addr [2] & ( (!\bit_gen|sprite_f|spr_rom_addr [1] & 
// ((!\bit_gen|sprite_f|spr_rom_addr [4]) # ((!\bit_gen|sprite_f|spr_rom_addr [0] & !\bit_gen|sprite_f|spr_rom_addr [3])))) # (\bit_gen|sprite_f|spr_rom_addr [1] & (!\bit_gen|sprite_f|spr_rom_addr [0] & (!\bit_gen|sprite_f|spr_rom_addr [4] & 
// !\bit_gen|sprite_f|spr_rom_addr [3]))) ) ) ) # ( !\bit_gen|sprite_f|spr_rom_addr [5] & ( !\bit_gen|sprite_f|spr_rom_addr [2] & ( (!\bit_gen|sprite_f|spr_rom_addr [1] & (((!\bit_gen|sprite_f|spr_rom_addr [0] & \bit_gen|sprite_f|spr_rom_addr [3])) # 
// (\bit_gen|sprite_f|spr_rom_addr [4]))) # (\bit_gen|sprite_f|spr_rom_addr [1] & (!\bit_gen|sprite_f|spr_rom_addr [0] & (\bit_gen|sprite_f|spr_rom_addr [4] & \bit_gen|sprite_f|spr_rom_addr [3]))) ) ) )

	.dataa(!\bit_gen|sprite_f|spr_rom_addr [0]),
	.datab(!\bit_gen|sprite_f|spr_rom_addr [1]),
	.datac(!\bit_gen|sprite_f|spr_rom_addr [4]),
	.datad(!\bit_gen|sprite_f|spr_rom_addr [3]),
	.datae(!\bit_gen|sprite_f|spr_rom_addr [5]),
	.dataf(!\bit_gen|sprite_f|spr_rom_addr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|spr_rom|memory~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|spr_rom|memory~0 .extended_lut = "off";
defparam \bit_gen|sprite_f|spr_rom|memory~0 .lut_mask = 64'h0C8EE8C003177130;
defparam \bit_gen|sprite_f|spr_rom|memory~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N9
cyclonev_lcell_comb \bit_gen|sprite_f|pix~2 (
// Equation(s):
// \bit_gen|sprite_f|pix~2_combout  = ( \clear~input_o  & ( (\bit_gen|sprite_f|spr_rom|memory~0_combout  & \bit_gen|control|line~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|sprite_f|spr_rom|memory~0_combout ),
	.datad(!\bit_gen|control|line~combout ),
	.datae(gnd),
	.dataf(!\clear~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|pix~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|pix~2 .extended_lut = "off";
defparam \bit_gen|sprite_f|pix~2 .lut_mask = 64'h00000000000F000F;
defparam \bit_gen|sprite_f|pix~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y67_N11
dffeas \bit_gen|sprite_f|pix[3] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|sprite_f|pix~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\bit_gen|sprite_f|state.SPR_LINE~q ),
	.sload(gnd),
	.ena(\bit_gen|sprite_f|drawing~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|pix [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|pix[3] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|pix[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y66_N36
cyclonev_lcell_comb \bit_gen|sprite_f|pix~0 (
// Equation(s):
// \bit_gen|sprite_f|pix~0_combout  = ( \bit_gen|sprite_f|spr_rom_addr [5] & ( !\bit_gen|sprite_f|spr_rom_addr [3] & ( (!\bit_gen|sprite_f|spr_rom_addr [0] & ((!\bit_gen|sprite_f|spr_rom_addr [1] & ((\bit_gen|sprite_f|spr_rom_addr [2]))) # 
// (\bit_gen|sprite_f|spr_rom_addr [1] & (\bit_gen|sprite_f|spr_rom_addr [4])))) # (\bit_gen|sprite_f|spr_rom_addr [0] & ((!\bit_gen|sprite_f|spr_rom_addr [1] & (\bit_gen|sprite_f|spr_rom_addr [4])) # (\bit_gen|sprite_f|spr_rom_addr [1] & 
// ((!\bit_gen|sprite_f|spr_rom_addr [2]))))) ) ) ) # ( !\bit_gen|sprite_f|spr_rom_addr [5] & ( !\bit_gen|sprite_f|spr_rom_addr [3] & ( (!\bit_gen|sprite_f|spr_rom_addr [4]) # (!\bit_gen|sprite_f|spr_rom_addr [1] $ (!\bit_gen|sprite_f|spr_rom_addr [2])) ) ) 
// )

	.dataa(!\bit_gen|sprite_f|spr_rom_addr [0]),
	.datab(!\bit_gen|sprite_f|spr_rom_addr [1]),
	.datac(!\bit_gen|sprite_f|spr_rom_addr [4]),
	.datad(!\bit_gen|sprite_f|spr_rom_addr [2]),
	.datae(!\bit_gen|sprite_f|spr_rom_addr [5]),
	.dataf(!\bit_gen|sprite_f|spr_rom_addr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|pix~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|pix~0 .extended_lut = "off";
defparam \bit_gen|sprite_f|pix~0 .lut_mask = 64'hF3FC178E00000000;
defparam \bit_gen|sprite_f|pix~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N12
cyclonev_lcell_comb \bit_gen|sprite_f|pix~1 (
// Equation(s):
// \bit_gen|sprite_f|pix~1_combout  = ( \bit_gen|control|line~combout  & ( (!\bit_gen|sprite_f|pix~0_combout  & \clear~input_o ) ) )

	.dataa(gnd),
	.datab(!\bit_gen|sprite_f|pix~0_combout ),
	.datac(!\clear~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bit_gen|control|line~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|pix~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|pix~1 .extended_lut = "off";
defparam \bit_gen|sprite_f|pix~1 .lut_mask = 64'h000000000C0C0C0C;
defparam \bit_gen|sprite_f|pix~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y67_N14
dffeas \bit_gen|sprite_f|pix[0] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|sprite_f|pix~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\bit_gen|sprite_f|state.SPR_LINE~q ),
	.sload(gnd),
	.ena(\bit_gen|sprite_f|drawing~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|pix [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|pix[0] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|pix[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y66_N30
cyclonev_lcell_comb \bit_gen|sprite_f|pix~5 (
// Equation(s):
// \bit_gen|sprite_f|pix~5_combout  = ( !\bit_gen|sprite_f|spr_rom_addr [5] & ( \bit_gen|sprite_f|spr_rom_addr [3] & ( (!\bit_gen|sprite_f|spr_rom_addr [0] & ((!\bit_gen|sprite_f|spr_rom_addr [1] & ((\bit_gen|sprite_f|spr_rom_addr [2]))) # 
// (\bit_gen|sprite_f|spr_rom_addr [1] & (!\bit_gen|sprite_f|spr_rom_addr [4])))) # (\bit_gen|sprite_f|spr_rom_addr [0] & ((!\bit_gen|sprite_f|spr_rom_addr [1] & (!\bit_gen|sprite_f|spr_rom_addr [4])) # (\bit_gen|sprite_f|spr_rom_addr [1] & 
// ((!\bit_gen|sprite_f|spr_rom_addr [2]))))) ) ) ) # ( !\bit_gen|sprite_f|spr_rom_addr [5] & ( !\bit_gen|sprite_f|spr_rom_addr [3] & ( (!\bit_gen|sprite_f|spr_rom_addr [4]) # (!\bit_gen|sprite_f|spr_rom_addr [1] $ (!\bit_gen|sprite_f|spr_rom_addr [2])) ) ) 
// )

	.dataa(!\bit_gen|sprite_f|spr_rom_addr [0]),
	.datab(!\bit_gen|sprite_f|spr_rom_addr [1]),
	.datac(!\bit_gen|sprite_f|spr_rom_addr [4]),
	.datad(!\bit_gen|sprite_f|spr_rom_addr [2]),
	.datae(!\bit_gen|sprite_f|spr_rom_addr [5]),
	.dataf(!\bit_gen|sprite_f|spr_rom_addr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|pix~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|pix~5 .extended_lut = "off";
defparam \bit_gen|sprite_f|pix~5 .lut_mask = 64'hF3FC000071E80000;
defparam \bit_gen|sprite_f|pix~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N33
cyclonev_lcell_comb \bit_gen|sprite_f|pix~6 (
// Equation(s):
// \bit_gen|sprite_f|pix~6_combout  = ( !\bit_gen|sprite_f|pix~5_combout  & ( (\clear~input_o  & \bit_gen|control|line~combout ) ) )

	.dataa(!\clear~input_o ),
	.datab(gnd),
	.datac(!\bit_gen|control|line~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bit_gen|sprite_f|pix~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|pix~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|pix~6 .extended_lut = "off";
defparam \bit_gen|sprite_f|pix~6 .lut_mask = 64'h0505050500000000;
defparam \bit_gen|sprite_f|pix~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y67_N35
dffeas \bit_gen|sprite_f|pix[2] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|sprite_f|pix~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\bit_gen|sprite_f|state.SPR_LINE~q ),
	.sload(gnd),
	.ena(\bit_gen|sprite_f|drawing~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|pix [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|pix[2] .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|pix[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N36
cyclonev_lcell_comb \bit_gen|sprite_f|state~17 (
// Equation(s):
// \bit_gen|sprite_f|state~17_combout  = ( \clear~input_o  & ( (\bit_gen|control|line~combout  & \bit_gen|sprite_f|state.SPR_LINE~q ) ) )

	.dataa(gnd),
	.datab(!\bit_gen|control|line~combout ),
	.datac(!\bit_gen|sprite_f|state.SPR_LINE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clear~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|sprite_f|state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|sprite_f|state~17 .extended_lut = "off";
defparam \bit_gen|sprite_f|state~17 .lut_mask = 64'h0000000003030303;
defparam \bit_gen|sprite_f|state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y67_N38
dffeas \bit_gen|sprite_f|drawing (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|sprite_f|state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_gen|sprite_f|drawing~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|sprite_f|drawing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|sprite_f|drawing .is_wysiwyg = "true";
defparam \bit_gen|sprite_f|drawing .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N21
cyclonev_lcell_comb \bit_gen|drawing_t1~0 (
// Equation(s):
// \bit_gen|drawing_t1~0_combout  = ( \bit_gen|sprite_f|drawing~q  & ( (!\bit_gen|sprite_f|pix [1]) # ((!\bit_gen|sprite_f|pix [3]) # ((!\bit_gen|sprite_f|pix [0]) # (!\bit_gen|sprite_f|pix [2]))) ) )

	.dataa(!\bit_gen|sprite_f|pix [1]),
	.datab(!\bit_gen|sprite_f|pix [3]),
	.datac(!\bit_gen|sprite_f|pix [0]),
	.datad(!\bit_gen|sprite_f|pix [2]),
	.datae(gnd),
	.dataf(!\bit_gen|sprite_f|drawing~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|drawing_t1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|drawing_t1~0 .extended_lut = "off";
defparam \bit_gen|drawing_t1~0 .lut_mask = 64'h00000000FFFEFFFE;
defparam \bit_gen|drawing_t1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y67_N22
dffeas \bit_gen|drawing_t1 (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|drawing_t1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|drawing_t1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|drawing_t1 .is_wysiwyg = "true";
defparam \bit_gen|drawing_t1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N15
cyclonev_lcell_comb \bit_gen|clut_mem|ram~0 (
// Equation(s):
// \bit_gen|clut_mem|ram~0_combout  = ( \bit_gen|sprite_f|pix [2] & ( (!\bit_gen|sprite_f|pix [1]) # (!\bit_gen|sprite_f|pix [3]) ) ) # ( !\bit_gen|sprite_f|pix [2] & ( (!\bit_gen|sprite_f|pix [0] & (\bit_gen|sprite_f|pix [1] & !\bit_gen|sprite_f|pix [3])) # 
// (\bit_gen|sprite_f|pix [0] & ((!\bit_gen|sprite_f|pix [3]) # (\bit_gen|sprite_f|pix [1]))) ) )

	.dataa(!\bit_gen|sprite_f|pix [0]),
	.datab(gnd),
	.datac(!\bit_gen|sprite_f|pix [1]),
	.datad(!\bit_gen|sprite_f|pix [3]),
	.datae(gnd),
	.dataf(!\bit_gen|sprite_f|pix [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|clut_mem|ram~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|clut_mem|ram~0 .extended_lut = "off";
defparam \bit_gen|clut_mem|ram~0 .lut_mask = 64'h5F055F05FFF0FFF0;
defparam \bit_gen|clut_mem|ram~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N16
dffeas \bit_gen|clut_mem|data_out[8] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|clut_mem|ram~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|clut_mem|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|clut_mem|data_out[8] .is_wysiwyg = "true";
defparam \bit_gen|clut_mem|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N21
cyclonev_lcell_comb \bit_gen|display_r[4]~0 (
// Equation(s):
// \bit_gen|display_r[4]~0_combout  = ( \bit_gen|clut_mem|data_out [8] ) # ( !\bit_gen|clut_mem|data_out [8] & ( !\bit_gen|drawing_t1~q  ) )

	.dataa(!\bit_gen|drawing_t1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bit_gen|clut_mem|data_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|display_r[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|display_r[4]~0 .extended_lut = "off";
defparam \bit_gen|display_r[4]~0 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \bit_gen|display_r[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N1
dffeas \bit_gen|vga_r[4] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|display_r[4]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\bit_gen|control|bright~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|vga_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|vga_r[4] .is_wysiwyg = "true";
defparam \bit_gen|vga_r[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N39
cyclonev_lcell_comb \bit_gen|clut_mem|ram~1 (
// Equation(s):
// \bit_gen|clut_mem|ram~1_combout  = (!\bit_gen|sprite_f|pix [0] & ((!\bit_gen|sprite_f|pix [1] & ((\bit_gen|sprite_f|pix [2]))) # (\bit_gen|sprite_f|pix [1] & (!\bit_gen|sprite_f|pix [3])))) # (\bit_gen|sprite_f|pix [0] & (((!\bit_gen|sprite_f|pix [3]))))

	.dataa(!\bit_gen|sprite_f|pix [0]),
	.datab(!\bit_gen|sprite_f|pix [1]),
	.datac(!\bit_gen|sprite_f|pix [3]),
	.datad(!\bit_gen|sprite_f|pix [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|clut_mem|ram~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|clut_mem|ram~1 .extended_lut = "off";
defparam \bit_gen|clut_mem|ram~1 .lut_mask = 64'h70F870F870F870F8;
defparam \bit_gen|clut_mem|ram~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N40
dffeas \bit_gen|clut_mem|data_out[9] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|clut_mem|ram~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|clut_mem|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|clut_mem|data_out[9] .is_wysiwyg = "true";
defparam \bit_gen|clut_mem|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N0
cyclonev_lcell_comb \bit_gen|display_r[5]~1 (
// Equation(s):
// \bit_gen|display_r[5]~1_combout  = ( \bit_gen|drawing_t1~q  & ( \bit_gen|clut_mem|data_out [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\bit_gen|drawing_t1~q ),
	.dataf(!\bit_gen|clut_mem|data_out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|display_r[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|display_r[5]~1 .extended_lut = "off";
defparam \bit_gen|display_r[5]~1 .lut_mask = 64'h000000000000FFFF;
defparam \bit_gen|display_r[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N37
dffeas \bit_gen|vga_r[5] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|display_r[5]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\bit_gen|control|bright~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|vga_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|vga_r[5] .is_wysiwyg = "true";
defparam \bit_gen|vga_r[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N18
cyclonev_lcell_comb \bit_gen|clut_mem|ram~2 (
// Equation(s):
// \bit_gen|clut_mem|ram~2_combout  = (!\bit_gen|sprite_f|pix [1] & (\bit_gen|sprite_f|pix [2] & ((!\bit_gen|sprite_f|pix [3]) # (\bit_gen|sprite_f|pix [0])))) # (\bit_gen|sprite_f|pix [1] & (((!\bit_gen|sprite_f|pix [3]))))

	.dataa(!\bit_gen|sprite_f|pix [0]),
	.datab(!\bit_gen|sprite_f|pix [1]),
	.datac(!\bit_gen|sprite_f|pix [2]),
	.datad(!\bit_gen|sprite_f|pix [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|clut_mem|ram~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|clut_mem|ram~2 .extended_lut = "off";
defparam \bit_gen|clut_mem|ram~2 .lut_mask = 64'h3F043F043F043F04;
defparam \bit_gen|clut_mem|ram~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N19
dffeas \bit_gen|clut_mem|data_out[10] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|clut_mem|ram~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|clut_mem|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|clut_mem|data_out[10] .is_wysiwyg = "true";
defparam \bit_gen|clut_mem|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N57
cyclonev_lcell_comb \bit_gen|display_r[6]~2 (
// Equation(s):
// \bit_gen|display_r[6]~2_combout  = ( \bit_gen|clut_mem|data_out [10] & ( \bit_gen|drawing_t1~q  ) )

	.dataa(gnd),
	.datab(!\bit_gen|drawing_t1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bit_gen|clut_mem|data_out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|display_r[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|display_r[6]~2 .extended_lut = "off";
defparam \bit_gen|display_r[6]~2 .lut_mask = 64'h0000000033333333;
defparam \bit_gen|display_r[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N59
dffeas \bit_gen|vga_r[6] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|display_r[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|vga_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|vga_r[6] .is_wysiwyg = "true";
defparam \bit_gen|vga_r[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N21
cyclonev_lcell_comb \bit_gen|clut_mem|ram~3 (
// Equation(s):
// \bit_gen|clut_mem|ram~3_combout  = ( \bit_gen|sprite_f|pix [2] & ( (!\bit_gen|sprite_f|pix [1] & ((!\bit_gen|sprite_f|pix [3]))) # (\bit_gen|sprite_f|pix [1] & ((!\bit_gen|sprite_f|pix [0]) # (\bit_gen|sprite_f|pix [3]))) ) ) # ( !\bit_gen|sprite_f|pix 
// [2] & ( !\bit_gen|sprite_f|pix [3] ) )

	.dataa(!\bit_gen|sprite_f|pix [0]),
	.datab(!\bit_gen|sprite_f|pix [1]),
	.datac(!\bit_gen|sprite_f|pix [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bit_gen|sprite_f|pix [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|clut_mem|ram~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|clut_mem|ram~3 .extended_lut = "off";
defparam \bit_gen|clut_mem|ram~3 .lut_mask = 64'hF0F0F0F0E3E3E3E3;
defparam \bit_gen|clut_mem|ram~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N22
dffeas \bit_gen|clut_mem|data_out[11] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|clut_mem|ram~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|clut_mem|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|clut_mem|data_out[11] .is_wysiwyg = "true";
defparam \bit_gen|clut_mem|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N54
cyclonev_lcell_comb \bit_gen|display_r[7]~3 (
// Equation(s):
// \bit_gen|display_r[7]~3_combout  = ( \bit_gen|clut_mem|data_out [11] & ( \bit_gen|drawing_t1~q  ) )

	.dataa(gnd),
	.datab(!\bit_gen|drawing_t1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bit_gen|clut_mem|data_out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|display_r[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|display_r[7]~3 .extended_lut = "off";
defparam \bit_gen|display_r[7]~3 .lut_mask = 64'h0000000033333333;
defparam \bit_gen|display_r[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N55
dffeas \bit_gen|vga_r[7] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|display_r[7]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|vga_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|vga_r[7] .is_wysiwyg = "true";
defparam \bit_gen|vga_r[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N48
cyclonev_lcell_comb \bit_gen|clut_mem|ram~4 (
// Equation(s):
// \bit_gen|clut_mem|ram~4_combout  = ( \bit_gen|sprite_f|pix [2] & ( (!\bit_gen|sprite_f|pix [1] & ((\bit_gen|sprite_f|pix [3]))) # (\bit_gen|sprite_f|pix [1] & (!\bit_gen|sprite_f|pix [0])) ) ) # ( !\bit_gen|sprite_f|pix [2] & ( \bit_gen|sprite_f|pix [0] ) 
// )

	.dataa(!\bit_gen|sprite_f|pix [0]),
	.datab(!\bit_gen|sprite_f|pix [1]),
	.datac(!\bit_gen|sprite_f|pix [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bit_gen|sprite_f|pix [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|clut_mem|ram~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|clut_mem|ram~4 .extended_lut = "off";
defparam \bit_gen|clut_mem|ram~4 .lut_mask = 64'h555555552E2E2E2E;
defparam \bit_gen|clut_mem|ram~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N50
dffeas \bit_gen|clut_mem|data_out[4] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|clut_mem|ram~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|clut_mem|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|clut_mem|data_out[4] .is_wysiwyg = "true";
defparam \bit_gen|clut_mem|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N0
cyclonev_lcell_comb \bit_gen|display_g[4]~0 (
// Equation(s):
// \bit_gen|display_g[4]~0_combout  = (!\bit_gen|drawing_t1~q ) # (\bit_gen|clut_mem|data_out [4])

	.dataa(!\bit_gen|clut_mem|data_out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bit_gen|drawing_t1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|display_g[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|display_g[4]~0 .extended_lut = "off";
defparam \bit_gen|display_g[4]~0 .lut_mask = 64'hFF55FF55FF55FF55;
defparam \bit_gen|display_g[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N1
dffeas \bit_gen|vga_g[4] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|display_g[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|vga_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|vga_g[4] .is_wysiwyg = "true";
defparam \bit_gen|vga_g[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N51
cyclonev_lcell_comb \bit_gen|clut_mem|ram~5 (
// Equation(s):
// \bit_gen|clut_mem|ram~5_combout  = ( \bit_gen|sprite_f|pix [2] & ( (!\bit_gen|sprite_f|pix [0]) # ((\bit_gen|sprite_f|pix [1] & !\bit_gen|sprite_f|pix [3])) ) ) # ( !\bit_gen|sprite_f|pix [2] & ( (!\bit_gen|sprite_f|pix [1] & ((!\bit_gen|sprite_f|pix [0]) 
// # (\bit_gen|sprite_f|pix [3]))) ) )

	.dataa(!\bit_gen|sprite_f|pix [0]),
	.datab(!\bit_gen|sprite_f|pix [1]),
	.datac(!\bit_gen|sprite_f|pix [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bit_gen|sprite_f|pix [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|clut_mem|ram~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|clut_mem|ram~5 .extended_lut = "off";
defparam \bit_gen|clut_mem|ram~5 .lut_mask = 64'h8C8C8C8CBABABABA;
defparam \bit_gen|clut_mem|ram~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N52
dffeas \bit_gen|clut_mem|data_out[5] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|clut_mem|ram~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|clut_mem|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|clut_mem|data_out[5] .is_wysiwyg = "true";
defparam \bit_gen|clut_mem|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N33
cyclonev_lcell_comb \bit_gen|display_g[5]~1 (
// Equation(s):
// \bit_gen|display_g[5]~1_combout  = ( \bit_gen|clut_mem|data_out [5] ) # ( !\bit_gen|clut_mem|data_out [5] & ( !\bit_gen|drawing_t1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|drawing_t1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bit_gen|clut_mem|data_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|display_g[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|display_g[5]~1 .extended_lut = "off";
defparam \bit_gen|display_g[5]~1 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \bit_gen|display_g[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N35
dffeas \bit_gen|vga_g[5] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|display_g[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|vga_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|vga_g[5] .is_wysiwyg = "true";
defparam \bit_gen|vga_g[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N6
cyclonev_lcell_comb \bit_gen|clut_mem|ram~6 (
// Equation(s):
// \bit_gen|clut_mem|ram~6_combout  = (!\bit_gen|sprite_f|pix [1] & ((!\bit_gen|sprite_f|pix [0] & (!\bit_gen|sprite_f|pix [2] & \bit_gen|sprite_f|pix [3])) # (\bit_gen|sprite_f|pix [0] & (\bit_gen|sprite_f|pix [2] & !\bit_gen|sprite_f|pix [3])))) # 
// (\bit_gen|sprite_f|pix [1] & (((\bit_gen|sprite_f|pix [0] & !\bit_gen|sprite_f|pix [3])) # (\bit_gen|sprite_f|pix [2])))

	.dataa(!\bit_gen|sprite_f|pix [0]),
	.datab(!\bit_gen|sprite_f|pix [1]),
	.datac(!\bit_gen|sprite_f|pix [2]),
	.datad(!\bit_gen|sprite_f|pix [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|clut_mem|ram~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|clut_mem|ram~6 .extended_lut = "off";
defparam \bit_gen|clut_mem|ram~6 .lut_mask = 64'h1783178317831783;
defparam \bit_gen|clut_mem|ram~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N8
dffeas \bit_gen|clut_mem|data_out[6] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|clut_mem|ram~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|clut_mem|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|clut_mem|data_out[6] .is_wysiwyg = "true";
defparam \bit_gen|clut_mem|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N15
cyclonev_lcell_comb \bit_gen|display_g[6]~2 (
// Equation(s):
// \bit_gen|display_g[6]~2_combout  = (\bit_gen|clut_mem|data_out [6] & \bit_gen|drawing_t1~q )

	.dataa(!\bit_gen|clut_mem|data_out [6]),
	.datab(!\bit_gen|drawing_t1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|display_g[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|display_g[6]~2 .extended_lut = "off";
defparam \bit_gen|display_g[6]~2 .lut_mask = 64'h1111111111111111;
defparam \bit_gen|display_g[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N16
dffeas \bit_gen|vga_g[6] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|display_g[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|vga_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|vga_g[6] .is_wysiwyg = "true";
defparam \bit_gen|vga_g[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N27
cyclonev_lcell_comb \bit_gen|clut_mem|ram~7 (
// Equation(s):
// \bit_gen|clut_mem|ram~7_combout  = (!\bit_gen|sprite_f|pix [2] & ((\bit_gen|sprite_f|pix [3]))) # (\bit_gen|sprite_f|pix [2] & ((!\bit_gen|sprite_f|pix [1]) # (!\bit_gen|sprite_f|pix [3])))

	.dataa(!\bit_gen|sprite_f|pix [2]),
	.datab(!\bit_gen|sprite_f|pix [1]),
	.datac(!\bit_gen|sprite_f|pix [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|clut_mem|ram~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|clut_mem|ram~7 .extended_lut = "off";
defparam \bit_gen|clut_mem|ram~7 .lut_mask = 64'h5E5E5E5E5E5E5E5E;
defparam \bit_gen|clut_mem|ram~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N28
dffeas \bit_gen|clut_mem|data_out[7] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|clut_mem|ram~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|clut_mem|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|clut_mem|data_out[7] .is_wysiwyg = "true";
defparam \bit_gen|clut_mem|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N12
cyclonev_lcell_comb \bit_gen|display_g[7]~3 (
// Equation(s):
// \bit_gen|display_g[7]~3_combout  = ( \bit_gen|clut_mem|data_out [7] & ( \bit_gen|drawing_t1~q  ) )

	.dataa(gnd),
	.datab(!\bit_gen|drawing_t1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bit_gen|clut_mem|data_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|display_g[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|display_g[7]~3 .extended_lut = "off";
defparam \bit_gen|display_g[7]~3 .lut_mask = 64'h0000000033333333;
defparam \bit_gen|display_g[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N13
dffeas \bit_gen|vga_g[7] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|display_g[7]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|vga_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|vga_g[7] .is_wysiwyg = "true";
defparam \bit_gen|vga_g[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N9
cyclonev_lcell_comb \bit_gen|clut_mem|ram~8 (
// Equation(s):
// \bit_gen|clut_mem|ram~8_combout  = ( \bit_gen|sprite_f|pix [2] & ( (!\bit_gen|sprite_f|pix [0] & (!\bit_gen|sprite_f|pix [1] & \bit_gen|sprite_f|pix [3])) # (\bit_gen|sprite_f|pix [0] & (!\bit_gen|sprite_f|pix [1] $ (\bit_gen|sprite_f|pix [3]))) ) ) # ( 
// !\bit_gen|sprite_f|pix [2] & ( (!\bit_gen|sprite_f|pix [0]) # ((!\bit_gen|sprite_f|pix [1] & !\bit_gen|sprite_f|pix [3])) ) )

	.dataa(!\bit_gen|sprite_f|pix [0]),
	.datab(!\bit_gen|sprite_f|pix [1]),
	.datac(gnd),
	.datad(!\bit_gen|sprite_f|pix [3]),
	.datae(gnd),
	.dataf(!\bit_gen|sprite_f|pix [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|clut_mem|ram~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|clut_mem|ram~8 .extended_lut = "off";
defparam \bit_gen|clut_mem|ram~8 .lut_mask = 64'hEEAAEEAA44994499;
defparam \bit_gen|clut_mem|ram~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N10
dffeas \bit_gen|clut_mem|data_out[0] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|clut_mem|ram~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|clut_mem|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|clut_mem|data_out[0] .is_wysiwyg = "true";
defparam \bit_gen|clut_mem|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N3
cyclonev_lcell_comb \bit_gen|display_b[4]~0 (
// Equation(s):
// \bit_gen|display_b[4]~0_combout  = (!\bit_gen|drawing_t1~q ) # (\bit_gen|clut_mem|data_out [0])

	.dataa(gnd),
	.datab(!\bit_gen|clut_mem|data_out [0]),
	.datac(!\bit_gen|drawing_t1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|display_b[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|display_b[4]~0 .extended_lut = "off";
defparam \bit_gen|display_b[4]~0 .lut_mask = 64'hF3F3F3F3F3F3F3F3;
defparam \bit_gen|display_b[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N4
dffeas \bit_gen|vga_b[4] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|display_b[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|vga_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|vga_b[4] .is_wysiwyg = "true";
defparam \bit_gen|vga_b[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N42
cyclonev_lcell_comb \bit_gen|clut_mem|ram~9 (
// Equation(s):
// \bit_gen|clut_mem|ram~9_combout  = ( \bit_gen|sprite_f|pix [0] & ( \bit_gen|sprite_f|pix [1] ) ) # ( !\bit_gen|sprite_f|pix [0] & ( (!\bit_gen|sprite_f|pix [1] & ((\bit_gen|sprite_f|pix [3]))) # (\bit_gen|sprite_f|pix [1] & (\bit_gen|sprite_f|pix [2])) ) 
// )

	.dataa(gnd),
	.datab(!\bit_gen|sprite_f|pix [1]),
	.datac(!\bit_gen|sprite_f|pix [2]),
	.datad(!\bit_gen|sprite_f|pix [3]),
	.datae(gnd),
	.dataf(!\bit_gen|sprite_f|pix [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|clut_mem|ram~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|clut_mem|ram~9 .extended_lut = "off";
defparam \bit_gen|clut_mem|ram~9 .lut_mask = 64'h03CF03CF33333333;
defparam \bit_gen|clut_mem|ram~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N47
dffeas \bit_gen|clut_mem|data_out[1] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|clut_mem|ram~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|clut_mem|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|clut_mem|data_out[1] .is_wysiwyg = "true";
defparam \bit_gen|clut_mem|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N42
cyclonev_lcell_comb \bit_gen|display_b[5]~1 (
// Equation(s):
// \bit_gen|display_b[5]~1_combout  = (!\bit_gen|drawing_t1~q ) # (\bit_gen|clut_mem|data_out [1])

	.dataa(gnd),
	.datab(!\bit_gen|clut_mem|data_out [1]),
	.datac(gnd),
	.datad(!\bit_gen|drawing_t1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|display_b[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|display_b[5]~1 .extended_lut = "off";
defparam \bit_gen|display_b[5]~1 .lut_mask = 64'hFF33FF33FF33FF33;
defparam \bit_gen|display_b[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N44
dffeas \bit_gen|vga_b[5] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|display_b[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|vga_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|vga_b[5] .is_wysiwyg = "true";
defparam \bit_gen|vga_b[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N45
cyclonev_lcell_comb \bit_gen|clut_mem|ram~10 (
// Equation(s):
// \bit_gen|clut_mem|ram~10_combout  = ( \bit_gen|sprite_f|pix [2] & ( (\bit_gen|sprite_f|pix [3] & ((!\bit_gen|sprite_f|pix [1]) # (\bit_gen|sprite_f|pix [0]))) ) ) # ( !\bit_gen|sprite_f|pix [2] & ( (!\bit_gen|sprite_f|pix [0] & ((!\bit_gen|sprite_f|pix 
// [3]) # (\bit_gen|sprite_f|pix [1]))) # (\bit_gen|sprite_f|pix [0] & (!\bit_gen|sprite_f|pix [1])) ) )

	.dataa(!\bit_gen|sprite_f|pix [0]),
	.datab(!\bit_gen|sprite_f|pix [1]),
	.datac(!\bit_gen|sprite_f|pix [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bit_gen|sprite_f|pix [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|clut_mem|ram~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|clut_mem|ram~10 .extended_lut = "off";
defparam \bit_gen|clut_mem|ram~10 .lut_mask = 64'hE6E6E6E60D0D0D0D;
defparam \bit_gen|clut_mem|ram~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N53
dffeas \bit_gen|clut_mem|data_out[2] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bit_gen|clut_mem|ram~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|clut_mem|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|clut_mem|data_out[2] .is_wysiwyg = "true";
defparam \bit_gen|clut_mem|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N42
cyclonev_lcell_comb \bit_gen|display_b[6]~2 (
// Equation(s):
// \bit_gen|display_b[6]~2_combout  = ( \bit_gen|clut_mem|data_out [2] ) # ( !\bit_gen|clut_mem|data_out [2] & ( !\bit_gen|drawing_t1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bit_gen|drawing_t1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bit_gen|clut_mem|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|display_b[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|display_b[6]~2 .extended_lut = "off";
defparam \bit_gen|display_b[6]~2 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \bit_gen|display_b[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N43
dffeas \bit_gen|vga_b[6] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|display_b[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|vga_b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|vga_b[6] .is_wysiwyg = "true";
defparam \bit_gen|vga_b[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N24
cyclonev_lcell_comb \bit_gen|clut_mem|ram~11 (
// Equation(s):
// \bit_gen|clut_mem|ram~11_combout  = (\bit_gen|sprite_f|pix [3] & (!\bit_gen|sprite_f|pix [2] $ (((!\bit_gen|sprite_f|pix [1]) # (!\bit_gen|sprite_f|pix [0])))))

	.dataa(!\bit_gen|sprite_f|pix [2]),
	.datab(!\bit_gen|sprite_f|pix [1]),
	.datac(!\bit_gen|sprite_f|pix [0]),
	.datad(!\bit_gen|sprite_f|pix [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|clut_mem|ram~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|clut_mem|ram~11 .extended_lut = "off";
defparam \bit_gen|clut_mem|ram~11 .lut_mask = 64'h0056005600560056;
defparam \bit_gen|clut_mem|ram~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N25
dffeas \bit_gen|clut_mem|data_out[3] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|clut_mem|ram~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|clut_mem|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|clut_mem|data_out[3] .is_wysiwyg = "true";
defparam \bit_gen|clut_mem|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N30
cyclonev_lcell_comb \bit_gen|display_b[7]~3 (
// Equation(s):
// \bit_gen|display_b[7]~3_combout  = (\bit_gen|clut_mem|data_out [3] & \bit_gen|drawing_t1~q )

	.dataa(gnd),
	.datab(!\bit_gen|clut_mem|data_out [3]),
	.datac(gnd),
	.datad(!\bit_gen|drawing_t1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_gen|display_b[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_gen|display_b[7]~3 .extended_lut = "off";
defparam \bit_gen|display_b[7]~3 .lut_mask = 64'h0033003300330033;
defparam \bit_gen|display_b[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N31
dffeas \bit_gen|vga_b[7] (
	.clk(\bit_gen|control|clk_25MHz~q ),
	.d(\bit_gen|display_b[7]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_gen|vga_b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_gen|vga_b[7] .is_wysiwyg = "true";
defparam \bit_gen|vga_b[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
