Frontend:
  impl: SimpleO3
  memory_access_cycles_recorded_core_0: 9257
  cycles_recorded_core_0: 2528590
  llc_mshr_unavailable: 0
  llc_read_misses: 291
  llc_read_access: 291
  llc_write_misses: 11
  llc_write_access: 11
  llc_eviction: 0
  num_expected_insts: 10000000
  Translation:
    impl: RandomTranslation


MemorySystem:
  impl: GenericDRAM
  total_num_other_requests: 0
  total_num_write_requests: 0
  total_num_read_requests: 302
  memory_system_cycles: 948221
  DRAM:
    impl: DDR4
  AddrMapper:
    impl: RoBaRaCoCh


  Controller:
    impl: Generic
    id: Channel 0
    avg_read_latency_0: 31.9470196
    read_queue_len_avg_0: 0.00635716785
    write_queue_len_0: 0
    queue_len_0: 9977
    num_other_reqs_0: 0
    num_write_reqs_0: 0
    read_latency_0: 9648
    priority_queue_len_avg_0: 0.00416464079
    row_hits_0: 2
    priority_queue_len_0: 3949
    row_misses_0: 283
    row_conflicts_0: 17
    read_row_misses_0: 283
    queue_len_avg_0: 0.0105218086
    read_row_conflicts_core_0: 17
    read_row_hits_0: 2
    write_queue_len_avg_0: 0
    read_row_conflicts_0: 17
    write_row_misses_0: 0
    write_row_conflicts_0: 0
    read_queue_len_0: 6028
    write_row_hits_0: 0
    read_row_hits_core_0: 2
    read_row_misses_core_0: 283
    num_read_reqs_0: 302
    Scheduler:
      impl: FRFCFS
    RefreshManager:
      impl: AllBank
    RowPolicy:
      impl: OpenRowPolicy



