	component EEE_EDGEDETECT is
		port (
			clk          : in  std_logic                     := 'X';             -- clk
			reset_n      : in  std_logic                     := 'X';             -- reset_n
			sink_data    : in  std_logic_vector(23 downto 0) := (others => 'X'); -- data
			sink_valid   : in  std_logic                     := 'X';             -- valid
			sink_ready   : out std_logic;                                        -- ready
			sink_sop     : in  std_logic                     := 'X';             -- startofpacket
			sink_eop     : in  std_logic                     := 'X';             -- endofpacket
			source_data  : out std_logic_vector(23 downto 0);                    -- data
			source_eop   : out std_logic;                                        -- endofpacket
			source_ready : in  std_logic                     := 'X';             -- ready
			source_sop   : out std_logic;                                        -- startofpacket
			source_valid : out std_logic;                                        -- valid
			s_chipselect : in  std_logic                     := 'X';             -- chipselect
			s_read       : in  std_logic                     := 'X';             -- read
			s_write      : in  std_logic                     := 'X';             -- write
			s_readdata   : out std_logic_vector(31 downto 0);                    -- readdata
			s_writedata  : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			s_address    : in  std_logic_vector(2 downto 0)  := (others => 'X'); -- address
			mode         : in  std_logic                     := 'X'              -- new_signal
		);
	end component EEE_EDGEDETECT;

