<!-- HTML header for doxygen 1.9.4-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>APM32F10x_SDK: Functions</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../geehy_logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">APM32F10x DSP and Standard Peripherals Library<span id="projectnumber">&#160;1.0.0</span>
   </div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('da/db1/group___d_m_a___functions.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">Functions<div class="ingroups"><a class="el" href="../../df/dec/group___a_p_m32_f10x___std_periph_driver.html">APM32F10x_StdPeriphDriver</a> &raquo; <a class="el" href="../../d1/d01/group___d_m_a___driver.html">DMA Driver</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga83bca865977416821c2d00186ee8782d" id="r_ga83bca865977416821c2d00186ee8782d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/db1/group___d_m_a___functions.html#ga83bca865977416821c2d00186ee8782d">DMA_Reset</a> (<a class="el" href="../../d1/de7/struct_d_m_a___channel___t.html">DMA_Channel_T</a> *channel)</td></tr>
<tr class="memdesc:ga83bca865977416821c2d00186ee8782d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset specified DMA Channel registers to their default reset.  <br /></td></tr>
<tr class="separator:ga83bca865977416821c2d00186ee8782d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aae61fe949b2d7e0a580df4e2e6b812" id="r_ga7aae61fe949b2d7e0a580df4e2e6b812"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/db1/group___d_m_a___functions.html#ga7aae61fe949b2d7e0a580df4e2e6b812">DMA_Config</a> (<a class="el" href="../../d1/de7/struct_d_m_a___channel___t.html">DMA_Channel_T</a> *channel, <a class="el" href="../../d2/d7a/struct_d_m_a___config___t.html">DMA_Config_T</a> *dmaConfig)</td></tr>
<tr class="memdesc:ga7aae61fe949b2d7e0a580df4e2e6b812"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configs specified DMA Channel through a structure.  <br /></td></tr>
<tr class="separator:ga7aae61fe949b2d7e0a580df4e2e6b812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dce776afbf2ea846f70d4b0803e520c" id="r_ga7dce776afbf2ea846f70d4b0803e520c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/db1/group___d_m_a___functions.html#ga7dce776afbf2ea846f70d4b0803e520c">DMA_ConfigStructInit</a> (<a class="el" href="../../d2/d7a/struct_d_m_a___config___t.html">DMA_Config_T</a> *dmaConfig)</td></tr>
<tr class="memdesc:ga7dce776afbf2ea846f70d4b0803e520c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Populate the structure with default values.  <br /></td></tr>
<tr class="separator:ga7dce776afbf2ea846f70d4b0803e520c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb619ae8704dea6df242442ceccab54d" id="r_gafb619ae8704dea6df242442ceccab54d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/db1/group___d_m_a___functions.html#gafb619ae8704dea6df242442ceccab54d">DMA_Enable</a> (<a class="el" href="../../d1/de7/struct_d_m_a___channel___t.html">DMA_Channel_T</a> *channel)</td></tr>
<tr class="memdesc:gafb619ae8704dea6df242442ceccab54d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the specified DMA Channel.  <br /></td></tr>
<tr class="separator:gafb619ae8704dea6df242442ceccab54d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga732f87238b8b311d9ac5fcdb2d889c28" id="r_ga732f87238b8b311d9ac5fcdb2d889c28"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/db1/group___d_m_a___functions.html#ga732f87238b8b311d9ac5fcdb2d889c28">DMA_Disable</a> (<a class="el" href="../../d1/de7/struct_d_m_a___channel___t.html">DMA_Channel_T</a> *channel)</td></tr>
<tr class="memdesc:ga732f87238b8b311d9ac5fcdb2d889c28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the specified DMA Channel.  <br /></td></tr>
<tr class="separator:ga732f87238b8b311d9ac5fcdb2d889c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd23b4c53837384fd0265d8d998928ee" id="r_gadd23b4c53837384fd0265d8d998928ee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/db1/group___d_m_a___functions.html#gadd23b4c53837384fd0265d8d998928ee">DMA_ConfigDataNumber</a> (<a class="el" href="../../d1/de7/struct_d_m_a___channel___t.html">DMA_Channel_T</a> *channel, uint16_t dataNumber)</td></tr>
<tr class="memdesc:gadd23b4c53837384fd0265d8d998928ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configs the number of data units in the channel.  <br /></td></tr>
<tr class="separator:gadd23b4c53837384fd0265d8d998928ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17300d87a93e899f5ef00431355f18e2" id="r_ga17300d87a93e899f5ef00431355f18e2"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/db1/group___d_m_a___functions.html#ga17300d87a93e899f5ef00431355f18e2">DMA_ReadDataNumber</a> (<a class="el" href="../../d1/de7/struct_d_m_a___channel___t.html">DMA_Channel_T</a> *channel)</td></tr>
<tr class="memdesc:ga17300d87a93e899f5ef00431355f18e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the number of data units in the channel.  <br /></td></tr>
<tr class="separator:ga17300d87a93e899f5ef00431355f18e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dceddfe04d4afbc4916ea4377acc84f" id="r_ga1dceddfe04d4afbc4916ea4377acc84f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/db1/group___d_m_a___functions.html#ga1dceddfe04d4afbc4916ea4377acc84f">DMA_EnableInterrupt</a> (<a class="el" href="../../d1/de7/struct_d_m_a___channel___t.html">DMA_Channel_T</a> *channel, uint32_t interrupt)</td></tr>
<tr class="memdesc:ga1dceddfe04d4afbc4916ea4377acc84f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the specified DMA Channel interrupts.  <br /></td></tr>
<tr class="separator:ga1dceddfe04d4afbc4916ea4377acc84f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2052288ab8d17996b1886f94cd55baa" id="r_gaf2052288ab8d17996b1886f94cd55baa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/db1/group___d_m_a___functions.html#gaf2052288ab8d17996b1886f94cd55baa">DMA_DisableInterrupt</a> (<a class="el" href="../../d1/de7/struct_d_m_a___channel___t.html">DMA_Channel_T</a> *channel, uint32_t interrupt)</td></tr>
<tr class="memdesc:gaf2052288ab8d17996b1886f94cd55baa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the specified DMA Channel interrupts.  <br /></td></tr>
<tr class="separator:gaf2052288ab8d17996b1886f94cd55baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga736a6bcb91b1e29277e761d2550dc8a5" id="r_ga736a6bcb91b1e29277e761d2550dc8a5"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/db1/group___d_m_a___functions.html#ga736a6bcb91b1e29277e761d2550dc8a5">DMA_ReadStatusFlag</a> (<a class="el" href="../../df/d14/group___d_m_a___enumerations.html#gab5bd9a9ae3f4457d66eddf17e7bcdcf1">DMA_FLAG_T</a> flag)</td></tr>
<tr class="memdesc:ga736a6bcb91b1e29277e761d2550dc8a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read whether the specifie DMA Channel flag is set or not.  <br /></td></tr>
<tr class="separator:ga736a6bcb91b1e29277e761d2550dc8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa380b65cf0212d8800c258a55ea20269" id="r_gaa380b65cf0212d8800c258a55ea20269"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/db1/group___d_m_a___functions.html#gaa380b65cf0212d8800c258a55ea20269">DMA_ClearStatusFlag</a> (uint32_t flag)</td></tr>
<tr class="memdesc:gaa380b65cf0212d8800c258a55ea20269"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the specifie DMA Channel's flags.  <br /></td></tr>
<tr class="separator:gaa380b65cf0212d8800c258a55ea20269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga466e7f7f58140e56bb3d5d0648ee795d" id="r_ga466e7f7f58140e56bb3d5d0648ee795d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/db1/group___d_m_a___functions.html#ga466e7f7f58140e56bb3d5d0648ee795d">DMA_ReadIntFlag</a> (<a class="el" href="../../df/d14/group___d_m_a___enumerations.html#ga5271d281d1f032577b1df0fa91a16fd6">DMA_INT_FLAG_T</a> flag)</td></tr>
<tr class="memdesc:ga466e7f7f58140e56bb3d5d0648ee795d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read whether the specified DMA Channel interrupts is set or not.  <br /></td></tr>
<tr class="separator:ga466e7f7f58140e56bb3d5d0648ee795d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga965778341907e397591f311b7ae8408b" id="r_ga965778341907e397591f311b7ae8408b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/db1/group___d_m_a___functions.html#ga965778341907e397591f311b7ae8408b">DMA_ClearIntFlag</a> (uint32_t flag)</td></tr>
<tr class="memdesc:ga965778341907e397591f311b7ae8408b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the specified DMA Channel's interrupts.  <br /></td></tr>
<tr class="separator:ga965778341907e397591f311b7ae8408b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga965778341907e397591f311b7ae8408b" name="ga965778341907e397591f311b7ae8408b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga965778341907e397591f311b7ae8408b">&#9670;&#160;</a></span>DMA_ClearIntFlag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_ClearIntFlag </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>flag</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the specified DMA Channel's interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">flag</td><td>the interrupt flag to Clear. This parameter can be any combination of the following values: <ul>
<li>DMA1_INT_FLAG_GINT1 : DMA1 Channel 1 global interrupt. </li>
<li>DMA1_INT_FLAG_TC1 : DMA1 Channel 1 transfer complete interrupt. </li>
<li>DMA1_INT_FLAG_HT1 : DMA1 Channel 1 half transfer interrupt. </li>
<li>DMA1_INT_FLAG_TERR1 : DMA1 Channel 1 transfer error interrupt. </li>
<li>DMA1_INT_FLAG_GINT2 : DMA1 Channel2 global interrupt. </li>
<li>DMA1_INT_FLAG_TC2 : DMA1 Channel2 transfer complete interrupt. </li>
<li>DMA1_INT_FLAG_HT2 : DMA1 Channel2 half transfer interrupt. </li>
<li>DMA1_INT_FLAG_TERR2 : DMA1 Channel2 transfer error interrupt. </li>
<li>DMA1_INT_FLAG_GINT3 : DMA1 Channel3 global interrupt. </li>
<li>DMA1_INT_FLAG_TC3 : DMA1 Channel3 transfer complete interrupt. </li>
<li>DMA1_INT_FLAG_HT3 : DMA1 Channel3 half transfer interrupt. </li>
<li>DMA1_INT_FLAG_TERR3 : DMA1 Channel3 transfer error interrupt. </li>
<li>DMA1_INT_FLAG_GINT4 : DMA1 Channel4 global interrupt. </li>
<li>DMA1_INT_FLAG_TC4 : DMA1 Channel4 transfer complete interrupt. </li>
<li>DMA1_INT_FLAG_HT4 : DMA1 Channel4 half transfer interrupt. </li>
<li>DMA1_INT_FLAG_TERR4 : DMA1 Channel4 transfer error interrupt. </li>
<li>DMA1_INT_FLAG_GINT5 : DMA1 Channel5 global interrupt. </li>
<li>DMA1_INT_FLAG_TC5 DMA1 Channel5 transfer complete interrupt. </li>
<li>DMA1_INT_FLAG_HT5 DMA1 Channel5 half transfer interrupt. </li>
<li>DMA1_INT_FLAG_TERR5 : DMA1 Channel5 transfer error interrupt. </li>
<li>DMA1_INT_FLAG_GINT6 : DMA1 Channel6 global interrupt. </li>
<li>DMA1_INT_FLAG_TC6 : DMA1 Channel6 transfer complete interrupt. </li>
<li>DMA1_INT_FLAG_HT6 : DMA1 Channel6 half transfer interrupt. </li>
<li>DMA1_INT_FLAG_TERR6 : DMA1 Channel6 transfer error interrupt. </li>
<li>DMA1_INT_FLAG_GINT7 : DMA1 Channel7 global interrupt. </li>
<li>DMA1_INT_FLAG_TC7 : DMA1 Channel7 transfer complete interrupt. </li>
<li>DMA1_INT_FLAG_HT7 : DMA1 Channel7 half transfer interrupt. </li>
<li>DMA1_INT_FLAG_TERR7 : DMA1 Channel7 transfer error interrupt.</li>
</ul>
<ul>
<li>DMA2_INT_FLAG_GINT1 : DMA2 Channel 1 global interrupt. </li>
<li>DMA2_INT_FLAG_TC1 : DMA2 Channel 1 transfer complete interrupt. </li>
<li>DMA2_INT_FLAG_HT1 : DMA2 Channel 1 half transfer interrupt. </li>
<li>DMA2_INT_FLAG_TERR1 : DMA2 Channel 1 transfer error interrupt. </li>
<li>DMA2_INT_FLAG_GINT2 : DMA2 Channel 2 global interrupt. </li>
<li>DMA2_INT_FLAG_TC2 : DMA2 Channel 2 transfer complete interrupt. </li>
<li>DMA2_INT_FLAG_HT2 : DMA2 Channel 2 half transfer interrupt. </li>
<li>DMA2_INT_FLAG_TERR2 : DMA2 Channel 2 transfer error interrupt. </li>
<li>DMA2_INT_FLAG_GINT3 : DMA2 Channel 3 global interrupt. </li>
<li>DMA2_INT_FLAG_TC3 : DMA2 Channel 3 transfer complete interrupt. </li>
<li>DMA2_INT_FLAG_HT3 : DMA2 Channel 3 half transfer interrupt. </li>
<li>DMA2_INT_FLAG_TERR3 : DMA2 Channel 3 transfer error interrupt. </li>
<li>DMA2_INT_FLAG_GINT4 : DMA2 Channel 4 global interrupt. </li>
<li>DMA2_INT_FLAG_TC4 : DMA2 Channel 4 transfer complete interrupt. </li>
<li>DMA2_INT_FLAG_HT4 : DMA2 Channel 4 half transfer interrupt. </li>
<li>DMA2_INT_FLAG_TERR4 : DMA2 Channel 4 transfer error interrupt. </li>
<li>DMA2_INT_FLAG_GINT5 : DMA2 Channel 5 global interrupt. </li>
<li>DMA2_INT_FLAG_TC5 : DMA2 Channel 5 transfer complete interrupt. </li>
<li>DMA2_INT_FLAG_HT5 : DMA2 Channel 5 half transfer interrupt. </li>
<li>DMA2_INT_FLAG_TERR5 : DMA2 Channel 5 transfer error interrupt.</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>DMA2 Channel only for APM32 High density devices. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dc5/apm32f10x__dma_8c_source.html#l00555">555</a> of file <a class="el" href="../../db/dc5/apm32f10x__dma_8c_source.html">apm32f10x_dma.c</a>.</p>

<p class="reference">References <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l06983">DMA1</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l06984">DMA2</a>, and <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l00359">RESET</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d0/d29/_d_m_a_2_d_m_a___memory_to_memory_2_source_2apm32f10x__int_8c_source.html#l00174">DMA1_Channel6_IRQHandler()</a>.</p>

</div>
</div>
<a id="gaa380b65cf0212d8800c258a55ea20269" name="gaa380b65cf0212d8800c258a55ea20269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa380b65cf0212d8800c258a55ea20269">&#9670;&#160;</a></span>DMA_ClearStatusFlag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_ClearStatusFlag </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>flag</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the specifie DMA Channel's flags. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">flag:the</td><td>flag to Clear. This parameter can be any combination of the following values: <ul>
<li>DMA1_FLAG_GINT1: DMA1 Channel 1 global flag. </li>
<li>DMA1_FLAG_TC1: DMA1 Channel 1 transfer complete flag. </li>
<li>DMA1_FLAG_HT1: DMA1 Channel 1 half transfer flag. </li>
<li>DMA1_FLAG_TERR1: DMA1 Channel 1 transfer error flag. </li>
<li>DMA1_FLAG_GINT2: DMA1 Channel2 global flag. </li>
<li>DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag. </li>
<li>DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag. </li>
<li>DMA1_FLAG_TERR2: DMA1 Channel2 transfer error flag. </li>
<li>DMA1_FLAG_GINT3: DMA1 Channel3 global flag. </li>
<li>DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag. </li>
<li>DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag. </li>
<li>DMA1_FLAG_TERR3: DMA1 Channel3 transfer error flag. </li>
<li>DMA1_FLAG_GINT4: DMA1 Channel4 global flag. </li>
<li>DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag. </li>
<li>DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag. </li>
<li>DMA1_FLAG_TERR4: DMA1 Channel4 transfer error flag. </li>
<li>DMA1_FLAG_GINT5: DMA1 Channel5 global flag. </li>
<li>DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag. </li>
<li>DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag. </li>
<li>DMA1_FLAG_TERR5: DMA1 Channel5 transfer error flag. </li>
<li>DMA1_FLAG_GINT6: DMA1 Channel6 global flag. </li>
<li>DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag. </li>
<li>DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag. </li>
<li>DMA1_FLAG_TERR6: DMA1 Channel6 transfer error flag. </li>
<li>DMA1_FLAG_GINT7: DMA1 Channel7 global flag. </li>
<li>DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag. </li>
<li>DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag. </li>
<li>DMA1_FLAG_TERR7: DMA1 Channel7 transfer error flag.</li>
</ul>
<ul>
<li>DMA2_FLAG_GINT1: DMA2 Channel 1 global flag. </li>
<li>DMA2_FLAG_TC1: DMA2 Channel 1 transfer complete flag. </li>
<li>DMA2_FLAG_HT1: DMA2 Channel 1 half transfer flag. </li>
<li>DMA2_FLAG_TERR1: DMA2 Channel 1 transfer error flag. </li>
<li>DMA2_FLAG_GINT2: DMA2 Channel 2 global flag. </li>
<li>DMA2_FLAG_TC2: DMA2 Channel 2 transfer complete flag. </li>
<li>DMA2_FLAG_HT2: DMA2 Channel 2 half transfer flag. </li>
<li>DMA2_FLAG_TERR2: DMA2 Channel 2 transfer error flag. </li>
<li>DMA2_FLAG_GINT3: DMA2 Channel 3 global flag. </li>
<li>DMA2_FLAG_TC3: DMA2 Channel 3 transfer complete flag. </li>
<li>DMA2_FLAG_HT3: DMA2 Channel 3 half transfer flag. </li>
<li>DMA2_FLAG_TERR3: DMA2 Channel 3 transfer error flag. </li>
<li>DMA2_FLAG_GINT4: DMA2 Channel 4 global flag. </li>
<li>DMA2_FLAG_TC4: DMA2 Channel 4 transfer complete flag. </li>
<li>DMA2_FLAG_HT4: DMA2 Channel 4 half transfer flag. </li>
<li>DMA2_FLAG_TERR4: DMA2 Channel 4 transfer error flag. </li>
<li>DMA2_FLAG_GINT5: DMA2 Channel 5 global flag. </li>
<li>DMA2_FLAG_TC5: DMA2 Channel 5 transfer complete flag. </li>
<li>DMA2_FLAG_HT5: DMA2 Channel 5 half transfer flag. </li>
<li>DMA2_FLAG_TERR5: DMA2 Channel 5 transfer error flag.</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>DMA2 Channel only for APM32 High density devices. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dc5/apm32f10x__dma_8c_source.html#l00399">399</a> of file <a class="el" href="../../db/dc5/apm32f10x__dma_8c_source.html">apm32f10x_dma.c</a>.</p>

<p class="reference">References <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l06983">DMA1</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l06984">DMA2</a>, and <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l00359">RESET</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d2/d21/_a_d_c_2_a_d_c___d_m_a_2_source_2main_8c_source.html#l00074">main()</a>.</p>

</div>
</div>
<a id="ga7aae61fe949b2d7e0a580df4e2e6b812" name="ga7aae61fe949b2d7e0a580df4e2e6b812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7aae61fe949b2d7e0a580df4e2e6b812">&#9670;&#160;</a></span>DMA_Config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_Config </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/de7/struct_d_m_a___channel___t.html">DMA_Channel_T</a> *&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d2/d7a/struct_d_m_a___config___t.html">DMA_Config_T</a> *&#160;</td>
          <td class="paramname"><em>dmaConfig</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configs specified DMA Channel through a structure. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">channel:DMA1_channelx(x</td><td>can be from 1 to 7) or DMA2_channely(y can be from 1 to 5)</td></tr>
    <tr><td class="paramname">dmaConfig</td><td>Point to a <a class="el" href="../../d2/d7a/struct_d_m_a___config___t.html" title="DMA Config struct definition.">DMA_Config_T</a> structure</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>DMA2 Channel only for APM32 High density devices. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dc5/apm32f10x__dma_8c_source.html#l00119">119</a> of file <a class="el" href="../../db/dc5/apm32f10x__dma_8c_source.html">apm32f10x_dma.c</a>.</p>

<p class="reference">References <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00261">DMA_Config_T::bufferSize</a>, <a class="el" href="../../d1/de7/struct_d_m_a___channel___t.html#adc50e91d1a31ec5732570bbc3e6857f8">DMA_Channel_T::CHCFG_B</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l02594">DMA_Channel_T::CHMADDR</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l02571">DMA_Channel_T::CHNDATA</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l02583">DMA_Channel_T::CHPADDR</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l02562">DMA_Channel_T::CHPL</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l02557">DMA_Channel_T::CIRMODE</a>, <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00260">DMA_Config_T::dir</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l02556">DMA_Channel_T::DIRCFG</a>, <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00266">DMA_Config_T::loopMode</a>, <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00268">DMA_Config_T::M2M</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l02563">DMA_Channel_T::M2MMODE</a>, <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00259">DMA_Config_T::memoryBaseAddr</a>, <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00265">DMA_Config_T::memoryDataSize</a>, <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00263">DMA_Config_T::memoryInc</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l02561">DMA_Channel_T::MEMSIZE</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l02559">DMA_Channel_T::MIMODE</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l02558">DMA_Channel_T::PERIMODE</a>, <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00258">DMA_Config_T::peripheralBaseAddr</a>, <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00264">DMA_Config_T::peripheralDataSize</a>, <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00262">DMA_Config_T::peripheralInc</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l02560">DMA_Channel_T::PERSIZE</a>, and <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00267">DMA_Config_T::priority</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../de/def/_d_m_a_2_d_m_a___a_d_c_2_source_2main_8c_source.html#l00131">DMA_Init()</a>, <a class="el" href="../../d2/d21/_a_d_c_2_a_d_c___d_m_a_2_source_2main_8c_source.html#l00120">DMA_Init()</a>, <a class="el" href="../../d4/db4/_d_m_a_2_d_m_a___memory_to_memory_2_source_2main_8c_source.html#l00079">main()</a>, <a class="el" href="../../d3/d12/_d_m_a_2_d_m_a___usart_to_memory_2_source_2main_8c_source.html#l00151">USART1_RX_DMA_Init()</a>, and <a class="el" href="../../d3/d12/_d_m_a_2_d_m_a___usart_to_memory_2_source_2main_8c_source.html#l00185">USART2_TX_DMA_Init()</a>.</p>

</div>
</div>
<a id="gadd23b4c53837384fd0265d8d998928ee" name="gadd23b4c53837384fd0265d8d998928ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd23b4c53837384fd0265d8d998928ee">&#9670;&#160;</a></span>DMA_ConfigDataNumber()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_ConfigDataNumber </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/de7/struct_d_m_a___channel___t.html">DMA_Channel_T</a> *&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>dataNumber</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configs the number of data units in the channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">channel:DMA1_channelx(x</td><td>can be from 1 to 7) or DMA2_channely(y can be from 1 to 5)</td></tr>
    <tr><td class="paramname">dataNumber:The</td><td>number of data units in the current DMA Channel transfer.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>DMA2 Channel only for APM32 High density devices. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dc5/apm32f10x__dma_8c_source.html#l00196">196</a> of file <a class="el" href="../../db/dc5/apm32f10x__dma_8c_source.html">apm32f10x_dma.c</a>.</p>

<p class="reference">References <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l02571">DMA_Channel_T::CHNDATA</a>.</p>

</div>
</div>
<a id="ga7dce776afbf2ea846f70d4b0803e520c" name="ga7dce776afbf2ea846f70d4b0803e520c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7dce776afbf2ea846f70d4b0803e520c">&#9670;&#160;</a></span>DMA_ConfigStructInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_ConfigStructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d2/d7a/struct_d_m_a___config___t.html">DMA_Config_T</a> *&#160;</td>
          <td class="paramname"><em>dmaConfig</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Populate the structure with default values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dmaConfig</td><td>Point to a <a class="el" href="../../d2/d7a/struct_d_m_a___config___t.html" title="DMA Config struct definition.">DMA_Config_T</a> structure.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../db/dc5/apm32f10x__dma_8c_source.html#l00142">142</a> of file <a class="el" href="../../db/dc5/apm32f10x__dma_8c_source.html">apm32f10x_dma.c</a>.</p>

<p class="reference">References <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00261">DMA_Config_T::bufferSize</a>, <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00260">DMA_Config_T::dir</a>, <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00053">DMA_DIR_PERIPHERAL_SRC</a>, <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00120">DMA_M2MEN_DISABLE</a>, <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00090">DMA_MEMORY_DATA_SIZE_BYTE</a>, <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00071">DMA_MEMORY_INC_DISABLE</a>, <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00100">DMA_MODE_NORMAL</a>, <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00080">DMA_PERIPHERAL_DATA_SIZE_BYTE</a>, <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00062">DMA_PERIPHERAL_INC_DISABLE</a>, <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00109">DMA_PRIORITY_LOW</a>, <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00266">DMA_Config_T::loopMode</a>, <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00268">DMA_Config_T::M2M</a>, <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00259">DMA_Config_T::memoryBaseAddr</a>, <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00265">DMA_Config_T::memoryDataSize</a>, <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00263">DMA_Config_T::memoryInc</a>, <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00258">DMA_Config_T::peripheralBaseAddr</a>, <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00264">DMA_Config_T::peripheralDataSize</a>, <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00262">DMA_Config_T::peripheralInc</a>, and <a class="el" href="../../d5/d59/apm32f10x__dma_8h_source.html#l00267">DMA_Config_T::priority</a>.</p>

</div>
</div>
<a id="ga732f87238b8b311d9ac5fcdb2d889c28" name="ga732f87238b8b311d9ac5fcdb2d889c28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga732f87238b8b311d9ac5fcdb2d889c28">&#9670;&#160;</a></span>DMA_Disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_Disable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/de7/struct_d_m_a___channel___t.html">DMA_Channel_T</a> *&#160;</td>
          <td class="paramname"><em>channel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the specified DMA Channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">channel:DMA1_channelx(x</td><td>can be from 1 to 7) or DMA2_channely(y can be from 1 to 5)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>DMA2 Channel only for APM32 High density devices. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dc5/apm32f10x__dma_8c_source.html#l00180">180</a> of file <a class="el" href="../../db/dc5/apm32f10x__dma_8c_source.html">apm32f10x_dma.c</a>.</p>

<p class="reference">References <a class="el" href="../../d1/de7/struct_d_m_a___channel___t.html#adc50e91d1a31ec5732570bbc3e6857f8">DMA_Channel_T::CHCFG_B</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l02552">DMA_Channel_T::CHEN</a>, and <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l00360">DISABLE</a>.</p>

</div>
</div>
<a id="gaf2052288ab8d17996b1886f94cd55baa" name="gaf2052288ab8d17996b1886f94cd55baa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2052288ab8d17996b1886f94cd55baa">&#9670;&#160;</a></span>DMA_DisableInterrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_DisableInterrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/de7/struct_d_m_a___channel___t.html">DMA_Channel_T</a> *&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interrupt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the specified DMA Channel interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">channel:DMA1_channelx(x</td><td>can be from 1 to 7) or DMA2_channely(y can be from 1 to 5)</td></tr>
    <tr><td class="paramname">interrupt</td><td>DMA interrupts sources to selsct This parameter can be any combination of the following values: <ul>
<li>DMA_INT_TC : All Transfer Complete Interrupt </li>
<li>DMA_INT_HT : Half Transfer Complete Interrupt </li>
<li>DMA_INT_TERR : Transfer Error Occur Interrupt</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>DMA2 Channel only for APM32 High density devices. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dc5/apm32f10x__dma_8c_source.html#l00250">250</a> of file <a class="el" href="../../db/dc5/apm32f10x__dma_8c_source.html">apm32f10x_dma.c</a>.</p>

<p class="reference">References <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l02548">DMA_Channel_T::CHCFG</a>.</p>

</div>
</div>
<a id="gafb619ae8704dea6df242442ceccab54d" name="gafb619ae8704dea6df242442ceccab54d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb619ae8704dea6df242442ceccab54d">&#9670;&#160;</a></span>DMA_Enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_Enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/de7/struct_d_m_a___channel___t.html">DMA_Channel_T</a> *&#160;</td>
          <td class="paramname"><em>channel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the specified DMA Channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">channel:DMA1_channelx(x</td><td>can be from 1 to 7) or DMA2_channely(y can be from 1 to 5)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>DMA2 Channel only for APM32 High density devices. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dc5/apm32f10x__dma_8c_source.html#l00166">166</a> of file <a class="el" href="../../db/dc5/apm32f10x__dma_8c_source.html">apm32f10x_dma.c</a>.</p>

<p class="reference">References <a class="el" href="../../d1/de7/struct_d_m_a___channel___t.html#adc50e91d1a31ec5732570bbc3e6857f8">DMA_Channel_T::CHCFG_B</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l02552">DMA_Channel_T::CHEN</a>, and <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l00360">ENABLE</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../de/def/_d_m_a_2_d_m_a___a_d_c_2_source_2main_8c_source.html#l00131">DMA_Init()</a>, <a class="el" href="../../d2/d21/_a_d_c_2_a_d_c___d_m_a_2_source_2main_8c_source.html#l00120">DMA_Init()</a>, <a class="el" href="../../d4/db4/_d_m_a_2_d_m_a___memory_to_memory_2_source_2main_8c_source.html#l00079">main()</a>, <a class="el" href="../../d3/d12/_d_m_a_2_d_m_a___usart_to_memory_2_source_2main_8c_source.html#l00151">USART1_RX_DMA_Init()</a>, and <a class="el" href="../../d3/d12/_d_m_a_2_d_m_a___usart_to_memory_2_source_2main_8c_source.html#l00185">USART2_TX_DMA_Init()</a>.</p>

</div>
</div>
<a id="ga1dceddfe04d4afbc4916ea4377acc84f" name="ga1dceddfe04d4afbc4916ea4377acc84f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dceddfe04d4afbc4916ea4377acc84f">&#9670;&#160;</a></span>DMA_EnableInterrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_EnableInterrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/de7/struct_d_m_a___channel___t.html">DMA_Channel_T</a> *&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interrupt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the specified DMA Channel interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">channel:DMA1_channelx(x</td><td>can be from 1 to 7) or DMA2_channely(y can be from 1 to 5)</td></tr>
    <tr><td class="paramname">interrupt</td><td>DMA interrupts sources to selsct This parameter can be any combination of the following values: <ul>
<li>DMA_INT_TC : All Transfer Complete Interrupt </li>
<li>DMA_INT_HT : Half Transfer Complete Interrupt </li>
<li>DMA_INT_TERR : Transfer Error Occur Interrupt</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>DMA2 Channel only for APM32 High density devices. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dc5/apm32f10x__dma_8c_source.html#l00230">230</a> of file <a class="el" href="../../db/dc5/apm32f10x__dma_8c_source.html">apm32f10x_dma.c</a>.</p>

<p class="reference">References <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l02548">DMA_Channel_T::CHCFG</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../de/def/_d_m_a_2_d_m_a___a_d_c_2_source_2main_8c_source.html#l00131">DMA_Init()</a>, and <a class="el" href="../../d4/db4/_d_m_a_2_d_m_a___memory_to_memory_2_source_2main_8c_source.html#l00079">main()</a>.</p>

</div>
</div>
<a id="ga17300d87a93e899f5ef00431355f18e2" name="ga17300d87a93e899f5ef00431355f18e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17300d87a93e899f5ef00431355f18e2">&#9670;&#160;</a></span>DMA_ReadDataNumber()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t DMA_ReadDataNumber </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/de7/struct_d_m_a___channel___t.html">DMA_Channel_T</a> *&#160;</td>
          <td class="paramname"><em>channel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the number of data units in the channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">channel:DMA1_channelx(x</td><td>can be from 1 to 7) or DMA2_channely(y can be from 1 to 5)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>number of CHNDATA value</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>DMA2 Channel only for APM32 High density devices. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dc5/apm32f10x__dma_8c_source.html#l00210">210</a> of file <a class="el" href="../../db/dc5/apm32f10x__dma_8c_source.html">apm32f10x_dma.c</a>.</p>

<p class="reference">References <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l02571">DMA_Channel_T::CHNDATA</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d0/d29/_d_m_a_2_d_m_a___memory_to_memory_2_source_2apm32f10x__int_8c_source.html#l00174">DMA1_Channel6_IRQHandler()</a>, and <a class="el" href="../../d4/db4/_d_m_a_2_d_m_a___memory_to_memory_2_source_2main_8c_source.html#l00079">main()</a>.</p>

</div>
</div>
<a id="ga466e7f7f58140e56bb3d5d0648ee795d" name="ga466e7f7f58140e56bb3d5d0648ee795d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga466e7f7f58140e56bb3d5d0648ee795d">&#9670;&#160;</a></span>DMA_ReadIntFlag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t DMA_ReadIntFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../df/d14/group___d_m_a___enumerations.html#ga5271d281d1f032577b1df0fa91a16fd6">DMA_INT_FLAG_T</a>&#160;</td>
          <td class="paramname"><em>flag</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read whether the specified DMA Channel interrupts is set or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">interrupt</td><td>interrupt source to check. This parameter can be one of the following values: <ul>
<li>DMA1_INT_FLAG_GINT1 : DMA1 Channel 1 global interrupt. </li>
<li>DMA1_INT_FLAG_TC1 : DMA1 Channel 1 transfer complete interrupt. </li>
<li>DMA1_INT_FLAG_HT1 : DMA1 Channel 1 half transfer interrupt. </li>
<li>DMA1_INT_FLAG_TERR1 : DMA1 Channel 1 transfer error interrupt. </li>
<li>DMA1_INT_FLAG_GINT2 : DMA1 Channel2 global interrupt. </li>
<li>DMA1_INT_FLAG_TC2 : DMA1 Channel2 transfer complete interrupt. </li>
<li>DMA1_INT_FLAG_HT2 : DMA1 Channel2 half transfer interrupt. </li>
<li>DMA1_INT_FLAG_TERR2 : DMA1 Channel2 transfer error interrupt. </li>
<li>DMA1_INT_FLAG_GINT3 : DMA1 Channel3 global interrupt. </li>
<li>DMA1_INT_FLAG_TC3 : DMA1 Channel3 transfer complete interrupt. </li>
<li>DMA1_INT_FLAG_HT3 : DMA1 Channel3 half transfer interrupt. </li>
<li>DMA1_INT_FLAG_TERR3 : DMA1 Channel3 transfer error interrupt. </li>
<li>DMA1_INT_FLAG_GINT4 : DMA1 Channel4 global interrupt. </li>
<li>DMA1_INT_FLAG_TC4 : DMA1 Channel4 transfer complete interrupt. </li>
<li>DMA1_INT_FLAG_HT4 : DMA1 Channel4 half transfer interrupt. </li>
<li>DMA1_INT_FLAG_TERR4 : DMA1 Channel4 transfer error interrupt. </li>
<li>DMA1_INT_FLAG_GINT5 : DMA1 Channel5 global interrupt. </li>
<li>DMA1_INT_FLAG_TC5 DMA1 Channel5 transfer complete interrupt. </li>
<li>DMA1_INT_FLAG_HT5 DMA1 Channel5 half transfer interrupt. </li>
<li>DMA1_INT_FLAG_TERR5 : DMA1 Channel5 transfer error interrupt. </li>
<li>DMA1_INT_FLAG_GINT6 : DMA1 Channel6 global interrupt. </li>
<li>DMA1_INT_FLAG_TC6 : DMA1 Channel6 transfer complete interrupt. </li>
<li>DMA1_INT_FLAG_HT6 : DMA1 Channel6 half transfer interrupt. </li>
<li>DMA1_INT_FLAG_TERR6 : DMA1 Channel6 transfer error interrupt. </li>
<li>DMA1_INT_FLAG_GINT7 : DMA1 Channel7 global interrupt. </li>
<li>DMA1_INT_FLAG_TC7 : DMA1 Channel7 transfer complete interrupt. </li>
<li>DMA1_INT_FLAG_HT7 : DMA1 Channel7 half transfer interrupt. </li>
<li>DMA1_INT_FLAG_TERR7 : DMA1 Channel7 transfer error interrupt.</li>
</ul>
<ul>
<li>DMA2_INT_FLAG_GINT1 : DMA2 Channel 1 global interrupt. </li>
<li>DMA2_INT_FLAG_TC1 : DMA2 Channel 1 transfer complete interrupt. </li>
<li>DMA2_INT_FLAG_HT1 : DMA2 Channel 1 half transfer interrupt. </li>
<li>DMA2_INT_FLAG_TERR1 : DMA2 Channel 1 transfer error interrupt. </li>
<li>DMA2_INT_FLAG_GINT2 : DMA2 Channel 2 global interrupt. </li>
<li>DMA2_INT_FLAG_TC2 : DMA2 Channel 2 transfer complete interrupt. </li>
<li>DMA2_INT_FLAG_HT2 : DMA2 Channel 2 half transfer interrupt. </li>
<li>DMA2_INT_FLAG_TERR2 : DMA2 Channel 2 transfer error interrupt. </li>
<li>DMA2_INT_FLAG_GINT3 : DMA2 Channel 3 global interrupt. </li>
<li>DMA2_INT_FLAG_TC3 : DMA2 Channel 3 transfer complete interrupt. </li>
<li>DMA2_INT_FLAG_HT3 : DMA2 Channel 3 half transfer interrupt. </li>
<li>DMA2_INT_FLAG_TERR3 : DMA2 Channel 3 transfer error interrupt. </li>
<li>DMA2_INT_FLAG_GINT4 : DMA2 Channel 4 global interrupt. </li>
<li>DMA2_INT_FLAG_TC4 : DMA2 Channel 4 transfer complete interrupt. </li>
<li>DMA2_INT_FLAG_HT4 : DMA2 Channel 4 half transfer interrupt. </li>
<li>DMA2_INT_FLAG_TERR4 : DMA2 Channel 4 transfer error interrupt. </li>
<li>DMA2_INT_FLAG_GINT5 : DMA2 Channel 5 global interrupt. </li>
<li>DMA2_INT_FLAG_TC5 : DMA2 Channel 5 transfer complete interrupt. </li>
<li>DMA2_INT_FLAG_HT5 : DMA2 Channel 5 half transfer interrupt. </li>
<li>DMA2_INT_FLAG_TERR5 : DMA2 Channel 5 transfer error interrupt.</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">interrupt</td><td>State</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>DMA2 Channel only for APM32 High density devices. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dc5/apm32f10x__dma_8c_source.html#l00470">470</a> of file <a class="el" href="../../db/dc5/apm32f10x__dma_8c_source.html">apm32f10x_dma.c</a>.</p>

<p class="reference">References <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l06983">DMA1</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l06984">DMA2</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l00359">RESET</a>, and <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l00359">SET</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d0/d29/_d_m_a_2_d_m_a___memory_to_memory_2_source_2apm32f10x__int_8c_source.html#l00174">DMA1_Channel6_IRQHandler()</a>.</p>

</div>
</div>
<a id="ga736a6bcb91b1e29277e761d2550dc8a5" name="ga736a6bcb91b1e29277e761d2550dc8a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga736a6bcb91b1e29277e761d2550dc8a5">&#9670;&#160;</a></span>DMA_ReadStatusFlag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t DMA_ReadStatusFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../df/d14/group___d_m_a___enumerations.html#gab5bd9a9ae3f4457d66eddf17e7bcdcf1">DMA_FLAG_T</a>&#160;</td>
          <td class="paramname"><em>flag</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read whether the specifie DMA Channel flag is set or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">flag</td><td>the flag to check. This parameter can be one of the following values: <ul>
<li>DMA1_FLAG_GINT1: DMA1 Channel 1 global flag. </li>
<li>DMA1_FLAG_TC1: DMA1 Channel 1 transfer complete flag. </li>
<li>DMA1_FLAG_HT1: DMA1 Channel 1 half transfer flag. </li>
<li>DMA1_FLAG_TERR1: DMA1 Channel 1 transfer error flag. </li>
<li>DMA1_FLAG_GINT2: DMA1 Channel2 global flag. </li>
<li>DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag. </li>
<li>DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag. </li>
<li>DMA1_FLAG_TERR2: DMA1 Channel2 transfer error flag. </li>
<li>DMA1_FLAG_GINT3: DMA1 Channel3 global flag. </li>
<li>DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag. </li>
<li>DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag. </li>
<li>DMA1_FLAG_TERR3: DMA1 Channel3 transfer error flag. </li>
<li>DMA1_FLAG_GINT4: DMA1 Channel4 global flag. </li>
<li>DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag. </li>
<li>DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag. </li>
<li>DMA1_FLAG_TERR4: DMA1 Channel4 transfer error flag. </li>
<li>DMA1_FLAG_GINT5: DMA1 Channel5 global flag. </li>
<li>DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag. </li>
<li>DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag. </li>
<li>DMA1_FLAG_TERR5: DMA1 Channel5 transfer error flag. </li>
<li>DMA1_FLAG_GINT6: DMA1 Channel6 global flag. </li>
<li>DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag. </li>
<li>DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag. </li>
<li>DMA1_FLAG_TERR6: DMA1 Channel6 transfer error flag. </li>
<li>DMA1_FLAG_GINT7: DMA1 Channel7 global flag. </li>
<li>DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag. </li>
<li>DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag. </li>
<li>DMA1_FLAG_TERR7: DMA1 Channel7 transfer error flag.</li>
</ul>
<ul>
<li>DMA2_FLAG_GINT1: DMA2 Channel 1 global flag. </li>
<li>DMA2_FLAG_TC1: DMA2 Channel 1 transfer complete flag. </li>
<li>DMA2_FLAG_HT1: DMA2 Channel 1 half transfer flag. </li>
<li>DMA2_FLAG_TERR1: DMA2 Channel 1 transfer error flag. </li>
<li>DMA2_FLAG_GINT2: DMA2 Channel 2 global flag. </li>
<li>DMA2_FLAG_TC2: DMA2 Channel 2 transfer complete flag. </li>
<li>DMA2_FLAG_HT2: DMA2 Channel 2 half transfer flag. </li>
<li>DMA2_FLAG_TERR2: DMA2 Channel 2 transfer error flag. </li>
<li>DMA2_FLAG_GINT3: DMA2 Channel 3 global flag. </li>
<li>DMA2_FLAG_TC3: DMA2 Channel 3 transfer complete flag. </li>
<li>DMA2_FLAG_HT3: DMA2 Channel 3 half transfer flag. </li>
<li>DMA2_FLAG_TERR3: DMA2 Channel 3 transfer error flag. </li>
<li>DMA2_FLAG_GINT4: DMA2 Channel 4 global flag. </li>
<li>DMA2_FLAG_TC4: DMA2 Channel 4 transfer complete flag. </li>
<li>DMA2_FLAG_HT4: DMA2 Channel 4 half transfer flag. </li>
<li>DMA2_FLAG_TERR4: DMA2 Channel 4 transfer error flag. </li>
<li>DMA2_FLAG_GINT5: DMA2 Channel 5 global flag. </li>
<li>DMA2_FLAG_TC5: DMA2 Channel 5 transfer complete flag. </li>
<li>DMA2_FLAG_HT5: DMA2 Channel 5 half transfer flag. </li>
<li>DMA2_FLAG_TERR5: DMA2 Channel 5 transfer error flag.</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Flag</td><td>State</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>DMA2 Channel only for APM32 High density devices. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dc5/apm32f10x__dma_8c_source.html#l00314">314</a> of file <a class="el" href="../../db/dc5/apm32f10x__dma_8c_source.html">apm32f10x_dma.c</a>.</p>

<p class="reference">References <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l06983">DMA1</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l06984">DMA2</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l00359">RESET</a>, and <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l00359">SET</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d2/d21/_a_d_c_2_a_d_c___d_m_a_2_source_2main_8c_source.html#l00074">main()</a>.</p>

</div>
</div>
<a id="ga83bca865977416821c2d00186ee8782d" name="ga83bca865977416821c2d00186ee8782d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83bca865977416821c2d00186ee8782d">&#9670;&#160;</a></span>DMA_Reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_Reset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/de7/struct_d_m_a___channel___t.html">DMA_Channel_T</a> *&#160;</td>
          <td class="paramname"><em>channel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset specified DMA Channel registers to their default reset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">channel:DMA1_channelx(x</td><td>can be from 1 to 7) or DMA2_channely(y can be from 1 to 5).</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>DMA2 Channel only for APM32 High density devices. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dc5/apm32f10x__dma_8c_source.html#l00050">50</a> of file <a class="el" href="../../db/dc5/apm32f10x__dma_8c_source.html">apm32f10x_dma.c</a>.</p>

<p class="reference">References <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l00358">BIT_RESET</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l02548">DMA_Channel_T::CHCFG</a>, <a class="el" href="../../d1/de7/struct_d_m_a___channel___t.html#adc50e91d1a31ec5732570bbc3e6857f8">DMA_Channel_T::CHCFG_B</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l02552">DMA_Channel_T::CHEN</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l02594">DMA_Channel_T::CHMADDR</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l02571">DMA_Channel_T::CHNDATA</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l02583">DMA_Channel_T::CHPADDR</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l06983">DMA1</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l06986">DMA1_Channel1</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l06987">DMA1_Channel2</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l06988">DMA1_Channel3</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l06989">DMA1_Channel4</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l06990">DMA1_Channel5</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l06991">DMA1_Channel6</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l06992">DMA1_Channel7</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l06984">DMA2</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l06994">DMA2_Channel1</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l06995">DMA2_Channel2</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l06996">DMA2_Channel3</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l06997">DMA2_Channel4</a>, and <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l06998">DMA2_Channel5</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d4/db4/_d_m_a_2_d_m_a___memory_to_memory_2_source_2main_8c_source.html#l00079">main()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.4-->
<!-- start footer part -->
<div class="Section1">
    <p style="margin-top: 13px; height: 7px;" class="MsoNormal"><o:p>&nbsp;</o:p></p>
    <div align="center">
    <table class="MsoNormalTable" style="width: 903px; height: 120px;" border="0" cellpadding="0" cellspacing="0">
     <tbody><tr style="">
      <td style="padding: 0in;" valign="top">
      <p style="height: 13px;" class="MsoNormal"><span style="display: none;"><o:p>&nbsp;</o:p></span></p>
      <table class="MsoNormalTable" style="width: 675pt;" border="0" cellpadding="0" width="900">
       <tbody><tr style="">
        <td style="padding: 0in;" valign="top">
        <table class="MsoNormalTable" style="width: 864px; height: 53px;" border="0" cellpadding="0" cellspacing="5">
         <tbody><tr style="">
          <td style="border-style: solid none none; border-color: windowtext -moz-use-text-color -moz-use-text-color; border-width: 1pt medium medium; padding: 0in; width: 98.86%; height: 61px;" width="98%">
          <p class="MsoNormal" style="text-align: center; height: 10px;" align="center"><span style="font-size: 10pt; font-family: Arial;"><o:p>&nbsp;</o:p></span></p>
    <span style="font-size: 10pt; font-family: Arial;">&nbsp; &nbsp; &nbsp; For complete
    documentation on APM32&nbsp;Microcontrollers&nbsp;visit&nbsp;<span style="color: blue;"><a href="https://geehy.com/MCU" target="_blank">www.geehy.com/MCU	</a></span></span><p class="MsoNormal" style="text-align: center; margin-top: 0px; height: 5px;" align="center"></p>
          </td>
         </tr>
        </tbody></table>
        <p style="height: 12px;" class="MsoNormal"><span style="font-size: 10pt;"><o:p></o:p></span></p>
        </td>
       </tr>
      </tbody></table>
      <p class="MsoNormal"><span style="font-size: 10pt;"><o:p></o:p></span></p>
      </td>
     </tr>
    </tbody></table>
    </div>
    <p class="MsoNormal"><o:p>&nbsp;</o:p></p>
    </body>
    </html>
    