{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 10:31:42 2017 " "Info: Processing started: Fri Oct 20 10:31:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memwrapper.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file memwrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemWrapper " "Info: Found entity 1: MemWrapper" {  } { { "MemWrapper.sv" "" { Text "C:/Users/jraf/Documents/Mips/MemWrapper.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplication.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplication " "Info: Found entity 1: multiplication" {  } { { "multiplication.sv" "" { Text "C:/Users/jraf/Documents/Mips/multiplication.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "als.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file als.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALS " "Info: Found entity 1: ALS" {  } { { "ALS.sv" "" { Text "C:/Users/jraf/Documents/Mips/ALS.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extract_lsb.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file extract_lsb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extract_LSB " "Info: Found entity 1: Extract_LSB" {  } { { "Extract_LSB.sv" "" { Text "C:/Users/jraf/Documents/Mips/Extract_LSB.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Info: Found entity 1: SignExtend" {  } { { "SignExtend.sv" "" { Text "C:/Users/jraf/Documents/Mips/SignExtend.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Info: Found entity 1: Control" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/jraf/Documents/Mips/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/jraf/Documents/Mips/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Alu ALU MIPS.sv(8) " "Info (10281): Verilog HDL Declaration information at MIPS.sv(8): object \"Alu\" differs only in case from object \"ALU\" in the same scope" {  } { { "MIPS.sv" "" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "himul HImul MIPS.sv(79) " "Info (10281): Verilog HDL Declaration information at MIPS.sv(79): object \"himul\" differs only in case from object \"HImul\" in the same scope" {  } { { "MIPS.sv" "" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "lomul LOmul MIPS.sv(79) " "Info (10281): Verilog HDL Declaration information at MIPS.sv(79): object \"lomul\" differs only in case from object \"LOmul\" in the same scope" {  } { { "MIPS.sv" "" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Info: Found entity 1: MIPS" {  } { { "MIPS.sv" "" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 5 5 " "Info: Found 5 design units, including 5 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux32bits_4x2 " "Info: Found entity 1: Mux32bits_4x2" {  } { { "MUX.sv" "" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Mux5bit_2x1 " "Info: Found entity 2: Mux5bit_2x1" {  } { { "MUX.sv" "" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Mux32bit_2x1 " "Info: Found entity 3: Mux32bit_2x1" {  } { { "MUX.sv" "" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 Mux32bit_8x1 " "Info: Found entity 4: Mux32bit_8x1" {  } { { "MUX.sv" "" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 98 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 Mux5bits_4x2 " "Info: Found entity 5: Mux5bits_4x2" {  } { { "MUX.sv" "" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 120 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroextension.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file zeroextension.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroExtension " "Info: Found entity 1: ZeroExtension" {  } { { "ZeroExtension.sv" "" { Text "C:/Users/jraf/Documents/Mips/ZeroExtension.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RGD_reset MIPS.sv(186) " "Warning (10236): Verilog HDL Implicit Net warning at MIPS.sv(186): created implicit net for \"RGD_reset\"" {  } { { "MIPS.sv" "" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RGD_load MIPS.sv(187) " "Warning (10236): Verilog HDL Implicit Net warning at MIPS.sv(187): created implicit net for \"RGD_load\"" {  } { { "MIPS.sv" "" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ALS.sv(23) " "Critical Warning (10846): Verilog HDL Instantiation warning at ALS.sv(23): instance has no name" {  } { { "ALS.sv" "" { Text "C:/Users/jraf/Documents/Mips/ALS.sv" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.sv(188) " "Critical Warning (10846): Verilog HDL Instantiation warning at MIPS.sv(188): instance has no name" {  } { { "MIPS.sv" "" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 188 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Info: Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SignEx " "Info: Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SignEx\"" {  } { { "MIPS.sv" "SignEx" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:comb_281 " "Info: Elaborating entity \"Control\" for hierarchy \"Control:comb_281\"" {  } { { "MIPS.sv" "comb_281" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 188 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Control.sv(4181) " "Warning (10272): Verilog HDL Case Statement warning at Control.sv(4181): case item expression covers a value already covered by a previous case item" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 4181 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:ProgramCounter " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:ProgramCounter\"" {  } { { "MIPS.sv" "ProgramCounter" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 191 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux32bits_4x2 Mux32bits_4x2:MemMux " "Info: Elaborating entity \"Mux32bits_4x2\" for hierarchy \"Mux32bits_4x2:MemMux\"" {  } { { "MIPS.sv" "MemMux" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 194 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemWrapper MemWrapper:MemDataSizeHandler " "Info: Elaborating entity \"MemWrapper\" for hierarchy \"MemWrapper:MemDataSizeHandler\"" {  } { { "MIPS.sv" "MemDataSizeHandler" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 196 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:Memory " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:Memory\"" {  } { { "MIPS.sv" "Memory" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 201 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:Memory\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:Memory\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/jraf/Documents/Mips/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:Memory\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memory\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:Memory\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:Memory\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Memoria.vhd" 144 0 0 } } { "MIPS.sv" "" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 201 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram Memoria:Memory\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:Memory\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:Memory\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:Memory\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e1a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e1a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e1a1 " "Info: Found entity 1: altsyncram_e1a1" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/jraf/Documents/Mips/db/altsyncram_e1a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e1a1 Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated " "Info: Elaborating entity \"altsyncram_e1a1\" for hierarchy \"Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:Instruction_Register " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:Instruction_Register\"" {  } { { "MIPS.sv" "Instruction_Register" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 203 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroExtension ZeroExtension:MDRExtract " "Info: Elaborating entity \"ZeroExtension\" for hierarchy \"ZeroExtension:MDRExtract\"" {  } { { "MIPS.sv" "MDRExtract" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 206 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux32bit_8x1 Mux32bit_8x1:WriteDataMux " "Info: Elaborating entity \"Mux32bit_8x1\" for hierarchy \"Mux32bit_8x1:WriteDataMux\"" {  } { { "MIPS.sv" "WriteDataMux" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 208 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux5bits_4x2 Mux5bits_4x2:WriteRegMux " "Info: Elaborating entity \"Mux5bits_4x2\" for hierarchy \"Mux5bits_4x2:WriteRegMux\"" {  } { { "MIPS.sv" "WriteRegMux" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 209 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:Registers " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:Registers\"" {  } { { "MIPS.sv" "Registers" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 215 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux32bit_2x1 Mux32bit_2x1:LHS_Mux " "Info: Elaborating entity \"Mux32bit_2x1\" for hierarchy \"Mux32bit_2x1:LHS_Mux\"" {  } { { "MIPS.sv" "LHS_Mux" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 220 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux5bit_2x1 Mux5bit_2x1:ShiftAmountMux " "Info: Elaborating entity \"Mux5bit_2x1\" for hierarchy \"Mux5bit_2x1:ShiftAmountMux\"" {  } { { "MIPS.sv" "ShiftAmountMux" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 223 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALS ALS:ALU " "Info: Elaborating entity \"ALS\" for hierarchy \"ALS:ALU\"" {  } { { "MIPS.sv" "ALU" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 232 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 ALS:ALU\|Ula32:ALU " "Info: Elaborating entity \"Ula32\" for hierarchy \"ALS:ALU\|Ula32:ALU\"" {  } { { "ALS.sv" "ALU" { Text "C:/Users/jraf/Documents/Mips/ALS.sv" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDesloc ALS:ALU\|RegDesloc:DESL " "Info: Elaborating entity \"RegDesloc\" for hierarchy \"ALS:ALU\|RegDesloc:DESL\"" {  } { { "ALS.sv" "DESL" { Text "C:/Users/jraf/Documents/Mips/ALS.sv" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RegDesloc.vhd(1102) " "Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(1102): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/jraf/Documents/Mips/RegDesloc.vhd" 1102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplication ALS:ALU\|multiplication:comb_3 " "Info: Elaborating entity \"multiplication\" for hierarchy \"ALS:ALU\|multiplication:comb_3\"" {  } { { "ALS.sv" "comb_3" { Text "C:/Users/jraf/Documents/Mips/ALS.sv" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Estado\[7\] GND " "Warning (13410): Pin \"Estado\[7\]\" is stuck at GND" {  } { { "MIPS.sv" "" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Control:comb_281\|state~4 " "Info: Register \"Control:comb_281\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Control:comb_281\|state~5 " "Info: Register \"Control:comb_281\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Control:comb_281\|state~6 " "Info: Register \"Control:comb_281\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Control:comb_281\|state~7 " "Info: Register \"Control:comb_281\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Control:comb_281\|state~8 " "Info: Register \"Control:comb_281\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Control:comb_281\|state~9 " "Info: Register \"Control:comb_281\|state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Control:comb_281\|state~10 " "Info: Register \"Control:comb_281\|state~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Control:comb_281\|state~11 " "Info: Register \"Control:comb_281\|state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jraf/Documents/Mips/MIPS.map.smsg " "Info: Generated suppressed messages file C:/Users/jraf/Documents/Mips/MIPS.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4730 " "Info: Implemented 4730 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "544 " "Info: Implemented 544 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4152 " "Info: Implemented 4152 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "278 " "Info: Peak virtual memory: 278 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 20 10:31:59 2017 " "Info: Processing ended: Fri Oct 20 10:31:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Info: Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
