Header:
  version: "1.0"
  unit: "micron"
  precision: 2000
  include:
    - test_connectivity.3dbv

Design:
  name: "TopDesign"

ChipletInst:
  soc_inst:
    reference: SoC
    external:
      verilog_file: "test_soc.v"

Stack:
  soc_inst:
    loc: [0.0, 0.0]
    z: 0.0
    orient: R0
