module part1 (KEY0, SW, HEX0, HEX1, LEDR);
	input KEY0;
	input [1:0] SW;
	output [0:6] HEX0, HEX1;
	output [9:0] LEDR;
	assign LEDR = 10'b0000000000;
	
	wire [15:0] Q;
	
	assign Q <= Q+1;
	
	hex7seg hextodisp0 (Q[3:0], disp0);
	hex7seg hextodisp1 (Q[7:4], disp1);
	
	assign HEX0 = disp0;
	assign HEX1 = disp1;

endmodule

module hex7seg (hex, display);
	input [3:0] hex;
	output [0:6] display;

	reg [0:6] display;

	/*
	 *       0  
	 *      ---  
	 *     |   |
	 *    5|   |1
	 *     | 6 |
	 *      ---  
	 *     |   |
	 *    4|   |2
	 *     |   |
	 *      ---  
	 *       3  
	 */

	always @ (hex)
		case (hex) 
			4'h0: display = 7'b0000001;
			4'h1: display = 7'b1001111;
			4'h2: display = 7'b0010010;
			4'h3: display = 7'b0000110;
			4'h4: display = 7'b1001100;
			4'h5: display = 7'b0100100;
			4'h6: display = 7'b0100000;
			4'h7: display = 7'b0001111;
			4'h8: display = 7'b0000000;
			4'h9: display = 7'b0001100;
			4'hA: display = 7'b0001000;
			4'hB: display = 7'b1100000;
			4'hC: display = 7'b1110010;
			4'hD: display = 7'b1000010;
			4'hE: display = 7'b0110000;
			4'hF: display = 7'b0111000;
			default: display = 7'b1111111;
		endcase
endmodule