
build/debug/RT_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004aac  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  08004c7c  08004c7c  00005c7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d48  08004d48  00006060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004d48  08004d48  00005d48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d50  08004d50  00006060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d50  08004d50  00005d50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004d54  08004d54  00005d54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08004d58  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ed0  20000060  08004db8  00006060  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20004f30  08004db8  00006f30  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006060  2**0
                  CONTENTS, READONLY
 12 .comment      00000038  00000000  00000000  00006090  2**0
                  CONTENTS, READONLY
 13 .debug_info   000242f9  00000000  00000000  000060c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d65  00000000  00000000  0002a3c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 000136c4  00000000  00000000  0002e126  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001748  00000000  00000000  000417f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001305  00000000  00000000  00042f38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001dbfa  00000000  00000000  0004423d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00007f77  00000000  00000000  00061e37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000043c0  00000000  00000000  00069db0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000036  00000000  00000000  0006e170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b80c 	b.w	80002a0 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f004 fb6c 	bl	800496c <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__aeabi_idiv0>:
 80002a0:	4770      	bx	lr
 80002a2:	bf00      	nop

080002a4 <__do_global_dtors_aux>:
 80002a4:	b510      	push	{r4, lr}
 80002a6:	4c05      	ldr	r4, [pc, #20]	@ (80002bc <__do_global_dtors_aux+0x18>)
 80002a8:	7823      	ldrb	r3, [r4, #0]
 80002aa:	b933      	cbnz	r3, 80002ba <__do_global_dtors_aux+0x16>
 80002ac:	4b04      	ldr	r3, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x1c>)
 80002ae:	b113      	cbz	r3, 80002b6 <__do_global_dtors_aux+0x12>
 80002b0:	4804      	ldr	r0, [pc, #16]	@ (80002c4 <__do_global_dtors_aux+0x20>)
 80002b2:	f3af 8000 	nop.w
 80002b6:	2301      	movs	r3, #1
 80002b8:	7023      	strb	r3, [r4, #0]
 80002ba:	bd10      	pop	{r4, pc}
 80002bc:	20000060 	.word	0x20000060
 80002c0:	00000000 	.word	0x00000000
 80002c4:	08004c64 	.word	0x08004c64

080002c8 <frame_dummy>:
 80002c8:	b508      	push	{r3, lr}
 80002ca:	4b03      	ldr	r3, [pc, #12]	@ (80002d8 <frame_dummy+0x10>)
 80002cc:	b11b      	cbz	r3, 80002d6 <frame_dummy+0xe>
 80002ce:	4903      	ldr	r1, [pc, #12]	@ (80002dc <frame_dummy+0x14>)
 80002d0:	4803      	ldr	r0, [pc, #12]	@ (80002e0 <frame_dummy+0x18>)
 80002d2:	f3af 8000 	nop.w
 80002d6:	bd08      	pop	{r3, pc}
 80002d8:	00000000 	.word	0x00000000
 80002dc:	20000064 	.word	0x20000064
 80002e0:	08004c64 	.word	0x08004c64

080002e4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80002e4:	b508      	push	{r3, lr}
  /* Clear overflow flag */
  SysTick->CTRL;
 80002e6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80002ea:	691b      	ldr	r3, [r3, #16]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80002ec:	f003 fb8e 	bl	8003a0c <xTaskGetSchedulerState>
 80002f0:	2801      	cmp	r0, #1
 80002f2:	d100      	bne.n	80002f6 <SysTick_Handler+0x12>
    /* Call tick handler */
    xPortSysTickHandler();
  }
}
 80002f4:	bd08      	pop	{r3, pc}
    xPortSysTickHandler();
 80002f6:	f000 fd05 	bl	8000d04 <xPortSysTickHandler>
}
 80002fa:	e7fb      	b.n	80002f4 <SysTick_Handler+0x10>

080002fc <osKernelInitialize>:
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80002fc:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8000300:	b92b      	cbnz	r3, 800030e <osKernelInitialize+0x12>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 8000302:	4b06      	ldr	r3, [pc, #24]	@ (800031c <osKernelInitialize+0x20>)
 8000304:	6818      	ldr	r0, [r3, #0]
 8000306:	b928      	cbnz	r0, 8000314 <osKernelInitialize+0x18>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8000308:	2201      	movs	r2, #1
 800030a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800030c:	4770      	bx	lr
    stat = osErrorISR;
 800030e:	f06f 0005 	mvn.w	r0, #5
 8000312:	4770      	bx	lr
    } else {
      stat = osError;
 8000314:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
    }
  }

  return (stat);
}
 8000318:	4770      	bx	lr
 800031a:	bf00      	nop
 800031c:	200009c0 	.word	0x200009c0

08000320 <osKernelStart>:
 8000320:	f3ef 8305 	mrs	r3, IPSR
}

osStatus_t osKernelStart (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8000324:	b973      	cbnz	r3, 8000344 <osKernelStart+0x24>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 8000326:	4b0a      	ldr	r3, [pc, #40]	@ (8000350 <osKernelStart+0x30>)
 8000328:	681b      	ldr	r3, [r3, #0]
 800032a:	2b01      	cmp	r3, #1
 800032c:	d10d      	bne.n	800034a <osKernelStart+0x2a>
osStatus_t osKernelStart (void) {
 800032e:	b510      	push	{r4, lr}
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000330:	2400      	movs	r4, #0
 8000332:	4b08      	ldr	r3, [pc, #32]	@ (8000354 <osKernelStart+0x34>)
 8000334:	77dc      	strb	r4, [r3, #31]
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8000336:	4b06      	ldr	r3, [pc, #24]	@ (8000350 <osKernelStart+0x30>)
 8000338:	2202      	movs	r2, #2
 800033a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800033c:	f003 f8b2 	bl	80034a4 <vTaskStartScheduler>
      stat = osOK;
 8000340:	4620      	mov	r0, r4
      stat = osError;
    }
  }

  return (stat);
}
 8000342:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 8000344:	f06f 0005 	mvn.w	r0, #5
 8000348:	4770      	bx	lr
      stat = osError;
 800034a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
}
 800034e:	4770      	bx	lr
 8000350:	200009c0 	.word	0x200009c0
 8000354:	e000ed00 	.word	0xe000ed00

08000358 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8000358:	b5f0      	push	{r4, r5, r6, r7, lr}
 800035a:	b087      	sub	sp, #28
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800035c:	2400      	movs	r4, #0
 800035e:	9405      	str	r4, [sp, #20]
 8000360:	f3ef 8405 	mrs	r4, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8000364:	bb0c      	cbnz	r4, 80003aa <osThreadNew+0x52>
 8000366:	b300      	cbz	r0, 80003aa <osThreadNew+0x52>
    prio  = (UBaseType_t)osPriorityNormal;

    name = NULL;
    mem  = -1;

    if (attr != NULL) {
 8000368:	2a00      	cmp	r2, #0
 800036a:	d035      	beq.n	80003d8 <osThreadNew+0x80>
      if (attr->name != NULL) {
 800036c:	6815      	ldr	r5, [r2, #0]
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 800036e:	6993      	ldr	r3, [r2, #24]
 8000370:	b12b      	cbz	r3, 800037e <osThreadNew+0x26>
        prio = (UBaseType_t)attr->priority;
 8000372:	461e      	mov	r6, r3
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8000374:	3b01      	subs	r3, #1
 8000376:	2b37      	cmp	r3, #55	@ 0x37
 8000378:	d902      	bls.n	8000380 <osThreadNew+0x28>
        return (NULL);
 800037a:	2000      	movs	r0, #0
 800037c:	e016      	b.n	80003ac <osThreadNew+0x54>
    prio  = (UBaseType_t)osPriorityNormal;
 800037e:	2618      	movs	r6, #24
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8000380:	6853      	ldr	r3, [r2, #4]
 8000382:	f013 0f01 	tst.w	r3, #1
 8000386:	d140      	bne.n	800040a <osThreadNew+0xb2>
      }

      if (attr->stack_size > 0U) {
 8000388:	6954      	ldr	r4, [r2, #20]
 800038a:	b18c      	cbz	r4, 80003b0 <osThreadNew+0x58>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800038c:	ea4f 0c94 	mov.w	ip, r4, lsr #2
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8000390:	6893      	ldr	r3, [r2, #8]
 8000392:	b133      	cbz	r3, 80003a2 <osThreadNew+0x4a>
 8000394:	68d7      	ldr	r7, [r2, #12]
 8000396:	f5b7 7fd0 	cmp.w	r7, #416	@ 0x1a0
 800039a:	d302      	bcc.n	80003a2 <osThreadNew+0x4a>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800039c:	6917      	ldr	r7, [r2, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800039e:	b107      	cbz	r7, 80003a2 <osThreadNew+0x4a>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80003a0:	b984      	cbnz	r4, 80003c4 <osThreadNew+0x6c>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80003a2:	b143      	cbz	r3, 80003b6 <osThreadNew+0x5e>
    mem  = -1;
 80003a4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
                                                                                      (StaticTask_t *)attr->cb_mem);
      #endif
    }
    else {
      if (mem == 0) {
 80003a8:	b30b      	cbz	r3, 80003ee <osThreadNew+0x96>
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80003aa:	9805      	ldr	r0, [sp, #20]
}
 80003ac:	b007      	add	sp, #28
 80003ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    stack = configMINIMAL_STACK_SIZE;
 80003b0:	f04f 0c80 	mov.w	ip, #128	@ 0x80
 80003b4:	e7ec      	b.n	8000390 <osThreadNew+0x38>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80003b6:	68d3      	ldr	r3, [r2, #12]
 80003b8:	b9a3      	cbnz	r3, 80003e4 <osThreadNew+0x8c>
 80003ba:	6913      	ldr	r3, [r2, #16]
 80003bc:	b1ab      	cbz	r3, 80003ea <osThreadNew+0x92>
    mem  = -1;
 80003be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80003c2:	e7f1      	b.n	80003a8 <osThreadNew+0x50>
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80003c4:	9302      	str	r3, [sp, #8]
 80003c6:	9701      	str	r7, [sp, #4]
 80003c8:	9600      	str	r6, [sp, #0]
 80003ca:	460b      	mov	r3, r1
 80003cc:	4662      	mov	r2, ip
 80003ce:	4629      	mov	r1, r5
 80003d0:	f002 fff8 	bl	80033c4 <xTaskCreateStatic>
 80003d4:	9005      	str	r0, [sp, #20]
 80003d6:	e7e8      	b.n	80003aa <osThreadNew+0x52>
    name = NULL;
 80003d8:	4615      	mov	r5, r2
      mem = 0;
 80003da:	2300      	movs	r3, #0
    prio  = (UBaseType_t)osPriorityNormal;
 80003dc:	2618      	movs	r6, #24
    stack = configMINIMAL_STACK_SIZE;
 80003de:	f04f 0c80 	mov.w	ip, #128	@ 0x80
 80003e2:	e7e1      	b.n	80003a8 <osThreadNew+0x50>
    mem  = -1;
 80003e4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80003e8:	e7de      	b.n	80003a8 <osThreadNew+0x50>
          mem = 0;
 80003ea:	2300      	movs	r3, #0
 80003ec:	e7dc      	b.n	80003a8 <osThreadNew+0x50>
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80003ee:	ab05      	add	r3, sp, #20
 80003f0:	9301      	str	r3, [sp, #4]
 80003f2:	9600      	str	r6, [sp, #0]
 80003f4:	460b      	mov	r3, r1
 80003f6:	fa1f f28c 	uxth.w	r2, ip
 80003fa:	4629      	mov	r1, r5
 80003fc:	f003 f81f 	bl	800343e <xTaskCreate>
 8000400:	2801      	cmp	r0, #1
 8000402:	d0d2      	beq.n	80003aa <osThreadNew+0x52>
            hTask = NULL;
 8000404:	2300      	movs	r3, #0
 8000406:	9305      	str	r3, [sp, #20]
 8000408:	e7cf      	b.n	80003aa <osThreadNew+0x52>
        return (NULL);
 800040a:	2000      	movs	r0, #0
 800040c:	e7ce      	b.n	80003ac <osThreadNew+0x54>

0800040e <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800040e:	b508      	push	{r3, lr}
 8000410:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8000414:	b933      	cbnz	r3, 8000424 <osDelay+0x16>
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 8000416:	b908      	cbnz	r0, 800041c <osDelay+0xe>
    stat = osOK;
 8000418:	2000      	movs	r0, #0
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 800041a:	bd08      	pop	{r3, pc}
      vTaskDelay(ticks);
 800041c:	f003 f9ae 	bl	800377c <vTaskDelay>
    stat = osOK;
 8000420:	2000      	movs	r0, #0
 8000422:	e7fa      	b.n	800041a <osDelay+0xc>
    stat = osErrorISR;
 8000424:	f06f 0005 	mvn.w	r0, #5
 8000428:	e7f7      	b.n	800041a <osDelay+0xc>
	...

0800042c <vApplicationGetIdleTaskMemory>:
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800042c:	4b03      	ldr	r3, [pc, #12]	@ (800043c <vApplicationGetIdleTaskMemory+0x10>)
 800042e:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8000430:	4b03      	ldr	r3, [pc, #12]	@ (8000440 <vApplicationGetIdleTaskMemory+0x14>)
 8000432:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8000434:	2380      	movs	r3, #128	@ 0x80
 8000436:	6013      	str	r3, [r2, #0]
}
 8000438:	4770      	bx	lr
 800043a:	bf00      	nop
 800043c:	20000820 	.word	0x20000820
 8000440:	20000620 	.word	0x20000620

08000444 <vApplicationGetTimerTaskMemory>:
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8000444:	4b03      	ldr	r3, [pc, #12]	@ (8000454 <vApplicationGetTimerTaskMemory+0x10>)
 8000446:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8000448:	4b03      	ldr	r3, [pc, #12]	@ (8000458 <vApplicationGetTimerTaskMemory+0x14>)
 800044a:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800044c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000450:	6013      	str	r3, [r2, #0]
}
 8000452:	4770      	bx	lr
 8000454:	20000480 	.word	0x20000480
 8000458:	2000007c 	.word	0x2000007c

0800045c <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800045c:	4a12      	ldr	r2, [pc, #72]	@ (80004a8 <prvHeapInit+0x4c>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800045e:	f012 0f07 	tst.w	r2, #7
 8000462:	d01e      	beq.n	80004a2 <prvHeapInit+0x46>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8000464:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8000466:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800046a:	f5c1 5370 	rsb	r3, r1, #15360	@ 0x3c00
 800046e:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8000470:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8000472:	480e      	ldr	r0, [pc, #56]	@ (80004ac <prvHeapInit+0x50>)
 8000474:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8000476:	2100      	movs	r1, #0
 8000478:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800047a:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 800047c:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800047e:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 8000482:	480b      	ldr	r0, [pc, #44]	@ (80004b0 <prvHeapInit+0x54>)
 8000484:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 8000486:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8000488:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800048a:	1a99      	subs	r1, r3, r2
 800048c:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800048e:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000490:	4b08      	ldr	r3, [pc, #32]	@ (80004b4 <prvHeapInit+0x58>)
 8000492:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000494:	4b08      	ldr	r3, [pc, #32]	@ (80004b8 <prvHeapInit+0x5c>)
 8000496:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8000498:	4b08      	ldr	r3, [pc, #32]	@ (80004bc <prvHeapInit+0x60>)
 800049a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800049e:	601a      	str	r2, [r3, #0]
}
 80004a0:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80004a2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80004a6:	e7e4      	b.n	8000472 <prvHeapInit+0x16>
 80004a8:	200009e4 	.word	0x200009e4
 80004ac:	200009dc 	.word	0x200009dc
 80004b0:	200009d8 	.word	0x200009d8
 80004b4:	200009d0 	.word	0x200009d0
 80004b8:	200009d4 	.word	0x200009d4
 80004bc:	200009c4 	.word	0x200009c4

080004c0 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80004c0:	4b16      	ldr	r3, [pc, #88]	@ (800051c <prvInsertBlockIntoFreeList+0x5c>)
 80004c2:	461a      	mov	r2, r3
 80004c4:	681b      	ldr	r3, [r3, #0]
 80004c6:	4283      	cmp	r3, r0
 80004c8:	d3fb      	bcc.n	80004c2 <prvInsertBlockIntoFreeList+0x2>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80004ca:	6851      	ldr	r1, [r2, #4]
 80004cc:	eb02 0c01 	add.w	ip, r2, r1
 80004d0:	4584      	cmp	ip, r0
 80004d2:	d009      	beq.n	80004e8 <prvInsertBlockIntoFreeList+0x28>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80004d4:	6841      	ldr	r1, [r0, #4]
 80004d6:	eb00 0c01 	add.w	ip, r0, r1
 80004da:	4563      	cmp	r3, ip
 80004dc:	d009      	beq.n	80004f2 <prvInsertBlockIntoFreeList+0x32>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80004de:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80004e0:	4290      	cmp	r0, r2
 80004e2:	d019      	beq.n	8000518 <prvInsertBlockIntoFreeList+0x58>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80004e4:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
 80004e6:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80004e8:	6840      	ldr	r0, [r0, #4]
 80004ea:	4401      	add	r1, r0
 80004ec:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
 80004ee:	4610      	mov	r0, r2
 80004f0:	e7f0      	b.n	80004d4 <prvInsertBlockIntoFreeList+0x14>
{
 80004f2:	b410      	push	{r4}
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80004f4:	4c0a      	ldr	r4, [pc, #40]	@ (8000520 <prvInsertBlockIntoFreeList+0x60>)
 80004f6:	6824      	ldr	r4, [r4, #0]
 80004f8:	42a3      	cmp	r3, r4
 80004fa:	d00b      	beq.n	8000514 <prvInsertBlockIntoFreeList+0x54>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80004fc:	685b      	ldr	r3, [r3, #4]
 80004fe:	4419      	add	r1, r3
 8000500:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8000502:	6813      	ldr	r3, [r2, #0]
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	6003      	str	r3, [r0, #0]
	if( pxIterator != pxBlockToInsert )
 8000508:	4290      	cmp	r0, r2
 800050a:	d000      	beq.n	800050e <prvInsertBlockIntoFreeList+0x4e>
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800050c:	6010      	str	r0, [r2, #0]
	}
}
 800050e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000512:	4770      	bx	lr
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8000514:	6004      	str	r4, [r0, #0]
 8000516:	e7f7      	b.n	8000508 <prvInsertBlockIntoFreeList+0x48>
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop
 800051c:	200009dc 	.word	0x200009dc
 8000520:	200009d8 	.word	0x200009d8

08000524 <pvPortMalloc>:
{
 8000524:	b538      	push	{r3, r4, r5, lr}
 8000526:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8000528:	f003 f812 	bl	8003550 <vTaskSuspendAll>
		if( pxEnd == NULL )
 800052c:	4b38      	ldr	r3, [pc, #224]	@ (8000610 <pvPortMalloc+0xec>)
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	b1b3      	cbz	r3, 8000560 <pvPortMalloc+0x3c>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8000532:	4b38      	ldr	r3, [pc, #224]	@ (8000614 <pvPortMalloc+0xf0>)
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	421c      	tst	r4, r3
 8000538:	d150      	bne.n	80005dc <pvPortMalloc+0xb8>
			if( xWantedSize > 0 )
 800053a:	2c00      	cmp	r4, #0
 800053c:	d050      	beq.n	80005e0 <pvPortMalloc+0xbc>
				xWantedSize += xHeapStructSize;
 800053e:	f104 0208 	add.w	r2, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8000542:	f014 0f07 	tst.w	r4, #7
 8000546:	d002      	beq.n	800054e <pvPortMalloc+0x2a>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8000548:	f022 0207 	bic.w	r2, r2, #7
 800054c:	3208      	adds	r2, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800054e:	2a00      	cmp	r2, #0
 8000550:	d055      	beq.n	80005fe <pvPortMalloc+0xda>
 8000552:	4b31      	ldr	r3, [pc, #196]	@ (8000618 <pvPortMalloc+0xf4>)
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	4293      	cmp	r3, r2
 8000558:	d353      	bcc.n	8000602 <pvPortMalloc+0xde>
				pxBlock = xStart.pxNextFreeBlock;
 800055a:	4930      	ldr	r1, [pc, #192]	@ (800061c <pvPortMalloc+0xf8>)
 800055c:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800055e:	e004      	b.n	800056a <pvPortMalloc+0x46>
			prvHeapInit();
 8000560:	f7ff ff7c 	bl	800045c <prvHeapInit>
 8000564:	e7e5      	b.n	8000532 <pvPortMalloc+0xe>
					pxPreviousBlock = pxBlock;
 8000566:	4621      	mov	r1, r4
					pxBlock = pxBlock->pxNextFreeBlock;
 8000568:	461c      	mov	r4, r3
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800056a:	6863      	ldr	r3, [r4, #4]
 800056c:	4293      	cmp	r3, r2
 800056e:	d202      	bcs.n	8000576 <pvPortMalloc+0x52>
 8000570:	6823      	ldr	r3, [r4, #0]
 8000572:	2b00      	cmp	r3, #0
 8000574:	d1f7      	bne.n	8000566 <pvPortMalloc+0x42>
				if( pxBlock != pxEnd )
 8000576:	4b26      	ldr	r3, [pc, #152]	@ (8000610 <pvPortMalloc+0xec>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	42a3      	cmp	r3, r4
 800057c:	d043      	beq.n	8000606 <pvPortMalloc+0xe2>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800057e:	680d      	ldr	r5, [r1, #0]
 8000580:	3508      	adds	r5, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8000582:	6823      	ldr	r3, [r4, #0]
 8000584:	600b      	str	r3, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8000586:	6863      	ldr	r3, [r4, #4]
 8000588:	1a9b      	subs	r3, r3, r2
 800058a:	2b10      	cmp	r3, #16
 800058c:	d910      	bls.n	80005b0 <pvPortMalloc+0x8c>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800058e:	18a0      	adds	r0, r4, r2
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000590:	f010 0f07 	tst.w	r0, #7
 8000594:	d008      	beq.n	80005a8 <pvPortMalloc+0x84>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800059a:	f383 8811 	msr	BASEPRI, r3
 800059e:	f3bf 8f6f 	isb	sy
 80005a2:	f3bf 8f4f 	dsb	sy
 80005a6:	e7fe      	b.n	80005a6 <pvPortMalloc+0x82>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80005a8:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 80005aa:	6062      	str	r2, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80005ac:	f7ff ff88 	bl	80004c0 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80005b0:	6862      	ldr	r2, [r4, #4]
 80005b2:	4919      	ldr	r1, [pc, #100]	@ (8000618 <pvPortMalloc+0xf4>)
 80005b4:	680b      	ldr	r3, [r1, #0]
 80005b6:	1a9b      	subs	r3, r3, r2
 80005b8:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80005ba:	4919      	ldr	r1, [pc, #100]	@ (8000620 <pvPortMalloc+0xfc>)
 80005bc:	6809      	ldr	r1, [r1, #0]
 80005be:	428b      	cmp	r3, r1
 80005c0:	d201      	bcs.n	80005c6 <pvPortMalloc+0xa2>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80005c2:	4917      	ldr	r1, [pc, #92]	@ (8000620 <pvPortMalloc+0xfc>)
 80005c4:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80005c6:	4b13      	ldr	r3, [pc, #76]	@ (8000614 <pvPortMalloc+0xf0>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	4313      	orrs	r3, r2
 80005cc:	6063      	str	r3, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80005ce:	2300      	movs	r3, #0
 80005d0:	6023      	str	r3, [r4, #0]
					xNumberOfSuccessfulAllocations++;
 80005d2:	4a14      	ldr	r2, [pc, #80]	@ (8000624 <pvPortMalloc+0x100>)
 80005d4:	6813      	ldr	r3, [r2, #0]
 80005d6:	3301      	adds	r3, #1
 80005d8:	6013      	str	r3, [r2, #0]
 80005da:	e002      	b.n	80005e2 <pvPortMalloc+0xbe>
void *pvReturn = NULL;
 80005dc:	2500      	movs	r5, #0
 80005de:	e000      	b.n	80005e2 <pvPortMalloc+0xbe>
 80005e0:	2500      	movs	r5, #0
	( void ) xTaskResumeAll();
 80005e2:	f003 f84f 	bl	8003684 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80005e6:	f015 0f07 	tst.w	r5, #7
 80005ea:	d00e      	beq.n	800060a <pvPortMalloc+0xe6>
 80005ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80005f0:	f383 8811 	msr	BASEPRI, r3
 80005f4:	f3bf 8f6f 	isb	sy
 80005f8:	f3bf 8f4f 	dsb	sy
 80005fc:	e7fe      	b.n	80005fc <pvPortMalloc+0xd8>
void *pvReturn = NULL;
 80005fe:	2500      	movs	r5, #0
 8000600:	e7ef      	b.n	80005e2 <pvPortMalloc+0xbe>
 8000602:	2500      	movs	r5, #0
 8000604:	e7ed      	b.n	80005e2 <pvPortMalloc+0xbe>
 8000606:	2500      	movs	r5, #0
 8000608:	e7eb      	b.n	80005e2 <pvPortMalloc+0xbe>
}
 800060a:	4628      	mov	r0, r5
 800060c:	bd38      	pop	{r3, r4, r5, pc}
 800060e:	bf00      	nop
 8000610:	200009d8 	.word	0x200009d8
 8000614:	200009c4 	.word	0x200009c4
 8000618:	200009d4 	.word	0x200009d4
 800061c:	200009dc 	.word	0x200009dc
 8000620:	200009d0 	.word	0x200009d0
 8000624:	200009cc 	.word	0x200009cc

08000628 <vPortFree>:
	if( pv != NULL )
 8000628:	2800      	cmp	r0, #0
 800062a:	d034      	beq.n	8000696 <vPortFree+0x6e>
{
 800062c:	b538      	push	{r3, r4, r5, lr}
 800062e:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
 8000630:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8000634:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8000638:	4a17      	ldr	r2, [pc, #92]	@ (8000698 <vPortFree+0x70>)
 800063a:	6812      	ldr	r2, [r2, #0]
 800063c:	4213      	tst	r3, r2
 800063e:	d108      	bne.n	8000652 <vPortFree+0x2a>
 8000640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000644:	f383 8811 	msr	BASEPRI, r3
 8000648:	f3bf 8f6f 	isb	sy
 800064c:	f3bf 8f4f 	dsb	sy
 8000650:	e7fe      	b.n	8000650 <vPortFree+0x28>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8000652:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8000656:	b141      	cbz	r1, 800066a <vPortFree+0x42>
 8000658:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800065c:	f383 8811 	msr	BASEPRI, r3
 8000660:	f3bf 8f6f 	isb	sy
 8000664:	f3bf 8f4f 	dsb	sy
 8000668:	e7fe      	b.n	8000668 <vPortFree+0x40>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800066a:	ea23 0302 	bic.w	r3, r3, r2
 800066e:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8000672:	f002 ff6d 	bl	8003550 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8000676:	f854 1c04 	ldr.w	r1, [r4, #-4]
 800067a:	4a08      	ldr	r2, [pc, #32]	@ (800069c <vPortFree+0x74>)
 800067c:	6813      	ldr	r3, [r2, #0]
 800067e:	440b      	add	r3, r1
 8000680:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8000682:	4628      	mov	r0, r5
 8000684:	f7ff ff1c 	bl	80004c0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8000688:	4a05      	ldr	r2, [pc, #20]	@ (80006a0 <vPortFree+0x78>)
 800068a:	6813      	ldr	r3, [r2, #0]
 800068c:	3301      	adds	r3, #1
 800068e:	6013      	str	r3, [r2, #0]
				( void ) xTaskResumeAll();
 8000690:	f002 fff8 	bl	8003684 <xTaskResumeAll>
}
 8000694:	bd38      	pop	{r3, r4, r5, pc}
 8000696:	4770      	bx	lr
 8000698:	200009c4 	.word	0x200009c4
 800069c:	200009d4 	.word	0x200009d4
 80006a0:	200009c8 	.word	0x200009c8

080006a4 <send_lcd_command>:
	lcd_instruction(DISPLAY_ON| on_off << D_BIT | cursor_on_off << C_BIT | cursor_blink_on_off << B_BIT) ;
}


void send_lcd_command(uint16_t data)
{
 80006a4:	b500      	push	{lr}
 80006a6:	b085      	sub	sp, #20
 80006a8:	f8ad 000e 	strh.w	r0, [sp, #14]
	HAL_I2C_Master_Transmit(&_I2cHandler, MD21605_I2C_ADDRESS, (uint8_t *)&data, sizeof(data), 1) ; //timeout in ms
 80006ac:	2301      	movs	r3, #1
 80006ae:	9300      	str	r3, [sp, #0]
 80006b0:	2302      	movs	r3, #2
 80006b2:	f10d 020e 	add.w	r2, sp, #14
 80006b6:	217c      	movs	r1, #124	@ 0x7c
 80006b8:	4802      	ldr	r0, [pc, #8]	@ (80006c4 <send_lcd_command+0x20>)
 80006ba:	f001 fb7b 	bl	8001db4 <HAL_I2C_Master_Transmit>
}
 80006be:	b005      	add	sp, #20
 80006c0:	f85d fb04 	ldr.w	pc, [sp], #4
 80006c4:	200045e4 	.word	0x200045e4

080006c8 <lcd_instruction>:

void lcd_instruction(uint8_t inst)
{	// LSByte sent first by HAL i2c
 80006c8:	b508      	push	{r3, lr}
	send_lcd_command(inst<<8|INSTRUCTION) ;
 80006ca:	0200      	lsls	r0, r0, #8
 80006cc:	f7ff ffea 	bl	80006a4 <send_lcd_command>
}
 80006d0:	bd08      	pop	{r3, pc}

080006d2 <lcd_set_contrast>:
{	// LSByte sent first by HAL i2c
 80006d2:	b508      	push	{r3, lr}
	lcd_instruction(CONTRAST|data) ;
 80006d4:	f040 0070 	orr.w	r0, r0, #112	@ 0x70
 80006d8:	f7ff fff6 	bl	80006c8 <lcd_instruction>
}
 80006dc:	bd08      	pop	{r3, pc}

080006de <lcd_clear>:
{
 80006de:	b508      	push	{r3, lr}
	lcd_instruction(CLEAR) ;
 80006e0:	2001      	movs	r0, #1
 80006e2:	f7ff fff1 	bl	80006c8 <lcd_instruction>
	WAIT(2) ;
 80006e6:	2002      	movs	r0, #2
 80006e8:	f000 ff72 	bl	80015d0 <HAL_Delay>
}
 80006ec:	bd08      	pop	{r3, pc}
	...

080006f0 <lcd_init>:
{
 80006f0:	b084      	sub	sp, #16
 80006f2:	b508      	push	{r3, lr}
 80006f4:	f10d 0c08 	add.w	ip, sp, #8
 80006f8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	_I2cHandler = i2cHandler ;
 80006fc:	2254      	movs	r2, #84	@ 0x54
 80006fe:	4661      	mov	r1, ip
 8000700:	481c      	ldr	r0, [pc, #112]	@ (8000774 <lcd_init+0x84>)
 8000702:	f003 fce3 	bl	80040cc <memcpy>
	lcd_instruction(FUNC_SET|DL|N) ;
 8000706:	2038      	movs	r0, #56	@ 0x38
 8000708:	f7ff ffde 	bl	80006c8 <lcd_instruction>
	WAIT(1) ;
 800070c:	2001      	movs	r0, #1
 800070e:	f000 ff5f 	bl	80015d0 <HAL_Delay>
	lcd_instruction(FUNC_SET|DL|N|IS) ;
 8000712:	2039      	movs	r0, #57	@ 0x39
 8000714:	f7ff ffd8 	bl	80006c8 <lcd_instruction>
	WAIT(1) ;
 8000718:	2001      	movs	r0, #1
 800071a:	f000 ff59 	bl	80015d0 <HAL_Delay>
	lcd_instruction(SET_FREQ|0b100) ;	// 4 is ~183Hz@3V
 800071e:	2014      	movs	r0, #20
 8000720:	f7ff ffd2 	bl	80006c8 <lcd_instruction>
	WAIT(1) ;
 8000724:	2001      	movs	r0, #1
 8000726:	f000 ff53 	bl	80015d0 <HAL_Delay>
	lcd_set_contrast(0xC) ;
 800072a:	200c      	movs	r0, #12
 800072c:	f7ff ffd1 	bl	80006d2 <lcd_set_contrast>
	WAIT(1) ;
 8000730:	2001      	movs	r0, #1
 8000732:	f000 ff4d 	bl	80015d0 <HAL_Delay>
	lcd_instruction(POW_ICON_CONTRAST|ION|BON|0b10) ; // contrast MSB do not change
 8000736:	205e      	movs	r0, #94	@ 0x5e
 8000738:	f7ff ffc6 	bl	80006c8 <lcd_instruction>
	WAIT(1) ;
 800073c:	2001      	movs	r0, #1
 800073e:	f000 ff47 	bl	80015d0 <HAL_Delay>
	lcd_instruction(FOLLOWER_CTRL|FON|0b011) ;
 8000742:	206b      	movs	r0, #107	@ 0x6b
 8000744:	f7ff ffc0 	bl	80006c8 <lcd_instruction>
	WAIT(200) ;
 8000748:	20c8      	movs	r0, #200	@ 0xc8
 800074a:	f000 ff41 	bl	80015d0 <HAL_Delay>
	lcd_instruction(DISPLAY_ON|D) ;
 800074e:	200c      	movs	r0, #12
 8000750:	f7ff ffba 	bl	80006c8 <lcd_instruction>
	WAIT(1) ;
 8000754:	2001      	movs	r0, #1
 8000756:	f000 ff3b 	bl	80015d0 <HAL_Delay>
	lcd_clear() ;
 800075a:	f7ff ffc0 	bl	80006de <lcd_clear>
	lcd_instruction(ENTRY_MODE|I_D) ;
 800075e:	2006      	movs	r0, #6
 8000760:	f7ff ffb2 	bl	80006c8 <lcd_instruction>
	WAIT(1) ;
 8000764:	2001      	movs	r0, #1
 8000766:	f000 ff33 	bl	80015d0 <HAL_Delay>
}
 800076a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800076e:	b004      	add	sp, #16
 8000770:	4770      	bx	lr
 8000772:	bf00      	nop
 8000774:	200045e4 	.word	0x200045e4

08000778 <lcd_data>:
void lcd_data(uint8_t data)
{	// LSByte sent first by HAL i2c
 8000778:	b508      	push	{r3, lr}
	send_lcd_command(data << 8 | DATA_TO_RAM) ;
 800077a:	0200      	lsls	r0, r0, #8
 800077c:	f040 0040 	orr.w	r0, r0, #64	@ 0x40
 8000780:	f7ff ff90 	bl	80006a4 <send_lcd_command>
}
 8000784:	bd08      	pop	{r3, pc}

08000786 <lcd_put_cursor>:

void lcd_reset(void)
{}

void lcd_put_cursor(uint8_t line, uint8_t col)	// BACKLIGHT 1
{	/*
 8000786:	b508      	push	{r3, lr}
	pos	  1  2  3  4  5 ... 39 40
	l1@	 00 01 02 03 04 ... 26 27 (hex)
	l2@  40 41 42 43 44 ... 66 67
	 */
	uint8_t data = line * 0x40 + col ;
 8000788:	0180      	lsls	r0, r0, #6
 800078a:	b2c0      	uxtb	r0, r0
 800078c:	4408      	add	r0, r1
	lcd_instruction(SET_DRAM_ADDR | data) ;
 800078e:	f060 007f 	orn	r0, r0, #127	@ 0x7f
 8000792:	b2c0      	uxtb	r0, r0
 8000794:	f7ff ff98 	bl	80006c8 <lcd_instruction>
}
 8000798:	bd08      	pop	{r3, pc}

0800079a <lcd_write>:


void lcd_write(char *str)
{	uint8_t i=0 ;
 800079a:	b538      	push	{r3, r4, r5, lr}
 800079c:	4605      	mov	r5, r0
 800079e:	2400      	movs	r4, #0
	while(str[i]!='\0')
 80007a0:	e006      	b.n	80007b0 <lcd_write+0x16>
	{
		lcd_data(str[i]) ; // not optimized : i2c stop after each char
 80007a2:	f7ff ffe9 	bl	8000778 <lcd_data>
		WAIT(1) ;
 80007a6:	2001      	movs	r0, #1
 80007a8:	f000 ff12 	bl	80015d0 <HAL_Delay>
		i++;
 80007ac:	3401      	adds	r4, #1
 80007ae:	b2e4      	uxtb	r4, r4
	while(str[i]!='\0')
 80007b0:	5d28      	ldrb	r0, [r5, r4]
 80007b2:	2800      	cmp	r0, #0
 80007b4:	d1f5      	bne.n	80007a2 <lcd_write+0x8>
	}
}
 80007b6:	bd38      	pop	{r3, r4, r5, pc}

080007b8 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80007b8:	f100 0308 	add.w	r3, r0, #8
 80007bc:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80007be:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80007c2:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80007c4:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80007c6:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80007c8:	2300      	movs	r3, #0
 80007ca:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80007cc:	4770      	bx	lr

080007ce <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80007ce:	2300      	movs	r3, #0
 80007d0:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80007d2:	4770      	bx	lr

080007d4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80007d4:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80007d6:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80007d8:	689a      	ldr	r2, [r3, #8]
 80007da:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80007dc:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80007de:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80007e0:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 80007e2:	6803      	ldr	r3, [r0, #0]
 80007e4:	3301      	adds	r3, #1
 80007e6:	6003      	str	r3, [r0, #0]
}
 80007e8:	4770      	bx	lr

080007ea <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80007ea:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80007ec:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80007ee:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 80007f2:	d011      	beq.n	8000818 <vListInsert+0x2e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80007f4:	f100 0308 	add.w	r3, r0, #8
 80007f8:	461c      	mov	r4, r3
 80007fa:	685b      	ldr	r3, [r3, #4]
 80007fc:	681a      	ldr	r2, [r3, #0]
 80007fe:	42aa      	cmp	r2, r5
 8000800:	d9fa      	bls.n	80007f8 <vListInsert+0xe>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8000802:	6863      	ldr	r3, [r4, #4]
 8000804:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000806:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8000808:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 800080a:	6061      	str	r1, [r4, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800080c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 800080e:	6803      	ldr	r3, [r0, #0]
 8000810:	3301      	adds	r3, #1
 8000812:	6003      	str	r3, [r0, #0]
}
 8000814:	bc30      	pop	{r4, r5}
 8000816:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8000818:	6904      	ldr	r4, [r0, #16]
 800081a:	e7f2      	b.n	8000802 <vListInsert+0x18>

0800081c <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800081c:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800081e:	6841      	ldr	r1, [r0, #4]
 8000820:	6882      	ldr	r2, [r0, #8]
 8000822:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000824:	6841      	ldr	r1, [r0, #4]
 8000826:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8000828:	685a      	ldr	r2, [r3, #4]
 800082a:	4282      	cmp	r2, r0
 800082c:	d006      	beq.n	800083c <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800082e:	2200      	movs	r2, #0
 8000830:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8000832:	681a      	ldr	r2, [r3, #0]
 8000834:	3a01      	subs	r2, #1
 8000836:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8000838:	6818      	ldr	r0, [r3, #0]
}
 800083a:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800083c:	6882      	ldr	r2, [r0, #8]
 800083e:	605a      	str	r2, [r3, #4]
 8000840:	e7f5      	b.n	800082e <uxListRemove+0x12>
	...

08000844 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000848:	ad05      	add	r5, sp, #20
 800084a:	2400      	movs	r4, #0
 800084c:	9405      	str	r4, [sp, #20]
 800084e:	9406      	str	r4, [sp, #24]
 8000850:	9407      	str	r4, [sp, #28]
 8000852:	9408      	str	r4, [sp, #32]
 8000854:	9409      	str	r4, [sp, #36]	@ 0x24
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000856:	9401      	str	r4, [sp, #4]
 8000858:	4b26      	ldr	r3, [pc, #152]	@ (80008f4 <MX_GPIO_Init+0xb0>)
 800085a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800085c:	f042 0204 	orr.w	r2, r2, #4
 8000860:	631a      	str	r2, [r3, #48]	@ 0x30
 8000862:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000864:	f002 0204 	and.w	r2, r2, #4
 8000868:	9201      	str	r2, [sp, #4]
 800086a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800086c:	9402      	str	r4, [sp, #8]
 800086e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000870:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000874:	631a      	str	r2, [r3, #48]	@ 0x30
 8000876:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000878:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 800087c:	9202      	str	r2, [sp, #8]
 800087e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000880:	9403      	str	r4, [sp, #12]
 8000882:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000884:	f042 0201 	orr.w	r2, r2, #1
 8000888:	631a      	str	r2, [r3, #48]	@ 0x30
 800088a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800088c:	f002 0201 	and.w	r2, r2, #1
 8000890:	9203      	str	r2, [sp, #12]
 8000892:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000894:	9404      	str	r4, [sp, #16]
 8000896:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000898:	f042 0202 	orr.w	r2, r2, #2
 800089c:	631a      	str	r2, [r3, #48]	@ 0x30
 800089e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a0:	f003 0302 	and.w	r3, r3, #2
 80008a4:	9304      	str	r3, [sp, #16]
 80008a6:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008a8:	4e13      	ldr	r6, [pc, #76]	@ (80008f8 <MX_GPIO_Init+0xb4>)
 80008aa:	4622      	mov	r2, r4
 80008ac:	2120      	movs	r1, #32
 80008ae:	4630      	mov	r0, r6
 80008b0:	f000 fffa 	bl	80018a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008b8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008ba:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80008be:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c0:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008c2:	4629      	mov	r1, r5
 80008c4:	480d      	ldr	r0, [pc, #52]	@ (80008fc <MX_GPIO_Init+0xb8>)
 80008c6:	f000 feff 	bl	80016c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008ca:	2320      	movs	r3, #32
 80008cc:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ce:	2301      	movs	r3, #1
 80008d0:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d2:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d4:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008d6:	4629      	mov	r1, r5
 80008d8:	4630      	mov	r0, r6
 80008da:	f000 fef5 	bl	80016c8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80008de:	4622      	mov	r2, r4
 80008e0:	2105      	movs	r1, #5
 80008e2:	2028      	movs	r0, #40	@ 0x28
 80008e4:	f000 fedc 	bl	80016a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80008e8:	2028      	movs	r0, #40	@ 0x28
 80008ea:	f000 fee9 	bl	80016c0 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80008ee:	b00a      	add	sp, #40	@ 0x28
 80008f0:	bd70      	pop	{r4, r5, r6, pc}
 80008f2:	bf00      	nop
 80008f4:	40023800 	.word	0x40023800
 80008f8:	40020000 	.word	0x40020000
 80008fc:	40020800 	.word	0x40020800

08000900 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000900:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000902:	2001      	movs	r0, #1
 8000904:	f7ff fd83 	bl	800040e <osDelay>
  for(;;)
 8000908:	e7fb      	b.n	8000902 <StartDefaultTask+0x2>
	...

0800090c <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 800090c:	b530      	push	{r4, r5, lr}
 800090e:	b097      	sub	sp, #92	@ 0x5c
  /* USER CODE BEGIN StartTask02 */
  // Initialisation LCD et Timers ici
	lcd_init(hi2c1);
 8000910:	4c13      	ldr	r4, [pc, #76]	@ (8000960 <StartTask02+0x54>)
 8000912:	2244      	movs	r2, #68	@ 0x44
 8000914:	f104 0110 	add.w	r1, r4, #16
 8000918:	4668      	mov	r0, sp
 800091a:	f003 fbd7 	bl	80040cc <memcpy>
 800091e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000922:	f7ff fee5 	bl	80006f0 <lcd_init>
	lcd_put_cursor(0,0);
 8000926:	2100      	movs	r1, #0
 8000928:	4608      	mov	r0, r1
 800092a:	f7ff ff2c 	bl	8000786 <lcd_put_cursor>
	lcd_clear();
 800092e:	f7ff fed6 	bl	80006de <lcd_clear>

	HAL_TIM_Encoder_Start(&htim2, 1);
 8000932:	2101      	movs	r1, #1
 8000934:	480b      	ldr	r0, [pc, #44]	@ (8000964 <StartTask02+0x58>)
 8000936:	f002 f990 	bl	8002c5a <HAL_TIM_Encoder_Start>
	int cpt_val;
	char buf[16];
  /* Infinite loop */
  for(;;)
  {
    cpt_val = __HAL_TIM_GET_COUNTER(&htim2);
 800093a:	4b0a      	ldr	r3, [pc, #40]	@ (8000964 <StartTask02+0x58>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
    lcd_clear();
 8000940:	f7ff fecd 	bl	80006de <lcd_clear>
    sprintf(buf, "%d", cpt_val);
 8000944:	ac12      	add	r4, sp, #72	@ 0x48
 8000946:	462a      	mov	r2, r5
 8000948:	4907      	ldr	r1, [pc, #28]	@ (8000968 <StartTask02+0x5c>)
 800094a:	4620      	mov	r0, r4
 800094c:	f003 fb0a 	bl	8003f64 <siprintf>
    lcd_write(buf);
 8000950:	4620      	mov	r0, r4
 8000952:	f7ff ff22 	bl	800079a <lcd_write>
    osDelay(1000);
 8000956:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800095a:	f7ff fd58 	bl	800040e <osDelay>
  for(;;)
 800095e:	e7ec      	b.n	800093a <StartTask02+0x2e>
 8000960:	200046d0 	.word	0x200046d0
 8000964:	20004688 	.word	0x20004688
 8000968:	08004c7c 	.word	0x08004c7c

0800096c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800096c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7)
 800096e:	6802      	ldr	r2, [r0, #0]
 8000970:	4b03      	ldr	r3, [pc, #12]	@ (8000980 <HAL_TIM_PeriodElapsedCallback+0x14>)
 8000972:	429a      	cmp	r2, r3
 8000974:	d000      	beq.n	8000978 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000976:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 8000978:	f000 fe18 	bl	80015ac <HAL_IncTick>
}
 800097c:	e7fb      	b.n	8000976 <HAL_TIM_PeriodElapsedCallback+0xa>
 800097e:	bf00      	nop
 8000980:	40001400 	.word	0x40001400

08000984 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8000984:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000986:	e7fe      	b.n	8000986 <Error_Handler+0x2>

08000988 <MX_I2C1_Init>:
{
 8000988:	b508      	push	{r3, lr}
  hi2c1.Instance = I2C1;
 800098a:	480a      	ldr	r0, [pc, #40]	@ (80009b4 <MX_I2C1_Init+0x2c>)
 800098c:	4b0a      	ldr	r3, [pc, #40]	@ (80009b8 <MX_I2C1_Init+0x30>)
 800098e:	6003      	str	r3, [r0, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000990:	4b0a      	ldr	r3, [pc, #40]	@ (80009bc <MX_I2C1_Init+0x34>)
 8000992:	6043      	str	r3, [r0, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000994:	2300      	movs	r3, #0
 8000996:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000998:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800099a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800099e:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009a0:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80009a2:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009a4:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009a6:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009a8:	f001 f926 	bl	8001bf8 <HAL_I2C_Init>
 80009ac:	b900      	cbnz	r0, 80009b0 <MX_I2C1_Init+0x28>
}
 80009ae:	bd08      	pop	{r3, pc}
    Error_Handler();
 80009b0:	f7ff ffe8 	bl	8000984 <Error_Handler>
 80009b4:	200046d0 	.word	0x200046d0
 80009b8:	40005400 	.word	0x40005400
 80009bc:	000186a0 	.word	0x000186a0

080009c0 <MX_USART2_UART_Init>:
{
 80009c0:	b508      	push	{r3, lr}
  huart2.Instance = USART2;
 80009c2:	480a      	ldr	r0, [pc, #40]	@ (80009ec <MX_USART2_UART_Init+0x2c>)
 80009c4:	4b0a      	ldr	r3, [pc, #40]	@ (80009f0 <MX_USART2_UART_Init+0x30>)
 80009c6:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 80009c8:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80009cc:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009ce:	2300      	movs	r3, #0
 80009d0:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009d2:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009d4:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009d6:	220c      	movs	r2, #12
 80009d8:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009da:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009dc:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009de:	f002 fac5 	bl	8002f6c <HAL_UART_Init>
 80009e2:	b900      	cbnz	r0, 80009e6 <MX_USART2_UART_Init+0x26>
}
 80009e4:	bd08      	pop	{r3, pc}
    Error_Handler();
 80009e6:	f7ff ffcd 	bl	8000984 <Error_Handler>
 80009ea:	bf00      	nop
 80009ec:	20004640 	.word	0x20004640
 80009f0:	40004400 	.word	0x40004400

080009f4 <MX_TIM2_Init>:
{
 80009f4:	b510      	push	{r4, lr}
 80009f6:	b08c      	sub	sp, #48	@ 0x30
  TIM_Encoder_InitTypeDef sConfig = {0};
 80009f8:	ac03      	add	r4, sp, #12
 80009fa:	2224      	movs	r2, #36	@ 0x24
 80009fc:	2100      	movs	r1, #0
 80009fe:	4620      	mov	r0, r4
 8000a00:	f003 fad2 	bl	8003fa8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a04:	2300      	movs	r3, #0
 8000a06:	9301      	str	r3, [sp, #4]
 8000a08:	9302      	str	r3, [sp, #8]
  htim2.Instance = TIM2;
 8000a0a:	4811      	ldr	r0, [pc, #68]	@ (8000a50 <MX_TIM2_Init+0x5c>)
 8000a0c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a10:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 0;
 8000a12:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a14:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 4294967295;
 8000a16:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000a1a:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a1c:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a1e:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000a20:	2303      	movs	r3, #3
 8000a22:	9303      	str	r3, [sp, #12]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000a24:	2301      	movs	r3, #1
 8000a26:	9305      	str	r3, [sp, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000a28:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8000a2a:	4621      	mov	r1, r4
 8000a2c:	f002 f8ae 	bl	8002b8c <HAL_TIM_Encoder_Init>
 8000a30:	b948      	cbnz	r0, 8000a46 <MX_TIM2_Init+0x52>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a32:	2300      	movs	r3, #0
 8000a34:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a36:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a38:	a901      	add	r1, sp, #4
 8000a3a:	4805      	ldr	r0, [pc, #20]	@ (8000a50 <MX_TIM2_Init+0x5c>)
 8000a3c:	f002 f974 	bl	8002d28 <HAL_TIMEx_MasterConfigSynchronization>
 8000a40:	b918      	cbnz	r0, 8000a4a <MX_TIM2_Init+0x56>
}
 8000a42:	b00c      	add	sp, #48	@ 0x30
 8000a44:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000a46:	f7ff ff9d 	bl	8000984 <Error_Handler>
    Error_Handler();
 8000a4a:	f7ff ff9b 	bl	8000984 <Error_Handler>
 8000a4e:	bf00      	nop
 8000a50:	20004688 	.word	0x20004688

08000a54 <SystemClock_Config>:
{
 8000a54:	b510      	push	{r4, lr}
 8000a56:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a58:	ac07      	add	r4, sp, #28
 8000a5a:	2234      	movs	r2, #52	@ 0x34
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	4620      	mov	r0, r4
 8000a60:	f003 faa2 	bl	8003fa8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a64:	2300      	movs	r3, #0
 8000a66:	9302      	str	r3, [sp, #8]
 8000a68:	9303      	str	r3, [sp, #12]
 8000a6a:	9304      	str	r3, [sp, #16]
 8000a6c:	9305      	str	r3, [sp, #20]
 8000a6e:	9306      	str	r3, [sp, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a70:	9300      	str	r3, [sp, #0]
 8000a72:	4a1f      	ldr	r2, [pc, #124]	@ (8000af0 <SystemClock_Config+0x9c>)
 8000a74:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8000a76:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8000a7a:	6411      	str	r1, [r2, #64]	@ 0x40
 8000a7c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8000a7e:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8000a82:	9200      	str	r2, [sp, #0]
 8000a84:	9a00      	ldr	r2, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000a86:	9301      	str	r3, [sp, #4]
 8000a88:	491a      	ldr	r1, [pc, #104]	@ (8000af4 <SystemClock_Config+0xa0>)
 8000a8a:	680a      	ldr	r2, [r1, #0]
 8000a8c:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8000a90:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000a94:	600a      	str	r2, [r1, #0]
 8000a96:	680a      	ldr	r2, [r1, #0]
 8000a98:	f402 4240 	and.w	r2, r2, #49152	@ 0xc000
 8000a9c:	9201      	str	r2, [sp, #4]
 8000a9e:	9a01      	ldr	r2, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000aa0:	2202      	movs	r2, #2
 8000aa2:	9207      	str	r2, [sp, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000aa4:	2101      	movs	r1, #1
 8000aa6:	910a      	str	r1, [sp, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000aa8:	2110      	movs	r1, #16
 8000aaa:	910b      	str	r1, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aac:	920d      	str	r2, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000aae:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000ab0:	910f      	str	r1, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000ab2:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000ab6:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000ab8:	2304      	movs	r3, #4
 8000aba:	9311      	str	r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000abc:	9212      	str	r2, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000abe:	9213      	str	r2, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ac0:	4620      	mov	r0, r4
 8000ac2:	f001 fcb5 	bl	8002430 <HAL_RCC_OscConfig>
 8000ac6:	b978      	cbnz	r0, 8000ae8 <SystemClock_Config+0x94>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ac8:	230f      	movs	r3, #15
 8000aca:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000acc:	2102      	movs	r1, #2
 8000ace:	9103      	str	r1, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ad4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000ad8:	9205      	str	r2, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ada:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000adc:	a802      	add	r0, sp, #8
 8000ade:	f001 faeb 	bl	80020b8 <HAL_RCC_ClockConfig>
 8000ae2:	b918      	cbnz	r0, 8000aec <SystemClock_Config+0x98>
}
 8000ae4:	b014      	add	sp, #80	@ 0x50
 8000ae6:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000ae8:	f7ff ff4c 	bl	8000984 <Error_Handler>
    Error_Handler();
 8000aec:	f7ff ff4a 	bl	8000984 <Error_Handler>
 8000af0:	40023800 	.word	0x40023800
 8000af4:	40007000 	.word	0x40007000

08000af8 <main>:
{
 8000af8:	b508      	push	{r3, lr}
  HAL_Init();
 8000afa:	f000 fd3d 	bl	8001578 <HAL_Init>
  SystemClock_Config();
 8000afe:	f7ff ffa9 	bl	8000a54 <SystemClock_Config>
  MX_GPIO_Init();
 8000b02:	f7ff fe9f 	bl	8000844 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000b06:	f7ff ff3f 	bl	8000988 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000b0a:	f7ff ff59 	bl	80009c0 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000b0e:	f7ff ff71 	bl	80009f4 <MX_TIM2_Init>
  osKernelInitialize();
 8000b12:	f7ff fbf3 	bl	80002fc <osKernelInitialize>
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000b16:	4a08      	ldr	r2, [pc, #32]	@ (8000b38 <main+0x40>)
 8000b18:	2100      	movs	r1, #0
 8000b1a:	4808      	ldr	r0, [pc, #32]	@ (8000b3c <main+0x44>)
 8000b1c:	f7ff fc1c 	bl	8000358 <osThreadNew>
 8000b20:	4b07      	ldr	r3, [pc, #28]	@ (8000b40 <main+0x48>)
 8000b22:	6018      	str	r0, [r3, #0]
  printLCD_TaskHandle = osThreadNew(StartTask02, NULL, &printLCD_Task_attributes);
 8000b24:	4a07      	ldr	r2, [pc, #28]	@ (8000b44 <main+0x4c>)
 8000b26:	2100      	movs	r1, #0
 8000b28:	4807      	ldr	r0, [pc, #28]	@ (8000b48 <main+0x50>)
 8000b2a:	f7ff fc15 	bl	8000358 <osThreadNew>
 8000b2e:	4b07      	ldr	r3, [pc, #28]	@ (8000b4c <main+0x54>)
 8000b30:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8000b32:	f7ff fbf5 	bl	8000320 <osKernelStart>
  while (1)
 8000b36:	e7fe      	b.n	8000b36 <main+0x3e>
 8000b38:	08004cd8 	.word	0x08004cd8
 8000b3c:	08000901 	.word	0x08000901
 8000b40:	2000463c 	.word	0x2000463c
 8000b44:	08004cb4 	.word	0x08004cb4
 8000b48:	0800090d 	.word	0x0800090d
 8000b4c:	20004638 	.word	0x20004638

08000b50 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8000b50:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8000b52:	2300      	movs	r3, #0
 8000b54:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8000b56:	4b0d      	ldr	r3, [pc, #52]	@ (8000b8c <prvTaskExitError+0x3c>)
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000b5e:	d008      	beq.n	8000b72 <prvTaskExitError+0x22>
 8000b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000b64:	f383 8811 	msr	BASEPRI, r3
 8000b68:	f3bf 8f6f 	isb	sy
 8000b6c:	f3bf 8f4f 	dsb	sy
 8000b70:	e7fe      	b.n	8000b70 <prvTaskExitError+0x20>
 8000b72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000b76:	f383 8811 	msr	BASEPRI, r3
 8000b7a:	f3bf 8f6f 	isb	sy
 8000b7e:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8000b82:	9b01      	ldr	r3, [sp, #4]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d0fc      	beq.n	8000b82 <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8000b88:	b002      	add	sp, #8
 8000b8a:	4770      	bx	lr
 8000b8c:	20000000 	.word	0x20000000

08000b90 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8000b90:	4808      	ldr	r0, [pc, #32]	@ (8000bb4 <prvPortStartFirstTask+0x24>)
 8000b92:	6800      	ldr	r0, [r0, #0]
 8000b94:	6800      	ldr	r0, [r0, #0]
 8000b96:	f380 8808 	msr	MSP, r0
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	f380 8814 	msr	CONTROL, r0
 8000ba2:	b662      	cpsie	i
 8000ba4:	b661      	cpsie	f
 8000ba6:	f3bf 8f4f 	dsb	sy
 8000baa:	f3bf 8f6f 	isb	sy
 8000bae:	df00      	svc	0
 8000bb0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8000bb2:	0000      	.short	0x0000
 8000bb4:	e000ed08 	.word	0xe000ed08

08000bb8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8000bb8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8000bc8 <vPortEnableVFP+0x10>
 8000bbc:	6801      	ldr	r1, [r0, #0]
 8000bbe:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000bc2:	6001      	str	r1, [r0, #0]
 8000bc4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8000bc6:	0000      	.short	0x0000
 8000bc8:	e000ed88 	.word	0xe000ed88

08000bcc <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8000bcc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000bd0:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8000bd4:	f021 0101 	bic.w	r1, r1, #1
 8000bd8:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8000bdc:	4b05      	ldr	r3, [pc, #20]	@ (8000bf4 <pxPortInitialiseStack+0x28>)
 8000bde:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8000be2:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8000be6:	f06f 0302 	mvn.w	r3, #2
 8000bea:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8000bee:	3844      	subs	r0, #68	@ 0x44
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop
 8000bf4:	08000b51 	.word	0x08000b51
	...

08000c00 <SVC_Handler>:
	__asm volatile (
 8000c00:	4b07      	ldr	r3, [pc, #28]	@ (8000c20 <pxCurrentTCBConst2>)
 8000c02:	6819      	ldr	r1, [r3, #0]
 8000c04:	6808      	ldr	r0, [r1, #0]
 8000c06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c0a:	f380 8809 	msr	PSP, r0
 8000c0e:	f3bf 8f6f 	isb	sy
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	f380 8811 	msr	BASEPRI, r0
 8000c1a:	4770      	bx	lr
 8000c1c:	f3af 8000 	nop.w

08000c20 <pxCurrentTCBConst2>:
 8000c20:	20004cb8 	.word	0x20004cb8

08000c24 <vPortEnterCritical>:
 8000c24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000c28:	f383 8811 	msr	BASEPRI, r3
 8000c2c:	f3bf 8f6f 	isb	sy
 8000c30:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8000c34:	4a0b      	ldr	r2, [pc, #44]	@ (8000c64 <vPortEnterCritical+0x40>)
 8000c36:	6813      	ldr	r3, [r2, #0]
 8000c38:	3301      	adds	r3, #1
 8000c3a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8000c3c:	2b01      	cmp	r3, #1
 8000c3e:	d000      	beq.n	8000c42 <vPortEnterCritical+0x1e>
}
 8000c40:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8000c42:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000c46:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 8000c4a:	f013 0fff 	tst.w	r3, #255	@ 0xff
 8000c4e:	d0f7      	beq.n	8000c40 <vPortEnterCritical+0x1c>
 8000c50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000c54:	f383 8811 	msr	BASEPRI, r3
 8000c58:	f3bf 8f6f 	isb	sy
 8000c5c:	f3bf 8f4f 	dsb	sy
 8000c60:	e7fe      	b.n	8000c60 <vPortEnterCritical+0x3c>
 8000c62:	bf00      	nop
 8000c64:	20000000 	.word	0x20000000

08000c68 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8000c68:	4b09      	ldr	r3, [pc, #36]	@ (8000c90 <vPortExitCritical+0x28>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	b943      	cbnz	r3, 8000c80 <vPortExitCritical+0x18>
 8000c6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000c72:	f383 8811 	msr	BASEPRI, r3
 8000c76:	f3bf 8f6f 	isb	sy
 8000c7a:	f3bf 8f4f 	dsb	sy
 8000c7e:	e7fe      	b.n	8000c7e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8000c80:	3b01      	subs	r3, #1
 8000c82:	4a03      	ldr	r2, [pc, #12]	@ (8000c90 <vPortExitCritical+0x28>)
 8000c84:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8000c86:	b90b      	cbnz	r3, 8000c8c <vPortExitCritical+0x24>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8000c88:	f383 8811 	msr	BASEPRI, r3
}
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop
 8000c90:	20000000 	.word	0x20000000
	...

08000ca0 <PendSV_Handler>:
	__asm volatile
 8000ca0:	f3ef 8009 	mrs	r0, PSP
 8000ca4:	f3bf 8f6f 	isb	sy
 8000ca8:	4b15      	ldr	r3, [pc, #84]	@ (8000d00 <pxCurrentTCBConst>)
 8000caa:	681a      	ldr	r2, [r3, #0]
 8000cac:	f01e 0f10 	tst.w	lr, #16
 8000cb0:	bf08      	it	eq
 8000cb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8000cb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000cba:	6010      	str	r0, [r2, #0]
 8000cbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8000cc0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8000cc4:	f380 8811 	msr	BASEPRI, r0
 8000cc8:	f3bf 8f4f 	dsb	sy
 8000ccc:	f3bf 8f6f 	isb	sy
 8000cd0:	f002 fd7a 	bl	80037c8 <vTaskSwitchContext>
 8000cd4:	f04f 0000 	mov.w	r0, #0
 8000cd8:	f380 8811 	msr	BASEPRI, r0
 8000cdc:	bc09      	pop	{r0, r3}
 8000cde:	6819      	ldr	r1, [r3, #0]
 8000ce0:	6808      	ldr	r0, [r1, #0]
 8000ce2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ce6:	f01e 0f10 	tst.w	lr, #16
 8000cea:	bf08      	it	eq
 8000cec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8000cf0:	f380 8809 	msr	PSP, r0
 8000cf4:	f3bf 8f6f 	isb	sy
 8000cf8:	4770      	bx	lr
 8000cfa:	bf00      	nop
 8000cfc:	f3af 8000 	nop.w

08000d00 <pxCurrentTCBConst>:
 8000d00:	20004cb8 	.word	0x20004cb8

08000d04 <xPortSysTickHandler>:
{
 8000d04:	b508      	push	{r3, lr}
	__asm volatile
 8000d06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000d0a:	f383 8811 	msr	BASEPRI, r3
 8000d0e:	f3bf 8f6f 	isb	sy
 8000d12:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8000d16:	f002 fc29 	bl	800356c <xTaskIncrementTick>
 8000d1a:	b128      	cbz	r0, 8000d28 <xPortSysTickHandler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8000d1c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000d20:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000d24:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 8000d28:	2300      	movs	r3, #0
 8000d2a:	f383 8811 	msr	BASEPRI, r3
}
 8000d2e:	bd08      	pop	{r3, pc}

08000d30 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8000d30:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8000d34:	2300      	movs	r3, #0
 8000d36:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8000d38:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8000d3a:	4b05      	ldr	r3, [pc, #20]	@ (8000d50 <vPortSetupTimerInterrupt+0x20>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	4905      	ldr	r1, [pc, #20]	@ (8000d54 <vPortSetupTimerInterrupt+0x24>)
 8000d40:	fba1 1303 	umull	r1, r3, r1, r3
 8000d44:	099b      	lsrs	r3, r3, #6
 8000d46:	3b01      	subs	r3, #1
 8000d48:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8000d4a:	2307      	movs	r3, #7
 8000d4c:	6113      	str	r3, [r2, #16]
}
 8000d4e:	4770      	bx	lr
 8000d50:	2000000c 	.word	0x2000000c
 8000d54:	10624dd3 	.word	0x10624dd3

08000d58 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8000d58:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000d5c:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8000d60:	4b3d      	ldr	r3, [pc, #244]	@ (8000e58 <xPortStartScheduler+0x100>)
 8000d62:	429a      	cmp	r2, r3
 8000d64:	d01c      	beq.n	8000da0 <xPortStartScheduler+0x48>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8000d66:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000d6a:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8000d6e:	4b3b      	ldr	r3, [pc, #236]	@ (8000e5c <xPortStartScheduler+0x104>)
 8000d70:	429a      	cmp	r2, r3
 8000d72:	d01e      	beq.n	8000db2 <xPortStartScheduler+0x5a>
{
 8000d74:	b530      	push	{r4, r5, lr}
 8000d76:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8000d78:	4b39      	ldr	r3, [pc, #228]	@ (8000e60 <xPortStartScheduler+0x108>)
 8000d7a:	781a      	ldrb	r2, [r3, #0]
 8000d7c:	b2d2      	uxtb	r2, r2
 8000d7e:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8000d80:	22ff      	movs	r2, #255	@ 0xff
 8000d82:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8000d84:	781b      	ldrb	r3, [r3, #0]
 8000d86:	b2db      	uxtb	r3, r3
 8000d88:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8000d8c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8000d90:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8000d94:	4a33      	ldr	r2, [pc, #204]	@ (8000e64 <xPortStartScheduler+0x10c>)
 8000d96:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8000d98:	4b33      	ldr	r3, [pc, #204]	@ (8000e68 <xPortStartScheduler+0x110>)
 8000d9a:	2207      	movs	r2, #7
 8000d9c:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000d9e:	e01b      	b.n	8000dd8 <xPortStartScheduler+0x80>
	__asm volatile
 8000da0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000da4:	f383 8811 	msr	BASEPRI, r3
 8000da8:	f3bf 8f6f 	isb	sy
 8000dac:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8000db0:	e7fe      	b.n	8000db0 <xPortStartScheduler+0x58>
 8000db2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000db6:	f383 8811 	msr	BASEPRI, r3
 8000dba:	f3bf 8f6f 	isb	sy
 8000dbe:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8000dc2:	e7fe      	b.n	8000dc2 <xPortStartScheduler+0x6a>
			ulMaxPRIGROUPValue--;
 8000dc4:	4a28      	ldr	r2, [pc, #160]	@ (8000e68 <xPortStartScheduler+0x110>)
 8000dc6:	6813      	ldr	r3, [r2, #0]
 8000dc8:	3b01      	subs	r3, #1
 8000dca:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8000dcc:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8000dd0:	005b      	lsls	r3, r3, #1
 8000dd2:	b2db      	uxtb	r3, r3
 8000dd4:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000dd8:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8000ddc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8000de0:	d1f0      	bne.n	8000dc4 <xPortStartScheduler+0x6c>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8000de2:	4b21      	ldr	r3, [pc, #132]	@ (8000e68 <xPortStartScheduler+0x110>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	2b03      	cmp	r3, #3
 8000de8:	d008      	beq.n	8000dfc <xPortStartScheduler+0xa4>
 8000dea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000dee:	f383 8811 	msr	BASEPRI, r3
 8000df2:	f3bf 8f6f 	isb	sy
 8000df6:	f3bf 8f4f 	dsb	sy
 8000dfa:	e7fe      	b.n	8000dfa <xPortStartScheduler+0xa2>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8000dfc:	021b      	lsls	r3, r3, #8
 8000dfe:	4a1a      	ldr	r2, [pc, #104]	@ (8000e68 <xPortStartScheduler+0x110>)
 8000e00:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8000e02:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8000e06:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8000e08:	9b01      	ldr	r3, [sp, #4]
 8000e0a:	b2db      	uxtb	r3, r3
 8000e0c:	4a14      	ldr	r2, [pc, #80]	@ (8000e60 <xPortStartScheduler+0x108>)
 8000e0e:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8000e10:	f04f 24e0 	mov.w	r4, #3758153728	@ 0xe000e000
 8000e14:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8000e18:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e1c:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8000e20:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8000e24:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8000e28:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	vPortSetupTimerInterrupt();
 8000e2c:	f7ff ff80 	bl	8000d30 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8000e30:	2500      	movs	r5, #0
 8000e32:	4b0e      	ldr	r3, [pc, #56]	@ (8000e6c <xPortStartScheduler+0x114>)
 8000e34:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 8000e36:	f7ff febf 	bl	8000bb8 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8000e3a:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	@ 0xf34
 8000e3e:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8000e42:	f8c4 3f34 	str.w	r3, [r4, #3892]	@ 0xf34
	prvPortStartFirstTask();
 8000e46:	f7ff fea3 	bl	8000b90 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8000e4a:	f002 fcbd 	bl	80037c8 <vTaskSwitchContext>
	prvTaskExitError();
 8000e4e:	f7ff fe7f 	bl	8000b50 <prvTaskExitError>
}
 8000e52:	4628      	mov	r0, r5
 8000e54:	b003      	add	sp, #12
 8000e56:	bd30      	pop	{r4, r5, pc}
 8000e58:	410fc271 	.word	0x410fc271
 8000e5c:	410fc270 	.word	0x410fc270
 8000e60:	e000e400 	.word	0xe000e400
 8000e64:	20004728 	.word	0x20004728
 8000e68:	20004724 	.word	0x20004724
 8000e6c:	20000000 	.word	0x20000000

08000e70 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8000e70:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8000e74:	2b0f      	cmp	r3, #15
 8000e76:	d90e      	bls.n	8000e96 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8000e78:	4a11      	ldr	r2, [pc, #68]	@ (8000ec0 <vPortValidateInterruptPriority+0x50>)
 8000e7a:	5c9a      	ldrb	r2, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8000e7c:	4b11      	ldr	r3, [pc, #68]	@ (8000ec4 <vPortValidateInterruptPriority+0x54>)
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	429a      	cmp	r2, r3
 8000e82:	d208      	bcs.n	8000e96 <vPortValidateInterruptPriority+0x26>
 8000e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000e88:	f383 8811 	msr	BASEPRI, r3
 8000e8c:	f3bf 8f6f 	isb	sy
 8000e90:	f3bf 8f4f 	dsb	sy
 8000e94:	e7fe      	b.n	8000e94 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8000e96:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000e9a:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	@ 0xd0c
 8000e9e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8000ea2:	4a09      	ldr	r2, [pc, #36]	@ (8000ec8 <vPortValidateInterruptPriority+0x58>)
 8000ea4:	6812      	ldr	r2, [r2, #0]
 8000ea6:	4293      	cmp	r3, r2
 8000ea8:	d908      	bls.n	8000ebc <vPortValidateInterruptPriority+0x4c>
 8000eaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000eae:	f383 8811 	msr	BASEPRI, r3
 8000eb2:	f3bf 8f6f 	isb	sy
 8000eb6:	f3bf 8f4f 	dsb	sy
 8000eba:	e7fe      	b.n	8000eba <vPortValidateInterruptPriority+0x4a>
	}
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	e000e3f0 	.word	0xe000e3f0
 8000ec4:	20004728 	.word	0x20004728
 8000ec8:	20004724 	.word	0x20004724

08000ecc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8000ecc:	b510      	push	{r4, lr}
 8000ece:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8000ed0:	f7ff fea8 	bl	8000c24 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8000ed4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8000ed6:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8000ed8:	429a      	cmp	r2, r3
 8000eda:	d004      	beq.n	8000ee6 <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
 8000edc:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
 8000ede:	f7ff fec3 	bl	8000c68 <vPortExitCritical>

	return xReturn;
}
 8000ee2:	4620      	mov	r0, r4
 8000ee4:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 8000ee6:	2401      	movs	r4, #1
 8000ee8:	e7f9      	b.n	8000ede <prvIsQueueFull+0x12>

08000eea <prvIsQueueEmpty>:
{
 8000eea:	b510      	push	{r4, lr}
 8000eec:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8000eee:	f7ff fe99 	bl	8000c24 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8000ef2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8000ef4:	b923      	cbnz	r3, 8000f00 <prvIsQueueEmpty+0x16>
			xReturn = pdTRUE;
 8000ef6:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 8000ef8:	f7ff feb6 	bl	8000c68 <vPortExitCritical>
}
 8000efc:	4620      	mov	r0, r4
 8000efe:	bd10      	pop	{r4, pc}
			xReturn = pdFALSE;
 8000f00:	2400      	movs	r4, #0
 8000f02:	e7f9      	b.n	8000ef8 <prvIsQueueEmpty+0xe>

08000f04 <prvCopyDataToQueue>:
{
 8000f04:	b570      	push	{r4, r5, r6, lr}
 8000f06:	4604      	mov	r4, r0
 8000f08:	4615      	mov	r5, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000f0a:	6b86      	ldr	r6, [r0, #56]	@ 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8000f0c:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8000f0e:	b95a      	cbnz	r2, 8000f28 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8000f10:	6803      	ldr	r3, [r0, #0]
 8000f12:	b11b      	cbz	r3, 8000f1c <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
 8000f14:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8000f16:	3601      	adds	r6, #1
 8000f18:	63a6      	str	r6, [r4, #56]	@ 0x38
}
 8000f1a:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8000f1c:	6880      	ldr	r0, [r0, #8]
 8000f1e:	f002 fd85 	bl	8003a2c <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8000f22:	2300      	movs	r3, #0
 8000f24:	60a3      	str	r3, [r4, #8]
 8000f26:	e7f6      	b.n	8000f16 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
 8000f28:	b96d      	cbnz	r5, 8000f46 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8000f2a:	6840      	ldr	r0, [r0, #4]
 8000f2c:	f003 f8ce 	bl	80040cc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8000f30:	6863      	ldr	r3, [r4, #4]
 8000f32:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8000f34:	4413      	add	r3, r2
 8000f36:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8000f38:	68a2      	ldr	r2, [r4, #8]
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d319      	bcc.n	8000f72 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8000f3e:	6823      	ldr	r3, [r4, #0]
 8000f40:	6063      	str	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 8000f42:	4628      	mov	r0, r5
 8000f44:	e7e7      	b.n	8000f16 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8000f46:	68c0      	ldr	r0, [r0, #12]
 8000f48:	f003 f8c0 	bl	80040cc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8000f4c:	68e3      	ldr	r3, [r4, #12]
 8000f4e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8000f50:	4251      	negs	r1, r2
 8000f52:	1a9b      	subs	r3, r3, r2
 8000f54:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8000f56:	6822      	ldr	r2, [r4, #0]
 8000f58:	4293      	cmp	r3, r2
 8000f5a:	d202      	bcs.n	8000f62 <prvCopyDataToQueue+0x5e>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8000f5c:	68a3      	ldr	r3, [r4, #8]
 8000f5e:	440b      	add	r3, r1
 8000f60:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8000f62:	2d02      	cmp	r5, #2
 8000f64:	d001      	beq.n	8000f6a <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
 8000f66:	2000      	movs	r0, #0
 8000f68:	e7d5      	b.n	8000f16 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000f6a:	b126      	cbz	r6, 8000f76 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
 8000f6c:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
 8000f6e:	2000      	movs	r0, #0
 8000f70:	e7d1      	b.n	8000f16 <prvCopyDataToQueue+0x12>
 8000f72:	4628      	mov	r0, r5
 8000f74:	e7cf      	b.n	8000f16 <prvCopyDataToQueue+0x12>
 8000f76:	2000      	movs	r0, #0
 8000f78:	e7cd      	b.n	8000f16 <prvCopyDataToQueue+0x12>

08000f7a <prvCopyDataFromQueue>:
{
 8000f7a:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8000f7c:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8000f7e:	b16a      	cbz	r2, 8000f9c <prvCopyDataFromQueue+0x22>
{
 8000f80:	b510      	push	{r4, lr}
 8000f82:	4608      	mov	r0, r1
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8000f84:	68d9      	ldr	r1, [r3, #12]
 8000f86:	4411      	add	r1, r2
 8000f88:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8000f8a:	689c      	ldr	r4, [r3, #8]
 8000f8c:	42a1      	cmp	r1, r4
 8000f8e:	d301      	bcc.n	8000f94 <prvCopyDataFromQueue+0x1a>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8000f90:	6819      	ldr	r1, [r3, #0]
 8000f92:	60d9      	str	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8000f94:	68d9      	ldr	r1, [r3, #12]
 8000f96:	f003 f899 	bl	80040cc <memcpy>
}
 8000f9a:	bd10      	pop	{r4, pc}
 8000f9c:	4770      	bx	lr

08000f9e <prvUnlockQueue>:
{
 8000f9e:	b538      	push	{r3, r4, r5, lr}
 8000fa0:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 8000fa2:	f7ff fe3f 	bl	8000c24 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8000fa6:	f895 4045 	ldrb.w	r4, [r5, #69]	@ 0x45
 8000faa:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8000fac:	e001      	b.n	8000fb2 <prvUnlockQueue+0x14>
			--cTxLock;
 8000fae:	3c01      	subs	r4, #1
 8000fb0:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8000fb2:	2c00      	cmp	r4, #0
 8000fb4:	dd0a      	ble.n	8000fcc <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000fb6:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8000fb8:	b143      	cbz	r3, 8000fcc <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000fba:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 8000fbe:	f002 fc89 	bl	80038d4 <xTaskRemoveFromEventList>
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	d0f3      	beq.n	8000fae <prvUnlockQueue+0x10>
						vTaskMissedYield();
 8000fc6:	f002 fd1b 	bl	8003a00 <vTaskMissedYield>
 8000fca:	e7f0      	b.n	8000fae <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
 8000fcc:	23ff      	movs	r3, #255	@ 0xff
 8000fce:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
	taskEXIT_CRITICAL();
 8000fd2:	f7ff fe49 	bl	8000c68 <vPortExitCritical>
	taskENTER_CRITICAL();
 8000fd6:	f7ff fe25 	bl	8000c24 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8000fda:	f895 4044 	ldrb.w	r4, [r5, #68]	@ 0x44
 8000fde:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8000fe0:	e001      	b.n	8000fe6 <prvUnlockQueue+0x48>
				--cRxLock;
 8000fe2:	3c01      	subs	r4, #1
 8000fe4:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8000fe6:	2c00      	cmp	r4, #0
 8000fe8:	dd0a      	ble.n	8001000 <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000fea:	692b      	ldr	r3, [r5, #16]
 8000fec:	b143      	cbz	r3, 8001000 <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000fee:	f105 0010 	add.w	r0, r5, #16
 8000ff2:	f002 fc6f 	bl	80038d4 <xTaskRemoveFromEventList>
 8000ff6:	2800      	cmp	r0, #0
 8000ff8:	d0f3      	beq.n	8000fe2 <prvUnlockQueue+0x44>
					vTaskMissedYield();
 8000ffa:	f002 fd01 	bl	8003a00 <vTaskMissedYield>
 8000ffe:	e7f0      	b.n	8000fe2 <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
 8001000:	23ff      	movs	r3, #255	@ 0xff
 8001002:	f885 3044 	strb.w	r3, [r5, #68]	@ 0x44
	taskEXIT_CRITICAL();
 8001006:	f7ff fe2f 	bl	8000c68 <vPortExitCritical>
}
 800100a:	bd38      	pop	{r3, r4, r5, pc}

0800100c <xQueueGenericReset>:
{
 800100c:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 800100e:	b1e0      	cbz	r0, 800104a <xQueueGenericReset+0x3e>
 8001010:	460d      	mov	r5, r1
 8001012:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8001014:	f7ff fe06 	bl	8000c24 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001018:	6823      	ldr	r3, [r4, #0]
 800101a:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800101c:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 800101e:	fb01 3002 	mla	r0, r1, r2, r3
 8001022:	60a0      	str	r0, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001024:	2000      	movs	r0, #0
 8001026:	63a0      	str	r0, [r4, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001028:	6063      	str	r3, [r4, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800102a:	3a01      	subs	r2, #1
 800102c:	fb02 3301 	mla	r3, r2, r1, r3
 8001030:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001032:	23ff      	movs	r3, #255	@ 0xff
 8001034:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001038:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
		if( xNewQueue == pdFALSE )
 800103c:	b9fd      	cbnz	r5, 800107e <xQueueGenericReset+0x72>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800103e:	6923      	ldr	r3, [r4, #16]
 8001040:	b963      	cbnz	r3, 800105c <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
 8001042:	f7ff fe11 	bl	8000c68 <vPortExitCritical>
}
 8001046:	2001      	movs	r0, #1
 8001048:	bd38      	pop	{r3, r4, r5, pc}
 800104a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800104e:	f383 8811 	msr	BASEPRI, r3
 8001052:	f3bf 8f6f 	isb	sy
 8001056:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 800105a:	e7fe      	b.n	800105a <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800105c:	f104 0010 	add.w	r0, r4, #16
 8001060:	f002 fc38 	bl	80038d4 <xTaskRemoveFromEventList>
 8001064:	2800      	cmp	r0, #0
 8001066:	d0ec      	beq.n	8001042 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 8001068:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800106c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001070:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8001074:	f3bf 8f4f 	dsb	sy
 8001078:	f3bf 8f6f 	isb	sy
 800107c:	e7e1      	b.n	8001042 <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800107e:	f104 0010 	add.w	r0, r4, #16
 8001082:	f7ff fb99 	bl	80007b8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001086:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800108a:	f7ff fb95 	bl	80007b8 <vListInitialise>
 800108e:	e7d8      	b.n	8001042 <xQueueGenericReset+0x36>

08001090 <prvInitialiseNewQueue>:
{
 8001090:	b538      	push	{r3, r4, r5, lr}
 8001092:	461d      	mov	r5, r3
 8001094:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
 8001096:	460b      	mov	r3, r1
 8001098:	b949      	cbnz	r1, 80010ae <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800109a:	6024      	str	r4, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 800109c:	63e0      	str	r0, [r4, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800109e:	6423      	str	r3, [r4, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80010a0:	2101      	movs	r1, #1
 80010a2:	4620      	mov	r0, r4
 80010a4:	f7ff ffb2 	bl	800100c <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 80010a8:	f884 504c 	strb.w	r5, [r4, #76]	@ 0x4c
}
 80010ac:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80010ae:	6022      	str	r2, [r4, #0]
 80010b0:	e7f4      	b.n	800109c <prvInitialiseNewQueue+0xc>

080010b2 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80010b2:	b940      	cbnz	r0, 80010c6 <xQueueGenericCreateStatic+0x14>
 80010b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80010b8:	f383 8811 	msr	BASEPRI, r3
 80010bc:	f3bf 8f6f 	isb	sy
 80010c0:	f3bf 8f4f 	dsb	sy
 80010c4:	e7fe      	b.n	80010c4 <xQueueGenericCreateStatic+0x12>
	{
 80010c6:	b510      	push	{r4, lr}
 80010c8:	b084      	sub	sp, #16
 80010ca:	461c      	mov	r4, r3
 80010cc:	4684      	mov	ip, r0
		configASSERT( pxStaticQueue != NULL );
 80010ce:	b153      	cbz	r3, 80010e6 <xQueueGenericCreateStatic+0x34>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80010d0:	b192      	cbz	r2, 80010f8 <xQueueGenericCreateStatic+0x46>
 80010d2:	b989      	cbnz	r1, 80010f8 <xQueueGenericCreateStatic+0x46>
 80010d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80010d8:	f383 8811 	msr	BASEPRI, r3
 80010dc:	f3bf 8f6f 	isb	sy
 80010e0:	f3bf 8f4f 	dsb	sy
 80010e4:	e7fe      	b.n	80010e4 <xQueueGenericCreateStatic+0x32>
 80010e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80010ea:	f383 8811 	msr	BASEPRI, r3
 80010ee:	f3bf 8f6f 	isb	sy
 80010f2:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 80010f6:	e7fe      	b.n	80010f6 <xQueueGenericCreateStatic+0x44>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80010f8:	b16a      	cbz	r2, 8001116 <xQueueGenericCreateStatic+0x64>
			volatile size_t xSize = sizeof( StaticQueue_t );
 80010fa:	2350      	movs	r3, #80	@ 0x50
 80010fc:	9303      	str	r3, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 80010fe:	9b03      	ldr	r3, [sp, #12]
 8001100:	2b50      	cmp	r3, #80	@ 0x50
 8001102:	d013      	beq.n	800112c <xQueueGenericCreateStatic+0x7a>
 8001104:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001108:	f383 8811 	msr	BASEPRI, r3
 800110c:	f3bf 8f6f 	isb	sy
 8001110:	f3bf 8f4f 	dsb	sy
 8001114:	e7fe      	b.n	8001114 <xQueueGenericCreateStatic+0x62>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8001116:	2900      	cmp	r1, #0
 8001118:	d0ef      	beq.n	80010fa <xQueueGenericCreateStatic+0x48>
 800111a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800111e:	f383 8811 	msr	BASEPRI, r3
 8001122:	f3bf 8f6f 	isb	sy
 8001126:	f3bf 8f4f 	dsb	sy
 800112a:	e7fe      	b.n	800112a <xQueueGenericCreateStatic+0x78>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800112c:	9b03      	ldr	r3, [sp, #12]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800112e:	2301      	movs	r3, #1
 8001130:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001134:	9400      	str	r4, [sp, #0]
 8001136:	f89d 3018 	ldrb.w	r3, [sp, #24]
 800113a:	4660      	mov	r0, ip
 800113c:	f7ff ffa8 	bl	8001090 <prvInitialiseNewQueue>
	}
 8001140:	4620      	mov	r0, r4
 8001142:	b004      	add	sp, #16
 8001144:	bd10      	pop	{r4, pc}

08001146 <xQueueGenericSend>:
{
 8001146:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001148:	b085      	sub	sp, #20
 800114a:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 800114c:	b188      	cbz	r0, 8001172 <xQueueGenericSend+0x2c>
 800114e:	460f      	mov	r7, r1
 8001150:	461d      	mov	r5, r3
 8001152:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001154:	b1b1      	cbz	r1, 8001184 <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001156:	2d02      	cmp	r5, #2
 8001158:	d120      	bne.n	800119c <xQueueGenericSend+0x56>
 800115a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800115c:	2b01      	cmp	r3, #1
 800115e:	d01d      	beq.n	800119c <xQueueGenericSend+0x56>
 8001160:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001164:	f383 8811 	msr	BASEPRI, r3
 8001168:	f3bf 8f6f 	isb	sy
 800116c:	f3bf 8f4f 	dsb	sy
 8001170:	e7fe      	b.n	8001170 <xQueueGenericSend+0x2a>
 8001172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001176:	f383 8811 	msr	BASEPRI, r3
 800117a:	f3bf 8f6f 	isb	sy
 800117e:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8001182:	e7fe      	b.n	8001182 <xQueueGenericSend+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001184:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8001186:	2b00      	cmp	r3, #0
 8001188:	d0e5      	beq.n	8001156 <xQueueGenericSend+0x10>
 800118a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800118e:	f383 8811 	msr	BASEPRI, r3
 8001192:	f3bf 8f6f 	isb	sy
 8001196:	f3bf 8f4f 	dsb	sy
 800119a:	e7fe      	b.n	800119a <xQueueGenericSend+0x54>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800119c:	f002 fc36 	bl	8003a0c <xTaskGetSchedulerState>
 80011a0:	4606      	mov	r6, r0
 80011a2:	b958      	cbnz	r0, 80011bc <xQueueGenericSend+0x76>
 80011a4:	9b01      	ldr	r3, [sp, #4]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d048      	beq.n	800123c <xQueueGenericSend+0xf6>
 80011aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80011ae:	f383 8811 	msr	BASEPRI, r3
 80011b2:	f3bf 8f6f 	isb	sy
 80011b6:	f3bf 8f4f 	dsb	sy
 80011ba:	e7fe      	b.n	80011ba <xQueueGenericSend+0x74>
 80011bc:	2600      	movs	r6, #0
 80011be:	e03d      	b.n	800123c <xQueueGenericSend+0xf6>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80011c0:	462a      	mov	r2, r5
 80011c2:	4639      	mov	r1, r7
 80011c4:	4620      	mov	r0, r4
 80011c6:	f7ff fe9d 	bl	8000f04 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80011ca:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80011cc:	b97b      	cbnz	r3, 80011ee <xQueueGenericSend+0xa8>
					else if( xYieldRequired != pdFALSE )
 80011ce:	b148      	cbz	r0, 80011e4 <xQueueGenericSend+0x9e>
						queueYIELD_IF_USING_PREEMPTION();
 80011d0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80011d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80011d8:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80011dc:	f3bf 8f4f 	dsb	sy
 80011e0:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80011e4:	f7ff fd40 	bl	8000c68 <vPortExitCritical>
				return pdPASS;
 80011e8:	2001      	movs	r0, #1
}
 80011ea:	b005      	add	sp, #20
 80011ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80011ee:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80011f2:	f002 fb6f 	bl	80038d4 <xTaskRemoveFromEventList>
 80011f6:	2800      	cmp	r0, #0
 80011f8:	d0f4      	beq.n	80011e4 <xQueueGenericSend+0x9e>
							queueYIELD_IF_USING_PREEMPTION();
 80011fa:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80011fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001202:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8001206:	f3bf 8f4f 	dsb	sy
 800120a:	f3bf 8f6f 	isb	sy
 800120e:	e7e9      	b.n	80011e4 <xQueueGenericSend+0x9e>
					taskEXIT_CRITICAL();
 8001210:	f7ff fd2a 	bl	8000c68 <vPortExitCritical>
					return errQUEUE_FULL;
 8001214:	2000      	movs	r0, #0
 8001216:	e7e8      	b.n	80011ea <xQueueGenericSend+0xa4>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001218:	a802      	add	r0, sp, #8
 800121a:	f002 fba1 	bl	8003960 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800121e:	2601      	movs	r6, #1
 8001220:	e019      	b.n	8001256 <xQueueGenericSend+0x110>
		prvLockQueue( pxQueue );
 8001222:	2300      	movs	r3, #0
 8001224:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8001228:	e021      	b.n	800126e <xQueueGenericSend+0x128>
 800122a:	2300      	movs	r3, #0
 800122c:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8001230:	e023      	b.n	800127a <xQueueGenericSend+0x134>
				prvUnlockQueue( pxQueue );
 8001232:	4620      	mov	r0, r4
 8001234:	f7ff feb3 	bl	8000f9e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001238:	f002 fa24 	bl	8003684 <xTaskResumeAll>
		taskENTER_CRITICAL();
 800123c:	f7ff fcf2 	bl	8000c24 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001240:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001242:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001244:	429a      	cmp	r2, r3
 8001246:	d3bb      	bcc.n	80011c0 <xQueueGenericSend+0x7a>
 8001248:	2d02      	cmp	r5, #2
 800124a:	d0b9      	beq.n	80011c0 <xQueueGenericSend+0x7a>
				if( xTicksToWait == ( TickType_t ) 0 )
 800124c:	9b01      	ldr	r3, [sp, #4]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d0de      	beq.n	8001210 <xQueueGenericSend+0xca>
				else if( xEntryTimeSet == pdFALSE )
 8001252:	2e00      	cmp	r6, #0
 8001254:	d0e0      	beq.n	8001218 <xQueueGenericSend+0xd2>
		taskEXIT_CRITICAL();
 8001256:	f7ff fd07 	bl	8000c68 <vPortExitCritical>
		vTaskSuspendAll();
 800125a:	f002 f979 	bl	8003550 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800125e:	f7ff fce1 	bl	8000c24 <vPortEnterCritical>
 8001262:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 8001266:	b252      	sxtb	r2, r2
 8001268:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800126c:	d0d9      	beq.n	8001222 <xQueueGenericSend+0xdc>
 800126e:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 8001272:	b252      	sxtb	r2, r2
 8001274:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8001278:	d0d7      	beq.n	800122a <xQueueGenericSend+0xe4>
 800127a:	f7ff fcf5 	bl	8000c68 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800127e:	a901      	add	r1, sp, #4
 8001280:	a802      	add	r0, sp, #8
 8001282:	f002 fb79 	bl	8003978 <xTaskCheckForTimeOut>
 8001286:	b9d8      	cbnz	r0, 80012c0 <xQueueGenericSend+0x17a>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001288:	4620      	mov	r0, r4
 800128a:	f7ff fe1f 	bl	8000ecc <prvIsQueueFull>
 800128e:	2800      	cmp	r0, #0
 8001290:	d0cf      	beq.n	8001232 <xQueueGenericSend+0xec>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001292:	9901      	ldr	r1, [sp, #4]
 8001294:	f104 0010 	add.w	r0, r4, #16
 8001298:	f002 fae8 	bl	800386c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800129c:	4620      	mov	r0, r4
 800129e:	f7ff fe7e 	bl	8000f9e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80012a2:	f002 f9ef 	bl	8003684 <xTaskResumeAll>
 80012a6:	2800      	cmp	r0, #0
 80012a8:	d1c8      	bne.n	800123c <xQueueGenericSend+0xf6>
					portYIELD_WITHIN_API();
 80012aa:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80012ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80012b2:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80012b6:	f3bf 8f4f 	dsb	sy
 80012ba:	f3bf 8f6f 	isb	sy
 80012be:	e7bd      	b.n	800123c <xQueueGenericSend+0xf6>
			prvUnlockQueue( pxQueue );
 80012c0:	4620      	mov	r0, r4
 80012c2:	f7ff fe6c 	bl	8000f9e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80012c6:	f002 f9dd 	bl	8003684 <xTaskResumeAll>
			return errQUEUE_FULL;
 80012ca:	2000      	movs	r0, #0
 80012cc:	e78d      	b.n	80011ea <xQueueGenericSend+0xa4>

080012ce <xQueueGenericSendFromISR>:
{
 80012ce:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 80012d2:	b190      	cbz	r0, 80012fa <xQueueGenericSendFromISR+0x2c>
 80012d4:	460f      	mov	r7, r1
 80012d6:	4616      	mov	r6, r2
 80012d8:	461c      	mov	r4, r3
 80012da:	4605      	mov	r5, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80012dc:	b1b1      	cbz	r1, 800130c <xQueueGenericSendFromISR+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80012de:	2c02      	cmp	r4, #2
 80012e0:	d120      	bne.n	8001324 <xQueueGenericSendFromISR+0x56>
 80012e2:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d01d      	beq.n	8001324 <xQueueGenericSendFromISR+0x56>
 80012e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80012ec:	f383 8811 	msr	BASEPRI, r3
 80012f0:	f3bf 8f6f 	isb	sy
 80012f4:	f3bf 8f4f 	dsb	sy
 80012f8:	e7fe      	b.n	80012f8 <xQueueGenericSendFromISR+0x2a>
 80012fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80012fe:	f383 8811 	msr	BASEPRI, r3
 8001302:	f3bf 8f6f 	isb	sy
 8001306:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 800130a:	e7fe      	b.n	800130a <xQueueGenericSendFromISR+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800130c:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800130e:	2b00      	cmp	r3, #0
 8001310:	d0e5      	beq.n	80012de <xQueueGenericSendFromISR+0x10>
 8001312:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001316:	f383 8811 	msr	BASEPRI, r3
 800131a:	f3bf 8f6f 	isb	sy
 800131e:	f3bf 8f4f 	dsb	sy
 8001322:	e7fe      	b.n	8001322 <xQueueGenericSendFromISR+0x54>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001324:	f7ff fda4 	bl	8000e70 <vPortValidateInterruptPriority>
	__asm volatile
 8001328:	f3ef 8811 	mrs	r8, BASEPRI
 800132c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001330:	f383 8811 	msr	BASEPRI, r3
 8001334:	f3bf 8f6f 	isb	sy
 8001338:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800133c:	6baa      	ldr	r2, [r5, #56]	@ 0x38
 800133e:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8001340:	429a      	cmp	r2, r3
 8001342:	d306      	bcc.n	8001352 <xQueueGenericSendFromISR+0x84>
 8001344:	2c02      	cmp	r4, #2
 8001346:	d004      	beq.n	8001352 <xQueueGenericSendFromISR+0x84>
			xReturn = errQUEUE_FULL;
 8001348:	2000      	movs	r0, #0
	__asm volatile
 800134a:	f388 8811 	msr	BASEPRI, r8
}
 800134e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			const int8_t cTxLock = pxQueue->cTxLock;
 8001352:	f895 9045 	ldrb.w	r9, [r5, #69]	@ 0x45
 8001356:	fa4f f989 	sxtb.w	r9, r9
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800135a:	6bab      	ldr	r3, [r5, #56]	@ 0x38
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800135c:	4622      	mov	r2, r4
 800135e:	4639      	mov	r1, r7
 8001360:	4628      	mov	r0, r5
 8001362:	f7ff fdcf 	bl	8000f04 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8001366:	f1b9 3fff 	cmp.w	r9, #4294967295	@ 0xffffffff
 800136a:	d006      	beq.n	800137a <xQueueGenericSendFromISR+0xac>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800136c:	f109 0301 	add.w	r3, r9, #1
 8001370:	b25b      	sxtb	r3, r3
 8001372:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
			xReturn = pdPASS;
 8001376:	2001      	movs	r0, #1
 8001378:	e7e7      	b.n	800134a <xQueueGenericSendFromISR+0x7c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800137a:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 800137c:	b90b      	cbnz	r3, 8001382 <xQueueGenericSendFromISR+0xb4>
			xReturn = pdPASS;
 800137e:	2001      	movs	r0, #1
 8001380:	e7e3      	b.n	800134a <xQueueGenericSendFromISR+0x7c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001382:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 8001386:	f002 faa5 	bl	80038d4 <xTaskRemoveFromEventList>
 800138a:	b118      	cbz	r0, 8001394 <xQueueGenericSendFromISR+0xc6>
							if( pxHigherPriorityTaskWoken != NULL )
 800138c:	b126      	cbz	r6, 8001398 <xQueueGenericSendFromISR+0xca>
								*pxHigherPriorityTaskWoken = pdTRUE;
 800138e:	2001      	movs	r0, #1
 8001390:	6030      	str	r0, [r6, #0]
 8001392:	e7da      	b.n	800134a <xQueueGenericSendFromISR+0x7c>
			xReturn = pdPASS;
 8001394:	2001      	movs	r0, #1
 8001396:	e7d8      	b.n	800134a <xQueueGenericSendFromISR+0x7c>
 8001398:	2001      	movs	r0, #1
 800139a:	e7d6      	b.n	800134a <xQueueGenericSendFromISR+0x7c>

0800139c <xQueueReceive>:
{
 800139c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800139e:	b085      	sub	sp, #20
 80013a0:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 80013a2:	b190      	cbz	r0, 80013ca <xQueueReceive+0x2e>
 80013a4:	460f      	mov	r7, r1
 80013a6:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80013a8:	b1c1      	cbz	r1, 80013dc <xQueueReceive+0x40>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80013aa:	f002 fb2f 	bl	8003a0c <xTaskGetSchedulerState>
 80013ae:	4606      	mov	r6, r0
 80013b0:	bb00      	cbnz	r0, 80013f4 <xQueueReceive+0x58>
 80013b2:	9b01      	ldr	r3, [sp, #4]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d05e      	beq.n	8001476 <xQueueReceive+0xda>
	__asm volatile
 80013b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80013bc:	f383 8811 	msr	BASEPRI, r3
 80013c0:	f3bf 8f6f 	isb	sy
 80013c4:	f3bf 8f4f 	dsb	sy
 80013c8:	e7fe      	b.n	80013c8 <xQueueReceive+0x2c>
 80013ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80013ce:	f383 8811 	msr	BASEPRI, r3
 80013d2:	f3bf 8f6f 	isb	sy
 80013d6:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 80013da:	e7fe      	b.n	80013da <xQueueReceive+0x3e>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80013dc:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d0e3      	beq.n	80013aa <xQueueReceive+0xe>
 80013e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80013e6:	f383 8811 	msr	BASEPRI, r3
 80013ea:	f3bf 8f6f 	isb	sy
 80013ee:	f3bf 8f4f 	dsb	sy
 80013f2:	e7fe      	b.n	80013f2 <xQueueReceive+0x56>
 80013f4:	2600      	movs	r6, #0
 80013f6:	e03e      	b.n	8001476 <xQueueReceive+0xda>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80013f8:	4639      	mov	r1, r7
 80013fa:	4620      	mov	r0, r4
 80013fc:	f7ff fdbd 	bl	8000f7a <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001400:	3d01      	subs	r5, #1
 8001402:	63a5      	str	r5, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001404:	6923      	ldr	r3, [r4, #16]
 8001406:	b923      	cbnz	r3, 8001412 <xQueueReceive+0x76>
				taskEXIT_CRITICAL();
 8001408:	f7ff fc2e 	bl	8000c68 <vPortExitCritical>
				return pdPASS;
 800140c:	2001      	movs	r0, #1
}
 800140e:	b005      	add	sp, #20
 8001410:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001412:	f104 0010 	add.w	r0, r4, #16
 8001416:	f002 fa5d 	bl	80038d4 <xTaskRemoveFromEventList>
 800141a:	2800      	cmp	r0, #0
 800141c:	d0f4      	beq.n	8001408 <xQueueReceive+0x6c>
						queueYIELD_IF_USING_PREEMPTION();
 800141e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8001422:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001426:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800142a:	f3bf 8f4f 	dsb	sy
 800142e:	f3bf 8f6f 	isb	sy
 8001432:	e7e9      	b.n	8001408 <xQueueReceive+0x6c>
					taskEXIT_CRITICAL();
 8001434:	f7ff fc18 	bl	8000c68 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8001438:	2000      	movs	r0, #0
 800143a:	e7e8      	b.n	800140e <xQueueReceive+0x72>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800143c:	a802      	add	r0, sp, #8
 800143e:	f002 fa8f 	bl	8003960 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001442:	2601      	movs	r6, #1
 8001444:	e021      	b.n	800148a <xQueueReceive+0xee>
		prvLockQueue( pxQueue );
 8001446:	2300      	movs	r3, #0
 8001448:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800144c:	e029      	b.n	80014a2 <xQueueReceive+0x106>
 800144e:	2300      	movs	r3, #0
 8001450:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8001454:	e02b      	b.n	80014ae <xQueueReceive+0x112>
				prvUnlockQueue( pxQueue );
 8001456:	4620      	mov	r0, r4
 8001458:	f7ff fda1 	bl	8000f9e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800145c:	f002 f912 	bl	8003684 <xTaskResumeAll>
 8001460:	e009      	b.n	8001476 <xQueueReceive+0xda>
			prvUnlockQueue( pxQueue );
 8001462:	4620      	mov	r0, r4
 8001464:	f7ff fd9b 	bl	8000f9e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001468:	f002 f90c 	bl	8003684 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800146c:	4620      	mov	r0, r4
 800146e:	f7ff fd3c 	bl	8000eea <prvIsQueueEmpty>
 8001472:	2800      	cmp	r0, #0
 8001474:	d13f      	bne.n	80014f6 <xQueueReceive+0x15a>
		taskENTER_CRITICAL();
 8001476:	f7ff fbd5 	bl	8000c24 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800147a:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800147c:	2d00      	cmp	r5, #0
 800147e:	d1bb      	bne.n	80013f8 <xQueueReceive+0x5c>
				if( xTicksToWait == ( TickType_t ) 0 )
 8001480:	9b01      	ldr	r3, [sp, #4]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d0d6      	beq.n	8001434 <xQueueReceive+0x98>
				else if( xEntryTimeSet == pdFALSE )
 8001486:	2e00      	cmp	r6, #0
 8001488:	d0d8      	beq.n	800143c <xQueueReceive+0xa0>
		taskEXIT_CRITICAL();
 800148a:	f7ff fbed 	bl	8000c68 <vPortExitCritical>
		vTaskSuspendAll();
 800148e:	f002 f85f 	bl	8003550 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001492:	f7ff fbc7 	bl	8000c24 <vPortEnterCritical>
 8001496:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800149a:	b25b      	sxtb	r3, r3
 800149c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80014a0:	d0d1      	beq.n	8001446 <xQueueReceive+0xaa>
 80014a2:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80014a6:	b25b      	sxtb	r3, r3
 80014a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80014ac:	d0cf      	beq.n	800144e <xQueueReceive+0xb2>
 80014ae:	f7ff fbdb 	bl	8000c68 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80014b2:	a901      	add	r1, sp, #4
 80014b4:	a802      	add	r0, sp, #8
 80014b6:	f002 fa5f 	bl	8003978 <xTaskCheckForTimeOut>
 80014ba:	2800      	cmp	r0, #0
 80014bc:	d1d1      	bne.n	8001462 <xQueueReceive+0xc6>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80014be:	4620      	mov	r0, r4
 80014c0:	f7ff fd13 	bl	8000eea <prvIsQueueEmpty>
 80014c4:	2800      	cmp	r0, #0
 80014c6:	d0c6      	beq.n	8001456 <xQueueReceive+0xba>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80014c8:	9901      	ldr	r1, [sp, #4]
 80014ca:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80014ce:	f002 f9cd 	bl	800386c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80014d2:	4620      	mov	r0, r4
 80014d4:	f7ff fd63 	bl	8000f9e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80014d8:	f002 f8d4 	bl	8003684 <xTaskResumeAll>
 80014dc:	2800      	cmp	r0, #0
 80014de:	d1ca      	bne.n	8001476 <xQueueReceive+0xda>
					portYIELD_WITHIN_API();
 80014e0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80014e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80014e8:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80014ec:	f3bf 8f4f 	dsb	sy
 80014f0:	f3bf 8f6f 	isb	sy
 80014f4:	e7bf      	b.n	8001476 <xQueueReceive+0xda>
				return errQUEUE_EMPTY;
 80014f6:	2000      	movs	r0, #0
 80014f8:	e789      	b.n	800140e <xQueueReceive+0x72>
	...

080014fc <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80014fc:	2300      	movs	r3, #0
 80014fe:	2b07      	cmp	r3, #7
 8001500:	d80c      	bhi.n	800151c <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8001502:	4a07      	ldr	r2, [pc, #28]	@ (8001520 <vQueueAddToRegistry+0x24>)
 8001504:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8001508:	b10a      	cbz	r2, 800150e <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800150a:	3301      	adds	r3, #1
 800150c:	e7f7      	b.n	80014fe <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800150e:	4a04      	ldr	r2, [pc, #16]	@ (8001520 <vQueueAddToRegistry+0x24>)
 8001510:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8001514:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8001518:	6050      	str	r0, [r2, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800151a:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	2000472c 	.word	0x2000472c

08001524 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8001524:	b570      	push	{r4, r5, r6, lr}
 8001526:	4604      	mov	r4, r0
 8001528:	460d      	mov	r5, r1
 800152a:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800152c:	f7ff fb7a 	bl	8000c24 <vPortEnterCritical>
 8001530:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8001534:	b25b      	sxtb	r3, r3
 8001536:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800153a:	d00d      	beq.n	8001558 <vQueueWaitForMessageRestricted+0x34>
 800153c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8001540:	b25b      	sxtb	r3, r3
 8001542:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001546:	d00b      	beq.n	8001560 <vQueueWaitForMessageRestricted+0x3c>
 8001548:	f7ff fb8e 	bl	8000c68 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800154c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800154e:	b15b      	cbz	r3, 8001568 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8001550:	4620      	mov	r0, r4
 8001552:	f7ff fd24 	bl	8000f9e <prvUnlockQueue>
	}
 8001556:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
 8001558:	2300      	movs	r3, #0
 800155a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800155e:	e7ed      	b.n	800153c <vQueueWaitForMessageRestricted+0x18>
 8001560:	2300      	movs	r3, #0
 8001562:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8001566:	e7ef      	b.n	8001548 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8001568:	4632      	mov	r2, r6
 800156a:	4629      	mov	r1, r5
 800156c:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8001570:	f002 f994 	bl	800389c <vTaskPlaceOnEventListRestricted>
 8001574:	e7ec      	b.n	8001550 <vQueueWaitForMessageRestricted+0x2c>
	...

08001578 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001578:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800157a:	4b0b      	ldr	r3, [pc, #44]	@ (80015a8 <HAL_Init+0x30>)
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001582:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800158a:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001592:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001594:	2003      	movs	r0, #3
 8001596:	f000 f871 	bl	800167c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800159a:	200f      	movs	r0, #15
 800159c:	f001 fc0c 	bl	8002db8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015a0:	f000 fcc2 	bl	8001f28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 80015a4:	2000      	movs	r0, #0
 80015a6:	bd08      	pop	{r3, pc}
 80015a8:	40023c00 	.word	0x40023c00

080015ac <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80015ac:	4a03      	ldr	r2, [pc, #12]	@ (80015bc <HAL_IncTick+0x10>)
 80015ae:	6811      	ldr	r1, [r2, #0]
 80015b0:	4b03      	ldr	r3, [pc, #12]	@ (80015c0 <HAL_IncTick+0x14>)
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	440b      	add	r3, r1
 80015b6:	6013      	str	r3, [r2, #0]
}
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	2000476c 	.word	0x2000476c
 80015c0:	20000004 	.word	0x20000004

080015c4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80015c4:	4b01      	ldr	r3, [pc, #4]	@ (80015cc <HAL_GetTick+0x8>)
 80015c6:	6818      	ldr	r0, [r3, #0]
}
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	2000476c 	.word	0x2000476c

080015d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015d0:	b538      	push	{r3, r4, r5, lr}
 80015d2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80015d4:	f7ff fff6 	bl	80015c4 <HAL_GetTick>
 80015d8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015da:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 80015de:	d002      	beq.n	80015e6 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80015e0:	4b04      	ldr	r3, [pc, #16]	@ (80015f4 <HAL_Delay+0x24>)
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80015e6:	f7ff ffed 	bl	80015c4 <HAL_GetTick>
 80015ea:	1b40      	subs	r0, r0, r5
 80015ec:	42a0      	cmp	r0, r4
 80015ee:	d3fa      	bcc.n	80015e6 <HAL_Delay+0x16>
  {
  }
}
 80015f0:	bd38      	pop	{r3, r4, r5, pc}
 80015f2:	bf00      	nop
 80015f4:	20000004 	.word	0x20000004

080015f8 <__NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80015f8:	2800      	cmp	r0, #0
 80015fa:	db07      	blt.n	800160c <__NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015fc:	f000 021f 	and.w	r2, r0, #31
 8001600:	0940      	lsrs	r0, r0, #5
 8001602:	2301      	movs	r3, #1
 8001604:	4093      	lsls	r3, r2
 8001606:	4a02      	ldr	r2, [pc, #8]	@ (8001610 <__NVIC_EnableIRQ+0x18>)
 8001608:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	e000e100 	.word	0xe000e100

08001614 <__NVIC_SetPriority>:
  if ((int32_t)(IRQn) >= 0)
 8001614:	2800      	cmp	r0, #0
 8001616:	db08      	blt.n	800162a <__NVIC_SetPriority+0x16>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001618:	0109      	lsls	r1, r1, #4
 800161a:	b2c9      	uxtb	r1, r1
 800161c:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8001620:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8001624:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8001628:	4770      	bx	lr
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800162a:	f000 000f 	and.w	r0, r0, #15
 800162e:	0109      	lsls	r1, r1, #4
 8001630:	b2c9      	uxtb	r1, r1
 8001632:	4b01      	ldr	r3, [pc, #4]	@ (8001638 <__NVIC_SetPriority+0x24>)
 8001634:	5419      	strb	r1, [r3, r0]
  }
}
 8001636:	4770      	bx	lr
 8001638:	e000ed14 	.word	0xe000ed14

0800163c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800163c:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800163e:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001642:	f1c0 0c07 	rsb	ip, r0, #7
 8001646:	f1bc 0f04 	cmp.w	ip, #4
 800164a:	bf28      	it	cs
 800164c:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001650:	1d03      	adds	r3, r0, #4
 8001652:	2b06      	cmp	r3, #6
 8001654:	d90f      	bls.n	8001676 <NVIC_EncodePriority+0x3a>
 8001656:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001658:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 800165c:	fa0e f00c 	lsl.w	r0, lr, ip
 8001660:	ea21 0100 	bic.w	r1, r1, r0
 8001664:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001666:	fa0e fe03 	lsl.w	lr, lr, r3
 800166a:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 800166e:	ea41 0002 	orr.w	r0, r1, r2
 8001672:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001676:	2300      	movs	r3, #0
 8001678:	e7ee      	b.n	8001658 <NVIC_EncodePriority+0x1c>
	...

0800167c <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800167c:	4a07      	ldr	r2, [pc, #28]	@ (800169c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800167e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001680:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001684:	041b      	lsls	r3, r3, #16
 8001686:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001688:	0200      	lsls	r0, r0, #8
 800168a:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800168e:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8001690:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001694:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8001698:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800169a:	4770      	bx	lr
 800169c:	e000ed00 	.word	0xe000ed00

080016a0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016a0:	b510      	push	{r4, lr}
 80016a2:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016a4:	4b05      	ldr	r3, [pc, #20]	@ (80016bc <HAL_NVIC_SetPriority+0x1c>)
 80016a6:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016a8:	f3c0 2002 	ubfx	r0, r0, #8, #3
 80016ac:	f7ff ffc6 	bl	800163c <NVIC_EncodePriority>
 80016b0:	4601      	mov	r1, r0
 80016b2:	4620      	mov	r0, r4
 80016b4:	f7ff ffae 	bl	8001614 <__NVIC_SetPriority>
}
 80016b8:	bd10      	pop	{r4, pc}
 80016ba:	bf00      	nop
 80016bc:	e000ed00 	.word	0xe000ed00

080016c0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016c0:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016c2:	f7ff ff99 	bl	80015f8 <__NVIC_EnableIRQ>
}
 80016c6:	bd08      	pop	{r3, pc}

080016c8 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016c8:	2300      	movs	r3, #0
 80016ca:	2b0f      	cmp	r3, #15
 80016cc:	f200 80e3 	bhi.w	8001896 <HAL_GPIO_Init+0x1ce>
{
 80016d0:	b570      	push	{r4, r5, r6, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	e065      	b.n	80017a2 <HAL_GPIO_Init+0xda>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80016d6:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80016d8:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80016dc:	2403      	movs	r4, #3
 80016de:	fa04 f40e 	lsl.w	r4, r4, lr
 80016e2:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016e6:	68cc      	ldr	r4, [r1, #12]
 80016e8:	fa04 f40e 	lsl.w	r4, r4, lr
 80016ec:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 80016ee:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016f0:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016f2:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016f6:	684a      	ldr	r2, [r1, #4]
 80016f8:	f3c2 1200 	ubfx	r2, r2, #4, #1
 80016fc:	409a      	lsls	r2, r3
 80016fe:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8001700:	6042      	str	r2, [r0, #4]
 8001702:	e05c      	b.n	80017be <HAL_GPIO_Init+0xf6>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001704:	08dc      	lsrs	r4, r3, #3
 8001706:	3408      	adds	r4, #8
 8001708:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800170c:	f003 0507 	and.w	r5, r3, #7
 8001710:	00ad      	lsls	r5, r5, #2
 8001712:	f04f 0e0f 	mov.w	lr, #15
 8001716:	fa0e fe05 	lsl.w	lr, lr, r5
 800171a:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800171e:	690a      	ldr	r2, [r1, #16]
 8001720:	40aa      	lsls	r2, r5
 8001722:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 8001726:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 800172a:	e05c      	b.n	80017e6 <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800172c:	2206      	movs	r2, #6
 800172e:	e000      	b.n	8001732 <HAL_GPIO_Init+0x6a>
 8001730:	2200      	movs	r2, #0
 8001732:	fa02 f20e 	lsl.w	r2, r2, lr
 8001736:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001738:	3402      	adds	r4, #2
 800173a:	4d57      	ldr	r5, [pc, #348]	@ (8001898 <HAL_GPIO_Init+0x1d0>)
 800173c:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001740:	4a56      	ldr	r2, [pc, #344]	@ (800189c <HAL_GPIO_Init+0x1d4>)
 8001742:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8001744:	ea6f 020c 	mvn.w	r2, ip
 8001748:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800174c:	684e      	ldr	r6, [r1, #4]
 800174e:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 8001752:	d001      	beq.n	8001758 <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 8001754:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 8001758:	4c50      	ldr	r4, [pc, #320]	@ (800189c <HAL_GPIO_Init+0x1d4>)
 800175a:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 800175c:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 800175e:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001762:	684e      	ldr	r6, [r1, #4]
 8001764:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 8001768:	d001      	beq.n	800176e <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 800176a:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->FTSR = temp;
 800176e:	4c4b      	ldr	r4, [pc, #300]	@ (800189c <HAL_GPIO_Init+0x1d4>)
 8001770:	60e5      	str	r5, [r4, #12]

        temp = EXTI->EMR;
 8001772:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8001774:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001778:	684e      	ldr	r6, [r1, #4]
 800177a:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 800177e:	d001      	beq.n	8001784 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 8001780:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 8001784:	4c45      	ldr	r4, [pc, #276]	@ (800189c <HAL_GPIO_Init+0x1d4>)
 8001786:	6065      	str	r5, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001788:	6824      	ldr	r4, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 800178a:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800178c:	684d      	ldr	r5, [r1, #4]
 800178e:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 8001792:	d001      	beq.n	8001798 <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 8001794:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->IMR = temp;
 8001798:	4c40      	ldr	r4, [pc, #256]	@ (800189c <HAL_GPIO_Init+0x1d4>)
 800179a:	6022      	str	r2, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800179c:	3301      	adds	r3, #1
 800179e:	2b0f      	cmp	r3, #15
 80017a0:	d877      	bhi.n	8001892 <HAL_GPIO_Init+0x1ca>
    ioposition = 0x01U << position;
 80017a2:	2201      	movs	r2, #1
 80017a4:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017a6:	680c      	ldr	r4, [r1, #0]
 80017a8:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 80017ac:	ea32 0404 	bics.w	r4, r2, r4
 80017b0:	d1f4      	bne.n	800179c <HAL_GPIO_Init+0xd4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017b2:	684c      	ldr	r4, [r1, #4]
 80017b4:	f004 0403 	and.w	r4, r4, #3
 80017b8:	3c01      	subs	r4, #1
 80017ba:	2c01      	cmp	r4, #1
 80017bc:	d98b      	bls.n	80016d6 <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017be:	684a      	ldr	r2, [r1, #4]
 80017c0:	f002 0203 	and.w	r2, r2, #3
 80017c4:	2a03      	cmp	r2, #3
 80017c6:	d009      	beq.n	80017dc <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 80017c8:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80017ca:	005d      	lsls	r5, r3, #1
 80017cc:	2203      	movs	r2, #3
 80017ce:	40aa      	lsls	r2, r5
 80017d0:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017d4:	688a      	ldr	r2, [r1, #8]
 80017d6:	40aa      	lsls	r2, r5
 80017d8:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 80017da:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017dc:	684a      	ldr	r2, [r1, #4]
 80017de:	f002 0203 	and.w	r2, r2, #3
 80017e2:	2a02      	cmp	r2, #2
 80017e4:	d08e      	beq.n	8001704 <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 80017e6:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80017e8:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80017ec:	2203      	movs	r2, #3
 80017ee:	fa02 f20e 	lsl.w	r2, r2, lr
 80017f2:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017f6:	684a      	ldr	r2, [r1, #4]
 80017f8:	f002 0203 	and.w	r2, r2, #3
 80017fc:	fa02 f20e 	lsl.w	r2, r2, lr
 8001800:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8001802:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001804:	684a      	ldr	r2, [r1, #4]
 8001806:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
 800180a:	d0c7      	beq.n	800179c <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800180c:	2200      	movs	r2, #0
 800180e:	9201      	str	r2, [sp, #4]
 8001810:	4a23      	ldr	r2, [pc, #140]	@ (80018a0 <HAL_GPIO_Init+0x1d8>)
 8001812:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 8001814:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8001818:	6454      	str	r4, [r2, #68]	@ 0x44
 800181a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800181c:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8001820:	9201      	str	r2, [sp, #4]
 8001822:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001824:	089c      	lsrs	r4, r3, #2
 8001826:	1ca5      	adds	r5, r4, #2
 8001828:	4a1b      	ldr	r2, [pc, #108]	@ (8001898 <HAL_GPIO_Init+0x1d0>)
 800182a:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800182e:	f003 0e03 	and.w	lr, r3, #3
 8001832:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001836:	220f      	movs	r2, #15
 8001838:	fa02 f20e 	lsl.w	r2, r2, lr
 800183c:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001840:	4a18      	ldr	r2, [pc, #96]	@ (80018a4 <HAL_GPIO_Init+0x1dc>)
 8001842:	4290      	cmp	r0, r2
 8001844:	f43f af74 	beq.w	8001730 <HAL_GPIO_Init+0x68>
 8001848:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800184c:	4290      	cmp	r0, r2
 800184e:	d016      	beq.n	800187e <HAL_GPIO_Init+0x1b6>
 8001850:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001854:	4290      	cmp	r0, r2
 8001856:	d014      	beq.n	8001882 <HAL_GPIO_Init+0x1ba>
 8001858:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800185c:	4290      	cmp	r0, r2
 800185e:	d012      	beq.n	8001886 <HAL_GPIO_Init+0x1be>
 8001860:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001864:	4290      	cmp	r0, r2
 8001866:	d010      	beq.n	800188a <HAL_GPIO_Init+0x1c2>
 8001868:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800186c:	4290      	cmp	r0, r2
 800186e:	d00e      	beq.n	800188e <HAL_GPIO_Init+0x1c6>
 8001870:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001874:	4290      	cmp	r0, r2
 8001876:	f43f af59 	beq.w	800172c <HAL_GPIO_Init+0x64>
 800187a:	2207      	movs	r2, #7
 800187c:	e759      	b.n	8001732 <HAL_GPIO_Init+0x6a>
 800187e:	2201      	movs	r2, #1
 8001880:	e757      	b.n	8001732 <HAL_GPIO_Init+0x6a>
 8001882:	2202      	movs	r2, #2
 8001884:	e755      	b.n	8001732 <HAL_GPIO_Init+0x6a>
 8001886:	2203      	movs	r2, #3
 8001888:	e753      	b.n	8001732 <HAL_GPIO_Init+0x6a>
 800188a:	2204      	movs	r2, #4
 800188c:	e751      	b.n	8001732 <HAL_GPIO_Init+0x6a>
 800188e:	2205      	movs	r2, #5
 8001890:	e74f      	b.n	8001732 <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 8001892:	b002      	add	sp, #8
 8001894:	bd70      	pop	{r4, r5, r6, pc}
 8001896:	4770      	bx	lr
 8001898:	40013800 	.word	0x40013800
 800189c:	40013c00 	.word	0x40013c00
 80018a0:	40023800 	.word	0x40023800
 80018a4:	40020000 	.word	0x40020000

080018a8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80018a8:	b10a      	cbz	r2, 80018ae <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018aa:	6181      	str	r1, [r0, #24]
 80018ac:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80018ae:	0409      	lsls	r1, r1, #16
 80018b0:	6181      	str	r1, [r0, #24]
  }
}
 80018b2:	4770      	bx	lr

080018b4 <HAL_GPIO_EXTI_Callback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80018b4:	4770      	bx	lr
	...

080018b8 <HAL_GPIO_EXTI_IRQHandler>:
{
 80018b8:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80018ba:	4b05      	ldr	r3, [pc, #20]	@ (80018d0 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 80018bc:	695b      	ldr	r3, [r3, #20]
 80018be:	4203      	tst	r3, r0
 80018c0:	d100      	bne.n	80018c4 <HAL_GPIO_EXTI_IRQHandler+0xc>
}
 80018c2:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80018c4:	4b02      	ldr	r3, [pc, #8]	@ (80018d0 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 80018c6:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80018c8:	f7ff fff4 	bl	80018b4 <HAL_GPIO_EXTI_Callback>
}
 80018cc:	e7f9      	b.n	80018c2 <HAL_GPIO_EXTI_IRQHandler+0xa>
 80018ce:	bf00      	nop
 80018d0:	40013c00 	.word	0x40013c00

080018d4 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80018d4:	6803      	ldr	r3, [r0, #0]
 80018d6:	695a      	ldr	r2, [r3, #20]
 80018d8:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 80018dc:	d101      	bne.n	80018e2 <I2C_IsAcknowledgeFailed+0xe>
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    return HAL_ERROR;
  }
  return HAL_OK;
 80018de:	2000      	movs	r0, #0
}
 80018e0:	4770      	bx	lr
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80018e2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80018e6:	615a      	str	r2, [r3, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 80018e8:	2300      	movs	r3, #0
 80018ea:	6303      	str	r3, [r0, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80018ec:	2220      	movs	r2, #32
 80018ee:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80018f2:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80018f6:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 80018f8:	f042 0204 	orr.w	r2, r2, #4
 80018fc:	6402      	str	r2, [r0, #64]	@ 0x40
    __HAL_UNLOCK(hi2c);
 80018fe:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    return HAL_ERROR;
 8001902:	2001      	movs	r0, #1
 8001904:	4770      	bx	lr

08001906 <I2C_WaitOnFlagUntilTimeout>:
{
 8001906:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800190a:	4606      	mov	r6, r0
 800190c:	460c      	mov	r4, r1
 800190e:	4617      	mov	r7, r2
 8001910:	4698      	mov	r8, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001912:	e03b      	b.n	800198c <I2C_WaitOnFlagUntilTimeout+0x86>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001914:	f7ff fe56 	bl	80015c4 <HAL_GetTick>
 8001918:	9b06      	ldr	r3, [sp, #24]
 800191a:	1ac0      	subs	r0, r0, r3
 800191c:	4540      	cmp	r0, r8
 800191e:	d802      	bhi.n	8001926 <I2C_WaitOnFlagUntilTimeout+0x20>
 8001920:	f1b8 0f00 	cmp.w	r8, #0
 8001924:	d132      	bne.n	800198c <I2C_WaitOnFlagUntilTimeout+0x86>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001926:	2d01      	cmp	r5, #1
 8001928:	d018      	beq.n	800195c <I2C_WaitOnFlagUntilTimeout+0x56>
 800192a:	6833      	ldr	r3, [r6, #0]
 800192c:	699b      	ldr	r3, [r3, #24]
 800192e:	ea24 0303 	bic.w	r3, r4, r3
 8001932:	b29b      	uxth	r3, r3
 8001934:	fab3 f383 	clz	r3, r3
 8001938:	095b      	lsrs	r3, r3, #5
 800193a:	429f      	cmp	r7, r3
 800193c:	d126      	bne.n	800198c <I2C_WaitOnFlagUntilTimeout+0x86>
          hi2c->PreviousState     = I2C_STATE_NONE;
 800193e:	2300      	movs	r3, #0
 8001940:	6333      	str	r3, [r6, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001942:	2220      	movs	r2, #32
 8001944:	f886 203d 	strb.w	r2, [r6, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001948:	f886 303e 	strb.w	r3, [r6, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800194c:	6c32      	ldr	r2, [r6, #64]	@ 0x40
 800194e:	f042 0220 	orr.w	r2, r2, #32
 8001952:	6432      	str	r2, [r6, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8001954:	f886 303c 	strb.w	r3, [r6, #60]	@ 0x3c
          return HAL_ERROR;
 8001958:	2001      	movs	r0, #1
 800195a:	e027      	b.n	80019ac <I2C_WaitOnFlagUntilTimeout+0xa6>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800195c:	6833      	ldr	r3, [r6, #0]
 800195e:	695b      	ldr	r3, [r3, #20]
 8001960:	ea24 0303 	bic.w	r3, r4, r3
 8001964:	b29b      	uxth	r3, r3
 8001966:	fab3 f383 	clz	r3, r3
 800196a:	095b      	lsrs	r3, r3, #5
 800196c:	e7e5      	b.n	800193a <I2C_WaitOnFlagUntilTimeout+0x34>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800196e:	6833      	ldr	r3, [r6, #0]
 8001970:	695b      	ldr	r3, [r3, #20]
 8001972:	ea24 0c03 	bic.w	ip, r4, r3
 8001976:	fa1f fc8c 	uxth.w	ip, ip
 800197a:	fabc fc8c 	clz	ip, ip
 800197e:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8001982:	4567      	cmp	r7, ip
 8001984:	d111      	bne.n	80019aa <I2C_WaitOnFlagUntilTimeout+0xa4>
    if (Timeout != HAL_MAX_DELAY)
 8001986:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 800198a:	d1c3      	bne.n	8001914 <I2C_WaitOnFlagUntilTimeout+0xe>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800198c:	f3c4 4507 	ubfx	r5, r4, #16, #8
 8001990:	2d01      	cmp	r5, #1
 8001992:	d0ec      	beq.n	800196e <I2C_WaitOnFlagUntilTimeout+0x68>
 8001994:	6833      	ldr	r3, [r6, #0]
 8001996:	699b      	ldr	r3, [r3, #24]
 8001998:	ea24 0c03 	bic.w	ip, r4, r3
 800199c:	fa1f fc8c 	uxth.w	ip, ip
 80019a0:	fabc fc8c 	clz	ip, ip
 80019a4:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 80019a8:	e7eb      	b.n	8001982 <I2C_WaitOnFlagUntilTimeout+0x7c>
  return HAL_OK;
 80019aa:	2000      	movs	r0, #0
}
 80019ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080019b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 80019b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80019b4:	4605      	mov	r5, r0
 80019b6:	460e      	mov	r6, r1
 80019b8:	4690      	mov	r8, r2
 80019ba:	4699      	mov	r9, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80019bc:	e053      	b.n	8001a66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80019c4:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80019c6:	682b      	ldr	r3, [r5, #0]
 80019c8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80019cc:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 80019ce:	2300      	movs	r3, #0
 80019d0:	632b      	str	r3, [r5, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80019d2:	2220      	movs	r2, #32
 80019d4:	f885 203d 	strb.w	r2, [r5, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80019d8:	f885 303e 	strb.w	r3, [r5, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80019dc:	6c2a      	ldr	r2, [r5, #64]	@ 0x40
 80019de:	f042 0204 	orr.w	r2, r2, #4
 80019e2:	642a      	str	r2, [r5, #64]	@ 0x40
      __HAL_UNLOCK(hi2c);
 80019e4:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
      return HAL_ERROR;
 80019e8:	2001      	movs	r0, #1
 80019ea:	e04a      	b.n	8001a82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd2>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80019ec:	f7ff fdea 	bl	80015c4 <HAL_GetTick>
 80019f0:	eba0 0009 	sub.w	r0, r0, r9
 80019f4:	4540      	cmp	r0, r8
 80019f6:	d802      	bhi.n	80019fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x4e>
 80019f8:	f1b8 0f00 	cmp.w	r8, #0
 80019fc:	d133      	bne.n	8001a66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80019fe:	2f01      	cmp	r7, #1
 8001a00:	d017      	beq.n	8001a32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x82>
 8001a02:	682b      	ldr	r3, [r5, #0]
 8001a04:	699b      	ldr	r3, [r3, #24]
 8001a06:	ea26 0303 	bic.w	r3, r6, r3
 8001a0a:	b29b      	uxth	r3, r3
 8001a0c:	3b00      	subs	r3, #0
 8001a0e:	bf18      	it	ne
 8001a10:	2301      	movne	r3, #1
 8001a12:	b343      	cbz	r3, 8001a66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001a14:	2300      	movs	r3, #0
 8001a16:	632b      	str	r3, [r5, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001a18:	2220      	movs	r2, #32
 8001a1a:	f885 203d 	strb.w	r2, [r5, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001a1e:	f885 303e 	strb.w	r3, [r5, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001a22:	6c2a      	ldr	r2, [r5, #64]	@ 0x40
 8001a24:	f042 0220 	orr.w	r2, r2, #32
 8001a28:	642a      	str	r2, [r5, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8001a2a:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
          return HAL_ERROR;
 8001a2e:	2001      	movs	r0, #1
 8001a30:	e027      	b.n	8001a82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd2>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001a32:	682b      	ldr	r3, [r5, #0]
 8001a34:	695b      	ldr	r3, [r3, #20]
 8001a36:	ea26 0303 	bic.w	r3, r6, r3
 8001a3a:	b29b      	uxth	r3, r3
 8001a3c:	3b00      	subs	r3, #0
 8001a3e:	bf18      	it	ne
 8001a40:	2301      	movne	r3, #1
 8001a42:	e7e6      	b.n	8001a12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x62>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001a44:	682b      	ldr	r3, [r5, #0]
 8001a46:	699c      	ldr	r4, [r3, #24]
 8001a48:	ea26 0404 	bic.w	r4, r6, r4
 8001a4c:	b2a4      	uxth	r4, r4
 8001a4e:	3c00      	subs	r4, #0
 8001a50:	bf18      	it	ne
 8001a52:	2401      	movne	r4, #1
 8001a54:	b1a4      	cbz	r4, 8001a80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd0>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001a56:	682b      	ldr	r3, [r5, #0]
 8001a58:	695a      	ldr	r2, [r3, #20]
 8001a5a:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8001a5e:	d1ae      	bne.n	80019be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xe>
    if (Timeout != HAL_MAX_DELAY)
 8001a60:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 8001a64:	d1c2      	bne.n	80019ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x3c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001a66:	f3c6 4707 	ubfx	r7, r6, #16, #8
 8001a6a:	2f01      	cmp	r7, #1
 8001a6c:	d1ea      	bne.n	8001a44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x94>
 8001a6e:	682b      	ldr	r3, [r5, #0]
 8001a70:	695c      	ldr	r4, [r3, #20]
 8001a72:	ea26 0404 	bic.w	r4, r6, r4
 8001a76:	b2a4      	uxth	r4, r4
 8001a78:	3c00      	subs	r4, #0
 8001a7a:	bf18      	it	ne
 8001a7c:	2401      	movne	r4, #1
 8001a7e:	e7e9      	b.n	8001a54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa4>
  return HAL_OK;
 8001a80:	2000      	movs	r0, #0
}
 8001a82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

08001a88 <I2C_MasterRequestWrite>:
{
 8001a88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	4604      	mov	r4, r0
 8001a8e:	460d      	mov	r5, r1
 8001a90:	4616      	mov	r6, r2
 8001a92:	461f      	mov	r7, r3
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001a94:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001a96:	2b08      	cmp	r3, #8
 8001a98:	d00d      	beq.n	8001ab6 <I2C_MasterRequestWrite+0x2e>
 8001a9a:	2b01      	cmp	r3, #1
 8001a9c:	d00b      	beq.n	8001ab6 <I2C_MasterRequestWrite+0x2e>
 8001a9e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8001aa2:	d008      	beq.n	8001ab6 <I2C_MasterRequestWrite+0x2e>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001aa4:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8001aa6:	2b12      	cmp	r3, #18
 8001aa8:	d10a      	bne.n	8001ac0 <I2C_MasterRequestWrite+0x38>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001aaa:	6802      	ldr	r2, [r0, #0]
 8001aac:	6813      	ldr	r3, [r2, #0]
 8001aae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ab2:	6013      	str	r3, [r2, #0]
 8001ab4:	e004      	b.n	8001ac0 <I2C_MasterRequestWrite+0x38>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001ab6:	6822      	ldr	r2, [r4, #0]
 8001ab8:	6813      	ldr	r3, [r2, #0]
 8001aba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001abe:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001ac0:	9700      	str	r7, [sp, #0]
 8001ac2:	4633      	mov	r3, r6
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001aca:	4620      	mov	r0, r4
 8001acc:	f7ff ff1b 	bl	8001906 <I2C_WaitOnFlagUntilTimeout>
 8001ad0:	b980      	cbnz	r0, 8001af4 <I2C_MasterRequestWrite+0x6c>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ad2:	6923      	ldr	r3, [r4, #16]
 8001ad4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001ad8:	d116      	bne.n	8001b08 <I2C_MasterRequestWrite+0x80>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001ada:	6823      	ldr	r3, [r4, #0]
 8001adc:	f005 05fe 	and.w	r5, r5, #254	@ 0xfe
 8001ae0:	611d      	str	r5, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001ae2:	463b      	mov	r3, r7
 8001ae4:	4632      	mov	r2, r6
 8001ae6:	4913      	ldr	r1, [pc, #76]	@ (8001b34 <I2C_MasterRequestWrite+0xac>)
 8001ae8:	4620      	mov	r0, r4
 8001aea:	f7ff ff61 	bl	80019b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001aee:	b9f8      	cbnz	r0, 8001b30 <I2C_MasterRequestWrite+0xa8>
}
 8001af0:	b003      	add	sp, #12
 8001af2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001af4:	6823      	ldr	r3, [r4, #0]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001afc:	d002      	beq.n	8001b04 <I2C_MasterRequestWrite+0x7c>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001afe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b02:	6423      	str	r3, [r4, #64]	@ 0x40
    return HAL_TIMEOUT;
 8001b04:	2003      	movs	r0, #3
 8001b06:	e7f3      	b.n	8001af0 <I2C_MasterRequestWrite+0x68>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001b08:	11eb      	asrs	r3, r5, #7
 8001b0a:	6822      	ldr	r2, [r4, #0]
 8001b0c:	f003 0306 	and.w	r3, r3, #6
 8001b10:	f043 03f0 	orr.w	r3, r3, #240	@ 0xf0
 8001b14:	6113      	str	r3, [r2, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001b16:	463b      	mov	r3, r7
 8001b18:	4632      	mov	r2, r6
 8001b1a:	4907      	ldr	r1, [pc, #28]	@ (8001b38 <I2C_MasterRequestWrite+0xb0>)
 8001b1c:	4620      	mov	r0, r4
 8001b1e:	f7ff ff47 	bl	80019b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001b22:	b918      	cbnz	r0, 8001b2c <I2C_MasterRequestWrite+0xa4>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001b24:	6823      	ldr	r3, [r4, #0]
 8001b26:	b2ed      	uxtb	r5, r5
 8001b28:	611d      	str	r5, [r3, #16]
 8001b2a:	e7da      	b.n	8001ae2 <I2C_MasterRequestWrite+0x5a>
      return HAL_ERROR;
 8001b2c:	2001      	movs	r0, #1
 8001b2e:	e7df      	b.n	8001af0 <I2C_MasterRequestWrite+0x68>
    return HAL_ERROR;
 8001b30:	2001      	movs	r0, #1
 8001b32:	e7dd      	b.n	8001af0 <I2C_MasterRequestWrite+0x68>
 8001b34:	00010002 	.word	0x00010002
 8001b38:	00010008 	.word	0x00010008

08001b3c <I2C_WaitOnTXEFlagUntilTimeout>:
{
 8001b3c:	b570      	push	{r4, r5, r6, lr}
 8001b3e:	4604      	mov	r4, r0
 8001b40:	460d      	mov	r5, r1
 8001b42:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001b44:	6823      	ldr	r3, [r4, #0]
 8001b46:	695b      	ldr	r3, [r3, #20]
 8001b48:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8001b4c:	d121      	bne.n	8001b92 <I2C_WaitOnTXEFlagUntilTimeout+0x56>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001b4e:	4620      	mov	r0, r4
 8001b50:	f7ff fec0 	bl	80018d4 <I2C_IsAcknowledgeFailed>
 8001b54:	b9f8      	cbnz	r0, 8001b96 <I2C_WaitOnTXEFlagUntilTimeout+0x5a>
    if (Timeout != HAL_MAX_DELAY)
 8001b56:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 8001b5a:	d0f3      	beq.n	8001b44 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b5c:	f7ff fd32 	bl	80015c4 <HAL_GetTick>
 8001b60:	1b80      	subs	r0, r0, r6
 8001b62:	42a8      	cmp	r0, r5
 8001b64:	d801      	bhi.n	8001b6a <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 8001b66:	2d00      	cmp	r5, #0
 8001b68:	d1ec      	bne.n	8001b44 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8001b6a:	6823      	ldr	r3, [r4, #0]
 8001b6c:	695b      	ldr	r3, [r3, #20]
 8001b6e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8001b72:	d1e7      	bne.n	8001b44 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001b74:	2300      	movs	r3, #0
 8001b76:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001b78:	2220      	movs	r2, #32
 8001b7a:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001b7e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001b82:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001b84:	f042 0220 	orr.w	r2, r2, #32
 8001b88:	6422      	str	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8001b8a:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          return HAL_ERROR;
 8001b8e:	2001      	movs	r0, #1
 8001b90:	e000      	b.n	8001b94 <I2C_WaitOnTXEFlagUntilTimeout+0x58>
  return HAL_OK;
 8001b92:	2000      	movs	r0, #0
}
 8001b94:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8001b96:	2001      	movs	r0, #1
 8001b98:	e7fc      	b.n	8001b94 <I2C_WaitOnTXEFlagUntilTimeout+0x58>

08001b9a <I2C_WaitOnBTFFlagUntilTimeout>:
{
 8001b9a:	b570      	push	{r4, r5, r6, lr}
 8001b9c:	4604      	mov	r4, r0
 8001b9e:	460d      	mov	r5, r1
 8001ba0:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001ba2:	6823      	ldr	r3, [r4, #0]
 8001ba4:	695b      	ldr	r3, [r3, #20]
 8001ba6:	f013 0f04 	tst.w	r3, #4
 8001baa:	d121      	bne.n	8001bf0 <I2C_WaitOnBTFFlagUntilTimeout+0x56>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001bac:	4620      	mov	r0, r4
 8001bae:	f7ff fe91 	bl	80018d4 <I2C_IsAcknowledgeFailed>
 8001bb2:	b9f8      	cbnz	r0, 8001bf4 <I2C_WaitOnBTFFlagUntilTimeout+0x5a>
    if (Timeout != HAL_MAX_DELAY)
 8001bb4:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 8001bb8:	d0f3      	beq.n	8001ba2 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001bba:	f7ff fd03 	bl	80015c4 <HAL_GetTick>
 8001bbe:	1b80      	subs	r0, r0, r6
 8001bc0:	42a8      	cmp	r0, r5
 8001bc2:	d801      	bhi.n	8001bc8 <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 8001bc4:	2d00      	cmp	r5, #0
 8001bc6:	d1ec      	bne.n	8001ba2 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8001bc8:	6823      	ldr	r3, [r4, #0]
 8001bca:	695b      	ldr	r3, [r3, #20]
 8001bcc:	f013 0f04 	tst.w	r3, #4
 8001bd0:	d1e7      	bne.n	8001ba2 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001bd6:	2220      	movs	r2, #32
 8001bd8:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001bdc:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001be0:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001be2:	f042 0220 	orr.w	r2, r2, #32
 8001be6:	6422      	str	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8001be8:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          return HAL_ERROR;
 8001bec:	2001      	movs	r0, #1
 8001bee:	e000      	b.n	8001bf2 <I2C_WaitOnBTFFlagUntilTimeout+0x58>
  return HAL_OK;
 8001bf0:	2000      	movs	r0, #0
}
 8001bf2:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8001bf4:	2001      	movs	r0, #1
 8001bf6:	e7fc      	b.n	8001bf2 <I2C_WaitOnBTFFlagUntilTimeout+0x58>

08001bf8 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8001bf8:	2800      	cmp	r0, #0
 8001bfa:	f000 80cc 	beq.w	8001d96 <HAL_I2C_Init+0x19e>
{
 8001bfe:	b570      	push	{r4, r5, r6, lr}
 8001c00:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c02:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d077      	beq.n	8001cfa <HAL_I2C_Init+0x102>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c0a:	2324      	movs	r3, #36	@ 0x24
 8001c0c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8001c10:	6822      	ldr	r2, [r4, #0]
 8001c12:	6813      	ldr	r3, [r2, #0]
 8001c14:	f023 0301 	bic.w	r3, r3, #1
 8001c18:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001c1a:	6822      	ldr	r2, [r4, #0]
 8001c1c:	6813      	ldr	r3, [r2, #0]
 8001c1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c22:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001c24:	6822      	ldr	r2, [r4, #0]
 8001c26:	6813      	ldr	r3, [r2, #0]
 8001c28:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001c2c:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001c2e:	f000 faf9 	bl	8002224 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001c32:	6862      	ldr	r2, [r4, #4]
 8001c34:	4b5a      	ldr	r3, [pc, #360]	@ (8001da0 <HAL_I2C_Init+0x1a8>)
 8001c36:	429a      	cmp	r2, r3
 8001c38:	d864      	bhi.n	8001d04 <HAL_I2C_Init+0x10c>
 8001c3a:	4b5a      	ldr	r3, [pc, #360]	@ (8001da4 <HAL_I2C_Init+0x1ac>)
 8001c3c:	4298      	cmp	r0, r3
 8001c3e:	bf8c      	ite	hi
 8001c40:	2300      	movhi	r3, #0
 8001c42:	2301      	movls	r3, #1
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	f040 80a8 	bne.w	8001d9a <HAL_I2C_Init+0x1a2>
  freqrange = I2C_FREQRANGE(pclk1);
 8001c4a:	4957      	ldr	r1, [pc, #348]	@ (8001da8 <HAL_I2C_Init+0x1b0>)
 8001c4c:	fba1 3100 	umull	r3, r1, r1, r0
 8001c50:	0c8b      	lsrs	r3, r1, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001c52:	6825      	ldr	r5, [r4, #0]
 8001c54:	686a      	ldr	r2, [r5, #4]
 8001c56:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8001c5a:	ea42 4291 	orr.w	r2, r2, r1, lsr #18
 8001c5e:	606a      	str	r2, [r5, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001c60:	6821      	ldr	r1, [r4, #0]
 8001c62:	6a0a      	ldr	r2, [r1, #32]
 8001c64:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8001c68:	6866      	ldr	r6, [r4, #4]
 8001c6a:	4d4d      	ldr	r5, [pc, #308]	@ (8001da0 <HAL_I2C_Init+0x1a8>)
 8001c6c:	42ae      	cmp	r6, r5
 8001c6e:	d84f      	bhi.n	8001d10 <HAL_I2C_Init+0x118>
 8001c70:	3301      	adds	r3, #1
 8001c72:	4313      	orrs	r3, r2
 8001c74:	620b      	str	r3, [r1, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001c76:	6821      	ldr	r1, [r4, #0]
 8001c78:	69ca      	ldr	r2, [r1, #28]
 8001c7a:	f422 424f 	bic.w	r2, r2, #52992	@ 0xcf00
 8001c7e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001c82:	6865      	ldr	r5, [r4, #4]
 8001c84:	4b46      	ldr	r3, [pc, #280]	@ (8001da0 <HAL_I2C_Init+0x1a8>)
 8001c86:	429d      	cmp	r5, r3
 8001c88:	d84c      	bhi.n	8001d24 <HAL_I2C_Init+0x12c>
 8001c8a:	1e43      	subs	r3, r0, #1
 8001c8c:	006d      	lsls	r5, r5, #1
 8001c8e:	fbb3 f3f5 	udiv	r3, r3, r5
 8001c92:	3301      	adds	r3, #1
 8001c94:	f640 70fc 	movw	r0, #4092	@ 0xffc
 8001c98:	4203      	tst	r3, r0
 8001c9a:	d078      	beq.n	8001d8e <HAL_I2C_Init+0x196>
 8001c9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ca0:	431a      	orrs	r2, r3
 8001ca2:	61ca      	str	r2, [r1, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001ca4:	6821      	ldr	r1, [r4, #0]
 8001ca6:	680b      	ldr	r3, [r1, #0]
 8001ca8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8001cac:	69e2      	ldr	r2, [r4, #28]
 8001cae:	6a20      	ldr	r0, [r4, #32]
 8001cb0:	4302      	orrs	r2, r0
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	600b      	str	r3, [r1, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001cb6:	6821      	ldr	r1, [r4, #0]
 8001cb8:	688b      	ldr	r3, [r1, #8]
 8001cba:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001cbe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001cc2:	6922      	ldr	r2, [r4, #16]
 8001cc4:	68e0      	ldr	r0, [r4, #12]
 8001cc6:	4302      	orrs	r2, r0
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	608b      	str	r3, [r1, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001ccc:	6821      	ldr	r1, [r4, #0]
 8001cce:	68cb      	ldr	r3, [r1, #12]
 8001cd0:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001cd4:	6962      	ldr	r2, [r4, #20]
 8001cd6:	69a0      	ldr	r0, [r4, #24]
 8001cd8:	4302      	orrs	r2, r0
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 8001cde:	6822      	ldr	r2, [r4, #0]
 8001ce0:	6813      	ldr	r3, [r2, #0]
 8001ce2:	f043 0301 	orr.w	r3, r3, #1
 8001ce6:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ce8:	2000      	movs	r0, #0
 8001cea:	6420      	str	r0, [r4, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001cec:	2320      	movs	r3, #32
 8001cee:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001cf2:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cf4:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
}
 8001cf8:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8001cfa:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_I2C_MspInit(hi2c);
 8001cfe:	f000 f935 	bl	8001f6c <HAL_I2C_MspInit>
 8001d02:	e782      	b.n	8001c0a <HAL_I2C_Init+0x12>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001d04:	4b29      	ldr	r3, [pc, #164]	@ (8001dac <HAL_I2C_Init+0x1b4>)
 8001d06:	4298      	cmp	r0, r3
 8001d08:	bf8c      	ite	hi
 8001d0a:	2300      	movhi	r3, #0
 8001d0c:	2301      	movls	r3, #1
 8001d0e:	e799      	b.n	8001c44 <HAL_I2C_Init+0x4c>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001d10:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 8001d14:	fb05 f303 	mul.w	r3, r5, r3
 8001d18:	4d25      	ldr	r5, [pc, #148]	@ (8001db0 <HAL_I2C_Init+0x1b8>)
 8001d1a:	fba5 5303 	umull	r5, r3, r5, r3
 8001d1e:	099b      	lsrs	r3, r3, #6
 8001d20:	3301      	adds	r3, #1
 8001d22:	e7a6      	b.n	8001c72 <HAL_I2C_Init+0x7a>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001d24:	68a6      	ldr	r6, [r4, #8]
 8001d26:	b9be      	cbnz	r6, 8001d58 <HAL_I2C_Init+0x160>
 8001d28:	1e43      	subs	r3, r0, #1
 8001d2a:	eb05 0c45 	add.w	ip, r5, r5, lsl #1
 8001d2e:	fbb3 f3fc 	udiv	r3, r3, ip
 8001d32:	3301      	adds	r3, #1
 8001d34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d38:	fab3 f383 	clz	r3, r3
 8001d3c:	095b      	lsrs	r3, r3, #5
 8001d3e:	bb43      	cbnz	r3, 8001d92 <HAL_I2C_Init+0x19a>
 8001d40:	b9c6      	cbnz	r6, 8001d74 <HAL_I2C_Init+0x17c>
 8001d42:	1e43      	subs	r3, r0, #1
 8001d44:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001d48:	fbb3 f3f5 	udiv	r3, r3, r5
 8001d4c:	3301      	adds	r3, #1
 8001d4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d52:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d56:	e7a3      	b.n	8001ca0 <HAL_I2C_Init+0xa8>
 8001d58:	1e43      	subs	r3, r0, #1
 8001d5a:	eb05 0c85 	add.w	ip, r5, r5, lsl #2
 8001d5e:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 8001d62:	fbb3 f3fc 	udiv	r3, r3, ip
 8001d66:	3301      	adds	r3, #1
 8001d68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d6c:	fab3 f383 	clz	r3, r3
 8001d70:	095b      	lsrs	r3, r3, #5
 8001d72:	e7e4      	b.n	8001d3e <HAL_I2C_Init+0x146>
 8001d74:	1e43      	subs	r3, r0, #1
 8001d76:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8001d7a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8001d7e:	fbb3 f3f5 	udiv	r3, r3, r5
 8001d82:	3301      	adds	r3, #1
 8001d84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d88:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001d8c:	e788      	b.n	8001ca0 <HAL_I2C_Init+0xa8>
 8001d8e:	2304      	movs	r3, #4
 8001d90:	e786      	b.n	8001ca0 <HAL_I2C_Init+0xa8>
 8001d92:	2301      	movs	r3, #1
 8001d94:	e784      	b.n	8001ca0 <HAL_I2C_Init+0xa8>
    return HAL_ERROR;
 8001d96:	2001      	movs	r0, #1
}
 8001d98:	4770      	bx	lr
    return HAL_ERROR;
 8001d9a:	2001      	movs	r0, #1
 8001d9c:	e7ac      	b.n	8001cf8 <HAL_I2C_Init+0x100>
 8001d9e:	bf00      	nop
 8001da0:	000186a0 	.word	0x000186a0
 8001da4:	001e847f 	.word	0x001e847f
 8001da8:	431bde83 	.word	0x431bde83
 8001dac:	003d08ff 	.word	0x003d08ff
 8001db0:	10624dd3 	.word	0x10624dd3

08001db4 <HAL_I2C_Master_Transmit>:
{
 8001db4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001db8:	b085      	sub	sp, #20
 8001dba:	4604      	mov	r4, r0
 8001dbc:	460f      	mov	r7, r1
 8001dbe:	4690      	mov	r8, r2
 8001dc0:	4699      	mov	r9, r3
 8001dc2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
  uint32_t tickstart = HAL_GetTick();
 8001dc4:	f7ff fbfe 	bl	80015c4 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001dc8:	f894 103d 	ldrb.w	r1, [r4, #61]	@ 0x3d
 8001dcc:	2920      	cmp	r1, #32
 8001dce:	d004      	beq.n	8001dda <HAL_I2C_Master_Transmit+0x26>
    return HAL_BUSY;
 8001dd0:	2702      	movs	r7, #2
}
 8001dd2:	4638      	mov	r0, r7
 8001dd4:	b005      	add	sp, #20
 8001dd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001dda:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001ddc:	9000      	str	r0, [sp, #0]
 8001dde:	2319      	movs	r3, #25
 8001de0:	2201      	movs	r2, #1
 8001de2:	494f      	ldr	r1, [pc, #316]	@ (8001f20 <HAL_I2C_Master_Transmit+0x16c>)
 8001de4:	4620      	mov	r0, r4
 8001de6:	f7ff fd8e 	bl	8001906 <I2C_WaitOnFlagUntilTimeout>
 8001dea:	2800      	cmp	r0, #0
 8001dec:	f040 8092 	bne.w	8001f14 <HAL_I2C_Master_Transmit+0x160>
    __HAL_LOCK(hi2c);
 8001df0:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	f000 808f 	beq.w	8001f18 <HAL_I2C_Master_Transmit+0x164>
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001e00:	6823      	ldr	r3, [r4, #0]
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	f012 0f01 	tst.w	r2, #1
 8001e08:	d103      	bne.n	8001e12 <HAL_I2C_Master_Transmit+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 8001e0a:	681a      	ldr	r2, [r3, #0]
 8001e0c:	f042 0201 	orr.w	r2, r2, #1
 8001e10:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001e12:	6822      	ldr	r2, [r4, #0]
 8001e14:	6813      	ldr	r3, [r2, #0]
 8001e16:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001e1a:	6013      	str	r3, [r2, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001e1c:	2321      	movs	r3, #33	@ 0x21
 8001e1e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001e22:	2310      	movs	r3, #16
 8001e24:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	6423      	str	r3, [r4, #64]	@ 0x40
    hi2c->pBuffPtr    = pData;
 8001e2c:	f8c4 8024 	str.w	r8, [r4, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001e30:	f8a4 902a 	strh.w	r9, [r4, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001e34:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8001e36:	8523      	strh	r3, [r4, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001e38:	4b3a      	ldr	r3, [pc, #232]	@ (8001f24 <HAL_I2C_Master_Transmit+0x170>)
 8001e3a:	62e3      	str	r3, [r4, #44]	@ 0x2c
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001e3c:	462b      	mov	r3, r5
 8001e3e:	4632      	mov	r2, r6
 8001e40:	4639      	mov	r1, r7
 8001e42:	4620      	mov	r0, r4
 8001e44:	f7ff fe20 	bl	8001a88 <I2C_MasterRequestWrite>
 8001e48:	4607      	mov	r7, r0
 8001e4a:	2800      	cmp	r0, #0
 8001e4c:	d166      	bne.n	8001f1c <HAL_I2C_Master_Transmit+0x168>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e4e:	2300      	movs	r3, #0
 8001e50:	9303      	str	r3, [sp, #12]
 8001e52:	6823      	ldr	r3, [r4, #0]
 8001e54:	695a      	ldr	r2, [r3, #20]
 8001e56:	9203      	str	r2, [sp, #12]
 8001e58:	699b      	ldr	r3, [r3, #24]
 8001e5a:	9303      	str	r3, [sp, #12]
 8001e5c:	9b03      	ldr	r3, [sp, #12]
    while (hi2c->XferSize > 0U)
 8001e5e:	e011      	b.n	8001e84 <HAL_I2C_Master_Transmit+0xd0>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e60:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001e62:	2b04      	cmp	r3, #4
 8001e64:	d001      	beq.n	8001e6a <HAL_I2C_Master_Transmit+0xb6>
        return HAL_ERROR;
 8001e66:	2701      	movs	r7, #1
 8001e68:	e7b3      	b.n	8001dd2 <HAL_I2C_Master_Transmit+0x1e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e6a:	6822      	ldr	r2, [r4, #0]
 8001e6c:	6813      	ldr	r3, [r2, #0]
 8001e6e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e72:	6013      	str	r3, [r2, #0]
 8001e74:	e7f7      	b.n	8001e66 <HAL_I2C_Master_Transmit+0xb2>
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e76:	462a      	mov	r2, r5
 8001e78:	4631      	mov	r1, r6
 8001e7a:	4620      	mov	r0, r4
 8001e7c:	f7ff fe8d 	bl	8001b9a <I2C_WaitOnBTFFlagUntilTimeout>
 8001e80:	2800      	cmp	r0, #0
 8001e82:	d12e      	bne.n	8001ee2 <HAL_I2C_Master_Transmit+0x12e>
    while (hi2c->XferSize > 0U)
 8001e84:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d036      	beq.n	8001ef8 <HAL_I2C_Master_Transmit+0x144>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e8a:	462a      	mov	r2, r5
 8001e8c:	4631      	mov	r1, r6
 8001e8e:	4620      	mov	r0, r4
 8001e90:	f7ff fe54 	bl	8001b3c <I2C_WaitOnTXEFlagUntilTimeout>
 8001e94:	2800      	cmp	r0, #0
 8001e96:	d1e3      	bne.n	8001e60 <HAL_I2C_Master_Transmit+0xac>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001e98:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001e9a:	6823      	ldr	r3, [r4, #0]
 8001e9c:	7812      	ldrb	r2, [r2, #0]
 8001e9e:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8001ea0:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8001ea2:	1c43      	adds	r3, r0, #1
 8001ea4:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8001ea6:	8d61      	ldrh	r1, [r4, #42]	@ 0x2a
 8001ea8:	b289      	uxth	r1, r1
 8001eaa:	3901      	subs	r1, #1
 8001eac:	b289      	uxth	r1, r1
 8001eae:	8561      	strh	r1, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8001eb0:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8001eb2:	3b01      	subs	r3, #1
 8001eb4:	b29b      	uxth	r3, r3
 8001eb6:	8523      	strh	r3, [r4, #40]	@ 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001eb8:	6822      	ldr	r2, [r4, #0]
 8001eba:	6951      	ldr	r1, [r2, #20]
 8001ebc:	f011 0f04 	tst.w	r1, #4
 8001ec0:	d0d9      	beq.n	8001e76 <HAL_I2C_Master_Transmit+0xc2>
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d0d7      	beq.n	8001e76 <HAL_I2C_Master_Transmit+0xc2>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001ec6:	7843      	ldrb	r3, [r0, #1]
 8001ec8:	6113      	str	r3, [r2, #16]
        hi2c->pBuffPtr++;
 8001eca:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001ecc:	3301      	adds	r3, #1
 8001ece:	6263      	str	r3, [r4, #36]	@ 0x24
        hi2c->XferCount--;
 8001ed0:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8001ed2:	b29b      	uxth	r3, r3
 8001ed4:	3b01      	subs	r3, #1
 8001ed6:	b29b      	uxth	r3, r3
 8001ed8:	8563      	strh	r3, [r4, #42]	@ 0x2a
        hi2c->XferSize--;
 8001eda:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8001edc:	3b01      	subs	r3, #1
 8001ede:	8523      	strh	r3, [r4, #40]	@ 0x28
 8001ee0:	e7c9      	b.n	8001e76 <HAL_I2C_Master_Transmit+0xc2>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001ee2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001ee4:	2b04      	cmp	r3, #4
 8001ee6:	d001      	beq.n	8001eec <HAL_I2C_Master_Transmit+0x138>
        return HAL_ERROR;
 8001ee8:	2701      	movs	r7, #1
 8001eea:	e772      	b.n	8001dd2 <HAL_I2C_Master_Transmit+0x1e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001eec:	6822      	ldr	r2, [r4, #0]
 8001eee:	6813      	ldr	r3, [r2, #0]
 8001ef0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ef4:	6013      	str	r3, [r2, #0]
 8001ef6:	e7f7      	b.n	8001ee8 <HAL_I2C_Master_Transmit+0x134>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ef8:	6822      	ldr	r2, [r4, #0]
 8001efa:	6813      	ldr	r3, [r2, #0]
 8001efc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f00:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001f02:	2320      	movs	r3, #32
 8001f04:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    __HAL_UNLOCK(hi2c);
 8001f0e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    return HAL_OK;
 8001f12:	e75e      	b.n	8001dd2 <HAL_I2C_Master_Transmit+0x1e>
      return HAL_BUSY;
 8001f14:	2702      	movs	r7, #2
 8001f16:	e75c      	b.n	8001dd2 <HAL_I2C_Master_Transmit+0x1e>
    __HAL_LOCK(hi2c);
 8001f18:	2702      	movs	r7, #2
 8001f1a:	e75a      	b.n	8001dd2 <HAL_I2C_Master_Transmit+0x1e>
      return HAL_ERROR;
 8001f1c:	2701      	movs	r7, #1
 8001f1e:	e758      	b.n	8001dd2 <HAL_I2C_Master_Transmit+0x1e>
 8001f20:	00100002 	.word	0x00100002
 8001f24:	ffff0000 	.word	0xffff0000

08001f28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f28:	b500      	push	{lr}
 8001f2a:	b083      	sub	sp, #12

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	9200      	str	r2, [sp, #0]
 8001f30:	4b0d      	ldr	r3, [pc, #52]	@ (8001f68 <HAL_MspInit+0x40>)
 8001f32:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001f34:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 8001f38:	6459      	str	r1, [r3, #68]	@ 0x44
 8001f3a:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001f3c:	f401 4180 	and.w	r1, r1, #16384	@ 0x4000
 8001f40:	9100      	str	r1, [sp, #0]
 8001f42:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f44:	9201      	str	r2, [sp, #4]
 8001f46:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8001f48:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8001f4c:	6419      	str	r1, [r3, #64]	@ 0x40
 8001f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f54:	9301      	str	r3, [sp, #4]
 8001f56:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001f58:	210f      	movs	r1, #15
 8001f5a:	f06f 0001 	mvn.w	r0, #1
 8001f5e:	f7ff fb9f 	bl	80016a0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f62:	b003      	add	sp, #12
 8001f64:	f85d fb04 	ldr.w	pc, [sp], #4
 8001f68:	40023800 	.word	0x40023800

08001f6c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f6c:	b530      	push	{r4, r5, lr}
 8001f6e:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f70:	2300      	movs	r3, #0
 8001f72:	9303      	str	r3, [sp, #12]
 8001f74:	9304      	str	r3, [sp, #16]
 8001f76:	9305      	str	r3, [sp, #20]
 8001f78:	9306      	str	r3, [sp, #24]
 8001f7a:	9307      	str	r3, [sp, #28]
  if(hi2c->Instance==I2C1)
 8001f7c:	6802      	ldr	r2, [r0, #0]
 8001f7e:	4b15      	ldr	r3, [pc, #84]	@ (8001fd4 <HAL_I2C_MspInit+0x68>)
 8001f80:	429a      	cmp	r2, r3
 8001f82:	d001      	beq.n	8001f88 <HAL_I2C_MspInit+0x1c>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001f84:	b009      	add	sp, #36	@ 0x24
 8001f86:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f88:	2500      	movs	r5, #0
 8001f8a:	9501      	str	r5, [sp, #4]
 8001f8c:	4c12      	ldr	r4, [pc, #72]	@ (8001fd8 <HAL_I2C_MspInit+0x6c>)
 8001f8e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001f90:	f043 0302 	orr.w	r3, r3, #2
 8001f94:	6323      	str	r3, [r4, #48]	@ 0x30
 8001f96:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001f98:	f003 0302 	and.w	r3, r3, #2
 8001f9c:	9301      	str	r3, [sp, #4]
 8001f9e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001fa0:	23c0      	movs	r3, #192	@ 0xc0
 8001fa2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fa4:	2312      	movs	r3, #18
 8001fa6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fac:	2303      	movs	r3, #3
 8001fae:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001fb0:	2304      	movs	r3, #4
 8001fb2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fb4:	a903      	add	r1, sp, #12
 8001fb6:	4809      	ldr	r0, [pc, #36]	@ (8001fdc <HAL_I2C_MspInit+0x70>)
 8001fb8:	f7ff fb86 	bl	80016c8 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001fbc:	9502      	str	r5, [sp, #8]
 8001fbe:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001fc0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001fc4:	6423      	str	r3, [r4, #64]	@ 0x40
 8001fc6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001fc8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fcc:	9302      	str	r3, [sp, #8]
 8001fce:	9b02      	ldr	r3, [sp, #8]
}
 8001fd0:	e7d8      	b.n	8001f84 <HAL_I2C_MspInit+0x18>
 8001fd2:	bf00      	nop
 8001fd4:	40005400 	.word	0x40005400
 8001fd8:	40023800 	.word	0x40023800
 8001fdc:	40020400 	.word	0x40020400

08001fe0 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001fe0:	b500      	push	{lr}
 8001fe2:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	9303      	str	r3, [sp, #12]
 8001fe8:	9304      	str	r3, [sp, #16]
 8001fea:	9305      	str	r3, [sp, #20]
 8001fec:	9306      	str	r3, [sp, #24]
 8001fee:	9307      	str	r3, [sp, #28]
  if(htim_encoder->Instance==TIM2)
 8001ff0:	6803      	ldr	r3, [r0, #0]
 8001ff2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ff6:	d002      	beq.n	8001ffe <HAL_TIM_Encoder_MspInit+0x1e>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001ff8:	b009      	add	sp, #36	@ 0x24
 8001ffa:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ffe:	2100      	movs	r1, #0
 8002000:	9101      	str	r1, [sp, #4]
 8002002:	f503 330e 	add.w	r3, r3, #145408	@ 0x23800
 8002006:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002008:	f042 0201 	orr.w	r2, r2, #1
 800200c:	641a      	str	r2, [r3, #64]	@ 0x40
 800200e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002010:	f002 0201 	and.w	r2, r2, #1
 8002014:	9201      	str	r2, [sp, #4]
 8002016:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002018:	9102      	str	r1, [sp, #8]
 800201a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800201c:	f042 0201 	orr.w	r2, r2, #1
 8002020:	631a      	str	r2, [r3, #48]	@ 0x30
 8002022:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002024:	f003 0301 	and.w	r3, r3, #1
 8002028:	9302      	str	r3, [sp, #8]
 800202a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800202c:	2303      	movs	r3, #3
 800202e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002030:	2302      	movs	r3, #2
 8002032:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002034:	2301      	movs	r3, #1
 8002036:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002038:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800203a:	a903      	add	r1, sp, #12
 800203c:	4801      	ldr	r0, [pc, #4]	@ (8002044 <HAL_TIM_Encoder_MspInit+0x64>)
 800203e:	f7ff fb43 	bl	80016c8 <HAL_GPIO_Init>
}
 8002042:	e7d9      	b.n	8001ff8 <HAL_TIM_Encoder_MspInit+0x18>
 8002044:	40020000 	.word	0x40020000

08002048 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002048:	b500      	push	{lr}
 800204a:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800204c:	2300      	movs	r3, #0
 800204e:	9303      	str	r3, [sp, #12]
 8002050:	9304      	str	r3, [sp, #16]
 8002052:	9305      	str	r3, [sp, #20]
 8002054:	9306      	str	r3, [sp, #24]
 8002056:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART2)
 8002058:	6802      	ldr	r2, [r0, #0]
 800205a:	4b15      	ldr	r3, [pc, #84]	@ (80020b0 <HAL_UART_MspInit+0x68>)
 800205c:	429a      	cmp	r2, r3
 800205e:	d002      	beq.n	8002066 <HAL_UART_MspInit+0x1e>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002060:	b009      	add	sp, #36	@ 0x24
 8002062:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART2_CLK_ENABLE();
 8002066:	2100      	movs	r1, #0
 8002068:	9101      	str	r1, [sp, #4]
 800206a:	f503 33fa 	add.w	r3, r3, #128000	@ 0x1f400
 800206e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002070:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8002074:	641a      	str	r2, [r3, #64]	@ 0x40
 8002076:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002078:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 800207c:	9201      	str	r2, [sp, #4]
 800207e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002080:	9102      	str	r1, [sp, #8]
 8002082:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002084:	f042 0201 	orr.w	r2, r2, #1
 8002088:	631a      	str	r2, [r3, #48]	@ 0x30
 800208a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800208c:	f003 0301 	and.w	r3, r3, #1
 8002090:	9302      	str	r3, [sp, #8]
 8002092:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002094:	230c      	movs	r3, #12
 8002096:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002098:	2302      	movs	r3, #2
 800209a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800209c:	2303      	movs	r3, #3
 800209e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020a0:	2307      	movs	r3, #7
 80020a2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020a4:	a903      	add	r1, sp, #12
 80020a6:	4803      	ldr	r0, [pc, #12]	@ (80020b4 <HAL_UART_MspInit+0x6c>)
 80020a8:	f7ff fb0e 	bl	80016c8 <HAL_GPIO_Init>
}
 80020ac:	e7d8      	b.n	8002060 <HAL_UART_MspInit+0x18>
 80020ae:	bf00      	nop
 80020b0:	40004400 	.word	0x40004400
 80020b4:	40020000 	.word	0x40020000

080020b8 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80020b8:	2800      	cmp	r0, #0
 80020ba:	f000 809b 	beq.w	80021f4 <HAL_RCC_ClockConfig+0x13c>
{
 80020be:	b570      	push	{r4, r5, r6, lr}
 80020c0:	460d      	mov	r5, r1
 80020c2:	4604      	mov	r4, r0
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80020c4:	4b4f      	ldr	r3, [pc, #316]	@ (8002204 <HAL_RCC_ClockConfig+0x14c>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 030f 	and.w	r3, r3, #15
 80020cc:	428b      	cmp	r3, r1
 80020ce:	d208      	bcs.n	80020e2 <HAL_RCC_ClockConfig+0x2a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020d0:	b2cb      	uxtb	r3, r1
 80020d2:	4a4c      	ldr	r2, [pc, #304]	@ (8002204 <HAL_RCC_ClockConfig+0x14c>)
 80020d4:	7013      	strb	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020d6:	6813      	ldr	r3, [r2, #0]
 80020d8:	f003 030f 	and.w	r3, r3, #15
 80020dc:	428b      	cmp	r3, r1
 80020de:	f040 808b 	bne.w	80021f8 <HAL_RCC_ClockConfig+0x140>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020e2:	6823      	ldr	r3, [r4, #0]
 80020e4:	f013 0f02 	tst.w	r3, #2
 80020e8:	d017      	beq.n	800211a <HAL_RCC_ClockConfig+0x62>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020ea:	f013 0f04 	tst.w	r3, #4
 80020ee:	d004      	beq.n	80020fa <HAL_RCC_ClockConfig+0x42>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020f0:	4a45      	ldr	r2, [pc, #276]	@ (8002208 <HAL_RCC_ClockConfig+0x150>)
 80020f2:	6893      	ldr	r3, [r2, #8]
 80020f4:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80020f8:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020fa:	6823      	ldr	r3, [r4, #0]
 80020fc:	f013 0f08 	tst.w	r3, #8
 8002100:	d004      	beq.n	800210c <HAL_RCC_ClockConfig+0x54>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002102:	4a41      	ldr	r2, [pc, #260]	@ (8002208 <HAL_RCC_ClockConfig+0x150>)
 8002104:	6893      	ldr	r3, [r2, #8]
 8002106:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800210a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800210c:	4a3e      	ldr	r2, [pc, #248]	@ (8002208 <HAL_RCC_ClockConfig+0x150>)
 800210e:	6893      	ldr	r3, [r2, #8]
 8002110:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002114:	68a1      	ldr	r1, [r4, #8]
 8002116:	430b      	orrs	r3, r1
 8002118:	6093      	str	r3, [r2, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800211a:	6823      	ldr	r3, [r4, #0]
 800211c:	f013 0f01 	tst.w	r3, #1
 8002120:	d032      	beq.n	8002188 <HAL_RCC_ClockConfig+0xd0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002122:	6863      	ldr	r3, [r4, #4]
 8002124:	2b01      	cmp	r3, #1
 8002126:	d021      	beq.n	800216c <HAL_RCC_ClockConfig+0xb4>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002128:	1e9a      	subs	r2, r3, #2
 800212a:	2a01      	cmp	r2, #1
 800212c:	d925      	bls.n	800217a <HAL_RCC_ClockConfig+0xc2>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800212e:	4a36      	ldr	r2, [pc, #216]	@ (8002208 <HAL_RCC_ClockConfig+0x150>)
 8002130:	6812      	ldr	r2, [r2, #0]
 8002132:	f012 0f02 	tst.w	r2, #2
 8002136:	d061      	beq.n	80021fc <HAL_RCC_ClockConfig+0x144>
      {
        return HAL_ERROR;
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002138:	4933      	ldr	r1, [pc, #204]	@ (8002208 <HAL_RCC_ClockConfig+0x150>)
 800213a:	688a      	ldr	r2, [r1, #8]
 800213c:	f022 0203 	bic.w	r2, r2, #3
 8002140:	4313      	orrs	r3, r2
 8002142:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002144:	f7ff fa3e 	bl	80015c4 <HAL_GetTick>
 8002148:	4606      	mov	r6, r0

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800214a:	4b2f      	ldr	r3, [pc, #188]	@ (8002208 <HAL_RCC_ClockConfig+0x150>)
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	f003 030c 	and.w	r3, r3, #12
 8002152:	6862      	ldr	r2, [r4, #4]
 8002154:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002158:	d016      	beq.n	8002188 <HAL_RCC_ClockConfig+0xd0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800215a:	f7ff fa33 	bl	80015c4 <HAL_GetTick>
 800215e:	1b80      	subs	r0, r0, r6
 8002160:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002164:	4298      	cmp	r0, r3
 8002166:	d9f0      	bls.n	800214a <HAL_RCC_ClockConfig+0x92>
      {
        return HAL_TIMEOUT;
 8002168:	2003      	movs	r0, #3
 800216a:	e042      	b.n	80021f2 <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800216c:	4a26      	ldr	r2, [pc, #152]	@ (8002208 <HAL_RCC_ClockConfig+0x150>)
 800216e:	6812      	ldr	r2, [r2, #0]
 8002170:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8002174:	d1e0      	bne.n	8002138 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8002176:	2001      	movs	r0, #1
 8002178:	e03b      	b.n	80021f2 <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800217a:	4a23      	ldr	r2, [pc, #140]	@ (8002208 <HAL_RCC_ClockConfig+0x150>)
 800217c:	6812      	ldr	r2, [r2, #0]
 800217e:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8002182:	d1d9      	bne.n	8002138 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8002184:	2001      	movs	r0, #1
 8002186:	e034      	b.n	80021f2 <HAL_RCC_ClockConfig+0x13a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002188:	4b1e      	ldr	r3, [pc, #120]	@ (8002204 <HAL_RCC_ClockConfig+0x14c>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f003 030f 	and.w	r3, r3, #15
 8002190:	42ab      	cmp	r3, r5
 8002192:	d907      	bls.n	80021a4 <HAL_RCC_ClockConfig+0xec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002194:	b2ea      	uxtb	r2, r5
 8002196:	4b1b      	ldr	r3, [pc, #108]	@ (8002204 <HAL_RCC_ClockConfig+0x14c>)
 8002198:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f003 030f 	and.w	r3, r3, #15
 80021a0:	42ab      	cmp	r3, r5
 80021a2:	d12d      	bne.n	8002200 <HAL_RCC_ClockConfig+0x148>
      return HAL_ERROR;
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021a4:	6823      	ldr	r3, [r4, #0]
 80021a6:	f013 0f04 	tst.w	r3, #4
 80021aa:	d006      	beq.n	80021ba <HAL_RCC_ClockConfig+0x102>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021ac:	4a16      	ldr	r2, [pc, #88]	@ (8002208 <HAL_RCC_ClockConfig+0x150>)
 80021ae:	6893      	ldr	r3, [r2, #8]
 80021b0:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 80021b4:	68e1      	ldr	r1, [r4, #12]
 80021b6:	430b      	orrs	r3, r1
 80021b8:	6093      	str	r3, [r2, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021ba:	6823      	ldr	r3, [r4, #0]
 80021bc:	f013 0f08 	tst.w	r3, #8
 80021c0:	d007      	beq.n	80021d2 <HAL_RCC_ClockConfig+0x11a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021c2:	4a11      	ldr	r2, [pc, #68]	@ (8002208 <HAL_RCC_ClockConfig+0x150>)
 80021c4:	6893      	ldr	r3, [r2, #8]
 80021c6:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80021ca:	6921      	ldr	r1, [r4, #16]
 80021cc:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80021d0:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021d2:	f000 f865 	bl	80022a0 <HAL_RCC_GetSysClockFreq>
 80021d6:	4b0c      	ldr	r3, [pc, #48]	@ (8002208 <HAL_RCC_ClockConfig+0x150>)
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80021de:	4a0b      	ldr	r2, [pc, #44]	@ (800220c <HAL_RCC_ClockConfig+0x154>)
 80021e0:	5cd3      	ldrb	r3, [r2, r3]
 80021e2:	40d8      	lsrs	r0, r3
 80021e4:	4b0a      	ldr	r3, [pc, #40]	@ (8002210 <HAL_RCC_ClockConfig+0x158>)
 80021e6:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80021e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002214 <HAL_RCC_ClockConfig+0x15c>)
 80021ea:	6818      	ldr	r0, [r3, #0]
 80021ec:	f000 fde4 	bl	8002db8 <HAL_InitTick>

  return HAL_OK;
 80021f0:	2000      	movs	r0, #0
}
 80021f2:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80021f4:	2001      	movs	r0, #1
}
 80021f6:	4770      	bx	lr
      return HAL_ERROR;
 80021f8:	2001      	movs	r0, #1
 80021fa:	e7fa      	b.n	80021f2 <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 80021fc:	2001      	movs	r0, #1
 80021fe:	e7f8      	b.n	80021f2 <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 8002200:	2001      	movs	r0, #1
 8002202:	e7f6      	b.n	80021f2 <HAL_RCC_ClockConfig+0x13a>
 8002204:	40023c00 	.word	0x40023c00
 8002208:	40023800 	.word	0x40023800
 800220c:	08004d04 	.word	0x08004d04
 8002210:	2000000c 	.word	0x2000000c
 8002214:	20000008 	.word	0x20000008

08002218 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002218:	4b01      	ldr	r3, [pc, #4]	@ (8002220 <HAL_RCC_GetHCLKFreq+0x8>)
 800221a:	6818      	ldr	r0, [r3, #0]
 800221c:	4770      	bx	lr
 800221e:	bf00      	nop
 8002220:	2000000c 	.word	0x2000000c

08002224 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002224:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002226:	f7ff fff7 	bl	8002218 <HAL_RCC_GetHCLKFreq>
 800222a:	4b04      	ldr	r3, [pc, #16]	@ (800223c <HAL_RCC_GetPCLK1Freq+0x18>)
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002232:	4a03      	ldr	r2, [pc, #12]	@ (8002240 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002234:	5cd3      	ldrb	r3, [r2, r3]
}
 8002236:	40d8      	lsrs	r0, r3
 8002238:	bd08      	pop	{r3, pc}
 800223a:	bf00      	nop
 800223c:	40023800 	.word	0x40023800
 8002240:	08004cfc 	.word	0x08004cfc

08002244 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002244:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002246:	f7ff ffe7 	bl	8002218 <HAL_RCC_GetHCLKFreq>
 800224a:	4b04      	ldr	r3, [pc, #16]	@ (800225c <HAL_RCC_GetPCLK2Freq+0x18>)
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002252:	4a03      	ldr	r2, [pc, #12]	@ (8002260 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002254:	5cd3      	ldrb	r3, [r2, r3]
}
 8002256:	40d8      	lsrs	r0, r3
 8002258:	bd08      	pop	{r3, pc}
 800225a:	bf00      	nop
 800225c:	40023800 	.word	0x40023800
 8002260:	08004cfc 	.word	0x08004cfc

08002264 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002264:	230f      	movs	r3, #15
 8002266:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002268:	4b0b      	ldr	r3, [pc, #44]	@ (8002298 <HAL_RCC_GetClockConfig+0x34>)
 800226a:	689a      	ldr	r2, [r3, #8]
 800226c:	f002 0203 	and.w	r2, r2, #3
 8002270:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002272:	689a      	ldr	r2, [r3, #8]
 8002274:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 8002278:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800227a:	689a      	ldr	r2, [r3, #8]
 800227c:	f402 52e0 	and.w	r2, r2, #7168	@ 0x1c00
 8002280:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	08db      	lsrs	r3, r3, #3
 8002286:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 800228a:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800228c:	4b03      	ldr	r3, [pc, #12]	@ (800229c <HAL_RCC_GetClockConfig+0x38>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f003 030f 	and.w	r3, r3, #15
 8002294:	600b      	str	r3, [r1, #0]
}
 8002296:	4770      	bx	lr
 8002298:	40023800 	.word	0x40023800
 800229c:	40023c00 	.word	0x40023c00

080022a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022a0:	b508      	push	{r3, lr}
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80022a2:	4b60      	ldr	r3, [pc, #384]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x184>)
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	f003 030c 	and.w	r3, r3, #12
 80022aa:	2b08      	cmp	r3, #8
 80022ac:	d006      	beq.n	80022bc <HAL_RCC_GetSysClockFreq+0x1c>
 80022ae:	2b0c      	cmp	r3, #12
 80022b0:	d05e      	beq.n	8002370 <HAL_RCC_GetSysClockFreq+0xd0>
 80022b2:	2b04      	cmp	r3, #4
 80022b4:	f040 80b4 	bne.w	8002420 <HAL_RCC_GetSysClockFreq+0x180>
      sysclockfreq = HSI_VALUE;
      break;
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80022b8:	485b      	ldr	r0, [pc, #364]	@ (8002428 <HAL_RCC_GetSysClockFreq+0x188>)
 80022ba:	e033      	b.n	8002324 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80022bc:	4b59      	ldr	r3, [pc, #356]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x184>)
 80022be:	685a      	ldr	r2, [r3, #4]
 80022c0:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80022ca:	d02c      	beq.n	8002326 <HAL_RCC_GetSysClockFreq+0x86>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022cc:	4b55      	ldr	r3, [pc, #340]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x184>)
 80022ce:	6858      	ldr	r0, [r3, #4]
 80022d0:	f3c0 1088 	ubfx	r0, r0, #6, #9
 80022d4:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80022d8:	ebbc 0c00 	subs.w	ip, ip, r0
 80022dc:	eb6e 0e0e 	sbc.w	lr, lr, lr
 80022e0:	ea4f 138e 	mov.w	r3, lr, lsl #6
 80022e4:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 80022e8:	ea4f 118c 	mov.w	r1, ip, lsl #6
 80022ec:	ebb1 010c 	subs.w	r1, r1, ip
 80022f0:	eb63 030e 	sbc.w	r3, r3, lr
 80022f4:	00db      	lsls	r3, r3, #3
 80022f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80022fa:	00c9      	lsls	r1, r1, #3
 80022fc:	eb11 0c00 	adds.w	ip, r1, r0
 8002300:	f143 0300 	adc.w	r3, r3, #0
 8002304:	0259      	lsls	r1, r3, #9
 8002306:	2300      	movs	r3, #0
 8002308:	ea4f 204c 	mov.w	r0, ip, lsl #9
 800230c:	ea41 51dc 	orr.w	r1, r1, ip, lsr #23
 8002310:	f7fd ffae 	bl	8000270 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002314:	4b43      	ldr	r3, [pc, #268]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x184>)
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800231c:	3301      	adds	r3, #1
 800231e:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 8002320:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002324:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002326:	4b3f      	ldr	r3, [pc, #252]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x184>)
 8002328:	6858      	ldr	r0, [r3, #4]
 800232a:	f3c0 1088 	ubfx	r0, r0, #6, #9
 800232e:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8002332:	ebbc 0c00 	subs.w	ip, ip, r0
 8002336:	eb6e 0e0e 	sbc.w	lr, lr, lr
 800233a:	ea4f 138e 	mov.w	r3, lr, lsl #6
 800233e:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8002342:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8002346:	ebb1 010c 	subs.w	r1, r1, ip
 800234a:	eb63 030e 	sbc.w	r3, r3, lr
 800234e:	00db      	lsls	r3, r3, #3
 8002350:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002354:	00c9      	lsls	r1, r1, #3
 8002356:	eb11 0c00 	adds.w	ip, r1, r0
 800235a:	f143 0300 	adc.w	r3, r3, #0
 800235e:	0299      	lsls	r1, r3, #10
 8002360:	2300      	movs	r3, #0
 8002362:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8002366:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 800236a:	f7fd ff81 	bl	8000270 <__aeabi_uldivmod>
 800236e:	e7d1      	b.n	8002314 <HAL_RCC_GetSysClockFreq+0x74>
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002370:	4b2c      	ldr	r3, [pc, #176]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x184>)
 8002372:	685a      	ldr	r2, [r3, #4]
 8002374:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 800237e:	d02a      	beq.n	80023d6 <HAL_RCC_GetSysClockFreq+0x136>
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002380:	4b28      	ldr	r3, [pc, #160]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x184>)
 8002382:	6858      	ldr	r0, [r3, #4]
 8002384:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8002388:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 800238c:	ebbc 0c00 	subs.w	ip, ip, r0
 8002390:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8002394:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8002398:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 800239c:	ea4f 118c 	mov.w	r1, ip, lsl #6
 80023a0:	ebb1 010c 	subs.w	r1, r1, ip
 80023a4:	eb63 030e 	sbc.w	r3, r3, lr
 80023a8:	00db      	lsls	r3, r3, #3
 80023aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80023ae:	00c9      	lsls	r1, r1, #3
 80023b0:	eb11 0c00 	adds.w	ip, r1, r0
 80023b4:	f143 0300 	adc.w	r3, r3, #0
 80023b8:	0259      	lsls	r1, r3, #9
 80023ba:	2300      	movs	r3, #0
 80023bc:	ea4f 204c 	mov.w	r0, ip, lsl #9
 80023c0:	ea41 51dc 	orr.w	r1, r1, ip, lsr #23
 80023c4:	f7fd ff54 	bl	8000270 <__aeabi_uldivmod>
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80023c8:	4b16      	ldr	r3, [pc, #88]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x184>)
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f3c3 7302 	ubfx	r3, r3, #28, #3
      sysclockfreq = pllvco / pllr;
 80023d0:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 80023d4:	e7a6      	b.n	8002324 <HAL_RCC_GetSysClockFreq+0x84>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023d6:	4b13      	ldr	r3, [pc, #76]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x184>)
 80023d8:	6858      	ldr	r0, [r3, #4]
 80023da:	f3c0 1088 	ubfx	r0, r0, #6, #9
 80023de:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80023e2:	ebbc 0c00 	subs.w	ip, ip, r0
 80023e6:	eb6e 0e0e 	sbc.w	lr, lr, lr
 80023ea:	ea4f 138e 	mov.w	r3, lr, lsl #6
 80023ee:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 80023f2:	ea4f 118c 	mov.w	r1, ip, lsl #6
 80023f6:	ebb1 010c 	subs.w	r1, r1, ip
 80023fa:	eb63 030e 	sbc.w	r3, r3, lr
 80023fe:	00db      	lsls	r3, r3, #3
 8002400:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002404:	00c9      	lsls	r1, r1, #3
 8002406:	eb11 0c00 	adds.w	ip, r1, r0
 800240a:	f143 0300 	adc.w	r3, r3, #0
 800240e:	0299      	lsls	r1, r3, #10
 8002410:	2300      	movs	r3, #0
 8002412:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8002416:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 800241a:	f7fd ff29 	bl	8000270 <__aeabi_uldivmod>
 800241e:	e7d3      	b.n	80023c8 <HAL_RCC_GetSysClockFreq+0x128>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002420:	4802      	ldr	r0, [pc, #8]	@ (800242c <HAL_RCC_GetSysClockFreq+0x18c>)
  return sysclockfreq;
 8002422:	e77f      	b.n	8002324 <HAL_RCC_GetSysClockFreq+0x84>
 8002424:	40023800 	.word	0x40023800
 8002428:	007a1200 	.word	0x007a1200
 800242c:	00f42400 	.word	0x00f42400

08002430 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002430:	2800      	cmp	r0, #0
 8002432:	f000 8201 	beq.w	8002838 <HAL_RCC_OscConfig+0x408>
{
 8002436:	b570      	push	{r4, r5, r6, lr}
 8002438:	b082      	sub	sp, #8
 800243a:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800243c:	6803      	ldr	r3, [r0, #0]
 800243e:	f013 0f01 	tst.w	r3, #1
 8002442:	d041      	beq.n	80024c8 <HAL_RCC_OscConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002444:	4b99      	ldr	r3, [pc, #612]	@ (80026ac <HAL_RCC_OscConfig+0x27c>)
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	f003 030c 	and.w	r3, r3, #12
 800244c:	2b04      	cmp	r3, #4
 800244e:	d032      	beq.n	80024b6 <HAL_RCC_OscConfig+0x86>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002450:	4b96      	ldr	r3, [pc, #600]	@ (80026ac <HAL_RCC_OscConfig+0x27c>)
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	f003 030c 	and.w	r3, r3, #12
        || \
 8002458:	2b08      	cmp	r3, #8
 800245a:	d027      	beq.n	80024ac <HAL_RCC_OscConfig+0x7c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800245c:	4b93      	ldr	r3, [pc, #588]	@ (80026ac <HAL_RCC_OscConfig+0x27c>)
 800245e:	689b      	ldr	r3, [r3, #8]
 8002460:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002464:	2b0c      	cmp	r3, #12
 8002466:	d059      	beq.n	800251c <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002468:	6863      	ldr	r3, [r4, #4]
 800246a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800246e:	d05b      	beq.n	8002528 <HAL_RCC_OscConfig+0xf8>
 8002470:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002474:	d05e      	beq.n	8002534 <HAL_RCC_OscConfig+0x104>
 8002476:	4b8d      	ldr	r3, [pc, #564]	@ (80026ac <HAL_RCC_OscConfig+0x27c>)
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800247e:	601a      	str	r2, [r3, #0]
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002486:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002488:	6863      	ldr	r3, [r4, #4]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d05c      	beq.n	8002548 <HAL_RCC_OscConfig+0x118>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800248e:	f7ff f899 	bl	80015c4 <HAL_GetTick>
 8002492:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002494:	4b85      	ldr	r3, [pc, #532]	@ (80026ac <HAL_RCC_OscConfig+0x27c>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800249c:	d114      	bne.n	80024c8 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800249e:	f7ff f891 	bl	80015c4 <HAL_GetTick>
 80024a2:	1b40      	subs	r0, r0, r5
 80024a4:	2864      	cmp	r0, #100	@ 0x64
 80024a6:	d9f5      	bls.n	8002494 <HAL_RCC_OscConfig+0x64>
          {
            return HAL_TIMEOUT;
 80024a8:	2003      	movs	r0, #3
 80024aa:	e1cc      	b.n	8002846 <HAL_RCC_OscConfig+0x416>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80024ac:	4b7f      	ldr	r3, [pc, #508]	@ (80026ac <HAL_RCC_OscConfig+0x27c>)
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80024b4:	d0d2      	beq.n	800245c <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024b6:	4b7d      	ldr	r3, [pc, #500]	@ (80026ac <HAL_RCC_OscConfig+0x27c>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80024be:	d003      	beq.n	80024c8 <HAL_RCC_OscConfig+0x98>
 80024c0:	6863      	ldr	r3, [r4, #4]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	f000 81ba 	beq.w	800283c <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024c8:	6823      	ldr	r3, [r4, #0]
 80024ca:	f013 0f02 	tst.w	r3, #2
 80024ce:	d060      	beq.n	8002592 <HAL_RCC_OscConfig+0x162>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80024d0:	4b76      	ldr	r3, [pc, #472]	@ (80026ac <HAL_RCC_OscConfig+0x27c>)
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	f013 0f0c 	tst.w	r3, #12
 80024d8:	d04a      	beq.n	8002570 <HAL_RCC_OscConfig+0x140>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80024da:	4b74      	ldr	r3, [pc, #464]	@ (80026ac <HAL_RCC_OscConfig+0x27c>)
 80024dc:	689b      	ldr	r3, [r3, #8]
 80024de:	f003 030c 	and.w	r3, r3, #12
        || \
 80024e2:	2b08      	cmp	r3, #8
 80024e4:	d03f      	beq.n	8002566 <HAL_RCC_OscConfig+0x136>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024e6:	4b71      	ldr	r3, [pc, #452]	@ (80026ac <HAL_RCC_OscConfig+0x27c>)
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80024ee:	2b0c      	cmp	r3, #12
 80024f0:	d069      	beq.n	80025c6 <HAL_RCC_OscConfig+0x196>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80024f2:	68e3      	ldr	r3, [r4, #12]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d075      	beq.n	80025e4 <HAL_RCC_OscConfig+0x1b4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024f8:	4b6d      	ldr	r3, [pc, #436]	@ (80026b0 <HAL_RCC_OscConfig+0x280>)
 80024fa:	2201      	movs	r2, #1
 80024fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024fe:	f7ff f861 	bl	80015c4 <HAL_GetTick>
 8002502:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002504:	4b69      	ldr	r3, [pc, #420]	@ (80026ac <HAL_RCC_OscConfig+0x27c>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f013 0f02 	tst.w	r3, #2
 800250c:	d161      	bne.n	80025d2 <HAL_RCC_OscConfig+0x1a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800250e:	f7ff f859 	bl	80015c4 <HAL_GetTick>
 8002512:	1b40      	subs	r0, r0, r5
 8002514:	2802      	cmp	r0, #2
 8002516:	d9f5      	bls.n	8002504 <HAL_RCC_OscConfig+0xd4>
          {
            return HAL_TIMEOUT;
 8002518:	2003      	movs	r0, #3
 800251a:	e194      	b.n	8002846 <HAL_RCC_OscConfig+0x416>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800251c:	4b63      	ldr	r3, [pc, #396]	@ (80026ac <HAL_RCC_OscConfig+0x27c>)
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8002524:	d0a0      	beq.n	8002468 <HAL_RCC_OscConfig+0x38>
 8002526:	e7c6      	b.n	80024b6 <HAL_RCC_OscConfig+0x86>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002528:	4a60      	ldr	r2, [pc, #384]	@ (80026ac <HAL_RCC_OscConfig+0x27c>)
 800252a:	6813      	ldr	r3, [r2, #0]
 800252c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002530:	6013      	str	r3, [r2, #0]
 8002532:	e7a9      	b.n	8002488 <HAL_RCC_OscConfig+0x58>
 8002534:	4b5d      	ldr	r3, [pc, #372]	@ (80026ac <HAL_RCC_OscConfig+0x27c>)
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800253c:	601a      	str	r2, [r3, #0]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002544:	601a      	str	r2, [r3, #0]
 8002546:	e79f      	b.n	8002488 <HAL_RCC_OscConfig+0x58>
        tickstart = HAL_GetTick();
 8002548:	f7ff f83c 	bl	80015c4 <HAL_GetTick>
 800254c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800254e:	4b57      	ldr	r3, [pc, #348]	@ (80026ac <HAL_RCC_OscConfig+0x27c>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002556:	d0b7      	beq.n	80024c8 <HAL_RCC_OscConfig+0x98>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002558:	f7ff f834 	bl	80015c4 <HAL_GetTick>
 800255c:	1b40      	subs	r0, r0, r5
 800255e:	2864      	cmp	r0, #100	@ 0x64
 8002560:	d9f5      	bls.n	800254e <HAL_RCC_OscConfig+0x11e>
            return HAL_TIMEOUT;
 8002562:	2003      	movs	r0, #3
 8002564:	e16f      	b.n	8002846 <HAL_RCC_OscConfig+0x416>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002566:	4b51      	ldr	r3, [pc, #324]	@ (80026ac <HAL_RCC_OscConfig+0x27c>)
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 800256e:	d1ba      	bne.n	80024e6 <HAL_RCC_OscConfig+0xb6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002570:	4b4e      	ldr	r3, [pc, #312]	@ (80026ac <HAL_RCC_OscConfig+0x27c>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f013 0f02 	tst.w	r3, #2
 8002578:	d003      	beq.n	8002582 <HAL_RCC_OscConfig+0x152>
 800257a:	68e3      	ldr	r3, [r4, #12]
 800257c:	2b01      	cmp	r3, #1
 800257e:	f040 815f 	bne.w	8002840 <HAL_RCC_OscConfig+0x410>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002582:	4a4a      	ldr	r2, [pc, #296]	@ (80026ac <HAL_RCC_OscConfig+0x27c>)
 8002584:	6813      	ldr	r3, [r2, #0]
 8002586:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800258a:	6921      	ldr	r1, [r4, #16]
 800258c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002590:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002592:	6823      	ldr	r3, [r4, #0]
 8002594:	f013 0f08 	tst.w	r3, #8
 8002598:	d049      	beq.n	800262e <HAL_RCC_OscConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800259a:	6963      	ldr	r3, [r4, #20]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d033      	beq.n	8002608 <HAL_RCC_OscConfig+0x1d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025a0:	4b43      	ldr	r3, [pc, #268]	@ (80026b0 <HAL_RCC_OscConfig+0x280>)
 80025a2:	2201      	movs	r2, #1
 80025a4:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025a8:	f7ff f80c 	bl	80015c4 <HAL_GetTick>
 80025ac:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025ae:	4b3f      	ldr	r3, [pc, #252]	@ (80026ac <HAL_RCC_OscConfig+0x27c>)
 80025b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025b2:	f013 0f02 	tst.w	r3, #2
 80025b6:	d13a      	bne.n	800262e <HAL_RCC_OscConfig+0x1fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025b8:	f7ff f804 	bl	80015c4 <HAL_GetTick>
 80025bc:	1b40      	subs	r0, r0, r5
 80025be:	2802      	cmp	r0, #2
 80025c0:	d9f5      	bls.n	80025ae <HAL_RCC_OscConfig+0x17e>
        {
          return HAL_TIMEOUT;
 80025c2:	2003      	movs	r0, #3
 80025c4:	e13f      	b.n	8002846 <HAL_RCC_OscConfig+0x416>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025c6:	4b39      	ldr	r3, [pc, #228]	@ (80026ac <HAL_RCC_OscConfig+0x27c>)
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80025ce:	d190      	bne.n	80024f2 <HAL_RCC_OscConfig+0xc2>
 80025d0:	e7ce      	b.n	8002570 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025d2:	4a36      	ldr	r2, [pc, #216]	@ (80026ac <HAL_RCC_OscConfig+0x27c>)
 80025d4:	6813      	ldr	r3, [r2, #0]
 80025d6:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80025da:	6921      	ldr	r1, [r4, #16]
 80025dc:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80025e0:	6013      	str	r3, [r2, #0]
 80025e2:	e7d6      	b.n	8002592 <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 80025e4:	4b32      	ldr	r3, [pc, #200]	@ (80026b0 <HAL_RCC_OscConfig+0x280>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80025ea:	f7fe ffeb 	bl	80015c4 <HAL_GetTick>
 80025ee:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025f0:	4b2e      	ldr	r3, [pc, #184]	@ (80026ac <HAL_RCC_OscConfig+0x27c>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f013 0f02 	tst.w	r3, #2
 80025f8:	d0cb      	beq.n	8002592 <HAL_RCC_OscConfig+0x162>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025fa:	f7fe ffe3 	bl	80015c4 <HAL_GetTick>
 80025fe:	1b40      	subs	r0, r0, r5
 8002600:	2802      	cmp	r0, #2
 8002602:	d9f5      	bls.n	80025f0 <HAL_RCC_OscConfig+0x1c0>
            return HAL_TIMEOUT;
 8002604:	2003      	movs	r0, #3
 8002606:	e11e      	b.n	8002846 <HAL_RCC_OscConfig+0x416>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002608:	4b29      	ldr	r3, [pc, #164]	@ (80026b0 <HAL_RCC_OscConfig+0x280>)
 800260a:	2200      	movs	r2, #0
 800260c:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002610:	f7fe ffd8 	bl	80015c4 <HAL_GetTick>
 8002614:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002616:	4b25      	ldr	r3, [pc, #148]	@ (80026ac <HAL_RCC_OscConfig+0x27c>)
 8002618:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800261a:	f013 0f02 	tst.w	r3, #2
 800261e:	d006      	beq.n	800262e <HAL_RCC_OscConfig+0x1fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002620:	f7fe ffd0 	bl	80015c4 <HAL_GetTick>
 8002624:	1b40      	subs	r0, r0, r5
 8002626:	2802      	cmp	r0, #2
 8002628:	d9f5      	bls.n	8002616 <HAL_RCC_OscConfig+0x1e6>
        {
          return HAL_TIMEOUT;
 800262a:	2003      	movs	r0, #3
 800262c:	e10b      	b.n	8002846 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800262e:	6823      	ldr	r3, [r4, #0]
 8002630:	f013 0f04 	tst.w	r3, #4
 8002634:	d076      	beq.n	8002724 <HAL_RCC_OscConfig+0x2f4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002636:	4b1d      	ldr	r3, [pc, #116]	@ (80026ac <HAL_RCC_OscConfig+0x27c>)
 8002638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800263a:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800263e:	d133      	bne.n	80026a8 <HAL_RCC_OscConfig+0x278>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002640:	2300      	movs	r3, #0
 8002642:	9301      	str	r3, [sp, #4]
 8002644:	4b19      	ldr	r3, [pc, #100]	@ (80026ac <HAL_RCC_OscConfig+0x27c>)
 8002646:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002648:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800264c:	641a      	str	r2, [r3, #64]	@ 0x40
 800264e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002650:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002654:	9301      	str	r3, [sp, #4]
 8002656:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002658:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800265a:	4b16      	ldr	r3, [pc, #88]	@ (80026b4 <HAL_RCC_OscConfig+0x284>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002662:	d029      	beq.n	80026b8 <HAL_RCC_OscConfig+0x288>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002664:	68a3      	ldr	r3, [r4, #8]
 8002666:	2b01      	cmp	r3, #1
 8002668:	d03a      	beq.n	80026e0 <HAL_RCC_OscConfig+0x2b0>
 800266a:	2b05      	cmp	r3, #5
 800266c:	d03e      	beq.n	80026ec <HAL_RCC_OscConfig+0x2bc>
 800266e:	4b0f      	ldr	r3, [pc, #60]	@ (80026ac <HAL_RCC_OscConfig+0x27c>)
 8002670:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002672:	f022 0201 	bic.w	r2, r2, #1
 8002676:	671a      	str	r2, [r3, #112]	@ 0x70
 8002678:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800267a:	f022 0204 	bic.w	r2, r2, #4
 800267e:	671a      	str	r2, [r3, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002680:	68a3      	ldr	r3, [r4, #8]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d03c      	beq.n	8002700 <HAL_RCC_OscConfig+0x2d0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002686:	f7fe ff9d 	bl	80015c4 <HAL_GetTick>
 800268a:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800268c:	4b07      	ldr	r3, [pc, #28]	@ (80026ac <HAL_RCC_OscConfig+0x27c>)
 800268e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002690:	f013 0f02 	tst.w	r3, #2
 8002694:	d145      	bne.n	8002722 <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002696:	f7fe ff95 	bl	80015c4 <HAL_GetTick>
 800269a:	1b80      	subs	r0, r0, r6
 800269c:	f241 3388 	movw	r3, #5000	@ 0x1388
 80026a0:	4298      	cmp	r0, r3
 80026a2:	d9f3      	bls.n	800268c <HAL_RCC_OscConfig+0x25c>
        {
          return HAL_TIMEOUT;
 80026a4:	2003      	movs	r0, #3
 80026a6:	e0ce      	b.n	8002846 <HAL_RCC_OscConfig+0x416>
    FlagStatus       pwrclkchanged = RESET;
 80026a8:	2500      	movs	r5, #0
 80026aa:	e7d6      	b.n	800265a <HAL_RCC_OscConfig+0x22a>
 80026ac:	40023800 	.word	0x40023800
 80026b0:	42470000 	.word	0x42470000
 80026b4:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026b8:	4a6b      	ldr	r2, [pc, #428]	@ (8002868 <HAL_RCC_OscConfig+0x438>)
 80026ba:	6813      	ldr	r3, [r2, #0]
 80026bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026c0:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80026c2:	f7fe ff7f 	bl	80015c4 <HAL_GetTick>
 80026c6:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026c8:	4b67      	ldr	r3, [pc, #412]	@ (8002868 <HAL_RCC_OscConfig+0x438>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80026d0:	d1c8      	bne.n	8002664 <HAL_RCC_OscConfig+0x234>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026d2:	f7fe ff77 	bl	80015c4 <HAL_GetTick>
 80026d6:	1b80      	subs	r0, r0, r6
 80026d8:	2802      	cmp	r0, #2
 80026da:	d9f5      	bls.n	80026c8 <HAL_RCC_OscConfig+0x298>
          return HAL_TIMEOUT;
 80026dc:	2003      	movs	r0, #3
 80026de:	e0b2      	b.n	8002846 <HAL_RCC_OscConfig+0x416>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026e0:	4a62      	ldr	r2, [pc, #392]	@ (800286c <HAL_RCC_OscConfig+0x43c>)
 80026e2:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 80026e4:	f043 0301 	orr.w	r3, r3, #1
 80026e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80026ea:	e7c9      	b.n	8002680 <HAL_RCC_OscConfig+0x250>
 80026ec:	4b5f      	ldr	r3, [pc, #380]	@ (800286c <HAL_RCC_OscConfig+0x43c>)
 80026ee:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80026f0:	f042 0204 	orr.w	r2, r2, #4
 80026f4:	671a      	str	r2, [r3, #112]	@ 0x70
 80026f6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80026f8:	f042 0201 	orr.w	r2, r2, #1
 80026fc:	671a      	str	r2, [r3, #112]	@ 0x70
 80026fe:	e7bf      	b.n	8002680 <HAL_RCC_OscConfig+0x250>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002700:	f7fe ff60 	bl	80015c4 <HAL_GetTick>
 8002704:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002706:	4b59      	ldr	r3, [pc, #356]	@ (800286c <HAL_RCC_OscConfig+0x43c>)
 8002708:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800270a:	f013 0f02 	tst.w	r3, #2
 800270e:	d008      	beq.n	8002722 <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002710:	f7fe ff58 	bl	80015c4 <HAL_GetTick>
 8002714:	1b80      	subs	r0, r0, r6
 8002716:	f241 3388 	movw	r3, #5000	@ 0x1388
 800271a:	4298      	cmp	r0, r3
 800271c:	d9f3      	bls.n	8002706 <HAL_RCC_OscConfig+0x2d6>
        {
          return HAL_TIMEOUT;
 800271e:	2003      	movs	r0, #3
 8002720:	e091      	b.n	8002846 <HAL_RCC_OscConfig+0x416>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002722:	b9ed      	cbnz	r5, 8002760 <HAL_RCC_OscConfig+0x330>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002724:	69a3      	ldr	r3, [r4, #24]
 8002726:	2b00      	cmp	r3, #0
 8002728:	f000 808c 	beq.w	8002844 <HAL_RCC_OscConfig+0x414>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800272c:	4a4f      	ldr	r2, [pc, #316]	@ (800286c <HAL_RCC_OscConfig+0x43c>)
 800272e:	6892      	ldr	r2, [r2, #8]
 8002730:	f002 020c 	and.w	r2, r2, #12
 8002734:	2a08      	cmp	r2, #8
 8002736:	d054      	beq.n	80027e2 <HAL_RCC_OscConfig+0x3b2>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002738:	2b02      	cmp	r3, #2
 800273a:	d017      	beq.n	800276c <HAL_RCC_OscConfig+0x33c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800273c:	4b4c      	ldr	r3, [pc, #304]	@ (8002870 <HAL_RCC_OscConfig+0x440>)
 800273e:	2200      	movs	r2, #0
 8002740:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002742:	f7fe ff3f 	bl	80015c4 <HAL_GetTick>
 8002746:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002748:	4b48      	ldr	r3, [pc, #288]	@ (800286c <HAL_RCC_OscConfig+0x43c>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002750:	d045      	beq.n	80027de <HAL_RCC_OscConfig+0x3ae>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002752:	f7fe ff37 	bl	80015c4 <HAL_GetTick>
 8002756:	1b00      	subs	r0, r0, r4
 8002758:	2802      	cmp	r0, #2
 800275a:	d9f5      	bls.n	8002748 <HAL_RCC_OscConfig+0x318>
          {
            return HAL_TIMEOUT;
 800275c:	2003      	movs	r0, #3
 800275e:	e072      	b.n	8002846 <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002760:	4a42      	ldr	r2, [pc, #264]	@ (800286c <HAL_RCC_OscConfig+0x43c>)
 8002762:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8002764:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002768:	6413      	str	r3, [r2, #64]	@ 0x40
 800276a:	e7db      	b.n	8002724 <HAL_RCC_OscConfig+0x2f4>
        __HAL_RCC_PLL_DISABLE();
 800276c:	4b40      	ldr	r3, [pc, #256]	@ (8002870 <HAL_RCC_OscConfig+0x440>)
 800276e:	2200      	movs	r2, #0
 8002770:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002772:	f7fe ff27 	bl	80015c4 <HAL_GetTick>
 8002776:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002778:	4b3c      	ldr	r3, [pc, #240]	@ (800286c <HAL_RCC_OscConfig+0x43c>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002780:	d006      	beq.n	8002790 <HAL_RCC_OscConfig+0x360>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002782:	f7fe ff1f 	bl	80015c4 <HAL_GetTick>
 8002786:	1b40      	subs	r0, r0, r5
 8002788:	2802      	cmp	r0, #2
 800278a:	d9f5      	bls.n	8002778 <HAL_RCC_OscConfig+0x348>
            return HAL_TIMEOUT;
 800278c:	2003      	movs	r0, #3
 800278e:	e05a      	b.n	8002846 <HAL_RCC_OscConfig+0x416>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002790:	69e3      	ldr	r3, [r4, #28]
 8002792:	6a22      	ldr	r2, [r4, #32]
 8002794:	4313      	orrs	r3, r2
 8002796:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002798:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800279c:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800279e:	0852      	lsrs	r2, r2, #1
 80027a0:	3a01      	subs	r2, #1
 80027a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80027a6:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80027a8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80027ac:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80027ae:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80027b2:	4a2e      	ldr	r2, [pc, #184]	@ (800286c <HAL_RCC_OscConfig+0x43c>)
 80027b4:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 80027b6:	4b2e      	ldr	r3, [pc, #184]	@ (8002870 <HAL_RCC_OscConfig+0x440>)
 80027b8:	2201      	movs	r2, #1
 80027ba:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80027bc:	f7fe ff02 	bl	80015c4 <HAL_GetTick>
 80027c0:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027c2:	4b2a      	ldr	r3, [pc, #168]	@ (800286c <HAL_RCC_OscConfig+0x43c>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80027ca:	d106      	bne.n	80027da <HAL_RCC_OscConfig+0x3aa>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027cc:	f7fe fefa 	bl	80015c4 <HAL_GetTick>
 80027d0:	1b00      	subs	r0, r0, r4
 80027d2:	2802      	cmp	r0, #2
 80027d4:	d9f5      	bls.n	80027c2 <HAL_RCC_OscConfig+0x392>
            return HAL_TIMEOUT;
 80027d6:	2003      	movs	r0, #3
 80027d8:	e035      	b.n	8002846 <HAL_RCC_OscConfig+0x416>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80027da:	2000      	movs	r0, #0
 80027dc:	e033      	b.n	8002846 <HAL_RCC_OscConfig+0x416>
 80027de:	2000      	movs	r0, #0
 80027e0:	e031      	b.n	8002846 <HAL_RCC_OscConfig+0x416>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027e2:	2b01      	cmp	r3, #1
 80027e4:	d031      	beq.n	800284a <HAL_RCC_OscConfig+0x41a>
        pll_config = RCC->PLLCFGR;
 80027e6:	4b21      	ldr	r3, [pc, #132]	@ (800286c <HAL_RCC_OscConfig+0x43c>)
 80027e8:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027ea:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
 80027ee:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80027f0:	4291      	cmp	r1, r2
 80027f2:	d12c      	bne.n	800284e <HAL_RCC_OscConfig+0x41e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80027f4:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80027f8:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027fa:	428a      	cmp	r2, r1
 80027fc:	d129      	bne.n	8002852 <HAL_RCC_OscConfig+0x422>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80027fe:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002800:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 8002804:	401a      	ands	r2, r3
 8002806:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 800280a:	d124      	bne.n	8002856 <HAL_RCC_OscConfig+0x426>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800280c:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8002810:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8002812:	0852      	lsrs	r2, r2, #1
 8002814:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002816:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 800281a:	d11e      	bne.n	800285a <HAL_RCC_OscConfig+0x42a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800281c:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002820:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002822:	ebb2 6f01 	cmp.w	r2, r1, lsl #24
 8002826:	d11a      	bne.n	800285e <HAL_RCC_OscConfig+0x42e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002828:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800282c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800282e:	ebb3 7f02 	cmp.w	r3, r2, lsl #28
 8002832:	d116      	bne.n	8002862 <HAL_RCC_OscConfig+0x432>
  return HAL_OK;
 8002834:	2000      	movs	r0, #0
 8002836:	e006      	b.n	8002846 <HAL_RCC_OscConfig+0x416>
    return HAL_ERROR;
 8002838:	2001      	movs	r0, #1
}
 800283a:	4770      	bx	lr
        return HAL_ERROR;
 800283c:	2001      	movs	r0, #1
 800283e:	e002      	b.n	8002846 <HAL_RCC_OscConfig+0x416>
        return HAL_ERROR;
 8002840:	2001      	movs	r0, #1
 8002842:	e000      	b.n	8002846 <HAL_RCC_OscConfig+0x416>
  return HAL_OK;
 8002844:	2000      	movs	r0, #0
}
 8002846:	b002      	add	sp, #8
 8002848:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 800284a:	2001      	movs	r0, #1
 800284c:	e7fb      	b.n	8002846 <HAL_RCC_OscConfig+0x416>
          return HAL_ERROR;
 800284e:	2001      	movs	r0, #1
 8002850:	e7f9      	b.n	8002846 <HAL_RCC_OscConfig+0x416>
 8002852:	2001      	movs	r0, #1
 8002854:	e7f7      	b.n	8002846 <HAL_RCC_OscConfig+0x416>
 8002856:	2001      	movs	r0, #1
 8002858:	e7f5      	b.n	8002846 <HAL_RCC_OscConfig+0x416>
 800285a:	2001      	movs	r0, #1
 800285c:	e7f3      	b.n	8002846 <HAL_RCC_OscConfig+0x416>
 800285e:	2001      	movs	r0, #1
 8002860:	e7f1      	b.n	8002846 <HAL_RCC_OscConfig+0x416>
 8002862:	2001      	movs	r0, #1
 8002864:	e7ef      	b.n	8002846 <HAL_RCC_OscConfig+0x416>
 8002866:	bf00      	nop
 8002868:	40007000 	.word	0x40007000
 800286c:	40023800 	.word	0x40023800
 8002870:	42470000 	.word	0x42470000

08002874 <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002874:	4770      	bx	lr
	...

08002878 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002878:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800287c:	2b01      	cmp	r3, #1
 800287e:	d137      	bne.n	80028f0 <HAL_TIM_Base_Start_IT+0x78>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002880:	2302      	movs	r3, #2
 8002882:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002886:	6802      	ldr	r2, [r0, #0]
 8002888:	68d3      	ldr	r3, [r2, #12]
 800288a:	f043 0301 	orr.w	r3, r3, #1
 800288e:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002890:	6803      	ldr	r3, [r0, #0]
 8002892:	4a19      	ldr	r2, [pc, #100]	@ (80028f8 <HAL_TIM_Base_Start_IT+0x80>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d020      	beq.n	80028da <HAL_TIM_Base_Start_IT+0x62>
 8002898:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800289c:	d01d      	beq.n	80028da <HAL_TIM_Base_Start_IT+0x62>
 800289e:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d019      	beq.n	80028da <HAL_TIM_Base_Start_IT+0x62>
 80028a6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d015      	beq.n	80028da <HAL_TIM_Base_Start_IT+0x62>
 80028ae:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d011      	beq.n	80028da <HAL_TIM_Base_Start_IT+0x62>
 80028b6:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d00d      	beq.n	80028da <HAL_TIM_Base_Start_IT+0x62>
 80028be:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d009      	beq.n	80028da <HAL_TIM_Base_Start_IT+0x62>
 80028c6:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d005      	beq.n	80028da <HAL_TIM_Base_Start_IT+0x62>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	f042 0201 	orr.w	r2, r2, #1
 80028d4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80028d6:	2000      	movs	r0, #0
 80028d8:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028da:	689a      	ldr	r2, [r3, #8]
 80028dc:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028e0:	2a06      	cmp	r2, #6
 80028e2:	d007      	beq.n	80028f4 <HAL_TIM_Base_Start_IT+0x7c>
      __HAL_TIM_ENABLE(htim);
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	f042 0201 	orr.w	r2, r2, #1
 80028ea:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80028ec:	2000      	movs	r0, #0
 80028ee:	4770      	bx	lr
    return HAL_ERROR;
 80028f0:	2001      	movs	r0, #1
 80028f2:	4770      	bx	lr
  return HAL_OK;
 80028f4:	2000      	movs	r0, #0
}
 80028f6:	4770      	bx	lr
 80028f8:	40010000 	.word	0x40010000

080028fc <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80028fc:	4770      	bx	lr

080028fe <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80028fe:	4770      	bx	lr

08002900 <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002900:	4770      	bx	lr

08002902 <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002902:	4770      	bx	lr

08002904 <HAL_TIM_IRQHandler>:
{
 8002904:	b570      	push	{r4, r5, r6, lr}
 8002906:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 8002908:	6803      	ldr	r3, [r0, #0]
 800290a:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 800290c:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800290e:	f015 0f02 	tst.w	r5, #2
 8002912:	d010      	beq.n	8002936 <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002914:	f016 0f02 	tst.w	r6, #2
 8002918:	d00d      	beq.n	8002936 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800291a:	f06f 0202 	mvn.w	r2, #2
 800291e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002920:	2301      	movs	r3, #1
 8002922:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002924:	6803      	ldr	r3, [r0, #0]
 8002926:	699b      	ldr	r3, [r3, #24]
 8002928:	f013 0f03 	tst.w	r3, #3
 800292c:	d05e      	beq.n	80029ec <HAL_TIM_IRQHandler+0xe8>
          HAL_TIM_IC_CaptureCallback(htim);
 800292e:	f7ff ffe6 	bl	80028fe <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002932:	2300      	movs	r3, #0
 8002934:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002936:	f015 0f04 	tst.w	r5, #4
 800293a:	d012      	beq.n	8002962 <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800293c:	f016 0f04 	tst.w	r6, #4
 8002940:	d00f      	beq.n	8002962 <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002942:	6823      	ldr	r3, [r4, #0]
 8002944:	f06f 0204 	mvn.w	r2, #4
 8002948:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800294a:	2302      	movs	r3, #2
 800294c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800294e:	6823      	ldr	r3, [r4, #0]
 8002950:	699b      	ldr	r3, [r3, #24]
 8002952:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8002956:	d04f      	beq.n	80029f8 <HAL_TIM_IRQHandler+0xf4>
        HAL_TIM_IC_CaptureCallback(htim);
 8002958:	4620      	mov	r0, r4
 800295a:	f7ff ffd0 	bl	80028fe <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800295e:	2300      	movs	r3, #0
 8002960:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002962:	f015 0f08 	tst.w	r5, #8
 8002966:	d012      	beq.n	800298e <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002968:	f016 0f08 	tst.w	r6, #8
 800296c:	d00f      	beq.n	800298e <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800296e:	6823      	ldr	r3, [r4, #0]
 8002970:	f06f 0208 	mvn.w	r2, #8
 8002974:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002976:	2304      	movs	r3, #4
 8002978:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800297a:	6823      	ldr	r3, [r4, #0]
 800297c:	69db      	ldr	r3, [r3, #28]
 800297e:	f013 0f03 	tst.w	r3, #3
 8002982:	d040      	beq.n	8002a06 <HAL_TIM_IRQHandler+0x102>
        HAL_TIM_IC_CaptureCallback(htim);
 8002984:	4620      	mov	r0, r4
 8002986:	f7ff ffba 	bl	80028fe <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800298a:	2300      	movs	r3, #0
 800298c:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800298e:	f015 0f10 	tst.w	r5, #16
 8002992:	d012      	beq.n	80029ba <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002994:	f016 0f10 	tst.w	r6, #16
 8002998:	d00f      	beq.n	80029ba <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800299a:	6823      	ldr	r3, [r4, #0]
 800299c:	f06f 0210 	mvn.w	r2, #16
 80029a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80029a2:	2308      	movs	r3, #8
 80029a4:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80029a6:	6823      	ldr	r3, [r4, #0]
 80029a8:	69db      	ldr	r3, [r3, #28]
 80029aa:	f413 7f40 	tst.w	r3, #768	@ 0x300
 80029ae:	d031      	beq.n	8002a14 <HAL_TIM_IRQHandler+0x110>
        HAL_TIM_IC_CaptureCallback(htim);
 80029b0:	4620      	mov	r0, r4
 80029b2:	f7ff ffa4 	bl	80028fe <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029b6:	2300      	movs	r3, #0
 80029b8:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80029ba:	f015 0f01 	tst.w	r5, #1
 80029be:	d002      	beq.n	80029c6 <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80029c0:	f016 0f01 	tst.w	r6, #1
 80029c4:	d12d      	bne.n	8002a22 <HAL_TIM_IRQHandler+0x11e>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80029c6:	f015 0f80 	tst.w	r5, #128	@ 0x80
 80029ca:	d002      	beq.n	80029d2 <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80029cc:	f016 0f80 	tst.w	r6, #128	@ 0x80
 80029d0:	d12f      	bne.n	8002a32 <HAL_TIM_IRQHandler+0x12e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80029d2:	f015 0f40 	tst.w	r5, #64	@ 0x40
 80029d6:	d002      	beq.n	80029de <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80029d8:	f016 0f40 	tst.w	r6, #64	@ 0x40
 80029dc:	d131      	bne.n	8002a42 <HAL_TIM_IRQHandler+0x13e>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80029de:	f015 0f20 	tst.w	r5, #32
 80029e2:	d002      	beq.n	80029ea <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80029e4:	f016 0f20 	tst.w	r6, #32
 80029e8:	d133      	bne.n	8002a52 <HAL_TIM_IRQHandler+0x14e>
}
 80029ea:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80029ec:	f7ff ff86 	bl	80028fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029f0:	4620      	mov	r0, r4
 80029f2:	f7ff ff85 	bl	8002900 <HAL_TIM_PWM_PulseFinishedCallback>
 80029f6:	e79c      	b.n	8002932 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029f8:	4620      	mov	r0, r4
 80029fa:	f7ff ff7f 	bl	80028fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029fe:	4620      	mov	r0, r4
 8002a00:	f7ff ff7e 	bl	8002900 <HAL_TIM_PWM_PulseFinishedCallback>
 8002a04:	e7ab      	b.n	800295e <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a06:	4620      	mov	r0, r4
 8002a08:	f7ff ff78 	bl	80028fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a0c:	4620      	mov	r0, r4
 8002a0e:	f7ff ff77 	bl	8002900 <HAL_TIM_PWM_PulseFinishedCallback>
 8002a12:	e7ba      	b.n	800298a <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a14:	4620      	mov	r0, r4
 8002a16:	f7ff ff71 	bl	80028fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a1a:	4620      	mov	r0, r4
 8002a1c:	f7ff ff70 	bl	8002900 <HAL_TIM_PWM_PulseFinishedCallback>
 8002a20:	e7c9      	b.n	80029b6 <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002a22:	6823      	ldr	r3, [r4, #0]
 8002a24:	f06f 0201 	mvn.w	r2, #1
 8002a28:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a2a:	4620      	mov	r0, r4
 8002a2c:	f7fd ff9e 	bl	800096c <HAL_TIM_PeriodElapsedCallback>
 8002a30:	e7c9      	b.n	80029c6 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002a32:	6823      	ldr	r3, [r4, #0]
 8002a34:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002a38:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002a3a:	4620      	mov	r0, r4
 8002a3c:	f000 f9bb 	bl	8002db6 <HAL_TIMEx_BreakCallback>
 8002a40:	e7c7      	b.n	80029d2 <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002a42:	6823      	ldr	r3, [r4, #0]
 8002a44:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002a48:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002a4a:	4620      	mov	r0, r4
 8002a4c:	f7ff ff59 	bl	8002902 <HAL_TIM_TriggerCallback>
 8002a50:	e7c5      	b.n	80029de <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002a52:	6823      	ldr	r3, [r4, #0]
 8002a54:	f06f 0220 	mvn.w	r2, #32
 8002a58:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8002a5a:	4620      	mov	r0, r4
 8002a5c:	f000 f9aa 	bl	8002db4 <HAL_TIMEx_CommutCallback>
}
 8002a60:	e7c3      	b.n	80029ea <HAL_TIM_IRQHandler+0xe6>
	...

08002a64 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002a64:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a66:	4a32      	ldr	r2, [pc, #200]	@ (8002b30 <TIM_Base_SetConfig+0xcc>)
 8002a68:	4290      	cmp	r0, r2
 8002a6a:	d012      	beq.n	8002a92 <TIM_Base_SetConfig+0x2e>
 8002a6c:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8002a70:	d00f      	beq.n	8002a92 <TIM_Base_SetConfig+0x2e>
 8002a72:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8002a76:	4290      	cmp	r0, r2
 8002a78:	d00b      	beq.n	8002a92 <TIM_Base_SetConfig+0x2e>
 8002a7a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002a7e:	4290      	cmp	r0, r2
 8002a80:	d007      	beq.n	8002a92 <TIM_Base_SetConfig+0x2e>
 8002a82:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002a86:	4290      	cmp	r0, r2
 8002a88:	d003      	beq.n	8002a92 <TIM_Base_SetConfig+0x2e>
 8002a8a:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8002a8e:	4290      	cmp	r0, r2
 8002a90:	d103      	bne.n	8002a9a <TIM_Base_SetConfig+0x36>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8002a96:	684a      	ldr	r2, [r1, #4]
 8002a98:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a9a:	4a25      	ldr	r2, [pc, #148]	@ (8002b30 <TIM_Base_SetConfig+0xcc>)
 8002a9c:	4290      	cmp	r0, r2
 8002a9e:	d02a      	beq.n	8002af6 <TIM_Base_SetConfig+0x92>
 8002aa0:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8002aa4:	d027      	beq.n	8002af6 <TIM_Base_SetConfig+0x92>
 8002aa6:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8002aaa:	4290      	cmp	r0, r2
 8002aac:	d023      	beq.n	8002af6 <TIM_Base_SetConfig+0x92>
 8002aae:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002ab2:	4290      	cmp	r0, r2
 8002ab4:	d01f      	beq.n	8002af6 <TIM_Base_SetConfig+0x92>
 8002ab6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002aba:	4290      	cmp	r0, r2
 8002abc:	d01b      	beq.n	8002af6 <TIM_Base_SetConfig+0x92>
 8002abe:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8002ac2:	4290      	cmp	r0, r2
 8002ac4:	d017      	beq.n	8002af6 <TIM_Base_SetConfig+0x92>
 8002ac6:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8002aca:	4290      	cmp	r0, r2
 8002acc:	d013      	beq.n	8002af6 <TIM_Base_SetConfig+0x92>
 8002ace:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002ad2:	4290      	cmp	r0, r2
 8002ad4:	d00f      	beq.n	8002af6 <TIM_Base_SetConfig+0x92>
 8002ad6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002ada:	4290      	cmp	r0, r2
 8002adc:	d00b      	beq.n	8002af6 <TIM_Base_SetConfig+0x92>
 8002ade:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8002ae2:	4290      	cmp	r0, r2
 8002ae4:	d007      	beq.n	8002af6 <TIM_Base_SetConfig+0x92>
 8002ae6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002aea:	4290      	cmp	r0, r2
 8002aec:	d003      	beq.n	8002af6 <TIM_Base_SetConfig+0x92>
 8002aee:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002af2:	4290      	cmp	r0, r2
 8002af4:	d103      	bne.n	8002afe <TIM_Base_SetConfig+0x9a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002af6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002afa:	68ca      	ldr	r2, [r1, #12]
 8002afc:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002afe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b02:	694a      	ldr	r2, [r1, #20]
 8002b04:	4313      	orrs	r3, r2

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b06:	688a      	ldr	r2, [r1, #8]
 8002b08:	62c2      	str	r2, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b0a:	680a      	ldr	r2, [r1, #0]
 8002b0c:	6282      	str	r2, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b0e:	4a08      	ldr	r2, [pc, #32]	@ (8002b30 <TIM_Base_SetConfig+0xcc>)
 8002b10:	4290      	cmp	r0, r2
 8002b12:	d003      	beq.n	8002b1c <TIM_Base_SetConfig+0xb8>
 8002b14:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002b18:	4290      	cmp	r0, r2
 8002b1a:	d101      	bne.n	8002b20 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b1c:	690a      	ldr	r2, [r1, #16]
 8002b1e:	6302      	str	r2, [r0, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002b20:	6802      	ldr	r2, [r0, #0]
 8002b22:	f042 0204 	orr.w	r2, r2, #4
 8002b26:	6002      	str	r2, [r0, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b28:	2201      	movs	r2, #1
 8002b2a:	6142      	str	r2, [r0, #20]

  TIMx->CR1 = tmpcr1;
 8002b2c:	6003      	str	r3, [r0, #0]
}
 8002b2e:	4770      	bx	lr
 8002b30:	40010000 	.word	0x40010000

08002b34 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8002b34:	b340      	cbz	r0, 8002b88 <HAL_TIM_Base_Init+0x54>
{
 8002b36:	b510      	push	{r4, lr}
 8002b38:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8002b3a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002b3e:	b1f3      	cbz	r3, 8002b7e <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8002b40:	2302      	movs	r3, #2
 8002b42:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b46:	4621      	mov	r1, r4
 8002b48:	f851 0b04 	ldr.w	r0, [r1], #4
 8002b4c:	f7ff ff8a 	bl	8002a64 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b50:	2301      	movs	r3, #1
 8002b52:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b56:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8002b5a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8002b5e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8002b62:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b66:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002b6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002b6e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8002b72:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8002b76:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8002b7a:	2000      	movs	r0, #0
}
 8002b7c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002b7e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002b82:	f7ff fe77 	bl	8002874 <HAL_TIM_Base_MspInit>
 8002b86:	e7db      	b.n	8002b40 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8002b88:	2001      	movs	r0, #1
}
 8002b8a:	4770      	bx	lr

08002b8c <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 8002b8c:	2800      	cmp	r0, #0
 8002b8e:	d053      	beq.n	8002c38 <HAL_TIM_Encoder_Init+0xac>
{
 8002b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b92:	460d      	mov	r5, r1
 8002b94:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8002b96:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d047      	beq.n	8002c2e <HAL_TIM_Encoder_Init+0xa2>
  htim->State = HAL_TIM_STATE_BUSY;
 8002b9e:	2302      	movs	r3, #2
 8002ba0:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002ba4:	6822      	ldr	r2, [r4, #0]
 8002ba6:	6893      	ldr	r3, [r2, #8]
 8002ba8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002bac:	f023 0307 	bic.w	r3, r3, #7
 8002bb0:	6093      	str	r3, [r2, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002bb2:	4621      	mov	r1, r4
 8002bb4:	f851 0b04 	ldr.w	r0, [r1], #4
 8002bb8:	f7ff ff54 	bl	8002a64 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8002bbc:	6821      	ldr	r1, [r4, #0]
 8002bbe:	688b      	ldr	r3, [r1, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8002bc0:	698a      	ldr	r2, [r1, #24]
  tmpccer = htim->Instance->CCER;
 8002bc2:	6a0e      	ldr	r6, [r1, #32]
  tmpsmcr |= sConfig->EncoderMode;
 8002bc4:	6828      	ldr	r0, [r5, #0]
 8002bc6:	4318      	orrs	r0, r3
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002bc8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002bcc:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002bd0:	68ab      	ldr	r3, [r5, #8]
 8002bd2:	69af      	ldr	r7, [r5, #24]
 8002bd4:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8002bd8:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002bda:	f423 437c 	bic.w	r3, r3, #64512	@ 0xfc00
 8002bde:	f023 03fc 	bic.w	r3, r3, #252	@ 0xfc
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002be2:	68ea      	ldr	r2, [r5, #12]
 8002be4:	69ef      	ldr	r7, [r5, #28]
 8002be6:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 8002bea:	431a      	orrs	r2, r3
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002bec:	6a2b      	ldr	r3, [r5, #32]
 8002bee:	031b      	lsls	r3, r3, #12
 8002bf0:	692f      	ldr	r7, [r5, #16]
 8002bf2:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
 8002bf6:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002bf8:	f026 06aa 	bic.w	r6, r6, #170	@ 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002bfc:	686a      	ldr	r2, [r5, #4]
 8002bfe:	696d      	ldr	r5, [r5, #20]
 8002c00:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 8002c04:	4332      	orrs	r2, r6
  htim->Instance->SMCR = tmpsmcr;
 8002c06:	6088      	str	r0, [r1, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 8002c08:	6821      	ldr	r1, [r4, #0]
 8002c0a:	618b      	str	r3, [r1, #24]
  htim->Instance->CCER = tmpccer;
 8002c0c:	6823      	ldr	r3, [r4, #0]
 8002c0e:	621a      	str	r2, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c10:	2301      	movs	r3, #1
 8002c12:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002c16:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002c1a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002c1e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002c22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  htim->State = HAL_TIM_STATE_READY;
 8002c26:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8002c2a:	2000      	movs	r0, #0
}
 8002c2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 8002c2e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8002c32:	f7ff f9d5 	bl	8001fe0 <HAL_TIM_Encoder_MspInit>
 8002c36:	e7b2      	b.n	8002b9e <HAL_TIM_Encoder_Init+0x12>
    return HAL_ERROR;
 8002c38:	2001      	movs	r0, #1
}
 8002c3a:	4770      	bx	lr

08002c3c <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002c3c:	f001 011f 	and.w	r1, r1, #31
 8002c40:	f04f 0c01 	mov.w	ip, #1
 8002c44:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002c48:	6a03      	ldr	r3, [r0, #32]
 8002c4a:	ea23 030c 	bic.w	r3, r3, ip
 8002c4e:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002c50:	6a03      	ldr	r3, [r0, #32]
 8002c52:	408a      	lsls	r2, r1
 8002c54:	4313      	orrs	r3, r2
 8002c56:	6203      	str	r3, [r0, #32]
}
 8002c58:	4770      	bx	lr

08002c5a <HAL_TIM_Encoder_Start>:
{
 8002c5a:	b538      	push	{r3, r4, r5, lr}
 8002c5c:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8002c5e:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 8002c62:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8002c64:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8002c68:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 8002c6c:	b2d2      	uxtb	r2, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8002c6e:	f894 c043 	ldrb.w	ip, [r4, #67]	@ 0x43
  if (Channel == TIM_CHANNEL_1)
 8002c72:	460d      	mov	r5, r1
 8002c74:	b9b1      	cbnz	r1, 8002ca4 <HAL_TIM_Encoder_Start+0x4a>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002c76:	2801      	cmp	r0, #1
 8002c78:	d149      	bne.n	8002d0e <HAL_TIM_Encoder_Start+0xb4>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8002c7a:	2a01      	cmp	r2, #1
 8002c7c:	d148      	bne.n	8002d10 <HAL_TIM_Encoder_Start+0xb6>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002c7e:	2302      	movs	r3, #2
 8002c80:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002c84:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  switch (Channel)
 8002c88:	b37d      	cbz	r5, 8002cea <HAL_TIM_Encoder_Start+0x90>
 8002c8a:	2d04      	cmp	r5, #4
 8002c8c:	d039      	beq.n	8002d02 <HAL_TIM_Encoder_Start+0xa8>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002c8e:	2201      	movs	r2, #1
 8002c90:	2100      	movs	r1, #0
 8002c92:	6820      	ldr	r0, [r4, #0]
 8002c94:	f7ff ffd2 	bl	8002c3c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002c98:	2201      	movs	r2, #1
 8002c9a:	2104      	movs	r1, #4
 8002c9c:	6820      	ldr	r0, [r4, #0]
 8002c9e:	f7ff ffcd 	bl	8002c3c <TIM_CCxChannelCmd>
      break;
 8002ca2:	e027      	b.n	8002cf4 <HAL_TIM_Encoder_Start+0x9a>
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	fa5f fc8c 	uxtb.w	ip, ip
  else if (Channel == TIM_CHANNEL_2)
 8002caa:	2904      	cmp	r1, #4
 8002cac:	d012      	beq.n	8002cd4 <HAL_TIM_Encoder_Start+0x7a>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002cae:	2801      	cmp	r0, #1
 8002cb0:	d133      	bne.n	8002d1a <HAL_TIM_Encoder_Start+0xc0>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d12c      	bne.n	8002d10 <HAL_TIM_Encoder_Start+0xb6>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002cb6:	2a01      	cmp	r2, #1
 8002cb8:	d131      	bne.n	8002d1e <HAL_TIM_Encoder_Start+0xc4>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8002cba:	f1bc 0f01 	cmp.w	ip, #1
 8002cbe:	d130      	bne.n	8002d22 <HAL_TIM_Encoder_Start+0xc8>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002cc0:	2302      	movs	r3, #2
 8002cc2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002cc6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002cca:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002cce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002cd2:	e7d9      	b.n	8002c88 <HAL_TIM_Encoder_Start+0x2e>
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d11c      	bne.n	8002d12 <HAL_TIM_Encoder_Start+0xb8>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8002cd8:	f1bc 0f01 	cmp.w	ip, #1
 8002cdc:	d11b      	bne.n	8002d16 <HAL_TIM_Encoder_Start+0xbc>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002cde:	2302      	movs	r3, #2
 8002ce0:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002ce4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002ce8:	e7ce      	b.n	8002c88 <HAL_TIM_Encoder_Start+0x2e>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002cea:	2201      	movs	r2, #1
 8002cec:	2100      	movs	r1, #0
 8002cee:	6820      	ldr	r0, [r4, #0]
 8002cf0:	f7ff ffa4 	bl	8002c3c <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 8002cf4:	6822      	ldr	r2, [r4, #0]
 8002cf6:	6813      	ldr	r3, [r2, #0]
 8002cf8:	f043 0301 	orr.w	r3, r3, #1
 8002cfc:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8002cfe:	2000      	movs	r0, #0
 8002d00:	e006      	b.n	8002d10 <HAL_TIM_Encoder_Start+0xb6>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002d02:	2201      	movs	r2, #1
 8002d04:	2104      	movs	r1, #4
 8002d06:	6820      	ldr	r0, [r4, #0]
 8002d08:	f7ff ff98 	bl	8002c3c <TIM_CCxChannelCmd>
      break;
 8002d0c:	e7f2      	b.n	8002cf4 <HAL_TIM_Encoder_Start+0x9a>
      return HAL_ERROR;
 8002d0e:	2001      	movs	r0, #1
}
 8002d10:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8002d12:	2001      	movs	r0, #1
 8002d14:	e7fc      	b.n	8002d10 <HAL_TIM_Encoder_Start+0xb6>
 8002d16:	4618      	mov	r0, r3
 8002d18:	e7fa      	b.n	8002d10 <HAL_TIM_Encoder_Start+0xb6>
      return HAL_ERROR;
 8002d1a:	2001      	movs	r0, #1
 8002d1c:	e7f8      	b.n	8002d10 <HAL_TIM_Encoder_Start+0xb6>
 8002d1e:	4618      	mov	r0, r3
 8002d20:	e7f6      	b.n	8002d10 <HAL_TIM_Encoder_Start+0xb6>
 8002d22:	4610      	mov	r0, r2
 8002d24:	e7f4      	b.n	8002d10 <HAL_TIM_Encoder_Start+0xb6>
	...

08002d28 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d28:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8002d2c:	2a01      	cmp	r2, #1
 8002d2e:	d03d      	beq.n	8002dac <HAL_TIMEx_MasterConfigSynchronization+0x84>
{
 8002d30:	b410      	push	{r4}
 8002d32:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8002d34:	2201      	movs	r2, #1
 8002d36:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d3a:	2202      	movs	r2, #2
 8002d3c:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002d40:	6802      	ldr	r2, [r0, #0]
 8002d42:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002d44:	6894      	ldr	r4, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002d46:	f020 0c70 	bic.w	ip, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d4a:	6808      	ldr	r0, [r1, #0]
 8002d4c:	ea40 000c 	orr.w	r0, r0, ip

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002d50:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	4816      	ldr	r0, [pc, #88]	@ (8002db0 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 8002d56:	4282      	cmp	r2, r0
 8002d58:	d01a      	beq.n	8002d90 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002d5a:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8002d5e:	d017      	beq.n	8002d90 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002d60:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 8002d64:	4282      	cmp	r2, r0
 8002d66:	d013      	beq.n	8002d90 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002d68:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8002d6c:	4282      	cmp	r2, r0
 8002d6e:	d00f      	beq.n	8002d90 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002d70:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8002d74:	4282      	cmp	r2, r0
 8002d76:	d00b      	beq.n	8002d90 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002d78:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 8002d7c:	4282      	cmp	r2, r0
 8002d7e:	d007      	beq.n	8002d90 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002d80:	f500 5070 	add.w	r0, r0, #15360	@ 0x3c00
 8002d84:	4282      	cmp	r2, r0
 8002d86:	d003      	beq.n	8002d90 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002d88:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 8002d8c:	4282      	cmp	r2, r0
 8002d8e:	d104      	bne.n	8002d9a <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002d90:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d94:	6849      	ldr	r1, [r1, #4]
 8002d96:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002d98:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002da0:	2000      	movs	r0, #0
 8002da2:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8002da6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002daa:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002dac:	2002      	movs	r0, #2
}
 8002dae:	4770      	bx	lr
 8002db0:	40010000 	.word	0x40010000

08002db4 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002db4:	4770      	bx	lr

08002db6 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002db6:	4770      	bx	lr

08002db8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002db8:	b530      	push	{r4, r5, lr}
 8002dba:	b089      	sub	sp, #36	@ 0x24
 8002dbc:	4604      	mov	r4, r0
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	9301      	str	r3, [sp, #4]
 8002dc2:	4b21      	ldr	r3, [pc, #132]	@ (8002e48 <HAL_InitTick+0x90>)
 8002dc4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002dc6:	f042 0220 	orr.w	r2, r2, #32
 8002dca:	641a      	str	r2, [r3, #64]	@ 0x40
 8002dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dce:	f003 0320 	and.w	r3, r3, #32
 8002dd2:	9301      	str	r3, [sp, #4]
 8002dd4:	9b01      	ldr	r3, [sp, #4]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002dd6:	a902      	add	r1, sp, #8
 8002dd8:	a803      	add	r0, sp, #12
 8002dda:	f7ff fa43 	bl	8002264 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002dde:	9b06      	ldr	r3, [sp, #24]
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002de0:	b9cb      	cbnz	r3, 8002e16 <HAL_InitTick+0x5e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002de2:	f7ff fa1f 	bl	8002224 <HAL_RCC_GetPCLK1Freq>
 8002de6:	4603      	mov	r3, r0
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002de8:	4a18      	ldr	r2, [pc, #96]	@ (8002e4c <HAL_InitTick+0x94>)
 8002dea:	fba2 2303 	umull	r2, r3, r2, r3
 8002dee:	0c9b      	lsrs	r3, r3, #18
 8002df0:	3b01      	subs	r3, #1

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8002df2:	4817      	ldr	r0, [pc, #92]	@ (8002e50 <HAL_InitTick+0x98>)
 8002df4:	4a17      	ldr	r2, [pc, #92]	@ (8002e54 <HAL_InitTick+0x9c>)
 8002df6:	6002      	str	r2, [r0, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8002df8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002dfc:	60c2      	str	r2, [r0, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8002dfe:	6043      	str	r3, [r0, #4]
  htim7.Init.ClockDivision = 0;
 8002e00:	2300      	movs	r3, #0
 8002e02:	6103      	str	r3, [r0, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e04:	6083      	str	r3, [r0, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e06:	6183      	str	r3, [r0, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8002e08:	f7ff fe94 	bl	8002b34 <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 8002e0c:	4605      	mov	r5, r0
 8002e0e:	b130      	cbz	r0, 8002e1e <HAL_InitTick+0x66>
    }
  }

 /* Return function status */
  return status;
}
 8002e10:	4628      	mov	r0, r5
 8002e12:	b009      	add	sp, #36	@ 0x24
 8002e14:	bd30      	pop	{r4, r5, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002e16:	f7ff fa05 	bl	8002224 <HAL_RCC_GetPCLK1Freq>
 8002e1a:	0043      	lsls	r3, r0, #1
 8002e1c:	e7e4      	b.n	8002de8 <HAL_InitTick+0x30>
    status = HAL_TIM_Base_Start_IT(&htim7);
 8002e1e:	480c      	ldr	r0, [pc, #48]	@ (8002e50 <HAL_InitTick+0x98>)
 8002e20:	f7ff fd2a 	bl	8002878 <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 8002e24:	4605      	mov	r5, r0
 8002e26:	2800      	cmp	r0, #0
 8002e28:	d1f2      	bne.n	8002e10 <HAL_InitTick+0x58>
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002e2a:	2037      	movs	r0, #55	@ 0x37
 8002e2c:	f7fe fc48 	bl	80016c0 <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e30:	2c0f      	cmp	r4, #15
 8002e32:	d901      	bls.n	8002e38 <HAL_InitTick+0x80>
        status = HAL_ERROR;
 8002e34:	2501      	movs	r5, #1
 8002e36:	e7eb      	b.n	8002e10 <HAL_InitTick+0x58>
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8002e38:	2200      	movs	r2, #0
 8002e3a:	4621      	mov	r1, r4
 8002e3c:	2037      	movs	r0, #55	@ 0x37
 8002e3e:	f7fe fc2f 	bl	80016a0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002e42:	4b05      	ldr	r3, [pc, #20]	@ (8002e58 <HAL_InitTick+0xa0>)
 8002e44:	601c      	str	r4, [r3, #0]
 8002e46:	e7e3      	b.n	8002e10 <HAL_InitTick+0x58>
 8002e48:	40023800 	.word	0x40023800
 8002e4c:	431bde83 	.word	0x431bde83
 8002e50:	20004770 	.word	0x20004770
 8002e54:	40001400 	.word	0x40001400
 8002e58:	20000008 	.word	0x20000008

08002e5c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e5c:	b510      	push	{r4, lr}
 8002e5e:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e60:	6802      	ldr	r2, [r0, #0]
 8002e62:	6913      	ldr	r3, [r2, #16]
 8002e64:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002e68:	68c1      	ldr	r1, [r0, #12]
 8002e6a:	430b      	orrs	r3, r1
 8002e6c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002e6e:	6883      	ldr	r3, [r0, #8]
 8002e70:	6902      	ldr	r2, [r0, #16]
 8002e72:	431a      	orrs	r2, r3
 8002e74:	6943      	ldr	r3, [r0, #20]
 8002e76:	431a      	orrs	r2, r3
 8002e78:	69c3      	ldr	r3, [r0, #28]
 8002e7a:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 8002e7c:	6801      	ldr	r1, [r0, #0]
 8002e7e:	68cb      	ldr	r3, [r1, #12]
 8002e80:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8002e84:	f023 030c 	bic.w	r3, r3, #12
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002e8c:	6802      	ldr	r2, [r0, #0]
 8002e8e:	6953      	ldr	r3, [r2, #20]
 8002e90:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e94:	6981      	ldr	r1, [r0, #24]
 8002e96:	430b      	orrs	r3, r1
 8002e98:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002e9a:	6803      	ldr	r3, [r0, #0]
 8002e9c:	4a31      	ldr	r2, [pc, #196]	@ (8002f64 <UART_SetConfig+0x108>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d006      	beq.n	8002eb0 <UART_SetConfig+0x54>
 8002ea2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d002      	beq.n	8002eb0 <UART_SetConfig+0x54>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002eaa:	f7ff f9bb 	bl	8002224 <HAL_RCC_GetPCLK1Freq>
 8002eae:	e001      	b.n	8002eb4 <UART_SetConfig+0x58>
      pclk = HAL_RCC_GetPCLK2Freq();
 8002eb0:	f7ff f9c8 	bl	8002244 <HAL_RCC_GetPCLK2Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002eb4:	69e3      	ldr	r3, [r4, #28]
 8002eb6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002eba:	d029      	beq.n	8002f10 <UART_SetConfig+0xb4>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002ebc:	2100      	movs	r1, #0
 8002ebe:	1803      	adds	r3, r0, r0
 8002ec0:	4149      	adcs	r1, r1
 8002ec2:	181b      	adds	r3, r3, r0
 8002ec4:	f141 0100 	adc.w	r1, r1, #0
 8002ec8:	00c9      	lsls	r1, r1, #3
 8002eca:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 8002ece:	00db      	lsls	r3, r3, #3
 8002ed0:	1818      	adds	r0, r3, r0
 8002ed2:	6863      	ldr	r3, [r4, #4]
 8002ed4:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8002ed8:	ea4f 7393 	mov.w	r3, r3, lsr #30
 8002edc:	f141 0100 	adc.w	r1, r1, #0
 8002ee0:	f7fd f9c6 	bl	8000270 <__aeabi_uldivmod>
 8002ee4:	4a20      	ldr	r2, [pc, #128]	@ (8002f68 <UART_SetConfig+0x10c>)
 8002ee6:	fba2 3100 	umull	r3, r1, r2, r0
 8002eea:	0949      	lsrs	r1, r1, #5
 8002eec:	2364      	movs	r3, #100	@ 0x64
 8002eee:	fb03 0311 	mls	r3, r3, r1, r0
 8002ef2:	011b      	lsls	r3, r3, #4
 8002ef4:	3332      	adds	r3, #50	@ 0x32
 8002ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8002efa:	095b      	lsrs	r3, r3, #5
 8002efc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002f00:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8002f04:	f003 030f 	and.w	r3, r3, #15
 8002f08:	6821      	ldr	r1, [r4, #0]
 8002f0a:	4413      	add	r3, r2
 8002f0c:	608b      	str	r3, [r1, #8]
  }
}
 8002f0e:	bd10      	pop	{r4, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002f10:	2300      	movs	r3, #0
 8002f12:	1802      	adds	r2, r0, r0
 8002f14:	eb43 0103 	adc.w	r1, r3, r3
 8002f18:	1812      	adds	r2, r2, r0
 8002f1a:	f141 0100 	adc.w	r1, r1, #0
 8002f1e:	00c9      	lsls	r1, r1, #3
 8002f20:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002f24:	00d2      	lsls	r2, r2, #3
 8002f26:	1810      	adds	r0, r2, r0
 8002f28:	f141 0100 	adc.w	r1, r1, #0
 8002f2c:	6862      	ldr	r2, [r4, #4]
 8002f2e:	1892      	adds	r2, r2, r2
 8002f30:	415b      	adcs	r3, r3
 8002f32:	f7fd f99d 	bl	8000270 <__aeabi_uldivmod>
 8002f36:	4a0c      	ldr	r2, [pc, #48]	@ (8002f68 <UART_SetConfig+0x10c>)
 8002f38:	fba2 3100 	umull	r3, r1, r2, r0
 8002f3c:	0949      	lsrs	r1, r1, #5
 8002f3e:	2364      	movs	r3, #100	@ 0x64
 8002f40:	fb03 0311 	mls	r3, r3, r1, r0
 8002f44:	00db      	lsls	r3, r3, #3
 8002f46:	3332      	adds	r3, #50	@ 0x32
 8002f48:	fba2 2303 	umull	r2, r3, r2, r3
 8002f4c:	095b      	lsrs	r3, r3, #5
 8002f4e:	005a      	lsls	r2, r3, #1
 8002f50:	f402 72f8 	and.w	r2, r2, #496	@ 0x1f0
 8002f54:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8002f58:	f003 0307 	and.w	r3, r3, #7
 8002f5c:	6821      	ldr	r1, [r4, #0]
 8002f5e:	4413      	add	r3, r2
 8002f60:	608b      	str	r3, [r1, #8]
 8002f62:	e7d4      	b.n	8002f0e <UART_SetConfig+0xb2>
 8002f64:	40011000 	.word	0x40011000
 8002f68:	51eb851f 	.word	0x51eb851f

08002f6c <HAL_UART_Init>:
  if (huart == NULL)
 8002f6c:	b360      	cbz	r0, 8002fc8 <HAL_UART_Init+0x5c>
{
 8002f6e:	b510      	push	{r4, lr}
 8002f70:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8002f72:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8002f76:	b313      	cbz	r3, 8002fbe <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 8002f78:	2324      	movs	r3, #36	@ 0x24
 8002f7a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 8002f7e:	6822      	ldr	r2, [r4, #0]
 8002f80:	68d3      	ldr	r3, [r2, #12]
 8002f82:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002f86:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002f88:	4620      	mov	r0, r4
 8002f8a:	f7ff ff67 	bl	8002e5c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f8e:	6822      	ldr	r2, [r4, #0]
 8002f90:	6913      	ldr	r3, [r2, #16]
 8002f92:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8002f96:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f98:	6822      	ldr	r2, [r4, #0]
 8002f9a:	6953      	ldr	r3, [r2, #20]
 8002f9c:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8002fa0:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8002fa2:	6822      	ldr	r2, [r4, #0]
 8002fa4:	68d3      	ldr	r3, [r2, #12]
 8002fa6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002faa:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fac:	2000      	movs	r0, #0
 8002fae:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002fb0:	2320      	movs	r3, #32
 8002fb2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002fb6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002fba:	6360      	str	r0, [r4, #52]	@ 0x34
}
 8002fbc:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8002fbe:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 8002fc2:	f7ff f841 	bl	8002048 <HAL_UART_MspInit>
 8002fc6:	e7d7      	b.n	8002f78 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8002fc8:	2001      	movs	r0, #1
}
 8002fca:	4770      	bx	lr

08002fcc <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002fcc:	e7fe      	b.n	8002fcc <NMI_Handler>

08002fce <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fce:	e7fe      	b.n	8002fce <HardFault_Handler>

08002fd0 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002fd0:	e7fe      	b.n	8002fd0 <MemManage_Handler>

08002fd2 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002fd2:	e7fe      	b.n	8002fd2 <BusFault_Handler>

08002fd4 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002fd4:	e7fe      	b.n	8002fd4 <UsageFault_Handler>

08002fd6 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002fd6:	4770      	bx	lr

08002fd8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002fd8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002fda:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002fde:	f7fe fc6b 	bl	80018b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002fe2:	bd08      	pop	{r3, pc}

08002fe4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002fe4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002fe6:	4802      	ldr	r0, [pc, #8]	@ (8002ff0 <TIM7_IRQHandler+0xc>)
 8002fe8:	f7ff fc8c 	bl	8002904 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002fec:	bd08      	pop	{r3, pc}
 8002fee:	bf00      	nop
 8002ff0:	20004770 	.word	0x20004770

08002ff4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ff4:	b510      	push	{r4, lr}
 8002ff6:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ff8:	4a0c      	ldr	r2, [pc, #48]	@ (800302c <_sbrk+0x38>)
 8002ffa:	490d      	ldr	r1, [pc, #52]	@ (8003030 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ffc:	480d      	ldr	r0, [pc, #52]	@ (8003034 <_sbrk+0x40>)
 8002ffe:	6800      	ldr	r0, [r0, #0]
 8003000:	b140      	cbz	r0, 8003014 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003002:	480c      	ldr	r0, [pc, #48]	@ (8003034 <_sbrk+0x40>)
 8003004:	6800      	ldr	r0, [r0, #0]
 8003006:	4403      	add	r3, r0
 8003008:	1a52      	subs	r2, r2, r1
 800300a:	4293      	cmp	r3, r2
 800300c:	d806      	bhi.n	800301c <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 800300e:	4a09      	ldr	r2, [pc, #36]	@ (8003034 <_sbrk+0x40>)
 8003010:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8003012:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8003014:	4807      	ldr	r0, [pc, #28]	@ (8003034 <_sbrk+0x40>)
 8003016:	4c08      	ldr	r4, [pc, #32]	@ (8003038 <_sbrk+0x44>)
 8003018:	6004      	str	r4, [r0, #0]
 800301a:	e7f2      	b.n	8003002 <_sbrk+0xe>
    errno = ENOMEM;
 800301c:	f000 ffcc 	bl	8003fb8 <__errno>
 8003020:	230c      	movs	r3, #12
 8003022:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8003024:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003028:	e7f3      	b.n	8003012 <_sbrk+0x1e>
 800302a:	bf00      	nop
 800302c:	20020000 	.word	0x20020000
 8003030:	00000400 	.word	0x00000400
 8003034:	200047b8 	.word	0x200047b8
 8003038:	20004f30 	.word	0x20004f30

0800303c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800303c:	4a03      	ldr	r2, [pc, #12]	@ (800304c <SystemInit+0x10>)
 800303e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8003042:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003046:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800304a:	4770      	bx	lr
 800304c:	e000ed00 	.word	0xe000ed00

08003050 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003050:	4b08      	ldr	r3, [pc, #32]	@ (8003074 <prvResetNextTaskUnblockTime+0x24>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	b923      	cbnz	r3, 8003062 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003058:	4b07      	ldr	r3, [pc, #28]	@ (8003078 <prvResetNextTaskUnblockTime+0x28>)
 800305a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800305e:	601a      	str	r2, [r3, #0]
 8003060:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003062:	4b04      	ldr	r3, [pc, #16]	@ (8003074 <prvResetNextTaskUnblockTime+0x24>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	68db      	ldr	r3, [r3, #12]
 8003068:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800306a:	685a      	ldr	r2, [r3, #4]
 800306c:	4b02      	ldr	r3, [pc, #8]	@ (8003078 <prvResetNextTaskUnblockTime+0x28>)
 800306e:	601a      	str	r2, [r3, #0]
	}
}
 8003070:	4770      	bx	lr
 8003072:	bf00      	nop
 8003074:	2000482c 	.word	0x2000482c
 8003078:	200047c4 	.word	0x200047c4

0800307c <prvInitialiseNewTask>:
{
 800307c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003080:	4680      	mov	r8, r0
 8003082:	460d      	mov	r5, r1
 8003084:	4617      	mov	r7, r2
 8003086:	4699      	mov	r9, r3
 8003088:	9e08      	ldr	r6, [sp, #32]
 800308a:	f8dd a024 	ldr.w	sl, [sp, #36]	@ 0x24
 800308e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003090:	0092      	lsls	r2, r2, #2
 8003092:	21a5      	movs	r1, #165	@ 0xa5
 8003094:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8003096:	f000 ff87 	bl	8003fa8 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800309a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800309c:	f107 4280 	add.w	r2, r7, #1073741824	@ 0x40000000
 80030a0:	3a01      	subs	r2, #1
 80030a2:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80030a6:	f027 0707 	bic.w	r7, r7, #7
	if( pcName != NULL )
 80030aa:	2d00      	cmp	r5, #0
 80030ac:	d061      	beq.n	8003172 <prvInitialiseNewTask+0xf6>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80030ae:	f04f 0c00 	mov.w	ip, #0
 80030b2:	f1bc 0f0f 	cmp.w	ip, #15
 80030b6:	d809      	bhi.n	80030cc <prvInitialiseNewTask+0x50>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80030b8:	f815 300c 	ldrb.w	r3, [r5, ip]
 80030bc:	eb04 020c 	add.w	r2, r4, ip
 80030c0:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
			if( pcName[ x ] == ( char ) 0x00 )
 80030c4:	b113      	cbz	r3, 80030cc <prvInitialiseNewTask+0x50>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80030c6:	f10c 0c01 	add.w	ip, ip, #1
 80030ca:	e7f2      	b.n	80030b2 <prvInitialiseNewTask+0x36>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80030cc:	2300      	movs	r3, #0
 80030ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80030d2:	2e37      	cmp	r6, #55	@ 0x37
 80030d4:	d900      	bls.n	80030d8 <prvInitialiseNewTask+0x5c>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80030d6:	2637      	movs	r6, #55	@ 0x37
	pxNewTCB->uxPriority = uxPriority;
 80030d8:	62e6      	str	r6, [r4, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 80030da:	64e6      	str	r6, [r4, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80030dc:	2500      	movs	r5, #0
 80030de:	6525      	str	r5, [r4, #80]	@ 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80030e0:	1d20      	adds	r0, r4, #4
 80030e2:	f7fd fb74 	bl	80007ce <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80030e6:	f104 0018 	add.w	r0, r4, #24
 80030ea:	f7fd fb70 	bl	80007ce <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80030ee:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80030f0:	f1c6 0638 	rsb	r6, r6, #56	@ 0x38
 80030f4:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80030f6:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ulNotifiedValue = 0;
 80030f8:	f8c4 5198 	str.w	r5, [r4, #408]	@ 0x198
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80030fc:	f884 519c 	strb.w	r5, [r4, #412]	@ 0x19c
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003100:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8003104:	4629      	mov	r1, r5
 8003106:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800310a:	f000 ff4d 	bl	8003fa8 <memset>
 800310e:	4b1b      	ldr	r3, [pc, #108]	@ (800317c <prvInitialiseNewTask+0x100>)
 8003110:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8003112:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003116:	6622      	str	r2, [r4, #96]	@ 0x60
 8003118:	33d0      	adds	r3, #208	@ 0xd0
 800311a:	6663      	str	r3, [r4, #100]	@ 0x64
 800311c:	2201      	movs	r2, #1
 800311e:	2300      	movs	r3, #0
 8003120:	e9c4 233c 	strd	r2, r3, [r4, #240]	@ 0xf0
 8003124:	f243 330e 	movw	r3, #13070	@ 0x330e
 8003128:	f8a4 30f8 	strh.w	r3, [r4, #248]	@ 0xf8
 800312c:	f64a 33cd 	movw	r3, #43981	@ 0xabcd
 8003130:	f8a4 30fa 	strh.w	r3, [r4, #250]	@ 0xfa
 8003134:	f241 2334 	movw	r3, #4660	@ 0x1234
 8003138:	f8a4 30fc 	strh.w	r3, [r4, #252]	@ 0xfc
 800313c:	f24e 636d 	movw	r3, #58989	@ 0xe66d
 8003140:	f8a4 30fe 	strh.w	r3, [r4, #254]	@ 0xfe
 8003144:	f64d 63ec 	movw	r3, #57068	@ 0xdeec
 8003148:	f8a4 3100 	strh.w	r3, [r4, #256]	@ 0x100
 800314c:	2305      	movs	r3, #5
 800314e:	f8a4 3102 	strh.w	r3, [r4, #258]	@ 0x102
 8003152:	230b      	movs	r3, #11
 8003154:	f8a4 3104 	strh.w	r3, [r4, #260]	@ 0x104
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003158:	464a      	mov	r2, r9
 800315a:	4641      	mov	r1, r8
 800315c:	4638      	mov	r0, r7
 800315e:	f7fd fd35 	bl	8000bcc <pxPortInitialiseStack>
 8003162:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8003164:	f1ba 0f00 	cmp.w	sl, #0
 8003168:	d001      	beq.n	800316e <prvInitialiseNewTask+0xf2>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800316a:	f8ca 4000 	str.w	r4, [sl]
}
 800316e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003172:	2300      	movs	r3, #0
 8003174:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 8003178:	e7ab      	b.n	80030d2 <prvInitialiseNewTask+0x56>
 800317a:	bf00      	nop
 800317c:	20004de8 	.word	0x20004de8

08003180 <prvInitialiseTaskLists>:
{
 8003180:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003182:	2400      	movs	r4, #0
 8003184:	e007      	b.n	8003196 <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003186:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 800318a:	0093      	lsls	r3, r2, #2
 800318c:	480e      	ldr	r0, [pc, #56]	@ (80031c8 <prvInitialiseTaskLists+0x48>)
 800318e:	4418      	add	r0, r3
 8003190:	f7fd fb12 	bl	80007b8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003194:	3401      	adds	r4, #1
 8003196:	2c37      	cmp	r4, #55	@ 0x37
 8003198:	d9f5      	bls.n	8003186 <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
 800319a:	4d0c      	ldr	r5, [pc, #48]	@ (80031cc <prvInitialiseTaskLists+0x4c>)
 800319c:	4628      	mov	r0, r5
 800319e:	f7fd fb0b 	bl	80007b8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80031a2:	4c0b      	ldr	r4, [pc, #44]	@ (80031d0 <prvInitialiseTaskLists+0x50>)
 80031a4:	4620      	mov	r0, r4
 80031a6:	f7fd fb07 	bl	80007b8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80031aa:	480a      	ldr	r0, [pc, #40]	@ (80031d4 <prvInitialiseTaskLists+0x54>)
 80031ac:	f7fd fb04 	bl	80007b8 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 80031b0:	4809      	ldr	r0, [pc, #36]	@ (80031d8 <prvInitialiseTaskLists+0x58>)
 80031b2:	f7fd fb01 	bl	80007b8 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 80031b6:	4809      	ldr	r0, [pc, #36]	@ (80031dc <prvInitialiseTaskLists+0x5c>)
 80031b8:	f7fd fafe 	bl	80007b8 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 80031bc:	4b08      	ldr	r3, [pc, #32]	@ (80031e0 <prvInitialiseTaskLists+0x60>)
 80031be:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80031c0:	4b08      	ldr	r3, [pc, #32]	@ (80031e4 <prvInitialiseTaskLists+0x64>)
 80031c2:	601c      	str	r4, [r3, #0]
}
 80031c4:	bd38      	pop	{r3, r4, r5, pc}
 80031c6:	bf00      	nop
 80031c8:	20004858 	.word	0x20004858
 80031cc:	20004844 	.word	0x20004844
 80031d0:	20004830 	.word	0x20004830
 80031d4:	20004814 	.word	0x20004814
 80031d8:	20004800 	.word	0x20004800
 80031dc:	200047e8 	.word	0x200047e8
 80031e0:	2000482c 	.word	0x2000482c
 80031e4:	20004828 	.word	0x20004828

080031e8 <prvAddNewTaskToReadyList>:
{
 80031e8:	b510      	push	{r4, lr}
 80031ea:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80031ec:	f7fd fd1a 	bl	8000c24 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 80031f0:	4a22      	ldr	r2, [pc, #136]	@ (800327c <prvAddNewTaskToReadyList+0x94>)
 80031f2:	6813      	ldr	r3, [r2, #0]
 80031f4:	3301      	adds	r3, #1
 80031f6:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80031f8:	4b21      	ldr	r3, [pc, #132]	@ (8003280 <prvAddNewTaskToReadyList+0x98>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	b15b      	cbz	r3, 8003216 <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
 80031fe:	4b21      	ldr	r3, [pc, #132]	@ (8003284 <prvAddNewTaskToReadyList+0x9c>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	b96b      	cbnz	r3, 8003220 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003204:	4b1e      	ldr	r3, [pc, #120]	@ (8003280 <prvAddNewTaskToReadyList+0x98>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800320a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800320c:	429a      	cmp	r2, r3
 800320e:	d807      	bhi.n	8003220 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
 8003210:	4b1b      	ldr	r3, [pc, #108]	@ (8003280 <prvAddNewTaskToReadyList+0x98>)
 8003212:	601c      	str	r4, [r3, #0]
 8003214:	e004      	b.n	8003220 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
 8003216:	4b1a      	ldr	r3, [pc, #104]	@ (8003280 <prvAddNewTaskToReadyList+0x98>)
 8003218:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800321a:	6813      	ldr	r3, [r2, #0]
 800321c:	2b01      	cmp	r3, #1
 800321e:	d029      	beq.n	8003274 <prvAddNewTaskToReadyList+0x8c>
		uxTaskNumber++;
 8003220:	4a19      	ldr	r2, [pc, #100]	@ (8003288 <prvAddNewTaskToReadyList+0xa0>)
 8003222:	6813      	ldr	r3, [r2, #0]
 8003224:	3301      	adds	r3, #1
 8003226:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003228:	6463      	str	r3, [r4, #68]	@ 0x44
		prvAddTaskToReadyList( pxNewTCB );
 800322a:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800322c:	4b17      	ldr	r3, [pc, #92]	@ (800328c <prvAddNewTaskToReadyList+0xa4>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4298      	cmp	r0, r3
 8003232:	d901      	bls.n	8003238 <prvAddNewTaskToReadyList+0x50>
 8003234:	4b15      	ldr	r3, [pc, #84]	@ (800328c <prvAddNewTaskToReadyList+0xa4>)
 8003236:	6018      	str	r0, [r3, #0]
 8003238:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800323c:	1d21      	adds	r1, r4, #4
 800323e:	4b14      	ldr	r3, [pc, #80]	@ (8003290 <prvAddNewTaskToReadyList+0xa8>)
 8003240:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8003244:	f7fd fac6 	bl	80007d4 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8003248:	f7fd fd0e 	bl	8000c68 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 800324c:	4b0d      	ldr	r3, [pc, #52]	@ (8003284 <prvAddNewTaskToReadyList+0x9c>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	b17b      	cbz	r3, 8003272 <prvAddNewTaskToReadyList+0x8a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003252:	4b0b      	ldr	r3, [pc, #44]	@ (8003280 <prvAddNewTaskToReadyList+0x98>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003258:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800325a:	429a      	cmp	r2, r3
 800325c:	d209      	bcs.n	8003272 <prvAddNewTaskToReadyList+0x8a>
			taskYIELD_IF_USING_PREEMPTION();
 800325e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003262:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003266:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800326a:	f3bf 8f4f 	dsb	sy
 800326e:	f3bf 8f6f 	isb	sy
}
 8003272:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
 8003274:	f7ff ff84 	bl	8003180 <prvInitialiseTaskLists>
 8003278:	e7d2      	b.n	8003220 <prvAddNewTaskToReadyList+0x38>
 800327a:	bf00      	nop
 800327c:	200047e4 	.word	0x200047e4
 8003280:	20004cb8 	.word	0x20004cb8
 8003284:	200047d8 	.word	0x200047d8
 8003288:	200047c8 	.word	0x200047c8
 800328c:	200047dc 	.word	0x200047dc
 8003290:	20004858 	.word	0x20004858

08003294 <prvDeleteTCB>:
	{
 8003294:	b510      	push	{r4, lr}
 8003296:	4604      	mov	r4, r0
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003298:	3058      	adds	r0, #88	@ 0x58
 800329a:	f000 feb9 	bl	8004010 <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800329e:	f894 319d 	ldrb.w	r3, [r4, #413]	@ 0x19d
 80032a2:	b163      	cbz	r3, 80032be <prvDeleteTCB+0x2a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d011      	beq.n	80032cc <prvDeleteTCB+0x38>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d00e      	beq.n	80032ca <prvDeleteTCB+0x36>
 80032ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032b0:	f383 8811 	msr	BASEPRI, r3
 80032b4:	f3bf 8f6f 	isb	sy
 80032b8:	f3bf 8f4f 	dsb	sy
 80032bc:	e7fe      	b.n	80032bc <prvDeleteTCB+0x28>
				vPortFree( pxTCB->pxStack );
 80032be:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80032c0:	f7fd f9b2 	bl	8000628 <vPortFree>
				vPortFree( pxTCB );
 80032c4:	4620      	mov	r0, r4
 80032c6:	f7fd f9af 	bl	8000628 <vPortFree>
	}
 80032ca:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 80032cc:	4620      	mov	r0, r4
 80032ce:	f7fd f9ab 	bl	8000628 <vPortFree>
 80032d2:	e7fa      	b.n	80032ca <prvDeleteTCB+0x36>

080032d4 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80032d4:	4b0f      	ldr	r3, [pc, #60]	@ (8003314 <prvCheckTasksWaitingTermination+0x40>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	b1d3      	cbz	r3, 8003310 <prvCheckTasksWaitingTermination+0x3c>
{
 80032da:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
 80032dc:	f7fd fca2 	bl	8000c24 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80032e0:	4b0d      	ldr	r3, [pc, #52]	@ (8003318 <prvCheckTasksWaitingTermination+0x44>)
 80032e2:	68db      	ldr	r3, [r3, #12]
 80032e4:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80032e6:	1d20      	adds	r0, r4, #4
 80032e8:	f7fd fa98 	bl	800081c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80032ec:	4a0b      	ldr	r2, [pc, #44]	@ (800331c <prvCheckTasksWaitingTermination+0x48>)
 80032ee:	6813      	ldr	r3, [r2, #0]
 80032f0:	3b01      	subs	r3, #1
 80032f2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80032f4:	4a07      	ldr	r2, [pc, #28]	@ (8003314 <prvCheckTasksWaitingTermination+0x40>)
 80032f6:	6813      	ldr	r3, [r2, #0]
 80032f8:	3b01      	subs	r3, #1
 80032fa:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
 80032fc:	f7fd fcb4 	bl	8000c68 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8003300:	4620      	mov	r0, r4
 8003302:	f7ff ffc7 	bl	8003294 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003306:	4b03      	ldr	r3, [pc, #12]	@ (8003314 <prvCheckTasksWaitingTermination+0x40>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d1e6      	bne.n	80032dc <prvCheckTasksWaitingTermination+0x8>
}
 800330e:	bd10      	pop	{r4, pc}
 8003310:	4770      	bx	lr
 8003312:	bf00      	nop
 8003314:	200047fc 	.word	0x200047fc
 8003318:	20004800 	.word	0x20004800
 800331c:	200047e4 	.word	0x200047e4

08003320 <prvIdleTask>:
{
 8003320:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
 8003322:	f7ff ffd7 	bl	80032d4 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003326:	4b07      	ldr	r3, [pc, #28]	@ (8003344 <prvIdleTask+0x24>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	2b01      	cmp	r3, #1
 800332c:	d9f9      	bls.n	8003322 <prvIdleTask+0x2>
				taskYIELD();
 800332e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003332:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003336:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800333a:	f3bf 8f4f 	dsb	sy
 800333e:	f3bf 8f6f 	isb	sy
 8003342:	e7ee      	b.n	8003322 <prvIdleTask+0x2>
 8003344:	20004858 	.word	0x20004858

08003348 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003348:	b570      	push	{r4, r5, r6, lr}
 800334a:	4604      	mov	r4, r0
 800334c:	460d      	mov	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800334e:	4b17      	ldr	r3, [pc, #92]	@ (80033ac <prvAddCurrentTaskToDelayedList+0x64>)
 8003350:	681e      	ldr	r6, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003352:	4b17      	ldr	r3, [pc, #92]	@ (80033b0 <prvAddCurrentTaskToDelayedList+0x68>)
 8003354:	6818      	ldr	r0, [r3, #0]
 8003356:	3004      	adds	r0, #4
 8003358:	f7fd fa60 	bl	800081c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800335c:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 8003360:	d00d      	beq.n	800337e <prvAddCurrentTaskToDelayedList+0x36>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003362:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003364:	4b12      	ldr	r3, [pc, #72]	@ (80033b0 <prvAddCurrentTaskToDelayedList+0x68>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 800336a:	42a6      	cmp	r6, r4
 800336c:	d910      	bls.n	8003390 <prvAddCurrentTaskToDelayedList+0x48>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800336e:	4b11      	ldr	r3, [pc, #68]	@ (80033b4 <prvAddCurrentTaskToDelayedList+0x6c>)
 8003370:	6818      	ldr	r0, [r3, #0]
 8003372:	4b0f      	ldr	r3, [pc, #60]	@ (80033b0 <prvAddCurrentTaskToDelayedList+0x68>)
 8003374:	6819      	ldr	r1, [r3, #0]
 8003376:	3104      	adds	r1, #4
 8003378:	f7fd fa37 	bl	80007ea <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800337c:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800337e:	2d00      	cmp	r5, #0
 8003380:	d0ef      	beq.n	8003362 <prvAddCurrentTaskToDelayedList+0x1a>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003382:	4b0b      	ldr	r3, [pc, #44]	@ (80033b0 <prvAddCurrentTaskToDelayedList+0x68>)
 8003384:	6819      	ldr	r1, [r3, #0]
 8003386:	3104      	adds	r1, #4
 8003388:	480b      	ldr	r0, [pc, #44]	@ (80033b8 <prvAddCurrentTaskToDelayedList+0x70>)
 800338a:	f7fd fa23 	bl	80007d4 <vListInsertEnd>
 800338e:	e7f5      	b.n	800337c <prvAddCurrentTaskToDelayedList+0x34>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003390:	4b0a      	ldr	r3, [pc, #40]	@ (80033bc <prvAddCurrentTaskToDelayedList+0x74>)
 8003392:	6818      	ldr	r0, [r3, #0]
 8003394:	4b06      	ldr	r3, [pc, #24]	@ (80033b0 <prvAddCurrentTaskToDelayedList+0x68>)
 8003396:	6819      	ldr	r1, [r3, #0]
 8003398:	3104      	adds	r1, #4
 800339a:	f7fd fa26 	bl	80007ea <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800339e:	4b08      	ldr	r3, [pc, #32]	@ (80033c0 <prvAddCurrentTaskToDelayedList+0x78>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	42a3      	cmp	r3, r4
 80033a4:	d9ea      	bls.n	800337c <prvAddCurrentTaskToDelayedList+0x34>
					xNextTaskUnblockTime = xTimeToWake;
 80033a6:	4b06      	ldr	r3, [pc, #24]	@ (80033c0 <prvAddCurrentTaskToDelayedList+0x78>)
 80033a8:	601c      	str	r4, [r3, #0]
}
 80033aa:	e7e7      	b.n	800337c <prvAddCurrentTaskToDelayedList+0x34>
 80033ac:	200047e0 	.word	0x200047e0
 80033b0:	20004cb8 	.word	0x20004cb8
 80033b4:	20004828 	.word	0x20004828
 80033b8:	200047e8 	.word	0x200047e8
 80033bc:	2000482c 	.word	0x2000482c
 80033c0:	200047c4 	.word	0x200047c4

080033c4 <xTaskCreateStatic>:
	{
 80033c4:	b530      	push	{r4, r5, lr}
 80033c6:	b087      	sub	sp, #28
 80033c8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 80033ca:	b18c      	cbz	r4, 80033f0 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 80033cc:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 80033ce:	b1c5      	cbz	r5, 8003402 <xTaskCreateStatic+0x3e>
			volatile size_t xSize = sizeof( StaticTask_t );
 80033d0:	f44f 75d0 	mov.w	r5, #416	@ 0x1a0
 80033d4:	9504      	str	r5, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80033d6:	9d04      	ldr	r5, [sp, #16]
 80033d8:	f5b5 7fd0 	cmp.w	r5, #416	@ 0x1a0
 80033dc:	d01a      	beq.n	8003414 <xTaskCreateStatic+0x50>
 80033de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033e2:	f383 8811 	msr	BASEPRI, r3
 80033e6:	f3bf 8f6f 	isb	sy
 80033ea:	f3bf 8f4f 	dsb	sy
 80033ee:	e7fe      	b.n	80033ee <xTaskCreateStatic+0x2a>
 80033f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033f4:	f383 8811 	msr	BASEPRI, r3
 80033f8:	f3bf 8f6f 	isb	sy
 80033fc:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 8003400:	e7fe      	b.n	8003400 <xTaskCreateStatic+0x3c>
 8003402:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003406:	f383 8811 	msr	BASEPRI, r3
 800340a:	f3bf 8f6f 	isb	sy
 800340e:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 8003412:	e7fe      	b.n	8003412 <xTaskCreateStatic+0x4e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003414:	9d04      	ldr	r5, [sp, #16]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003416:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8003418:	632c      	str	r4, [r5, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800341a:	2402      	movs	r4, #2
 800341c:	f885 419d 	strb.w	r4, [r5, #413]	@ 0x19d
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003420:	2400      	movs	r4, #0
 8003422:	9403      	str	r4, [sp, #12]
 8003424:	9502      	str	r5, [sp, #8]
 8003426:	ac05      	add	r4, sp, #20
 8003428:	9401      	str	r4, [sp, #4]
 800342a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800342c:	9400      	str	r4, [sp, #0]
 800342e:	f7ff fe25 	bl	800307c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003432:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8003434:	f7ff fed8 	bl	80031e8 <prvAddNewTaskToReadyList>
	}
 8003438:	9805      	ldr	r0, [sp, #20]
 800343a:	b007      	add	sp, #28
 800343c:	bd30      	pop	{r4, r5, pc}

0800343e <xTaskCreate>:
	{
 800343e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003442:	b085      	sub	sp, #20
 8003444:	4607      	mov	r7, r0
 8003446:	4688      	mov	r8, r1
 8003448:	4614      	mov	r4, r2
 800344a:	461e      	mov	r6, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800344c:	0090      	lsls	r0, r2, #2
 800344e:	f7fd f869 	bl	8000524 <pvPortMalloc>
			if( pxStack != NULL )
 8003452:	b310      	cbz	r0, 800349a <xTaskCreate+0x5c>
 8003454:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003456:	f44f 70d0 	mov.w	r0, #416	@ 0x1a0
 800345a:	f7fd f863 	bl	8000524 <pvPortMalloc>
				if( pxNewTCB != NULL )
 800345e:	4605      	mov	r5, r0
 8003460:	b1a8      	cbz	r0, 800348e <xTaskCreate+0x50>
					pxNewTCB->pxStack = pxStack;
 8003462:	f8c0 9030 	str.w	r9, [r0, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003466:	2300      	movs	r3, #0
 8003468:	f880 319d 	strb.w	r3, [r0, #413]	@ 0x19d
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800346c:	9303      	str	r3, [sp, #12]
 800346e:	9002      	str	r0, [sp, #8]
 8003470:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003472:	9301      	str	r3, [sp, #4]
 8003474:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8003476:	9300      	str	r3, [sp, #0]
 8003478:	4633      	mov	r3, r6
 800347a:	4622      	mov	r2, r4
 800347c:	4641      	mov	r1, r8
 800347e:	4638      	mov	r0, r7
 8003480:	f7ff fdfc 	bl	800307c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003484:	4628      	mov	r0, r5
 8003486:	f7ff feaf 	bl	80031e8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800348a:	2001      	movs	r0, #1
 800348c:	e007      	b.n	800349e <xTaskCreate+0x60>
					vPortFree( pxStack );
 800348e:	4648      	mov	r0, r9
 8003490:	f7fd f8ca 	bl	8000628 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003494:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003498:	e001      	b.n	800349e <xTaskCreate+0x60>
 800349a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
	}
 800349e:	b005      	add	sp, #20
 80034a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080034a4 <vTaskStartScheduler>:
{
 80034a4:	b510      	push	{r4, lr}
 80034a6:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80034a8:	2400      	movs	r4, #0
 80034aa:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80034ac:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80034ae:	aa07      	add	r2, sp, #28
 80034b0:	a906      	add	r1, sp, #24
 80034b2:	a805      	add	r0, sp, #20
 80034b4:	f7fc ffba 	bl	800042c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80034b8:	9b05      	ldr	r3, [sp, #20]
 80034ba:	9302      	str	r3, [sp, #8]
 80034bc:	9b06      	ldr	r3, [sp, #24]
 80034be:	9301      	str	r3, [sp, #4]
 80034c0:	9400      	str	r4, [sp, #0]
 80034c2:	4623      	mov	r3, r4
 80034c4:	9a07      	ldr	r2, [sp, #28]
 80034c6:	491a      	ldr	r1, [pc, #104]	@ (8003530 <vTaskStartScheduler+0x8c>)
 80034c8:	481a      	ldr	r0, [pc, #104]	@ (8003534 <vTaskStartScheduler+0x90>)
 80034ca:	f7ff ff7b 	bl	80033c4 <xTaskCreateStatic>
 80034ce:	4b1a      	ldr	r3, [pc, #104]	@ (8003538 <vTaskStartScheduler+0x94>)
 80034d0:	6018      	str	r0, [r3, #0]
		if( xIdleTaskHandle != NULL )
 80034d2:	b1e8      	cbz	r0, 8003510 <vTaskStartScheduler+0x6c>
			xReturn = xTimerCreateTimerTask();
 80034d4:	f000 fb5e 	bl	8003b94 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 80034d8:	2801      	cmp	r0, #1
 80034da:	d11a      	bne.n	8003512 <vTaskStartScheduler+0x6e>
 80034dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034e0:	f383 8811 	msr	BASEPRI, r3
 80034e4:	f3bf 8f6f 	isb	sy
 80034e8:	f3bf 8f4f 	dsb	sy
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80034ec:	4b13      	ldr	r3, [pc, #76]	@ (800353c <vTaskStartScheduler+0x98>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	3358      	adds	r3, #88	@ 0x58
 80034f2:	4a13      	ldr	r2, [pc, #76]	@ (8003540 <vTaskStartScheduler+0x9c>)
 80034f4:	6013      	str	r3, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 80034f6:	4b13      	ldr	r3, [pc, #76]	@ (8003544 <vTaskStartScheduler+0xa0>)
 80034f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80034fc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80034fe:	4b12      	ldr	r3, [pc, #72]	@ (8003548 <vTaskStartScheduler+0xa4>)
 8003500:	2201      	movs	r2, #1
 8003502:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003504:	4b11      	ldr	r3, [pc, #68]	@ (800354c <vTaskStartScheduler+0xa8>)
 8003506:	2200      	movs	r2, #0
 8003508:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 800350a:	f7fd fc25 	bl	8000d58 <xPortStartScheduler>
		}
 800350e:	e003      	b.n	8003518 <vTaskStartScheduler+0x74>
			xReturn = pdFAIL;
 8003510:	2000      	movs	r0, #0
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003512:	f1b0 3fff 	cmp.w	r0, #4294967295	@ 0xffffffff
 8003516:	d001      	beq.n	800351c <vTaskStartScheduler+0x78>
}
 8003518:	b008      	add	sp, #32
 800351a:	bd10      	pop	{r4, pc}
 800351c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003520:	f383 8811 	msr	BASEPRI, r3
 8003524:	f3bf 8f6f 	isb	sy
 8003528:	f3bf 8f4f 	dsb	sy
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800352c:	e7fe      	b.n	800352c <vTaskStartScheduler+0x88>
 800352e:	bf00      	nop
 8003530:	08004c9c 	.word	0x08004c9c
 8003534:	08003321 	.word	0x08003321
 8003538:	200047c0 	.word	0x200047c0
 800353c:	20004cb8 	.word	0x20004cb8
 8003540:	20000010 	.word	0x20000010
 8003544:	200047c4 	.word	0x200047c4
 8003548:	200047d8 	.word	0x200047d8
 800354c:	200047e0 	.word	0x200047e0

08003550 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8003550:	4a02      	ldr	r2, [pc, #8]	@ (800355c <vTaskSuspendAll+0xc>)
 8003552:	6813      	ldr	r3, [r2, #0]
 8003554:	3301      	adds	r3, #1
 8003556:	6013      	str	r3, [r2, #0]
}
 8003558:	4770      	bx	lr
 800355a:	bf00      	nop
 800355c:	200047bc 	.word	0x200047bc

08003560 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8003560:	4b01      	ldr	r3, [pc, #4]	@ (8003568 <xTaskGetTickCount+0x8>)
 8003562:	6818      	ldr	r0, [r3, #0]
}
 8003564:	4770      	bx	lr
 8003566:	bf00      	nop
 8003568:	200047e0 	.word	0x200047e0

0800356c <xTaskIncrementTick>:
{
 800356c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800356e:	4b3a      	ldr	r3, [pc, #232]	@ (8003658 <xTaskIncrementTick+0xec>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d169      	bne.n	800364a <xTaskIncrementTick+0xde>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003576:	4b39      	ldr	r3, [pc, #228]	@ (800365c <xTaskIncrementTick+0xf0>)
 8003578:	681d      	ldr	r5, [r3, #0]
 800357a:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 800357c:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800357e:	b9c5      	cbnz	r5, 80035b2 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8003580:	4b37      	ldr	r3, [pc, #220]	@ (8003660 <xTaskIncrementTick+0xf4>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	b143      	cbz	r3, 800359a <xTaskIncrementTick+0x2e>
 8003588:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800358c:	f383 8811 	msr	BASEPRI, r3
 8003590:	f3bf 8f6f 	isb	sy
 8003594:	f3bf 8f4f 	dsb	sy
 8003598:	e7fe      	b.n	8003598 <xTaskIncrementTick+0x2c>
 800359a:	4a31      	ldr	r2, [pc, #196]	@ (8003660 <xTaskIncrementTick+0xf4>)
 800359c:	6811      	ldr	r1, [r2, #0]
 800359e:	4b31      	ldr	r3, [pc, #196]	@ (8003664 <xTaskIncrementTick+0xf8>)
 80035a0:	6818      	ldr	r0, [r3, #0]
 80035a2:	6010      	str	r0, [r2, #0]
 80035a4:	6019      	str	r1, [r3, #0]
 80035a6:	4a30      	ldr	r2, [pc, #192]	@ (8003668 <xTaskIncrementTick+0xfc>)
 80035a8:	6813      	ldr	r3, [r2, #0]
 80035aa:	3301      	adds	r3, #1
 80035ac:	6013      	str	r3, [r2, #0]
 80035ae:	f7ff fd4f 	bl	8003050 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 80035b2:	4b2e      	ldr	r3, [pc, #184]	@ (800366c <xTaskIncrementTick+0x100>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	42ab      	cmp	r3, r5
 80035b8:	d93d      	bls.n	8003636 <xTaskIncrementTick+0xca>
BaseType_t xSwitchRequired = pdFALSE;
 80035ba:	2700      	movs	r7, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80035bc:	4b2c      	ldr	r3, [pc, #176]	@ (8003670 <xTaskIncrementTick+0x104>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035c2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80035c6:	009a      	lsls	r2, r3, #2
 80035c8:	4b2a      	ldr	r3, [pc, #168]	@ (8003674 <xTaskIncrementTick+0x108>)
 80035ca:	589b      	ldr	r3, [r3, r2]
 80035cc:	2b01      	cmp	r3, #1
 80035ce:	d900      	bls.n	80035d2 <xTaskIncrementTick+0x66>
				xSwitchRequired = pdTRUE;
 80035d0:	2701      	movs	r7, #1
			if( xYieldPending != pdFALSE )
 80035d2:	4b29      	ldr	r3, [pc, #164]	@ (8003678 <xTaskIncrementTick+0x10c>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d03c      	beq.n	8003654 <xTaskIncrementTick+0xe8>
				xSwitchRequired = pdTRUE;
 80035da:	2701      	movs	r7, #1
	return xSwitchRequired;
 80035dc:	e03a      	b.n	8003654 <xTaskIncrementTick+0xe8>
							xSwitchRequired = pdTRUE;
 80035de:	2701      	movs	r7, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80035e0:	4b1f      	ldr	r3, [pc, #124]	@ (8003660 <xTaskIncrementTick+0xf4>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	b343      	cbz	r3, 800363a <xTaskIncrementTick+0xce>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80035e8:	4b1d      	ldr	r3, [pc, #116]	@ (8003660 <xTaskIncrementTick+0xf4>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80035f0:	6863      	ldr	r3, [r4, #4]
					if( xConstTickCount < xItemValue )
 80035f2:	429d      	cmp	r5, r3
 80035f4:	d326      	bcc.n	8003644 <xTaskIncrementTick+0xd8>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80035f6:	1d26      	adds	r6, r4, #4
 80035f8:	4630      	mov	r0, r6
 80035fa:	f7fd f90f 	bl	800081c <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80035fe:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003600:	b11b      	cbz	r3, 800360a <xTaskIncrementTick+0x9e>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003602:	f104 0018 	add.w	r0, r4, #24
 8003606:	f7fd f909 	bl	800081c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800360a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800360c:	4a1b      	ldr	r2, [pc, #108]	@ (800367c <xTaskIncrementTick+0x110>)
 800360e:	6812      	ldr	r2, [r2, #0]
 8003610:	4293      	cmp	r3, r2
 8003612:	d901      	bls.n	8003618 <xTaskIncrementTick+0xac>
 8003614:	4a19      	ldr	r2, [pc, #100]	@ (800367c <xTaskIncrementTick+0x110>)
 8003616:	6013      	str	r3, [r2, #0]
 8003618:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800361c:	009a      	lsls	r2, r3, #2
 800361e:	4631      	mov	r1, r6
 8003620:	4814      	ldr	r0, [pc, #80]	@ (8003674 <xTaskIncrementTick+0x108>)
 8003622:	4410      	add	r0, r2
 8003624:	f7fd f8d6 	bl	80007d4 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003628:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800362a:	4b11      	ldr	r3, [pc, #68]	@ (8003670 <xTaskIncrementTick+0x104>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003630:	429a      	cmp	r2, r3
 8003632:	d2d4      	bcs.n	80035de <xTaskIncrementTick+0x72>
 8003634:	e7d4      	b.n	80035e0 <xTaskIncrementTick+0x74>
BaseType_t xSwitchRequired = pdFALSE;
 8003636:	2700      	movs	r7, #0
 8003638:	e7d2      	b.n	80035e0 <xTaskIncrementTick+0x74>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800363a:	4b0c      	ldr	r3, [pc, #48]	@ (800366c <xTaskIncrementTick+0x100>)
 800363c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003640:	601a      	str	r2, [r3, #0]
					break;
 8003642:	e7bb      	b.n	80035bc <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
 8003644:	4a09      	ldr	r2, [pc, #36]	@ (800366c <xTaskIncrementTick+0x100>)
 8003646:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003648:	e7b8      	b.n	80035bc <xTaskIncrementTick+0x50>
		++xPendedTicks;
 800364a:	4a0d      	ldr	r2, [pc, #52]	@ (8003680 <xTaskIncrementTick+0x114>)
 800364c:	6813      	ldr	r3, [r2, #0]
 800364e:	3301      	adds	r3, #1
 8003650:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8003652:	2700      	movs	r7, #0
}
 8003654:	4638      	mov	r0, r7
 8003656:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003658:	200047bc 	.word	0x200047bc
 800365c:	200047e0 	.word	0x200047e0
 8003660:	2000482c 	.word	0x2000482c
 8003664:	20004828 	.word	0x20004828
 8003668:	200047cc 	.word	0x200047cc
 800366c:	200047c4 	.word	0x200047c4
 8003670:	20004cb8 	.word	0x20004cb8
 8003674:	20004858 	.word	0x20004858
 8003678:	200047d0 	.word	0x200047d0
 800367c:	200047dc 	.word	0x200047dc
 8003680:	200047d4 	.word	0x200047d4

08003684 <xTaskResumeAll>:
{
 8003684:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
 8003686:	4b35      	ldr	r3, [pc, #212]	@ (800375c <xTaskResumeAll+0xd8>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	b943      	cbnz	r3, 800369e <xTaskResumeAll+0x1a>
 800368c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003690:	f383 8811 	msr	BASEPRI, r3
 8003694:	f3bf 8f6f 	isb	sy
 8003698:	f3bf 8f4f 	dsb	sy
 800369c:	e7fe      	b.n	800369c <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
 800369e:	f7fd fac1 	bl	8000c24 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80036a2:	4b2e      	ldr	r3, [pc, #184]	@ (800375c <xTaskResumeAll+0xd8>)
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	3a01      	subs	r2, #1
 80036a8:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d14f      	bne.n	8003750 <xTaskResumeAll+0xcc>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80036b0:	4b2b      	ldr	r3, [pc, #172]	@ (8003760 <xTaskResumeAll+0xdc>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	b90b      	cbnz	r3, 80036ba <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 80036b6:	2400      	movs	r4, #0
 80036b8:	e04b      	b.n	8003752 <xTaskResumeAll+0xce>
TCB_t *pxTCB = NULL;
 80036ba:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80036bc:	4b29      	ldr	r3, [pc, #164]	@ (8003764 <xTaskResumeAll+0xe0>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	b31b      	cbz	r3, 800370a <xTaskResumeAll+0x86>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80036c2:	4b28      	ldr	r3, [pc, #160]	@ (8003764 <xTaskResumeAll+0xe0>)
 80036c4:	68db      	ldr	r3, [r3, #12]
 80036c6:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80036c8:	f104 0018 	add.w	r0, r4, #24
 80036cc:	f7fd f8a6 	bl	800081c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80036d0:	1d25      	adds	r5, r4, #4
 80036d2:	4628      	mov	r0, r5
 80036d4:	f7fd f8a2 	bl	800081c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80036d8:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80036da:	4b23      	ldr	r3, [pc, #140]	@ (8003768 <xTaskResumeAll+0xe4>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4298      	cmp	r0, r3
 80036e0:	d901      	bls.n	80036e6 <xTaskResumeAll+0x62>
 80036e2:	4b21      	ldr	r3, [pc, #132]	@ (8003768 <xTaskResumeAll+0xe4>)
 80036e4:	6018      	str	r0, [r3, #0]
 80036e6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80036ea:	4629      	mov	r1, r5
 80036ec:	4b1f      	ldr	r3, [pc, #124]	@ (800376c <xTaskResumeAll+0xe8>)
 80036ee:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80036f2:	f7fd f86f 	bl	80007d4 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80036f6:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80036f8:	4b1d      	ldr	r3, [pc, #116]	@ (8003770 <xTaskResumeAll+0xec>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036fe:	429a      	cmp	r2, r3
 8003700:	d3dc      	bcc.n	80036bc <xTaskResumeAll+0x38>
						xYieldPending = pdTRUE;
 8003702:	4b1c      	ldr	r3, [pc, #112]	@ (8003774 <xTaskResumeAll+0xf0>)
 8003704:	2201      	movs	r2, #1
 8003706:	601a      	str	r2, [r3, #0]
 8003708:	e7d8      	b.n	80036bc <xTaskResumeAll+0x38>
				if( pxTCB != NULL )
 800370a:	b10c      	cbz	r4, 8003710 <xTaskResumeAll+0x8c>
					prvResetNextTaskUnblockTime();
 800370c:	f7ff fca0 	bl	8003050 <prvResetNextTaskUnblockTime>
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003710:	4b19      	ldr	r3, [pc, #100]	@ (8003778 <xTaskResumeAll+0xf4>)
 8003712:	681c      	ldr	r4, [r3, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 8003714:	b984      	cbnz	r4, 8003738 <xTaskResumeAll+0xb4>
				if( xYieldPending != pdFALSE )
 8003716:	4b17      	ldr	r3, [pc, #92]	@ (8003774 <xTaskResumeAll+0xf0>)
 8003718:	681c      	ldr	r4, [r3, #0]
 800371a:	b1d4      	cbz	r4, 8003752 <xTaskResumeAll+0xce>
					taskYIELD_IF_USING_PREEMPTION();
 800371c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003720:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003724:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8003728:	f3bf 8f4f 	dsb	sy
 800372c:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8003730:	2401      	movs	r4, #1
 8003732:	e00e      	b.n	8003752 <xTaskResumeAll+0xce>
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003734:	3c01      	subs	r4, #1
 8003736:	d007      	beq.n	8003748 <xTaskResumeAll+0xc4>
							if( xTaskIncrementTick() != pdFALSE )
 8003738:	f7ff ff18 	bl	800356c <xTaskIncrementTick>
 800373c:	2800      	cmp	r0, #0
 800373e:	d0f9      	beq.n	8003734 <xTaskResumeAll+0xb0>
								xYieldPending = pdTRUE;
 8003740:	4b0c      	ldr	r3, [pc, #48]	@ (8003774 <xTaskResumeAll+0xf0>)
 8003742:	2201      	movs	r2, #1
 8003744:	601a      	str	r2, [r3, #0]
 8003746:	e7f5      	b.n	8003734 <xTaskResumeAll+0xb0>
						xPendedTicks = 0;
 8003748:	4b0b      	ldr	r3, [pc, #44]	@ (8003778 <xTaskResumeAll+0xf4>)
 800374a:	2200      	movs	r2, #0
 800374c:	601a      	str	r2, [r3, #0]
 800374e:	e7e2      	b.n	8003716 <xTaskResumeAll+0x92>
BaseType_t xAlreadyYielded = pdFALSE;
 8003750:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8003752:	f7fd fa89 	bl	8000c68 <vPortExitCritical>
}
 8003756:	4620      	mov	r0, r4
 8003758:	bd38      	pop	{r3, r4, r5, pc}
 800375a:	bf00      	nop
 800375c:	200047bc 	.word	0x200047bc
 8003760:	200047e4 	.word	0x200047e4
 8003764:	20004814 	.word	0x20004814
 8003768:	200047dc 	.word	0x200047dc
 800376c:	20004858 	.word	0x20004858
 8003770:	20004cb8 	.word	0x20004cb8
 8003774:	200047d0 	.word	0x200047d0
 8003778:	200047d4 	.word	0x200047d4

0800377c <vTaskDelay>:
	{
 800377c:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 800377e:	b1a8      	cbz	r0, 80037ac <vTaskDelay+0x30>
 8003780:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 8003782:	4b10      	ldr	r3, [pc, #64]	@ (80037c4 <vTaskDelay+0x48>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	b143      	cbz	r3, 800379a <vTaskDelay+0x1e>
 8003788:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800378c:	f383 8811 	msr	BASEPRI, r3
 8003790:	f3bf 8f6f 	isb	sy
 8003794:	f3bf 8f4f 	dsb	sy
 8003798:	e7fe      	b.n	8003798 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 800379a:	f7ff fed9 	bl	8003550 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800379e:	2100      	movs	r1, #0
 80037a0:	4620      	mov	r0, r4
 80037a2:	f7ff fdd1 	bl	8003348 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 80037a6:	f7ff ff6d 	bl	8003684 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 80037aa:	b948      	cbnz	r0, 80037c0 <vTaskDelay+0x44>
			portYIELD_WITHIN_API();
 80037ac:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80037b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80037b4:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80037b8:	f3bf 8f4f 	dsb	sy
 80037bc:	f3bf 8f6f 	isb	sy
	}
 80037c0:	bd10      	pop	{r4, pc}
 80037c2:	bf00      	nop
 80037c4:	200047bc 	.word	0x200047bc

080037c8 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80037c8:	4b22      	ldr	r3, [pc, #136]	@ (8003854 <vTaskSwitchContext+0x8c>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	b11b      	cbz	r3, 80037d6 <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 80037ce:	4b22      	ldr	r3, [pc, #136]	@ (8003858 <vTaskSwitchContext+0x90>)
 80037d0:	2201      	movs	r2, #1
 80037d2:	601a      	str	r2, [r3, #0]
 80037d4:	4770      	bx	lr
		xYieldPending = pdFALSE;
 80037d6:	4b20      	ldr	r3, [pc, #128]	@ (8003858 <vTaskSwitchContext+0x90>)
 80037d8:	2200      	movs	r2, #0
 80037da:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037dc:	4b1f      	ldr	r3, [pc, #124]	@ (800385c <vTaskSwitchContext+0x94>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80037e4:	008a      	lsls	r2, r1, #2
 80037e6:	491e      	ldr	r1, [pc, #120]	@ (8003860 <vTaskSwitchContext+0x98>)
 80037e8:	588a      	ldr	r2, [r1, r2]
 80037ea:	b95a      	cbnz	r2, 8003804 <vTaskSwitchContext+0x3c>
 80037ec:	b10b      	cbz	r3, 80037f2 <vTaskSwitchContext+0x2a>
 80037ee:	3b01      	subs	r3, #1
 80037f0:	e7f6      	b.n	80037e0 <vTaskSwitchContext+0x18>
 80037f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037f6:	f383 8811 	msr	BASEPRI, r3
 80037fa:	f3bf 8f6f 	isb	sy
 80037fe:	f3bf 8f4f 	dsb	sy
 8003802:	e7fe      	b.n	8003802 <vTaskSwitchContext+0x3a>
 8003804:	4608      	mov	r0, r1
 8003806:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800380a:	008a      	lsls	r2, r1, #2
 800380c:	4402      	add	r2, r0
 800380e:	6851      	ldr	r1, [r2, #4]
 8003810:	6849      	ldr	r1, [r1, #4]
 8003812:	6051      	str	r1, [r2, #4]
 8003814:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 8003818:	ea4f 028c 	mov.w	r2, ip, lsl #2
 800381c:	3208      	adds	r2, #8
 800381e:	4402      	add	r2, r0
 8003820:	4291      	cmp	r1, r2
 8003822:	d00f      	beq.n	8003844 <vTaskSwitchContext+0x7c>
 8003824:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8003828:	0091      	lsls	r1, r2, #2
 800382a:	4a0d      	ldr	r2, [pc, #52]	@ (8003860 <vTaskSwitchContext+0x98>)
 800382c:	440a      	add	r2, r1
 800382e:	6852      	ldr	r2, [r2, #4]
 8003830:	68d1      	ldr	r1, [r2, #12]
 8003832:	4a0c      	ldr	r2, [pc, #48]	@ (8003864 <vTaskSwitchContext+0x9c>)
 8003834:	6011      	str	r1, [r2, #0]
 8003836:	4909      	ldr	r1, [pc, #36]	@ (800385c <vTaskSwitchContext+0x94>)
 8003838:	600b      	str	r3, [r1, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800383a:	6813      	ldr	r3, [r2, #0]
 800383c:	3358      	adds	r3, #88	@ 0x58
 800383e:	4a0a      	ldr	r2, [pc, #40]	@ (8003868 <vTaskSwitchContext+0xa0>)
 8003840:	6013      	str	r3, [r2, #0]
}
 8003842:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003844:	6848      	ldr	r0, [r1, #4]
 8003846:	4662      	mov	r2, ip
 8003848:	0091      	lsls	r1, r2, #2
 800384a:	4a05      	ldr	r2, [pc, #20]	@ (8003860 <vTaskSwitchContext+0x98>)
 800384c:	440a      	add	r2, r1
 800384e:	6050      	str	r0, [r2, #4]
 8003850:	e7e8      	b.n	8003824 <vTaskSwitchContext+0x5c>
 8003852:	bf00      	nop
 8003854:	200047bc 	.word	0x200047bc
 8003858:	200047d0 	.word	0x200047d0
 800385c:	200047dc 	.word	0x200047dc
 8003860:	20004858 	.word	0x20004858
 8003864:	20004cb8 	.word	0x20004cb8
 8003868:	20000010 	.word	0x20000010

0800386c <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 800386c:	b158      	cbz	r0, 8003886 <vTaskPlaceOnEventList+0x1a>
{
 800386e:	b510      	push	{r4, lr}
 8003870:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003872:	4a09      	ldr	r2, [pc, #36]	@ (8003898 <vTaskPlaceOnEventList+0x2c>)
 8003874:	6811      	ldr	r1, [r2, #0]
 8003876:	3118      	adds	r1, #24
 8003878:	f7fc ffb7 	bl	80007ea <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800387c:	2101      	movs	r1, #1
 800387e:	4620      	mov	r0, r4
 8003880:	f7ff fd62 	bl	8003348 <prvAddCurrentTaskToDelayedList>
}
 8003884:	bd10      	pop	{r4, pc}
 8003886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800388a:	f383 8811 	msr	BASEPRI, r3
 800388e:	f3bf 8f6f 	isb	sy
 8003892:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 8003896:	e7fe      	b.n	8003896 <vTaskPlaceOnEventList+0x2a>
 8003898:	20004cb8 	.word	0x20004cb8

0800389c <vTaskPlaceOnEventListRestricted>:
	{
 800389c:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 800389e:	b170      	cbz	r0, 80038be <vTaskPlaceOnEventListRestricted+0x22>
 80038a0:	460d      	mov	r5, r1
 80038a2:	4614      	mov	r4, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80038a4:	4a0a      	ldr	r2, [pc, #40]	@ (80038d0 <vTaskPlaceOnEventListRestricted+0x34>)
 80038a6:	6811      	ldr	r1, [r2, #0]
 80038a8:	3118      	adds	r1, #24
 80038aa:	f7fc ff93 	bl	80007d4 <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
 80038ae:	b10c      	cbz	r4, 80038b4 <vTaskPlaceOnEventListRestricted+0x18>
			xTicksToWait = portMAX_DELAY;
 80038b0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80038b4:	4621      	mov	r1, r4
 80038b6:	4628      	mov	r0, r5
 80038b8:	f7ff fd46 	bl	8003348 <prvAddCurrentTaskToDelayedList>
	}
 80038bc:	bd38      	pop	{r3, r4, r5, pc}
 80038be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038c2:	f383 8811 	msr	BASEPRI, r3
 80038c6:	f3bf 8f6f 	isb	sy
 80038ca:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
 80038ce:	e7fe      	b.n	80038ce <vTaskPlaceOnEventListRestricted+0x32>
 80038d0:	20004cb8 	.word	0x20004cb8

080038d4 <xTaskRemoveFromEventList>:
{
 80038d4:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80038d6:	68c3      	ldr	r3, [r0, #12]
 80038d8:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 80038da:	b324      	cbz	r4, 8003926 <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80038dc:	f104 0518 	add.w	r5, r4, #24
 80038e0:	4628      	mov	r0, r5
 80038e2:	f7fc ff9b 	bl	800081c <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038e6:	4b18      	ldr	r3, [pc, #96]	@ (8003948 <xTaskRemoveFromEventList+0x74>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	bb2b      	cbnz	r3, 8003938 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80038ec:	1d25      	adds	r5, r4, #4
 80038ee:	4628      	mov	r0, r5
 80038f0:	f7fc ff94 	bl	800081c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80038f4:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80038f6:	4b15      	ldr	r3, [pc, #84]	@ (800394c <xTaskRemoveFromEventList+0x78>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4298      	cmp	r0, r3
 80038fc:	d901      	bls.n	8003902 <xTaskRemoveFromEventList+0x2e>
 80038fe:	4b13      	ldr	r3, [pc, #76]	@ (800394c <xTaskRemoveFromEventList+0x78>)
 8003900:	6018      	str	r0, [r3, #0]
 8003902:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003906:	4629      	mov	r1, r5
 8003908:	4b11      	ldr	r3, [pc, #68]	@ (8003950 <xTaskRemoveFromEventList+0x7c>)
 800390a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800390e:	f7fc ff61 	bl	80007d4 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003912:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8003914:	4b0f      	ldr	r3, [pc, #60]	@ (8003954 <xTaskRemoveFromEventList+0x80>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800391a:	429a      	cmp	r2, r3
 800391c:	d911      	bls.n	8003942 <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
 800391e:	2001      	movs	r0, #1
 8003920:	4b0d      	ldr	r3, [pc, #52]	@ (8003958 <xTaskRemoveFromEventList+0x84>)
 8003922:	6018      	str	r0, [r3, #0]
}
 8003924:	bd38      	pop	{r3, r4, r5, pc}
 8003926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800392a:	f383 8811 	msr	BASEPRI, r3
 800392e:	f3bf 8f6f 	isb	sy
 8003932:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 8003936:	e7fe      	b.n	8003936 <xTaskRemoveFromEventList+0x62>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003938:	4629      	mov	r1, r5
 800393a:	4808      	ldr	r0, [pc, #32]	@ (800395c <xTaskRemoveFromEventList+0x88>)
 800393c:	f7fc ff4a 	bl	80007d4 <vListInsertEnd>
 8003940:	e7e7      	b.n	8003912 <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
 8003942:	2000      	movs	r0, #0
	return xReturn;
 8003944:	e7ee      	b.n	8003924 <xTaskRemoveFromEventList+0x50>
 8003946:	bf00      	nop
 8003948:	200047bc 	.word	0x200047bc
 800394c:	200047dc 	.word	0x200047dc
 8003950:	20004858 	.word	0x20004858
 8003954:	20004cb8 	.word	0x20004cb8
 8003958:	200047d0 	.word	0x200047d0
 800395c:	20004814 	.word	0x20004814

08003960 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003960:	4b03      	ldr	r3, [pc, #12]	@ (8003970 <vTaskInternalSetTimeOutState+0x10>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003966:	4b03      	ldr	r3, [pc, #12]	@ (8003974 <vTaskInternalSetTimeOutState+0x14>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	6043      	str	r3, [r0, #4]
}
 800396c:	4770      	bx	lr
 800396e:	bf00      	nop
 8003970:	200047cc 	.word	0x200047cc
 8003974:	200047e0 	.word	0x200047e0

08003978 <xTaskCheckForTimeOut>:
	configASSERT( pxTimeOut );
 8003978:	b1e0      	cbz	r0, 80039b4 <xTaskCheckForTimeOut+0x3c>
{
 800397a:	b570      	push	{r4, r5, r6, lr}
 800397c:	460c      	mov	r4, r1
 800397e:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 8003980:	b309      	cbz	r1, 80039c6 <xTaskCheckForTimeOut+0x4e>
	taskENTER_CRITICAL();
 8003982:	f7fd f94f 	bl	8000c24 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8003986:	4b1c      	ldr	r3, [pc, #112]	@ (80039f8 <xTaskCheckForTimeOut+0x80>)
 8003988:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800398a:	686b      	ldr	r3, [r5, #4]
 800398c:	1ac8      	subs	r0, r1, r3
			if( *pxTicksToWait == portMAX_DELAY )
 800398e:	6822      	ldr	r2, [r4, #0]
 8003990:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8003994:	d028      	beq.n	80039e8 <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003996:	f8df c064 	ldr.w	ip, [pc, #100]	@ 80039fc <xTaskCheckForTimeOut+0x84>
 800399a:	f8dc c000 	ldr.w	ip, [ip]
 800399e:	682e      	ldr	r6, [r5, #0]
 80039a0:	4566      	cmp	r6, ip
 80039a2:	d001      	beq.n	80039a8 <xTaskCheckForTimeOut+0x30>
 80039a4:	428b      	cmp	r3, r1
 80039a6:	d924      	bls.n	80039f2 <xTaskCheckForTimeOut+0x7a>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80039a8:	4282      	cmp	r2, r0
 80039aa:	d815      	bhi.n	80039d8 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait = 0;
 80039ac:	2300      	movs	r3, #0
 80039ae:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 80039b0:	2401      	movs	r4, #1
 80039b2:	e01a      	b.n	80039ea <xTaskCheckForTimeOut+0x72>
 80039b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039b8:	f383 8811 	msr	BASEPRI, r3
 80039bc:	f3bf 8f6f 	isb	sy
 80039c0:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 80039c4:	e7fe      	b.n	80039c4 <xTaskCheckForTimeOut+0x4c>
 80039c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039ca:	f383 8811 	msr	BASEPRI, r3
 80039ce:	f3bf 8f6f 	isb	sy
 80039d2:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 80039d6:	e7fe      	b.n	80039d6 <xTaskCheckForTimeOut+0x5e>
			*pxTicksToWait -= xElapsedTime;
 80039d8:	1a5b      	subs	r3, r3, r1
 80039da:	4413      	add	r3, r2
 80039dc:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80039de:	4628      	mov	r0, r5
 80039e0:	f7ff ffbe 	bl	8003960 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80039e4:	2400      	movs	r4, #0
 80039e6:	e000      	b.n	80039ea <xTaskCheckForTimeOut+0x72>
				xReturn = pdFALSE;
 80039e8:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80039ea:	f7fd f93d 	bl	8000c68 <vPortExitCritical>
}
 80039ee:	4620      	mov	r0, r4
 80039f0:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = pdTRUE;
 80039f2:	2401      	movs	r4, #1
 80039f4:	e7f9      	b.n	80039ea <xTaskCheckForTimeOut+0x72>
 80039f6:	bf00      	nop
 80039f8:	200047e0 	.word	0x200047e0
 80039fc:	200047cc 	.word	0x200047cc

08003a00 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8003a00:	4b01      	ldr	r3, [pc, #4]	@ (8003a08 <vTaskMissedYield+0x8>)
 8003a02:	2201      	movs	r2, #1
 8003a04:	601a      	str	r2, [r3, #0]
}
 8003a06:	4770      	bx	lr
 8003a08:	200047d0 	.word	0x200047d0

08003a0c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8003a0c:	4b05      	ldr	r3, [pc, #20]	@ (8003a24 <xTaskGetSchedulerState+0x18>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	b133      	cbz	r3, 8003a20 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003a12:	4b05      	ldr	r3, [pc, #20]	@ (8003a28 <xTaskGetSchedulerState+0x1c>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	b10b      	cbz	r3, 8003a1c <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
 8003a18:	2000      	movs	r0, #0
	}
 8003a1a:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
 8003a1c:	2002      	movs	r0, #2
 8003a1e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003a20:	2001      	movs	r0, #1
 8003a22:	4770      	bx	lr
 8003a24:	200047d8 	.word	0x200047d8
 8003a28:	200047bc 	.word	0x200047bc

08003a2c <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8003a2c:	2800      	cmp	r0, #0
 8003a2e:	d03b      	beq.n	8003aa8 <xTaskPriorityDisinherit+0x7c>
	{
 8003a30:	b538      	push	{r3, r4, r5, lr}
 8003a32:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 8003a34:	4b1e      	ldr	r3, [pc, #120]	@ (8003ab0 <xTaskPriorityDisinherit+0x84>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4283      	cmp	r3, r0
 8003a3a:	d008      	beq.n	8003a4e <xTaskPriorityDisinherit+0x22>
 8003a3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a40:	f383 8811 	msr	BASEPRI, r3
 8003a44:	f3bf 8f6f 	isb	sy
 8003a48:	f3bf 8f4f 	dsb	sy
 8003a4c:	e7fe      	b.n	8003a4c <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 8003a4e:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8003a50:	b943      	cbnz	r3, 8003a64 <xTaskPriorityDisinherit+0x38>
 8003a52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a56:	f383 8811 	msr	BASEPRI, r3
 8003a5a:	f3bf 8f6f 	isb	sy
 8003a5e:	f3bf 8f4f 	dsb	sy
 8003a62:	e7fe      	b.n	8003a62 <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
 8003a64:	3b01      	subs	r3, #1
 8003a66:	6503      	str	r3, [r0, #80]	@ 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003a68:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8003a6a:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 8003a6c:	4291      	cmp	r1, r2
 8003a6e:	d01d      	beq.n	8003aac <xTaskPriorityDisinherit+0x80>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003a70:	b10b      	cbz	r3, 8003a76 <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 8003a72:	2000      	movs	r0, #0
	}
 8003a74:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003a76:	1d05      	adds	r5, r0, #4
 8003a78:	4628      	mov	r0, r5
 8003a7a:	f7fc fecf 	bl	800081c <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003a7e:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8003a80:	62e0      	str	r0, [r4, #44]	@ 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a82:	f1c0 0338 	rsb	r3, r0, #56	@ 0x38
 8003a86:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8003a88:	4b0a      	ldr	r3, [pc, #40]	@ (8003ab4 <xTaskPriorityDisinherit+0x88>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4298      	cmp	r0, r3
 8003a8e:	d901      	bls.n	8003a94 <xTaskPriorityDisinherit+0x68>
 8003a90:	4b08      	ldr	r3, [pc, #32]	@ (8003ab4 <xTaskPriorityDisinherit+0x88>)
 8003a92:	6018      	str	r0, [r3, #0]
 8003a94:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003a98:	4629      	mov	r1, r5
 8003a9a:	4b07      	ldr	r3, [pc, #28]	@ (8003ab8 <xTaskPriorityDisinherit+0x8c>)
 8003a9c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8003aa0:	f7fc fe98 	bl	80007d4 <vListInsertEnd>
					xReturn = pdTRUE;
 8003aa4:	2001      	movs	r0, #1
 8003aa6:	e7e5      	b.n	8003a74 <xTaskPriorityDisinherit+0x48>
	BaseType_t xReturn = pdFALSE;
 8003aa8:	2000      	movs	r0, #0
	}
 8003aaa:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
 8003aac:	2000      	movs	r0, #0
 8003aae:	e7e1      	b.n	8003a74 <xTaskPriorityDisinherit+0x48>
 8003ab0:	20004cb8 	.word	0x20004cb8
 8003ab4:	200047dc 	.word	0x200047dc
 8003ab8:	20004858 	.word	0x20004858

08003abc <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003abc:	4b06      	ldr	r3, [pc, #24]	@ (8003ad8 <prvGetNextExpireTime+0x1c>)
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	6813      	ldr	r3, [r2, #0]
 8003ac2:	b92b      	cbnz	r3, 8003ad0 <prvGetNextExpireTime+0x14>
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003ac8:	b923      	cbnz	r3, 8003ad4 <prvGetNextExpireTime+0x18>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003aca:	68d3      	ldr	r3, [r2, #12]
 8003acc:	6818      	ldr	r0, [r3, #0]
 8003ace:	4770      	bx	lr
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	e7f8      	b.n	8003ac6 <prvGetNextExpireTime+0xa>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003ad4:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
 8003ad6:	4770      	bx	lr
 8003ad8:	20004dbc 	.word	0x20004dbc

08003adc <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003adc:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003ade:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003ae0:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003ae2:	4291      	cmp	r1, r2
 8003ae4:	d80c      	bhi.n	8003b00 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ae6:	1ad2      	subs	r2, r2, r3
 8003ae8:	6983      	ldr	r3, [r0, #24]
 8003aea:	429a      	cmp	r2, r3
 8003aec:	d301      	bcc.n	8003af2 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003aee:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
 8003af0:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003af2:	1d01      	adds	r1, r0, #4
 8003af4:	4b09      	ldr	r3, [pc, #36]	@ (8003b1c <prvInsertTimerInActiveList+0x40>)
 8003af6:	6818      	ldr	r0, [r3, #0]
 8003af8:	f7fc fe77 	bl	80007ea <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8003afc:	2000      	movs	r0, #0
 8003afe:	e7f7      	b.n	8003af0 <prvInsertTimerInActiveList+0x14>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d201      	bcs.n	8003b08 <prvInsertTimerInActiveList+0x2c>
 8003b04:	4299      	cmp	r1, r3
 8003b06:	d206      	bcs.n	8003b16 <prvInsertTimerInActiveList+0x3a>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003b08:	1d01      	adds	r1, r0, #4
 8003b0a:	4b05      	ldr	r3, [pc, #20]	@ (8003b20 <prvInsertTimerInActiveList+0x44>)
 8003b0c:	6818      	ldr	r0, [r3, #0]
 8003b0e:	f7fc fe6c 	bl	80007ea <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8003b12:	2000      	movs	r0, #0
 8003b14:	e7ec      	b.n	8003af0 <prvInsertTimerInActiveList+0x14>
			xProcessTimerNow = pdTRUE;
 8003b16:	2001      	movs	r0, #1
	return xProcessTimerNow;
 8003b18:	e7ea      	b.n	8003af0 <prvInsertTimerInActiveList+0x14>
 8003b1a:	bf00      	nop
 8003b1c:	20004db8 	.word	0x20004db8
 8003b20:	20004dbc 	.word	0x20004dbc

08003b24 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8003b24:	b530      	push	{r4, r5, lr}
 8003b26:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8003b28:	f7fd f87c 	bl	8000c24 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8003b2c:	4b11      	ldr	r3, [pc, #68]	@ (8003b74 <prvCheckForValidListAndQueue+0x50>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	b11b      	cbz	r3, 8003b3a <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003b32:	f7fd f899 	bl	8000c68 <vPortExitCritical>
}
 8003b36:	b003      	add	sp, #12
 8003b38:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
 8003b3a:	4d0f      	ldr	r5, [pc, #60]	@ (8003b78 <prvCheckForValidListAndQueue+0x54>)
 8003b3c:	4628      	mov	r0, r5
 8003b3e:	f7fc fe3b 	bl	80007b8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8003b42:	4c0e      	ldr	r4, [pc, #56]	@ (8003b7c <prvCheckForValidListAndQueue+0x58>)
 8003b44:	4620      	mov	r0, r4
 8003b46:	f7fc fe37 	bl	80007b8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8003b4a:	4b0d      	ldr	r3, [pc, #52]	@ (8003b80 <prvCheckForValidListAndQueue+0x5c>)
 8003b4c:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003b4e:	4b0d      	ldr	r3, [pc, #52]	@ (8003b84 <prvCheckForValidListAndQueue+0x60>)
 8003b50:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8003b52:	2300      	movs	r3, #0
 8003b54:	9300      	str	r3, [sp, #0]
 8003b56:	4b0c      	ldr	r3, [pc, #48]	@ (8003b88 <prvCheckForValidListAndQueue+0x64>)
 8003b58:	4a0c      	ldr	r2, [pc, #48]	@ (8003b8c <prvCheckForValidListAndQueue+0x68>)
 8003b5a:	2110      	movs	r1, #16
 8003b5c:	200a      	movs	r0, #10
 8003b5e:	f7fd faa8 	bl	80010b2 <xQueueGenericCreateStatic>
 8003b62:	4b04      	ldr	r3, [pc, #16]	@ (8003b74 <prvCheckForValidListAndQueue+0x50>)
 8003b64:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
 8003b66:	2800      	cmp	r0, #0
 8003b68:	d0e3      	beq.n	8003b32 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003b6a:	4909      	ldr	r1, [pc, #36]	@ (8003b90 <prvCheckForValidListAndQueue+0x6c>)
 8003b6c:	f7fd fcc6 	bl	80014fc <vQueueAddToRegistry>
 8003b70:	e7df      	b.n	8003b32 <prvCheckForValidListAndQueue+0xe>
 8003b72:	bf00      	nop
 8003b74:	20004db4 	.word	0x20004db4
 8003b78:	20004dd4 	.word	0x20004dd4
 8003b7c:	20004dc0 	.word	0x20004dc0
 8003b80:	20004dbc 	.word	0x20004dbc
 8003b84:	20004db8 	.word	0x20004db8
 8003b88:	20004cbc 	.word	0x20004cbc
 8003b8c:	20004d0c 	.word	0x20004d0c
 8003b90:	08004ca4 	.word	0x08004ca4

08003b94 <xTimerCreateTimerTask>:
{
 8003b94:	b510      	push	{r4, lr}
 8003b96:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 8003b98:	f7ff ffc4 	bl	8003b24 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8003b9c:	4b12      	ldr	r3, [pc, #72]	@ (8003be8 <xTimerCreateTimerTask+0x54>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	b1cb      	cbz	r3, 8003bd6 <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003ba2:	2400      	movs	r4, #0
 8003ba4:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8003ba6:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8003ba8:	aa07      	add	r2, sp, #28
 8003baa:	a906      	add	r1, sp, #24
 8003bac:	a805      	add	r0, sp, #20
 8003bae:	f7fc fc49 	bl	8000444 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8003bb2:	9b05      	ldr	r3, [sp, #20]
 8003bb4:	9302      	str	r3, [sp, #8]
 8003bb6:	9b06      	ldr	r3, [sp, #24]
 8003bb8:	9301      	str	r3, [sp, #4]
 8003bba:	2302      	movs	r3, #2
 8003bbc:	9300      	str	r3, [sp, #0]
 8003bbe:	4623      	mov	r3, r4
 8003bc0:	9a07      	ldr	r2, [sp, #28]
 8003bc2:	490a      	ldr	r1, [pc, #40]	@ (8003bec <xTimerCreateTimerTask+0x58>)
 8003bc4:	480a      	ldr	r0, [pc, #40]	@ (8003bf0 <xTimerCreateTimerTask+0x5c>)
 8003bc6:	f7ff fbfd 	bl	80033c4 <xTaskCreateStatic>
 8003bca:	4b0a      	ldr	r3, [pc, #40]	@ (8003bf4 <xTimerCreateTimerTask+0x60>)
 8003bcc:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8003bce:	b110      	cbz	r0, 8003bd6 <xTimerCreateTimerTask+0x42>
}
 8003bd0:	2001      	movs	r0, #1
 8003bd2:	b008      	add	sp, #32
 8003bd4:	bd10      	pop	{r4, pc}
 8003bd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bda:	f383 8811 	msr	BASEPRI, r3
 8003bde:	f3bf 8f6f 	isb	sy
 8003be2:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 8003be6:	e7fe      	b.n	8003be6 <xTimerCreateTimerTask+0x52>
 8003be8:	20004db4 	.word	0x20004db4
 8003bec:	08004cac 	.word	0x08004cac
 8003bf0:	08003ef9 	.word	0x08003ef9
 8003bf4:	20004db0 	.word	0x20004db0

08003bf8 <xTimerGenericCommand>:
	configASSERT( xTimer );
 8003bf8:	b1b8      	cbz	r0, 8003c2a <xTimerGenericCommand+0x32>
 8003bfa:	469c      	mov	ip, r3
 8003bfc:	4603      	mov	r3, r0
	if( xTimerQueue != NULL )
 8003bfe:	4818      	ldr	r0, [pc, #96]	@ (8003c60 <xTimerGenericCommand+0x68>)
 8003c00:	6800      	ldr	r0, [r0, #0]
 8003c02:	b358      	cbz	r0, 8003c5c <xTimerGenericCommand+0x64>
{
 8003c04:	b500      	push	{lr}
 8003c06:	b085      	sub	sp, #20
		xMessage.xMessageID = xCommandID;
 8003c08:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003c0a:	9201      	str	r2, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003c0c:	9302      	str	r3, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003c0e:	2905      	cmp	r1, #5
 8003c10:	dc1c      	bgt.n	8003c4c <xTimerGenericCommand+0x54>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003c12:	f7ff fefb 	bl	8003a0c <xTaskGetSchedulerState>
 8003c16:	2802      	cmp	r0, #2
 8003c18:	d010      	beq.n	8003c3c <xTimerGenericCommand+0x44>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	461a      	mov	r2, r3
 8003c1e:	4669      	mov	r1, sp
 8003c20:	480f      	ldr	r0, [pc, #60]	@ (8003c60 <xTimerGenericCommand+0x68>)
 8003c22:	6800      	ldr	r0, [r0, #0]
 8003c24:	f7fd fa8f 	bl	8001146 <xQueueGenericSend>
 8003c28:	e015      	b.n	8003c56 <xTimerGenericCommand+0x5e>
 8003c2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c2e:	f383 8811 	msr	BASEPRI, r3
 8003c32:	f3bf 8f6f 	isb	sy
 8003c36:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
 8003c3a:	e7fe      	b.n	8003c3a <xTimerGenericCommand+0x42>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	9a06      	ldr	r2, [sp, #24]
 8003c40:	4669      	mov	r1, sp
 8003c42:	4807      	ldr	r0, [pc, #28]	@ (8003c60 <xTimerGenericCommand+0x68>)
 8003c44:	6800      	ldr	r0, [r0, #0]
 8003c46:	f7fd fa7e 	bl	8001146 <xQueueGenericSend>
 8003c4a:	e004      	b.n	8003c56 <xTimerGenericCommand+0x5e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	4662      	mov	r2, ip
 8003c50:	4669      	mov	r1, sp
 8003c52:	f7fd fb3c 	bl	80012ce <xQueueGenericSendFromISR>
}
 8003c56:	b005      	add	sp, #20
 8003c58:	f85d fb04 	ldr.w	pc, [sp], #4
BaseType_t xReturn = pdFAIL;
 8003c5c:	2000      	movs	r0, #0
}
 8003c5e:	4770      	bx	lr
 8003c60:	20004db4 	.word	0x20004db4

08003c64 <prvSwitchTimerLists>:
{
 8003c64:	b570      	push	{r4, r5, r6, lr}
 8003c66:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003c68:	4b1b      	ldr	r3, [pc, #108]	@ (8003cd8 <prvSwitchTimerLists+0x74>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	b362      	cbz	r2, 8003cca <prvSwitchTimerLists+0x66>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003c70:	68db      	ldr	r3, [r3, #12]
 8003c72:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c74:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003c76:	1d25      	adds	r5, r4, #4
 8003c78:	4628      	mov	r0, r5
 8003c7a:	f7fc fdcf 	bl	800081c <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003c7e:	6a23      	ldr	r3, [r4, #32]
 8003c80:	4620      	mov	r0, r4
 8003c82:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003c84:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8003c88:	f013 0f04 	tst.w	r3, #4
 8003c8c:	d0ec      	beq.n	8003c68 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003c8e:	69a3      	ldr	r3, [r4, #24]
 8003c90:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 8003c92:	429e      	cmp	r6, r3
 8003c94:	d207      	bcs.n	8003ca6 <prvSwitchTimerLists+0x42>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003c96:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003c98:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003c9a:	4629      	mov	r1, r5
 8003c9c:	4b0e      	ldr	r3, [pc, #56]	@ (8003cd8 <prvSwitchTimerLists+0x74>)
 8003c9e:	6818      	ldr	r0, [r3, #0]
 8003ca0:	f7fc fda3 	bl	80007ea <vListInsert>
 8003ca4:	e7e0      	b.n	8003c68 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003ca6:	2100      	movs	r1, #0
 8003ca8:	9100      	str	r1, [sp, #0]
 8003caa:	460b      	mov	r3, r1
 8003cac:	4632      	mov	r2, r6
 8003cae:	4620      	mov	r0, r4
 8003cb0:	f7ff ffa2 	bl	8003bf8 <xTimerGenericCommand>
				configASSERT( xResult );
 8003cb4:	2800      	cmp	r0, #0
 8003cb6:	d1d7      	bne.n	8003c68 <prvSwitchTimerLists+0x4>
 8003cb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cbc:	f383 8811 	msr	BASEPRI, r3
 8003cc0:	f3bf 8f6f 	isb	sy
 8003cc4:	f3bf 8f4f 	dsb	sy
 8003cc8:	e7fe      	b.n	8003cc8 <prvSwitchTimerLists+0x64>
	pxCurrentTimerList = pxOverflowTimerList;
 8003cca:	4a04      	ldr	r2, [pc, #16]	@ (8003cdc <prvSwitchTimerLists+0x78>)
 8003ccc:	6810      	ldr	r0, [r2, #0]
 8003cce:	4902      	ldr	r1, [pc, #8]	@ (8003cd8 <prvSwitchTimerLists+0x74>)
 8003cd0:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
 8003cd2:	6013      	str	r3, [r2, #0]
}
 8003cd4:	b002      	add	sp, #8
 8003cd6:	bd70      	pop	{r4, r5, r6, pc}
 8003cd8:	20004dbc 	.word	0x20004dbc
 8003cdc:	20004db8 	.word	0x20004db8

08003ce0 <prvSampleTimeNow>:
{
 8003ce0:	b538      	push	{r3, r4, r5, lr}
 8003ce2:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
 8003ce4:	f7ff fc3c 	bl	8003560 <xTaskGetTickCount>
 8003ce8:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
 8003cea:	4b07      	ldr	r3, [pc, #28]	@ (8003d08 <prvSampleTimeNow+0x28>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4283      	cmp	r3, r0
 8003cf0:	d805      	bhi.n	8003cfe <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
 8003cf6:	4b04      	ldr	r3, [pc, #16]	@ (8003d08 <prvSampleTimeNow+0x28>)
 8003cf8:	601c      	str	r4, [r3, #0]
}
 8003cfa:	4620      	mov	r0, r4
 8003cfc:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
 8003cfe:	f7ff ffb1 	bl	8003c64 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003d02:	2301      	movs	r3, #1
 8003d04:	602b      	str	r3, [r5, #0]
 8003d06:	e7f6      	b.n	8003cf6 <prvSampleTimeNow+0x16>
 8003d08:	20004dac 	.word	0x20004dac

08003d0c <prvProcessExpiredTimer>:
{
 8003d0c:	b570      	push	{r4, r5, r6, lr}
 8003d0e:	b082      	sub	sp, #8
 8003d10:	4606      	mov	r6, r0
 8003d12:	460d      	mov	r5, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d14:	4917      	ldr	r1, [pc, #92]	@ (8003d74 <prvProcessExpiredTimer+0x68>)
 8003d16:	6809      	ldr	r1, [r1, #0]
 8003d18:	68c9      	ldr	r1, [r1, #12]
 8003d1a:	68cc      	ldr	r4, [r1, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003d1c:	1d20      	adds	r0, r4, #4
 8003d1e:	f7fc fd7d 	bl	800081c <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003d22:	f894 c028 	ldrb.w	ip, [r4, #40]	@ 0x28
 8003d26:	f01c 0f04 	tst.w	ip, #4
 8003d2a:	d108      	bne.n	8003d3e <prvProcessExpiredTimer+0x32>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003d2c:	f02c 0c01 	bic.w	ip, ip, #1
 8003d30:	f884 c028 	strb.w	ip, [r4, #40]	@ 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003d34:	6a23      	ldr	r3, [r4, #32]
 8003d36:	4620      	mov	r0, r4
 8003d38:	4798      	blx	r3
}
 8003d3a:	b002      	add	sp, #8
 8003d3c:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003d3e:	69a1      	ldr	r1, [r4, #24]
 8003d40:	4633      	mov	r3, r6
 8003d42:	462a      	mov	r2, r5
 8003d44:	4431      	add	r1, r6
 8003d46:	4620      	mov	r0, r4
 8003d48:	f7ff fec8 	bl	8003adc <prvInsertTimerInActiveList>
 8003d4c:	2800      	cmp	r0, #0
 8003d4e:	d0f1      	beq.n	8003d34 <prvProcessExpiredTimer+0x28>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003d50:	2100      	movs	r1, #0
 8003d52:	9100      	str	r1, [sp, #0]
 8003d54:	460b      	mov	r3, r1
 8003d56:	4632      	mov	r2, r6
 8003d58:	4620      	mov	r0, r4
 8003d5a:	f7ff ff4d 	bl	8003bf8 <xTimerGenericCommand>
			configASSERT( xResult );
 8003d5e:	2800      	cmp	r0, #0
 8003d60:	d1e8      	bne.n	8003d34 <prvProcessExpiredTimer+0x28>
 8003d62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d66:	f383 8811 	msr	BASEPRI, r3
 8003d6a:	f3bf 8f6f 	isb	sy
 8003d6e:	f3bf 8f4f 	dsb	sy
 8003d72:	e7fe      	b.n	8003d72 <prvProcessExpiredTimer+0x66>
 8003d74:	20004dbc 	.word	0x20004dbc

08003d78 <prvProcessTimerOrBlockTask>:
{
 8003d78:	b570      	push	{r4, r5, r6, lr}
 8003d7a:	b082      	sub	sp, #8
 8003d7c:	4606      	mov	r6, r0
 8003d7e:	460c      	mov	r4, r1
	vTaskSuspendAll();
 8003d80:	f7ff fbe6 	bl	8003550 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003d84:	a801      	add	r0, sp, #4
 8003d86:	f7ff ffab 	bl	8003ce0 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 8003d8a:	9b01      	ldr	r3, [sp, #4]
 8003d8c:	bb33      	cbnz	r3, 8003ddc <prvProcessTimerOrBlockTask+0x64>
 8003d8e:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003d90:	b9e4      	cbnz	r4, 8003dcc <prvProcessTimerOrBlockTask+0x54>
 8003d92:	42b0      	cmp	r0, r6
 8003d94:	d213      	bcs.n	8003dbe <prvProcessTimerOrBlockTask+0x46>
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003d96:	4622      	mov	r2, r4
 8003d98:	1b71      	subs	r1, r6, r5
 8003d9a:	4b12      	ldr	r3, [pc, #72]	@ (8003de4 <prvProcessTimerOrBlockTask+0x6c>)
 8003d9c:	6818      	ldr	r0, [r3, #0]
 8003d9e:	f7fd fbc1 	bl	8001524 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8003da2:	f7ff fc6f 	bl	8003684 <xTaskResumeAll>
 8003da6:	b9d8      	cbnz	r0, 8003de0 <prvProcessTimerOrBlockTask+0x68>
					portYIELD_WITHIN_API();
 8003da8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003dac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003db0:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8003db4:	f3bf 8f4f 	dsb	sy
 8003db8:	f3bf 8f6f 	isb	sy
 8003dbc:	e010      	b.n	8003de0 <prvProcessTimerOrBlockTask+0x68>
				( void ) xTaskResumeAll();
 8003dbe:	f7ff fc61 	bl	8003684 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003dc2:	4629      	mov	r1, r5
 8003dc4:	4630      	mov	r0, r6
 8003dc6:	f7ff ffa1 	bl	8003d0c <prvProcessExpiredTimer>
 8003dca:	e009      	b.n	8003de0 <prvProcessTimerOrBlockTask+0x68>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003dcc:	4a06      	ldr	r2, [pc, #24]	@ (8003de8 <prvProcessTimerOrBlockTask+0x70>)
 8003dce:	6812      	ldr	r2, [r2, #0]
 8003dd0:	6812      	ldr	r2, [r2, #0]
 8003dd2:	b90a      	cbnz	r2, 8003dd8 <prvProcessTimerOrBlockTask+0x60>
 8003dd4:	2401      	movs	r4, #1
 8003dd6:	e7de      	b.n	8003d96 <prvProcessTimerOrBlockTask+0x1e>
 8003dd8:	461c      	mov	r4, r3
 8003dda:	e7dc      	b.n	8003d96 <prvProcessTimerOrBlockTask+0x1e>
			( void ) xTaskResumeAll();
 8003ddc:	f7ff fc52 	bl	8003684 <xTaskResumeAll>
}
 8003de0:	b002      	add	sp, #8
 8003de2:	bd70      	pop	{r4, r5, r6, pc}
 8003de4:	20004db4 	.word	0x20004db4
 8003de8:	20004db8 	.word	0x20004db8

08003dec <prvProcessReceivedCommands>:
{
 8003dec:	b510      	push	{r4, lr}
 8003dee:	b088      	sub	sp, #32
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003df0:	e002      	b.n	8003df8 <prvProcessReceivedCommands+0xc>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003df2:	9b04      	ldr	r3, [sp, #16]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	da0f      	bge.n	8003e18 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003df8:	2200      	movs	r2, #0
 8003dfa:	a904      	add	r1, sp, #16
 8003dfc:	4b3d      	ldr	r3, [pc, #244]	@ (8003ef4 <prvProcessReceivedCommands+0x108>)
 8003dfe:	6818      	ldr	r0, [r3, #0]
 8003e00:	f7fd facc 	bl	800139c <xQueueReceive>
 8003e04:	2800      	cmp	r0, #0
 8003e06:	d072      	beq.n	8003eee <prvProcessReceivedCommands+0x102>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003e08:	9b04      	ldr	r3, [sp, #16]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	daf1      	bge.n	8003df2 <prvProcessReceivedCommands+0x6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8003e0e:	9907      	ldr	r1, [sp, #28]
 8003e10:	9806      	ldr	r0, [sp, #24]
 8003e12:	9b05      	ldr	r3, [sp, #20]
 8003e14:	4798      	blx	r3
 8003e16:	e7ec      	b.n	8003df2 <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003e18:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003e1a:	6963      	ldr	r3, [r4, #20]
 8003e1c:	b113      	cbz	r3, 8003e24 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003e1e:	1d20      	adds	r0, r4, #4
 8003e20:	f7fc fcfc 	bl	800081c <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003e24:	a803      	add	r0, sp, #12
 8003e26:	f7ff ff5b 	bl	8003ce0 <prvSampleTimeNow>
 8003e2a:	4602      	mov	r2, r0
			switch( xMessage.xMessageID )
 8003e2c:	9b04      	ldr	r3, [sp, #16]
 8003e2e:	2b09      	cmp	r3, #9
 8003e30:	d8e2      	bhi.n	8003df8 <prvProcessReceivedCommands+0xc>
 8003e32:	e8df f003 	tbb	[pc, r3]
 8003e36:	0505      	.short	0x0505
 8003e38:	4e362f05 	.word	0x4e362f05
 8003e3c:	362f0505 	.word	0x362f0505
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003e40:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8003e44:	f043 0301 	orr.w	r3, r3, #1
 8003e48:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003e4c:	9b05      	ldr	r3, [sp, #20]
 8003e4e:	69a1      	ldr	r1, [r4, #24]
 8003e50:	4419      	add	r1, r3
 8003e52:	4620      	mov	r0, r4
 8003e54:	f7ff fe42 	bl	8003adc <prvInsertTimerInActiveList>
 8003e58:	2800      	cmp	r0, #0
 8003e5a:	d0cd      	beq.n	8003df8 <prvProcessReceivedCommands+0xc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003e5c:	6a23      	ldr	r3, [r4, #32]
 8003e5e:	4620      	mov	r0, r4
 8003e60:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003e62:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8003e66:	f013 0f04 	tst.w	r3, #4
 8003e6a:	d0c5      	beq.n	8003df8 <prvProcessReceivedCommands+0xc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003e6c:	69a2      	ldr	r2, [r4, #24]
 8003e6e:	2100      	movs	r1, #0
 8003e70:	9100      	str	r1, [sp, #0]
 8003e72:	460b      	mov	r3, r1
 8003e74:	9805      	ldr	r0, [sp, #20]
 8003e76:	4402      	add	r2, r0
 8003e78:	4620      	mov	r0, r4
 8003e7a:	f7ff febd 	bl	8003bf8 <xTimerGenericCommand>
							configASSERT( xResult );
 8003e7e:	2800      	cmp	r0, #0
 8003e80:	d1ba      	bne.n	8003df8 <prvProcessReceivedCommands+0xc>
 8003e82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e86:	f383 8811 	msr	BASEPRI, r3
 8003e8a:	f3bf 8f6f 	isb	sy
 8003e8e:	f3bf 8f4f 	dsb	sy
 8003e92:	e7fe      	b.n	8003e92 <prvProcessReceivedCommands+0xa6>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003e94:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8003e98:	f023 0301 	bic.w	r3, r3, #1
 8003e9c:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					break;
 8003ea0:	e7aa      	b.n	8003df8 <prvProcessReceivedCommands+0xc>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003ea2:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8003ea6:	f043 0301 	orr.w	r3, r3, #1
 8003eaa:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003eae:	9905      	ldr	r1, [sp, #20]
 8003eb0:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003eb2:	b129      	cbz	r1, 8003ec0 <prvProcessReceivedCommands+0xd4>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	4401      	add	r1, r0
 8003eb8:	4620      	mov	r0, r4
 8003eba:	f7ff fe0f 	bl	8003adc <prvInsertTimerInActiveList>
					break;
 8003ebe:	e79b      	b.n	8003df8 <prvProcessReceivedCommands+0xc>
 8003ec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ec4:	f383 8811 	msr	BASEPRI, r3
 8003ec8:	f3bf 8f6f 	isb	sy
 8003ecc:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003ed0:	e7fe      	b.n	8003ed0 <prvProcessReceivedCommands+0xe4>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003ed2:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8003ed6:	f013 0f02 	tst.w	r3, #2
 8003eda:	d004      	beq.n	8003ee6 <prvProcessReceivedCommands+0xfa>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003edc:	f023 0301 	bic.w	r3, r3, #1
 8003ee0:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
 8003ee4:	e788      	b.n	8003df8 <prvProcessReceivedCommands+0xc>
							vPortFree( pxTimer );
 8003ee6:	4620      	mov	r0, r4
 8003ee8:	f7fc fb9e 	bl	8000628 <vPortFree>
 8003eec:	e784      	b.n	8003df8 <prvProcessReceivedCommands+0xc>
}
 8003eee:	b008      	add	sp, #32
 8003ef0:	bd10      	pop	{r4, pc}
 8003ef2:	bf00      	nop
 8003ef4:	20004db4 	.word	0x20004db4

08003ef8 <prvTimerTask>:
{
 8003ef8:	b500      	push	{lr}
 8003efa:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003efc:	a801      	add	r0, sp, #4
 8003efe:	f7ff fddd 	bl	8003abc <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003f02:	9901      	ldr	r1, [sp, #4]
 8003f04:	f7ff ff38 	bl	8003d78 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
 8003f08:	f7ff ff70 	bl	8003dec <prvProcessReceivedCommands>
	for( ;; )
 8003f0c:	e7f6      	b.n	8003efc <prvTimerTask+0x4>
	...

08003f10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003f10:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003f48 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003f14:	f7ff f892 	bl	800303c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003f18:	480c      	ldr	r0, [pc, #48]	@ (8003f4c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003f1a:	490d      	ldr	r1, [pc, #52]	@ (8003f50 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003f1c:	4a0d      	ldr	r2, [pc, #52]	@ (8003f54 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003f1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003f20:	e002      	b.n	8003f28 <LoopCopyDataInit>

08003f22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003f22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003f24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003f26:	3304      	adds	r3, #4

08003f28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003f28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003f2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003f2c:	d3f9      	bcc.n	8003f22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003f2e:	4a0a      	ldr	r2, [pc, #40]	@ (8003f58 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003f30:	4c0a      	ldr	r4, [pc, #40]	@ (8003f5c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003f32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003f34:	e001      	b.n	8003f3a <LoopFillZerobss>

08003f36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003f36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f38:	3204      	adds	r2, #4

08003f3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003f3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003f3c:	d3fb      	bcc.n	8003f36 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003f3e:	f000 f841 	bl	8003fc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003f42:	f7fc fdd9 	bl	8000af8 <main>
  bx  lr    
 8003f46:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003f48:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003f4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003f50:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8003f54:	08004d58 	.word	0x08004d58
  ldr r2, =_sbss
 8003f58:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8003f5c:	20004f30 	.word	0x20004f30

08003f60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003f60:	e7fe      	b.n	8003f60 <ADC_IRQHandler>
	...

08003f64 <siprintf>:
 8003f64:	b40e      	push	{r1, r2, r3}
 8003f66:	b510      	push	{r4, lr}
 8003f68:	b09d      	sub	sp, #116	@ 0x74
 8003f6a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003f6c:	9002      	str	r0, [sp, #8]
 8003f6e:	9006      	str	r0, [sp, #24]
 8003f70:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003f74:	480a      	ldr	r0, [pc, #40]	@ (8003fa0 <siprintf+0x3c>)
 8003f76:	9107      	str	r1, [sp, #28]
 8003f78:	9104      	str	r1, [sp, #16]
 8003f7a:	490a      	ldr	r1, [pc, #40]	@ (8003fa4 <siprintf+0x40>)
 8003f7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003f80:	9105      	str	r1, [sp, #20]
 8003f82:	2400      	movs	r4, #0
 8003f84:	a902      	add	r1, sp, #8
 8003f86:	6800      	ldr	r0, [r0, #0]
 8003f88:	9301      	str	r3, [sp, #4]
 8003f8a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003f8c:	f000 f956 	bl	800423c <_svfiprintf_r>
 8003f90:	9b02      	ldr	r3, [sp, #8]
 8003f92:	701c      	strb	r4, [r3, #0]
 8003f94:	b01d      	add	sp, #116	@ 0x74
 8003f96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f9a:	b003      	add	sp, #12
 8003f9c:	4770      	bx	lr
 8003f9e:	bf00      	nop
 8003fa0:	20000010 	.word	0x20000010
 8003fa4:	ffff0208 	.word	0xffff0208

08003fa8 <memset>:
 8003fa8:	4402      	add	r2, r0
 8003faa:	4603      	mov	r3, r0
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d100      	bne.n	8003fb2 <memset+0xa>
 8003fb0:	4770      	bx	lr
 8003fb2:	f803 1b01 	strb.w	r1, [r3], #1
 8003fb6:	e7f9      	b.n	8003fac <memset+0x4>

08003fb8 <__errno>:
 8003fb8:	4b01      	ldr	r3, [pc, #4]	@ (8003fc0 <__errno+0x8>)
 8003fba:	6818      	ldr	r0, [r3, #0]
 8003fbc:	4770      	bx	lr
 8003fbe:	bf00      	nop
 8003fc0:	20000010 	.word	0x20000010

08003fc4 <__libc_init_array>:
 8003fc4:	b570      	push	{r4, r5, r6, lr}
 8003fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8003ffc <__libc_init_array+0x38>)
 8003fc8:	4d0d      	ldr	r5, [pc, #52]	@ (8004000 <__libc_init_array+0x3c>)
 8003fca:	1b5b      	subs	r3, r3, r5
 8003fcc:	109c      	asrs	r4, r3, #2
 8003fce:	2600      	movs	r6, #0
 8003fd0:	42a6      	cmp	r6, r4
 8003fd2:	d109      	bne.n	8003fe8 <__libc_init_array+0x24>
 8003fd4:	f000 fe46 	bl	8004c64 <_init>
 8003fd8:	4d0a      	ldr	r5, [pc, #40]	@ (8004004 <__libc_init_array+0x40>)
 8003fda:	4b0b      	ldr	r3, [pc, #44]	@ (8004008 <__libc_init_array+0x44>)
 8003fdc:	1b5b      	subs	r3, r3, r5
 8003fde:	109c      	asrs	r4, r3, #2
 8003fe0:	2600      	movs	r6, #0
 8003fe2:	42a6      	cmp	r6, r4
 8003fe4:	d105      	bne.n	8003ff2 <__libc_init_array+0x2e>
 8003fe6:	bd70      	pop	{r4, r5, r6, pc}
 8003fe8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003fec:	4798      	blx	r3
 8003fee:	3601      	adds	r6, #1
 8003ff0:	e7ee      	b.n	8003fd0 <__libc_init_array+0xc>
 8003ff2:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ff6:	4798      	blx	r3
 8003ff8:	3601      	adds	r6, #1
 8003ffa:	e7f2      	b.n	8003fe2 <__libc_init_array+0x1e>
 8003ffc:	08004d50 	.word	0x08004d50
 8004000:	08004d50 	.word	0x08004d50
 8004004:	08004d50 	.word	0x08004d50
 8004008:	08004d54 	.word	0x08004d54

0800400c <__retarget_lock_acquire_recursive>:
 800400c:	4770      	bx	lr

0800400e <__retarget_lock_release_recursive>:
 800400e:	4770      	bx	lr

08004010 <_reclaim_reent>:
 8004010:	4b2d      	ldr	r3, [pc, #180]	@ (80040c8 <_reclaim_reent+0xb8>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4283      	cmp	r3, r0
 8004016:	b570      	push	{r4, r5, r6, lr}
 8004018:	4604      	mov	r4, r0
 800401a:	d053      	beq.n	80040c4 <_reclaim_reent+0xb4>
 800401c:	69c3      	ldr	r3, [r0, #28]
 800401e:	b31b      	cbz	r3, 8004068 <_reclaim_reent+0x58>
 8004020:	68db      	ldr	r3, [r3, #12]
 8004022:	b163      	cbz	r3, 800403e <_reclaim_reent+0x2e>
 8004024:	2500      	movs	r5, #0
 8004026:	69e3      	ldr	r3, [r4, #28]
 8004028:	68db      	ldr	r3, [r3, #12]
 800402a:	5959      	ldr	r1, [r3, r5]
 800402c:	b9b1      	cbnz	r1, 800405c <_reclaim_reent+0x4c>
 800402e:	3504      	adds	r5, #4
 8004030:	2d80      	cmp	r5, #128	@ 0x80
 8004032:	d1f8      	bne.n	8004026 <_reclaim_reent+0x16>
 8004034:	69e3      	ldr	r3, [r4, #28]
 8004036:	4620      	mov	r0, r4
 8004038:	68d9      	ldr	r1, [r3, #12]
 800403a:	f000 f855 	bl	80040e8 <_free_r>
 800403e:	69e3      	ldr	r3, [r4, #28]
 8004040:	6819      	ldr	r1, [r3, #0]
 8004042:	b111      	cbz	r1, 800404a <_reclaim_reent+0x3a>
 8004044:	4620      	mov	r0, r4
 8004046:	f000 f84f 	bl	80040e8 <_free_r>
 800404a:	69e3      	ldr	r3, [r4, #28]
 800404c:	689d      	ldr	r5, [r3, #8]
 800404e:	b15d      	cbz	r5, 8004068 <_reclaim_reent+0x58>
 8004050:	4629      	mov	r1, r5
 8004052:	4620      	mov	r0, r4
 8004054:	682d      	ldr	r5, [r5, #0]
 8004056:	f000 f847 	bl	80040e8 <_free_r>
 800405a:	e7f8      	b.n	800404e <_reclaim_reent+0x3e>
 800405c:	680e      	ldr	r6, [r1, #0]
 800405e:	4620      	mov	r0, r4
 8004060:	f000 f842 	bl	80040e8 <_free_r>
 8004064:	4631      	mov	r1, r6
 8004066:	e7e1      	b.n	800402c <_reclaim_reent+0x1c>
 8004068:	6961      	ldr	r1, [r4, #20]
 800406a:	b111      	cbz	r1, 8004072 <_reclaim_reent+0x62>
 800406c:	4620      	mov	r0, r4
 800406e:	f000 f83b 	bl	80040e8 <_free_r>
 8004072:	69e1      	ldr	r1, [r4, #28]
 8004074:	b111      	cbz	r1, 800407c <_reclaim_reent+0x6c>
 8004076:	4620      	mov	r0, r4
 8004078:	f000 f836 	bl	80040e8 <_free_r>
 800407c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800407e:	b111      	cbz	r1, 8004086 <_reclaim_reent+0x76>
 8004080:	4620      	mov	r0, r4
 8004082:	f000 f831 	bl	80040e8 <_free_r>
 8004086:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004088:	b111      	cbz	r1, 8004090 <_reclaim_reent+0x80>
 800408a:	4620      	mov	r0, r4
 800408c:	f000 f82c 	bl	80040e8 <_free_r>
 8004090:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8004092:	b111      	cbz	r1, 800409a <_reclaim_reent+0x8a>
 8004094:	4620      	mov	r0, r4
 8004096:	f000 f827 	bl	80040e8 <_free_r>
 800409a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800409c:	b111      	cbz	r1, 80040a4 <_reclaim_reent+0x94>
 800409e:	4620      	mov	r0, r4
 80040a0:	f000 f822 	bl	80040e8 <_free_r>
 80040a4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80040a6:	b111      	cbz	r1, 80040ae <_reclaim_reent+0x9e>
 80040a8:	4620      	mov	r0, r4
 80040aa:	f000 f81d 	bl	80040e8 <_free_r>
 80040ae:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80040b0:	b111      	cbz	r1, 80040b8 <_reclaim_reent+0xa8>
 80040b2:	4620      	mov	r0, r4
 80040b4:	f000 f818 	bl	80040e8 <_free_r>
 80040b8:	6a23      	ldr	r3, [r4, #32]
 80040ba:	b11b      	cbz	r3, 80040c4 <_reclaim_reent+0xb4>
 80040bc:	4620      	mov	r0, r4
 80040be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80040c2:	4718      	bx	r3
 80040c4:	bd70      	pop	{r4, r5, r6, pc}
 80040c6:	bf00      	nop
 80040c8:	20000010 	.word	0x20000010

080040cc <memcpy>:
 80040cc:	440a      	add	r2, r1
 80040ce:	4291      	cmp	r1, r2
 80040d0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80040d4:	d100      	bne.n	80040d8 <memcpy+0xc>
 80040d6:	4770      	bx	lr
 80040d8:	b510      	push	{r4, lr}
 80040da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80040de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80040e2:	4291      	cmp	r1, r2
 80040e4:	d1f9      	bne.n	80040da <memcpy+0xe>
 80040e6:	bd10      	pop	{r4, pc}

080040e8 <_free_r>:
 80040e8:	b538      	push	{r3, r4, r5, lr}
 80040ea:	4605      	mov	r5, r0
 80040ec:	2900      	cmp	r1, #0
 80040ee:	d041      	beq.n	8004174 <_free_r+0x8c>
 80040f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80040f4:	1f0c      	subs	r4, r1, #4
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	bfb8      	it	lt
 80040fa:	18e4      	addlt	r4, r4, r3
 80040fc:	f000 fbca 	bl	8004894 <__malloc_lock>
 8004100:	4a1d      	ldr	r2, [pc, #116]	@ (8004178 <_free_r+0x90>)
 8004102:	6813      	ldr	r3, [r2, #0]
 8004104:	b933      	cbnz	r3, 8004114 <_free_r+0x2c>
 8004106:	6063      	str	r3, [r4, #4]
 8004108:	6014      	str	r4, [r2, #0]
 800410a:	4628      	mov	r0, r5
 800410c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004110:	f000 bbc6 	b.w	80048a0 <__malloc_unlock>
 8004114:	42a3      	cmp	r3, r4
 8004116:	d908      	bls.n	800412a <_free_r+0x42>
 8004118:	6820      	ldr	r0, [r4, #0]
 800411a:	1821      	adds	r1, r4, r0
 800411c:	428b      	cmp	r3, r1
 800411e:	bf01      	itttt	eq
 8004120:	6819      	ldreq	r1, [r3, #0]
 8004122:	685b      	ldreq	r3, [r3, #4]
 8004124:	1809      	addeq	r1, r1, r0
 8004126:	6021      	streq	r1, [r4, #0]
 8004128:	e7ed      	b.n	8004106 <_free_r+0x1e>
 800412a:	461a      	mov	r2, r3
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	b10b      	cbz	r3, 8004134 <_free_r+0x4c>
 8004130:	42a3      	cmp	r3, r4
 8004132:	d9fa      	bls.n	800412a <_free_r+0x42>
 8004134:	6811      	ldr	r1, [r2, #0]
 8004136:	1850      	adds	r0, r2, r1
 8004138:	42a0      	cmp	r0, r4
 800413a:	d10b      	bne.n	8004154 <_free_r+0x6c>
 800413c:	6820      	ldr	r0, [r4, #0]
 800413e:	4401      	add	r1, r0
 8004140:	1850      	adds	r0, r2, r1
 8004142:	4283      	cmp	r3, r0
 8004144:	6011      	str	r1, [r2, #0]
 8004146:	d1e0      	bne.n	800410a <_free_r+0x22>
 8004148:	6818      	ldr	r0, [r3, #0]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	6053      	str	r3, [r2, #4]
 800414e:	4408      	add	r0, r1
 8004150:	6010      	str	r0, [r2, #0]
 8004152:	e7da      	b.n	800410a <_free_r+0x22>
 8004154:	d902      	bls.n	800415c <_free_r+0x74>
 8004156:	230c      	movs	r3, #12
 8004158:	602b      	str	r3, [r5, #0]
 800415a:	e7d6      	b.n	800410a <_free_r+0x22>
 800415c:	6820      	ldr	r0, [r4, #0]
 800415e:	1821      	adds	r1, r4, r0
 8004160:	428b      	cmp	r3, r1
 8004162:	bf04      	itt	eq
 8004164:	6819      	ldreq	r1, [r3, #0]
 8004166:	685b      	ldreq	r3, [r3, #4]
 8004168:	6063      	str	r3, [r4, #4]
 800416a:	bf04      	itt	eq
 800416c:	1809      	addeq	r1, r1, r0
 800416e:	6021      	streq	r1, [r4, #0]
 8004170:	6054      	str	r4, [r2, #4]
 8004172:	e7ca      	b.n	800410a <_free_r+0x22>
 8004174:	bd38      	pop	{r3, r4, r5, pc}
 8004176:	bf00      	nop
 8004178:	20004f2c 	.word	0x20004f2c

0800417c <__ssputs_r>:
 800417c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004180:	688e      	ldr	r6, [r1, #8]
 8004182:	461f      	mov	r7, r3
 8004184:	42be      	cmp	r6, r7
 8004186:	4682      	mov	sl, r0
 8004188:	460c      	mov	r4, r1
 800418a:	4690      	mov	r8, r2
 800418c:	4633      	mov	r3, r6
 800418e:	d853      	bhi.n	8004238 <__ssputs_r+0xbc>
 8004190:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 8004194:	f410 6f90 	tst.w	r0, #1152	@ 0x480
 8004198:	d02b      	beq.n	80041f2 <__ssputs_r+0x76>
 800419a:	6965      	ldr	r5, [r4, #20]
 800419c:	6823      	ldr	r3, [r4, #0]
 800419e:	6909      	ldr	r1, [r1, #16]
 80041a0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80041a4:	eba3 0901 	sub.w	r9, r3, r1
 80041a8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80041ac:	1c7b      	adds	r3, r7, #1
 80041ae:	106d      	asrs	r5, r5, #1
 80041b0:	444b      	add	r3, r9
 80041b2:	42ab      	cmp	r3, r5
 80041b4:	462a      	mov	r2, r5
 80041b6:	bf84      	itt	hi
 80041b8:	461d      	movhi	r5, r3
 80041ba:	462a      	movhi	r2, r5
 80041bc:	0543      	lsls	r3, r0, #21
 80041be:	d527      	bpl.n	8004210 <__ssputs_r+0x94>
 80041c0:	4611      	mov	r1, r2
 80041c2:	4650      	mov	r0, sl
 80041c4:	f000 f958 	bl	8004478 <_malloc_r>
 80041c8:	4606      	mov	r6, r0
 80041ca:	b358      	cbz	r0, 8004224 <__ssputs_r+0xa8>
 80041cc:	6921      	ldr	r1, [r4, #16]
 80041ce:	464a      	mov	r2, r9
 80041d0:	f7ff ff7c 	bl	80040cc <memcpy>
 80041d4:	89a3      	ldrh	r3, [r4, #12]
 80041d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80041da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80041de:	81a3      	strh	r3, [r4, #12]
 80041e0:	6126      	str	r6, [r4, #16]
 80041e2:	6165      	str	r5, [r4, #20]
 80041e4:	444e      	add	r6, r9
 80041e6:	eba5 0509 	sub.w	r5, r5, r9
 80041ea:	6026      	str	r6, [r4, #0]
 80041ec:	60a5      	str	r5, [r4, #8]
 80041ee:	463e      	mov	r6, r7
 80041f0:	463b      	mov	r3, r7
 80041f2:	461f      	mov	r7, r3
 80041f4:	6820      	ldr	r0, [r4, #0]
 80041f6:	463a      	mov	r2, r7
 80041f8:	4641      	mov	r1, r8
 80041fa:	f000 fb85 	bl	8004908 <memmove>
 80041fe:	68a3      	ldr	r3, [r4, #8]
 8004200:	1b9b      	subs	r3, r3, r6
 8004202:	60a3      	str	r3, [r4, #8]
 8004204:	6823      	ldr	r3, [r4, #0]
 8004206:	443b      	add	r3, r7
 8004208:	6023      	str	r3, [r4, #0]
 800420a:	2000      	movs	r0, #0
 800420c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004210:	4650      	mov	r0, sl
 8004212:	f000 fb4b 	bl	80048ac <_realloc_r>
 8004216:	4606      	mov	r6, r0
 8004218:	2800      	cmp	r0, #0
 800421a:	d1e1      	bne.n	80041e0 <__ssputs_r+0x64>
 800421c:	6921      	ldr	r1, [r4, #16]
 800421e:	4650      	mov	r0, sl
 8004220:	f7ff ff62 	bl	80040e8 <_free_r>
 8004224:	230c      	movs	r3, #12
 8004226:	f8ca 3000 	str.w	r3, [sl]
 800422a:	89a3      	ldrh	r3, [r4, #12]
 800422c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004230:	81a3      	strh	r3, [r4, #12]
 8004232:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004236:	e7e9      	b.n	800420c <__ssputs_r+0x90>
 8004238:	463e      	mov	r6, r7
 800423a:	e7db      	b.n	80041f4 <__ssputs_r+0x78>

0800423c <_svfiprintf_r>:
 800423c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004240:	4698      	mov	r8, r3
 8004242:	898b      	ldrh	r3, [r1, #12]
 8004244:	061b      	lsls	r3, r3, #24
 8004246:	b09d      	sub	sp, #116	@ 0x74
 8004248:	4607      	mov	r7, r0
 800424a:	460d      	mov	r5, r1
 800424c:	4614      	mov	r4, r2
 800424e:	d510      	bpl.n	8004272 <_svfiprintf_r+0x36>
 8004250:	690b      	ldr	r3, [r1, #16]
 8004252:	b973      	cbnz	r3, 8004272 <_svfiprintf_r+0x36>
 8004254:	2140      	movs	r1, #64	@ 0x40
 8004256:	f000 f90f 	bl	8004478 <_malloc_r>
 800425a:	6028      	str	r0, [r5, #0]
 800425c:	6128      	str	r0, [r5, #16]
 800425e:	b930      	cbnz	r0, 800426e <_svfiprintf_r+0x32>
 8004260:	230c      	movs	r3, #12
 8004262:	603b      	str	r3, [r7, #0]
 8004264:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004268:	b01d      	add	sp, #116	@ 0x74
 800426a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800426e:	2340      	movs	r3, #64	@ 0x40
 8004270:	616b      	str	r3, [r5, #20]
 8004272:	2300      	movs	r3, #0
 8004274:	9309      	str	r3, [sp, #36]	@ 0x24
 8004276:	2320      	movs	r3, #32
 8004278:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800427c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004280:	2330      	movs	r3, #48	@ 0x30
 8004282:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004420 <_svfiprintf_r+0x1e4>
 8004286:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800428a:	f04f 0901 	mov.w	r9, #1
 800428e:	4623      	mov	r3, r4
 8004290:	469a      	mov	sl, r3
 8004292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004296:	b10a      	cbz	r2, 800429c <_svfiprintf_r+0x60>
 8004298:	2a25      	cmp	r2, #37	@ 0x25
 800429a:	d1f9      	bne.n	8004290 <_svfiprintf_r+0x54>
 800429c:	ebba 0b04 	subs.w	fp, sl, r4
 80042a0:	d00b      	beq.n	80042ba <_svfiprintf_r+0x7e>
 80042a2:	465b      	mov	r3, fp
 80042a4:	4622      	mov	r2, r4
 80042a6:	4629      	mov	r1, r5
 80042a8:	4638      	mov	r0, r7
 80042aa:	f7ff ff67 	bl	800417c <__ssputs_r>
 80042ae:	3001      	adds	r0, #1
 80042b0:	f000 80a7 	beq.w	8004402 <_svfiprintf_r+0x1c6>
 80042b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80042b6:	445a      	add	r2, fp
 80042b8:	9209      	str	r2, [sp, #36]	@ 0x24
 80042ba:	f89a 3000 	ldrb.w	r3, [sl]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	f000 809f 	beq.w	8004402 <_svfiprintf_r+0x1c6>
 80042c4:	2300      	movs	r3, #0
 80042c6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80042ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80042ce:	f10a 0a01 	add.w	sl, sl, #1
 80042d2:	9304      	str	r3, [sp, #16]
 80042d4:	9307      	str	r3, [sp, #28]
 80042d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80042da:	931a      	str	r3, [sp, #104]	@ 0x68
 80042dc:	4654      	mov	r4, sl
 80042de:	2205      	movs	r2, #5
 80042e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042e4:	484e      	ldr	r0, [pc, #312]	@ (8004420 <_svfiprintf_r+0x1e4>)
 80042e6:	f7fb ff73 	bl	80001d0 <memchr>
 80042ea:	9a04      	ldr	r2, [sp, #16]
 80042ec:	b9d8      	cbnz	r0, 8004326 <_svfiprintf_r+0xea>
 80042ee:	06d0      	lsls	r0, r2, #27
 80042f0:	bf44      	itt	mi
 80042f2:	2320      	movmi	r3, #32
 80042f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80042f8:	0711      	lsls	r1, r2, #28
 80042fa:	bf44      	itt	mi
 80042fc:	232b      	movmi	r3, #43	@ 0x2b
 80042fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004302:	f89a 3000 	ldrb.w	r3, [sl]
 8004306:	2b2a      	cmp	r3, #42	@ 0x2a
 8004308:	d015      	beq.n	8004336 <_svfiprintf_r+0xfa>
 800430a:	9a07      	ldr	r2, [sp, #28]
 800430c:	4654      	mov	r4, sl
 800430e:	2000      	movs	r0, #0
 8004310:	f04f 0c0a 	mov.w	ip, #10
 8004314:	4621      	mov	r1, r4
 8004316:	f811 3b01 	ldrb.w	r3, [r1], #1
 800431a:	3b30      	subs	r3, #48	@ 0x30
 800431c:	2b09      	cmp	r3, #9
 800431e:	d94b      	bls.n	80043b8 <_svfiprintf_r+0x17c>
 8004320:	b1b0      	cbz	r0, 8004350 <_svfiprintf_r+0x114>
 8004322:	9207      	str	r2, [sp, #28]
 8004324:	e014      	b.n	8004350 <_svfiprintf_r+0x114>
 8004326:	eba0 0308 	sub.w	r3, r0, r8
 800432a:	fa09 f303 	lsl.w	r3, r9, r3
 800432e:	4313      	orrs	r3, r2
 8004330:	9304      	str	r3, [sp, #16]
 8004332:	46a2      	mov	sl, r4
 8004334:	e7d2      	b.n	80042dc <_svfiprintf_r+0xa0>
 8004336:	9b03      	ldr	r3, [sp, #12]
 8004338:	1d19      	adds	r1, r3, #4
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	9103      	str	r1, [sp, #12]
 800433e:	2b00      	cmp	r3, #0
 8004340:	bfbb      	ittet	lt
 8004342:	425b      	neglt	r3, r3
 8004344:	f042 0202 	orrlt.w	r2, r2, #2
 8004348:	9307      	strge	r3, [sp, #28]
 800434a:	9307      	strlt	r3, [sp, #28]
 800434c:	bfb8      	it	lt
 800434e:	9204      	strlt	r2, [sp, #16]
 8004350:	7823      	ldrb	r3, [r4, #0]
 8004352:	2b2e      	cmp	r3, #46	@ 0x2e
 8004354:	d10a      	bne.n	800436c <_svfiprintf_r+0x130>
 8004356:	7863      	ldrb	r3, [r4, #1]
 8004358:	2b2a      	cmp	r3, #42	@ 0x2a
 800435a:	d132      	bne.n	80043c2 <_svfiprintf_r+0x186>
 800435c:	9b03      	ldr	r3, [sp, #12]
 800435e:	1d1a      	adds	r2, r3, #4
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	9203      	str	r2, [sp, #12]
 8004364:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004368:	3402      	adds	r4, #2
 800436a:	9305      	str	r3, [sp, #20]
 800436c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004430 <_svfiprintf_r+0x1f4>
 8004370:	7821      	ldrb	r1, [r4, #0]
 8004372:	2203      	movs	r2, #3
 8004374:	4650      	mov	r0, sl
 8004376:	f7fb ff2b 	bl	80001d0 <memchr>
 800437a:	b138      	cbz	r0, 800438c <_svfiprintf_r+0x150>
 800437c:	9b04      	ldr	r3, [sp, #16]
 800437e:	eba0 000a 	sub.w	r0, r0, sl
 8004382:	2240      	movs	r2, #64	@ 0x40
 8004384:	4082      	lsls	r2, r0
 8004386:	4313      	orrs	r3, r2
 8004388:	3401      	adds	r4, #1
 800438a:	9304      	str	r3, [sp, #16]
 800438c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004390:	4824      	ldr	r0, [pc, #144]	@ (8004424 <_svfiprintf_r+0x1e8>)
 8004392:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004396:	2206      	movs	r2, #6
 8004398:	f7fb ff1a 	bl	80001d0 <memchr>
 800439c:	2800      	cmp	r0, #0
 800439e:	d036      	beq.n	800440e <_svfiprintf_r+0x1d2>
 80043a0:	4b21      	ldr	r3, [pc, #132]	@ (8004428 <_svfiprintf_r+0x1ec>)
 80043a2:	bb1b      	cbnz	r3, 80043ec <_svfiprintf_r+0x1b0>
 80043a4:	9b03      	ldr	r3, [sp, #12]
 80043a6:	3307      	adds	r3, #7
 80043a8:	f023 0307 	bic.w	r3, r3, #7
 80043ac:	3308      	adds	r3, #8
 80043ae:	9303      	str	r3, [sp, #12]
 80043b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043b2:	4433      	add	r3, r6
 80043b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80043b6:	e76a      	b.n	800428e <_svfiprintf_r+0x52>
 80043b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80043bc:	460c      	mov	r4, r1
 80043be:	2001      	movs	r0, #1
 80043c0:	e7a8      	b.n	8004314 <_svfiprintf_r+0xd8>
 80043c2:	2300      	movs	r3, #0
 80043c4:	3401      	adds	r4, #1
 80043c6:	9305      	str	r3, [sp, #20]
 80043c8:	4619      	mov	r1, r3
 80043ca:	f04f 0c0a 	mov.w	ip, #10
 80043ce:	4620      	mov	r0, r4
 80043d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80043d4:	3a30      	subs	r2, #48	@ 0x30
 80043d6:	2a09      	cmp	r2, #9
 80043d8:	d903      	bls.n	80043e2 <_svfiprintf_r+0x1a6>
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d0c6      	beq.n	800436c <_svfiprintf_r+0x130>
 80043de:	9105      	str	r1, [sp, #20]
 80043e0:	e7c4      	b.n	800436c <_svfiprintf_r+0x130>
 80043e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80043e6:	4604      	mov	r4, r0
 80043e8:	2301      	movs	r3, #1
 80043ea:	e7f0      	b.n	80043ce <_svfiprintf_r+0x192>
 80043ec:	ab03      	add	r3, sp, #12
 80043ee:	9300      	str	r3, [sp, #0]
 80043f0:	462a      	mov	r2, r5
 80043f2:	4b0e      	ldr	r3, [pc, #56]	@ (800442c <_svfiprintf_r+0x1f0>)
 80043f4:	a904      	add	r1, sp, #16
 80043f6:	4638      	mov	r0, r7
 80043f8:	f3af 8000 	nop.w
 80043fc:	1c42      	adds	r2, r0, #1
 80043fe:	4606      	mov	r6, r0
 8004400:	d1d6      	bne.n	80043b0 <_svfiprintf_r+0x174>
 8004402:	89ab      	ldrh	r3, [r5, #12]
 8004404:	065b      	lsls	r3, r3, #25
 8004406:	f53f af2d 	bmi.w	8004264 <_svfiprintf_r+0x28>
 800440a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800440c:	e72c      	b.n	8004268 <_svfiprintf_r+0x2c>
 800440e:	ab03      	add	r3, sp, #12
 8004410:	9300      	str	r3, [sp, #0]
 8004412:	462a      	mov	r2, r5
 8004414:	4b05      	ldr	r3, [pc, #20]	@ (800442c <_svfiprintf_r+0x1f0>)
 8004416:	a904      	add	r1, sp, #16
 8004418:	4638      	mov	r0, r7
 800441a:	f000 f91b 	bl	8004654 <_printf_i>
 800441e:	e7ed      	b.n	80043fc <_svfiprintf_r+0x1c0>
 8004420:	08004d14 	.word	0x08004d14
 8004424:	08004d1e 	.word	0x08004d1e
 8004428:	00000000 	.word	0x00000000
 800442c:	0800417d 	.word	0x0800417d
 8004430:	08004d1a 	.word	0x08004d1a

08004434 <sbrk_aligned>:
 8004434:	b570      	push	{r4, r5, r6, lr}
 8004436:	4e0f      	ldr	r6, [pc, #60]	@ (8004474 <sbrk_aligned+0x40>)
 8004438:	460c      	mov	r4, r1
 800443a:	6831      	ldr	r1, [r6, #0]
 800443c:	4605      	mov	r5, r0
 800443e:	b911      	cbnz	r1, 8004446 <sbrk_aligned+0x12>
 8004440:	f000 fa7c 	bl	800493c <_sbrk_r>
 8004444:	6030      	str	r0, [r6, #0]
 8004446:	4621      	mov	r1, r4
 8004448:	4628      	mov	r0, r5
 800444a:	f000 fa77 	bl	800493c <_sbrk_r>
 800444e:	1c43      	adds	r3, r0, #1
 8004450:	d103      	bne.n	800445a <sbrk_aligned+0x26>
 8004452:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004456:	4620      	mov	r0, r4
 8004458:	bd70      	pop	{r4, r5, r6, pc}
 800445a:	1cc4      	adds	r4, r0, #3
 800445c:	f024 0403 	bic.w	r4, r4, #3
 8004460:	42a0      	cmp	r0, r4
 8004462:	d0f8      	beq.n	8004456 <sbrk_aligned+0x22>
 8004464:	1a21      	subs	r1, r4, r0
 8004466:	4628      	mov	r0, r5
 8004468:	f000 fa68 	bl	800493c <_sbrk_r>
 800446c:	3001      	adds	r0, #1
 800446e:	d1f2      	bne.n	8004456 <sbrk_aligned+0x22>
 8004470:	e7ef      	b.n	8004452 <sbrk_aligned+0x1e>
 8004472:	bf00      	nop
 8004474:	20004f28 	.word	0x20004f28

08004478 <_malloc_r>:
 8004478:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800447c:	1ccd      	adds	r5, r1, #3
 800447e:	f025 0503 	bic.w	r5, r5, #3
 8004482:	3508      	adds	r5, #8
 8004484:	2d0c      	cmp	r5, #12
 8004486:	bf38      	it	cc
 8004488:	250c      	movcc	r5, #12
 800448a:	2d00      	cmp	r5, #0
 800448c:	4606      	mov	r6, r0
 800448e:	db01      	blt.n	8004494 <_malloc_r+0x1c>
 8004490:	42a9      	cmp	r1, r5
 8004492:	d904      	bls.n	800449e <_malloc_r+0x26>
 8004494:	230c      	movs	r3, #12
 8004496:	6033      	str	r3, [r6, #0]
 8004498:	2000      	movs	r0, #0
 800449a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800449e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004574 <_malloc_r+0xfc>
 80044a2:	f000 f9f7 	bl	8004894 <__malloc_lock>
 80044a6:	f8d8 3000 	ldr.w	r3, [r8]
 80044aa:	461c      	mov	r4, r3
 80044ac:	bb44      	cbnz	r4, 8004500 <_malloc_r+0x88>
 80044ae:	4629      	mov	r1, r5
 80044b0:	4630      	mov	r0, r6
 80044b2:	f7ff ffbf 	bl	8004434 <sbrk_aligned>
 80044b6:	1c43      	adds	r3, r0, #1
 80044b8:	4604      	mov	r4, r0
 80044ba:	d158      	bne.n	800456e <_malloc_r+0xf6>
 80044bc:	f8d8 4000 	ldr.w	r4, [r8]
 80044c0:	4627      	mov	r7, r4
 80044c2:	2f00      	cmp	r7, #0
 80044c4:	d143      	bne.n	800454e <_malloc_r+0xd6>
 80044c6:	2c00      	cmp	r4, #0
 80044c8:	d04b      	beq.n	8004562 <_malloc_r+0xea>
 80044ca:	6823      	ldr	r3, [r4, #0]
 80044cc:	4639      	mov	r1, r7
 80044ce:	4630      	mov	r0, r6
 80044d0:	eb04 0903 	add.w	r9, r4, r3
 80044d4:	f000 fa32 	bl	800493c <_sbrk_r>
 80044d8:	4581      	cmp	r9, r0
 80044da:	d142      	bne.n	8004562 <_malloc_r+0xea>
 80044dc:	6821      	ldr	r1, [r4, #0]
 80044de:	1a6d      	subs	r5, r5, r1
 80044e0:	4629      	mov	r1, r5
 80044e2:	4630      	mov	r0, r6
 80044e4:	f7ff ffa6 	bl	8004434 <sbrk_aligned>
 80044e8:	3001      	adds	r0, #1
 80044ea:	d03a      	beq.n	8004562 <_malloc_r+0xea>
 80044ec:	6823      	ldr	r3, [r4, #0]
 80044ee:	442b      	add	r3, r5
 80044f0:	6023      	str	r3, [r4, #0]
 80044f2:	f8d8 3000 	ldr.w	r3, [r8]
 80044f6:	685a      	ldr	r2, [r3, #4]
 80044f8:	bb62      	cbnz	r2, 8004554 <_malloc_r+0xdc>
 80044fa:	f8c8 7000 	str.w	r7, [r8]
 80044fe:	e00f      	b.n	8004520 <_malloc_r+0xa8>
 8004500:	6822      	ldr	r2, [r4, #0]
 8004502:	1b52      	subs	r2, r2, r5
 8004504:	d420      	bmi.n	8004548 <_malloc_r+0xd0>
 8004506:	2a0b      	cmp	r2, #11
 8004508:	d917      	bls.n	800453a <_malloc_r+0xc2>
 800450a:	1961      	adds	r1, r4, r5
 800450c:	42a3      	cmp	r3, r4
 800450e:	6025      	str	r5, [r4, #0]
 8004510:	bf18      	it	ne
 8004512:	6059      	strne	r1, [r3, #4]
 8004514:	6863      	ldr	r3, [r4, #4]
 8004516:	bf08      	it	eq
 8004518:	f8c8 1000 	streq.w	r1, [r8]
 800451c:	5162      	str	r2, [r4, r5]
 800451e:	604b      	str	r3, [r1, #4]
 8004520:	4630      	mov	r0, r6
 8004522:	f000 f9bd 	bl	80048a0 <__malloc_unlock>
 8004526:	f104 000b 	add.w	r0, r4, #11
 800452a:	1d23      	adds	r3, r4, #4
 800452c:	f020 0007 	bic.w	r0, r0, #7
 8004530:	1ac2      	subs	r2, r0, r3
 8004532:	bf1c      	itt	ne
 8004534:	1a1b      	subne	r3, r3, r0
 8004536:	50a3      	strne	r3, [r4, r2]
 8004538:	e7af      	b.n	800449a <_malloc_r+0x22>
 800453a:	6862      	ldr	r2, [r4, #4]
 800453c:	42a3      	cmp	r3, r4
 800453e:	bf0c      	ite	eq
 8004540:	f8c8 2000 	streq.w	r2, [r8]
 8004544:	605a      	strne	r2, [r3, #4]
 8004546:	e7eb      	b.n	8004520 <_malloc_r+0xa8>
 8004548:	4623      	mov	r3, r4
 800454a:	6864      	ldr	r4, [r4, #4]
 800454c:	e7ae      	b.n	80044ac <_malloc_r+0x34>
 800454e:	463c      	mov	r4, r7
 8004550:	687f      	ldr	r7, [r7, #4]
 8004552:	e7b6      	b.n	80044c2 <_malloc_r+0x4a>
 8004554:	461a      	mov	r2, r3
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	42a3      	cmp	r3, r4
 800455a:	d1fb      	bne.n	8004554 <_malloc_r+0xdc>
 800455c:	2300      	movs	r3, #0
 800455e:	6053      	str	r3, [r2, #4]
 8004560:	e7de      	b.n	8004520 <_malloc_r+0xa8>
 8004562:	230c      	movs	r3, #12
 8004564:	6033      	str	r3, [r6, #0]
 8004566:	4630      	mov	r0, r6
 8004568:	f000 f99a 	bl	80048a0 <__malloc_unlock>
 800456c:	e794      	b.n	8004498 <_malloc_r+0x20>
 800456e:	6005      	str	r5, [r0, #0]
 8004570:	e7d6      	b.n	8004520 <_malloc_r+0xa8>
 8004572:	bf00      	nop
 8004574:	20004f2c 	.word	0x20004f2c

08004578 <_printf_common>:
 8004578:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800457c:	4616      	mov	r6, r2
 800457e:	4698      	mov	r8, r3
 8004580:	688a      	ldr	r2, [r1, #8]
 8004582:	690b      	ldr	r3, [r1, #16]
 8004584:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004588:	4293      	cmp	r3, r2
 800458a:	bfb8      	it	lt
 800458c:	4613      	movlt	r3, r2
 800458e:	6033      	str	r3, [r6, #0]
 8004590:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004594:	4607      	mov	r7, r0
 8004596:	460c      	mov	r4, r1
 8004598:	b10a      	cbz	r2, 800459e <_printf_common+0x26>
 800459a:	3301      	adds	r3, #1
 800459c:	6033      	str	r3, [r6, #0]
 800459e:	6823      	ldr	r3, [r4, #0]
 80045a0:	0699      	lsls	r1, r3, #26
 80045a2:	bf42      	ittt	mi
 80045a4:	6833      	ldrmi	r3, [r6, #0]
 80045a6:	3302      	addmi	r3, #2
 80045a8:	6033      	strmi	r3, [r6, #0]
 80045aa:	6825      	ldr	r5, [r4, #0]
 80045ac:	f015 0506 	ands.w	r5, r5, #6
 80045b0:	d106      	bne.n	80045c0 <_printf_common+0x48>
 80045b2:	f104 0a19 	add.w	sl, r4, #25
 80045b6:	68e3      	ldr	r3, [r4, #12]
 80045b8:	6832      	ldr	r2, [r6, #0]
 80045ba:	1a9b      	subs	r3, r3, r2
 80045bc:	42ab      	cmp	r3, r5
 80045be:	dc26      	bgt.n	800460e <_printf_common+0x96>
 80045c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80045c4:	6822      	ldr	r2, [r4, #0]
 80045c6:	3b00      	subs	r3, #0
 80045c8:	bf18      	it	ne
 80045ca:	2301      	movne	r3, #1
 80045cc:	0692      	lsls	r2, r2, #26
 80045ce:	d42b      	bmi.n	8004628 <_printf_common+0xb0>
 80045d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80045d4:	4641      	mov	r1, r8
 80045d6:	4638      	mov	r0, r7
 80045d8:	47c8      	blx	r9
 80045da:	3001      	adds	r0, #1
 80045dc:	d01e      	beq.n	800461c <_printf_common+0xa4>
 80045de:	6823      	ldr	r3, [r4, #0]
 80045e0:	6922      	ldr	r2, [r4, #16]
 80045e2:	f003 0306 	and.w	r3, r3, #6
 80045e6:	2b04      	cmp	r3, #4
 80045e8:	bf02      	ittt	eq
 80045ea:	68e5      	ldreq	r5, [r4, #12]
 80045ec:	6833      	ldreq	r3, [r6, #0]
 80045ee:	1aed      	subeq	r5, r5, r3
 80045f0:	68a3      	ldr	r3, [r4, #8]
 80045f2:	bf0c      	ite	eq
 80045f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80045f8:	2500      	movne	r5, #0
 80045fa:	4293      	cmp	r3, r2
 80045fc:	bfc4      	itt	gt
 80045fe:	1a9b      	subgt	r3, r3, r2
 8004600:	18ed      	addgt	r5, r5, r3
 8004602:	2600      	movs	r6, #0
 8004604:	341a      	adds	r4, #26
 8004606:	42b5      	cmp	r5, r6
 8004608:	d11a      	bne.n	8004640 <_printf_common+0xc8>
 800460a:	2000      	movs	r0, #0
 800460c:	e008      	b.n	8004620 <_printf_common+0xa8>
 800460e:	2301      	movs	r3, #1
 8004610:	4652      	mov	r2, sl
 8004612:	4641      	mov	r1, r8
 8004614:	4638      	mov	r0, r7
 8004616:	47c8      	blx	r9
 8004618:	3001      	adds	r0, #1
 800461a:	d103      	bne.n	8004624 <_printf_common+0xac>
 800461c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004620:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004624:	3501      	adds	r5, #1
 8004626:	e7c6      	b.n	80045b6 <_printf_common+0x3e>
 8004628:	18e1      	adds	r1, r4, r3
 800462a:	1c5a      	adds	r2, r3, #1
 800462c:	2030      	movs	r0, #48	@ 0x30
 800462e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004632:	4422      	add	r2, r4
 8004634:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004638:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800463c:	3302      	adds	r3, #2
 800463e:	e7c7      	b.n	80045d0 <_printf_common+0x58>
 8004640:	2301      	movs	r3, #1
 8004642:	4622      	mov	r2, r4
 8004644:	4641      	mov	r1, r8
 8004646:	4638      	mov	r0, r7
 8004648:	47c8      	blx	r9
 800464a:	3001      	adds	r0, #1
 800464c:	d0e6      	beq.n	800461c <_printf_common+0xa4>
 800464e:	3601      	adds	r6, #1
 8004650:	e7d9      	b.n	8004606 <_printf_common+0x8e>
	...

08004654 <_printf_i>:
 8004654:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004658:	7e0f      	ldrb	r7, [r1, #24]
 800465a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800465c:	2f78      	cmp	r7, #120	@ 0x78
 800465e:	4691      	mov	r9, r2
 8004660:	4680      	mov	r8, r0
 8004662:	460c      	mov	r4, r1
 8004664:	469a      	mov	sl, r3
 8004666:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800466a:	d807      	bhi.n	800467c <_printf_i+0x28>
 800466c:	2f62      	cmp	r7, #98	@ 0x62
 800466e:	d80a      	bhi.n	8004686 <_printf_i+0x32>
 8004670:	2f00      	cmp	r7, #0
 8004672:	f000 80d2 	beq.w	800481a <_printf_i+0x1c6>
 8004676:	2f58      	cmp	r7, #88	@ 0x58
 8004678:	f000 80b7 	beq.w	80047ea <_printf_i+0x196>
 800467c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004680:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004684:	e03a      	b.n	80046fc <_printf_i+0xa8>
 8004686:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800468a:	2b15      	cmp	r3, #21
 800468c:	d8f6      	bhi.n	800467c <_printf_i+0x28>
 800468e:	a101      	add	r1, pc, #4	@ (adr r1, 8004694 <_printf_i+0x40>)
 8004690:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004694:	080046ed 	.word	0x080046ed
 8004698:	08004701 	.word	0x08004701
 800469c:	0800467d 	.word	0x0800467d
 80046a0:	0800467d 	.word	0x0800467d
 80046a4:	0800467d 	.word	0x0800467d
 80046a8:	0800467d 	.word	0x0800467d
 80046ac:	08004701 	.word	0x08004701
 80046b0:	0800467d 	.word	0x0800467d
 80046b4:	0800467d 	.word	0x0800467d
 80046b8:	0800467d 	.word	0x0800467d
 80046bc:	0800467d 	.word	0x0800467d
 80046c0:	08004801 	.word	0x08004801
 80046c4:	0800472b 	.word	0x0800472b
 80046c8:	080047b7 	.word	0x080047b7
 80046cc:	0800467d 	.word	0x0800467d
 80046d0:	0800467d 	.word	0x0800467d
 80046d4:	08004823 	.word	0x08004823
 80046d8:	0800467d 	.word	0x0800467d
 80046dc:	0800472b 	.word	0x0800472b
 80046e0:	0800467d 	.word	0x0800467d
 80046e4:	0800467d 	.word	0x0800467d
 80046e8:	080047bf 	.word	0x080047bf
 80046ec:	6833      	ldr	r3, [r6, #0]
 80046ee:	1d1a      	adds	r2, r3, #4
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	6032      	str	r2, [r6, #0]
 80046f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80046f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80046fc:	2301      	movs	r3, #1
 80046fe:	e09d      	b.n	800483c <_printf_i+0x1e8>
 8004700:	6833      	ldr	r3, [r6, #0]
 8004702:	6820      	ldr	r0, [r4, #0]
 8004704:	1d19      	adds	r1, r3, #4
 8004706:	6031      	str	r1, [r6, #0]
 8004708:	0606      	lsls	r6, r0, #24
 800470a:	d501      	bpl.n	8004710 <_printf_i+0xbc>
 800470c:	681d      	ldr	r5, [r3, #0]
 800470e:	e003      	b.n	8004718 <_printf_i+0xc4>
 8004710:	0645      	lsls	r5, r0, #25
 8004712:	d5fb      	bpl.n	800470c <_printf_i+0xb8>
 8004714:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004718:	2d00      	cmp	r5, #0
 800471a:	da03      	bge.n	8004724 <_printf_i+0xd0>
 800471c:	232d      	movs	r3, #45	@ 0x2d
 800471e:	426d      	negs	r5, r5
 8004720:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004724:	4859      	ldr	r0, [pc, #356]	@ (800488c <_printf_i+0x238>)
 8004726:	230a      	movs	r3, #10
 8004728:	e010      	b.n	800474c <_printf_i+0xf8>
 800472a:	6821      	ldr	r1, [r4, #0]
 800472c:	6833      	ldr	r3, [r6, #0]
 800472e:	0608      	lsls	r0, r1, #24
 8004730:	f853 5b04 	ldr.w	r5, [r3], #4
 8004734:	d402      	bmi.n	800473c <_printf_i+0xe8>
 8004736:	0649      	lsls	r1, r1, #25
 8004738:	bf48      	it	mi
 800473a:	b2ad      	uxthmi	r5, r5
 800473c:	2f6f      	cmp	r7, #111	@ 0x6f
 800473e:	4853      	ldr	r0, [pc, #332]	@ (800488c <_printf_i+0x238>)
 8004740:	6033      	str	r3, [r6, #0]
 8004742:	d159      	bne.n	80047f8 <_printf_i+0x1a4>
 8004744:	2308      	movs	r3, #8
 8004746:	2100      	movs	r1, #0
 8004748:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800474c:	6866      	ldr	r6, [r4, #4]
 800474e:	60a6      	str	r6, [r4, #8]
 8004750:	2e00      	cmp	r6, #0
 8004752:	db05      	blt.n	8004760 <_printf_i+0x10c>
 8004754:	6821      	ldr	r1, [r4, #0]
 8004756:	432e      	orrs	r6, r5
 8004758:	f021 0104 	bic.w	r1, r1, #4
 800475c:	6021      	str	r1, [r4, #0]
 800475e:	d04d      	beq.n	80047fc <_printf_i+0x1a8>
 8004760:	4616      	mov	r6, r2
 8004762:	fbb5 f1f3 	udiv	r1, r5, r3
 8004766:	fb03 5711 	mls	r7, r3, r1, r5
 800476a:	5dc7      	ldrb	r7, [r0, r7]
 800476c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004770:	462f      	mov	r7, r5
 8004772:	42bb      	cmp	r3, r7
 8004774:	460d      	mov	r5, r1
 8004776:	d9f4      	bls.n	8004762 <_printf_i+0x10e>
 8004778:	2b08      	cmp	r3, #8
 800477a:	d10b      	bne.n	8004794 <_printf_i+0x140>
 800477c:	6823      	ldr	r3, [r4, #0]
 800477e:	07df      	lsls	r7, r3, #31
 8004780:	d508      	bpl.n	8004794 <_printf_i+0x140>
 8004782:	6923      	ldr	r3, [r4, #16]
 8004784:	6861      	ldr	r1, [r4, #4]
 8004786:	4299      	cmp	r1, r3
 8004788:	bfde      	ittt	le
 800478a:	2330      	movle	r3, #48	@ 0x30
 800478c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004790:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8004794:	1b92      	subs	r2, r2, r6
 8004796:	6122      	str	r2, [r4, #16]
 8004798:	f8cd a000 	str.w	sl, [sp]
 800479c:	464b      	mov	r3, r9
 800479e:	aa03      	add	r2, sp, #12
 80047a0:	4621      	mov	r1, r4
 80047a2:	4640      	mov	r0, r8
 80047a4:	f7ff fee8 	bl	8004578 <_printf_common>
 80047a8:	3001      	adds	r0, #1
 80047aa:	d14c      	bne.n	8004846 <_printf_i+0x1f2>
 80047ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80047b0:	b004      	add	sp, #16
 80047b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047b6:	6823      	ldr	r3, [r4, #0]
 80047b8:	f043 0320 	orr.w	r3, r3, #32
 80047bc:	6023      	str	r3, [r4, #0]
 80047be:	4834      	ldr	r0, [pc, #208]	@ (8004890 <_printf_i+0x23c>)
 80047c0:	2778      	movs	r7, #120	@ 0x78
 80047c2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80047c6:	6823      	ldr	r3, [r4, #0]
 80047c8:	6831      	ldr	r1, [r6, #0]
 80047ca:	061f      	lsls	r7, r3, #24
 80047cc:	f851 5b04 	ldr.w	r5, [r1], #4
 80047d0:	d402      	bmi.n	80047d8 <_printf_i+0x184>
 80047d2:	065f      	lsls	r7, r3, #25
 80047d4:	bf48      	it	mi
 80047d6:	b2ad      	uxthmi	r5, r5
 80047d8:	6031      	str	r1, [r6, #0]
 80047da:	07d9      	lsls	r1, r3, #31
 80047dc:	bf44      	itt	mi
 80047de:	f043 0320 	orrmi.w	r3, r3, #32
 80047e2:	6023      	strmi	r3, [r4, #0]
 80047e4:	b11d      	cbz	r5, 80047ee <_printf_i+0x19a>
 80047e6:	2310      	movs	r3, #16
 80047e8:	e7ad      	b.n	8004746 <_printf_i+0xf2>
 80047ea:	4828      	ldr	r0, [pc, #160]	@ (800488c <_printf_i+0x238>)
 80047ec:	e7e9      	b.n	80047c2 <_printf_i+0x16e>
 80047ee:	6823      	ldr	r3, [r4, #0]
 80047f0:	f023 0320 	bic.w	r3, r3, #32
 80047f4:	6023      	str	r3, [r4, #0]
 80047f6:	e7f6      	b.n	80047e6 <_printf_i+0x192>
 80047f8:	230a      	movs	r3, #10
 80047fa:	e7a4      	b.n	8004746 <_printf_i+0xf2>
 80047fc:	4616      	mov	r6, r2
 80047fe:	e7bb      	b.n	8004778 <_printf_i+0x124>
 8004800:	6833      	ldr	r3, [r6, #0]
 8004802:	6825      	ldr	r5, [r4, #0]
 8004804:	6961      	ldr	r1, [r4, #20]
 8004806:	1d18      	adds	r0, r3, #4
 8004808:	6030      	str	r0, [r6, #0]
 800480a:	062e      	lsls	r6, r5, #24
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	d501      	bpl.n	8004814 <_printf_i+0x1c0>
 8004810:	6019      	str	r1, [r3, #0]
 8004812:	e002      	b.n	800481a <_printf_i+0x1c6>
 8004814:	0668      	lsls	r0, r5, #25
 8004816:	d5fb      	bpl.n	8004810 <_printf_i+0x1bc>
 8004818:	8019      	strh	r1, [r3, #0]
 800481a:	2300      	movs	r3, #0
 800481c:	6123      	str	r3, [r4, #16]
 800481e:	4616      	mov	r6, r2
 8004820:	e7ba      	b.n	8004798 <_printf_i+0x144>
 8004822:	6833      	ldr	r3, [r6, #0]
 8004824:	1d1a      	adds	r2, r3, #4
 8004826:	6032      	str	r2, [r6, #0]
 8004828:	681e      	ldr	r6, [r3, #0]
 800482a:	6862      	ldr	r2, [r4, #4]
 800482c:	2100      	movs	r1, #0
 800482e:	4630      	mov	r0, r6
 8004830:	f7fb fcce 	bl	80001d0 <memchr>
 8004834:	b108      	cbz	r0, 800483a <_printf_i+0x1e6>
 8004836:	1b80      	subs	r0, r0, r6
 8004838:	6060      	str	r0, [r4, #4]
 800483a:	6863      	ldr	r3, [r4, #4]
 800483c:	6123      	str	r3, [r4, #16]
 800483e:	2300      	movs	r3, #0
 8004840:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004844:	e7a8      	b.n	8004798 <_printf_i+0x144>
 8004846:	6923      	ldr	r3, [r4, #16]
 8004848:	4632      	mov	r2, r6
 800484a:	4649      	mov	r1, r9
 800484c:	4640      	mov	r0, r8
 800484e:	47d0      	blx	sl
 8004850:	3001      	adds	r0, #1
 8004852:	d0ab      	beq.n	80047ac <_printf_i+0x158>
 8004854:	6823      	ldr	r3, [r4, #0]
 8004856:	079b      	lsls	r3, r3, #30
 8004858:	d413      	bmi.n	8004882 <_printf_i+0x22e>
 800485a:	68e0      	ldr	r0, [r4, #12]
 800485c:	9b03      	ldr	r3, [sp, #12]
 800485e:	4298      	cmp	r0, r3
 8004860:	bfb8      	it	lt
 8004862:	4618      	movlt	r0, r3
 8004864:	e7a4      	b.n	80047b0 <_printf_i+0x15c>
 8004866:	2301      	movs	r3, #1
 8004868:	4632      	mov	r2, r6
 800486a:	4649      	mov	r1, r9
 800486c:	4640      	mov	r0, r8
 800486e:	47d0      	blx	sl
 8004870:	3001      	adds	r0, #1
 8004872:	d09b      	beq.n	80047ac <_printf_i+0x158>
 8004874:	3501      	adds	r5, #1
 8004876:	68e3      	ldr	r3, [r4, #12]
 8004878:	9903      	ldr	r1, [sp, #12]
 800487a:	1a5b      	subs	r3, r3, r1
 800487c:	42ab      	cmp	r3, r5
 800487e:	dcf2      	bgt.n	8004866 <_printf_i+0x212>
 8004880:	e7eb      	b.n	800485a <_printf_i+0x206>
 8004882:	2500      	movs	r5, #0
 8004884:	f104 0619 	add.w	r6, r4, #25
 8004888:	e7f5      	b.n	8004876 <_printf_i+0x222>
 800488a:	bf00      	nop
 800488c:	08004d25 	.word	0x08004d25
 8004890:	08004d36 	.word	0x08004d36

08004894 <__malloc_lock>:
 8004894:	4801      	ldr	r0, [pc, #4]	@ (800489c <__malloc_lock+0x8>)
 8004896:	f7ff bbb9 	b.w	800400c <__retarget_lock_acquire_recursive>
 800489a:	bf00      	nop
 800489c:	20004f20 	.word	0x20004f20

080048a0 <__malloc_unlock>:
 80048a0:	4801      	ldr	r0, [pc, #4]	@ (80048a8 <__malloc_unlock+0x8>)
 80048a2:	f7ff bbb4 	b.w	800400e <__retarget_lock_release_recursive>
 80048a6:	bf00      	nop
 80048a8:	20004f20 	.word	0x20004f20

080048ac <_realloc_r>:
 80048ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048b0:	4607      	mov	r7, r0
 80048b2:	4614      	mov	r4, r2
 80048b4:	460d      	mov	r5, r1
 80048b6:	b921      	cbnz	r1, 80048c2 <_realloc_r+0x16>
 80048b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80048bc:	4611      	mov	r1, r2
 80048be:	f7ff bddb 	b.w	8004478 <_malloc_r>
 80048c2:	b92a      	cbnz	r2, 80048d0 <_realloc_r+0x24>
 80048c4:	f7ff fc10 	bl	80040e8 <_free_r>
 80048c8:	4625      	mov	r5, r4
 80048ca:	4628      	mov	r0, r5
 80048cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80048d0:	f000 f844 	bl	800495c <_malloc_usable_size_r>
 80048d4:	4284      	cmp	r4, r0
 80048d6:	4606      	mov	r6, r0
 80048d8:	d802      	bhi.n	80048e0 <_realloc_r+0x34>
 80048da:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80048de:	d8f4      	bhi.n	80048ca <_realloc_r+0x1e>
 80048e0:	4621      	mov	r1, r4
 80048e2:	4638      	mov	r0, r7
 80048e4:	f7ff fdc8 	bl	8004478 <_malloc_r>
 80048e8:	4680      	mov	r8, r0
 80048ea:	b908      	cbnz	r0, 80048f0 <_realloc_r+0x44>
 80048ec:	4645      	mov	r5, r8
 80048ee:	e7ec      	b.n	80048ca <_realloc_r+0x1e>
 80048f0:	42b4      	cmp	r4, r6
 80048f2:	4622      	mov	r2, r4
 80048f4:	4629      	mov	r1, r5
 80048f6:	bf28      	it	cs
 80048f8:	4632      	movcs	r2, r6
 80048fa:	f7ff fbe7 	bl	80040cc <memcpy>
 80048fe:	4629      	mov	r1, r5
 8004900:	4638      	mov	r0, r7
 8004902:	f7ff fbf1 	bl	80040e8 <_free_r>
 8004906:	e7f1      	b.n	80048ec <_realloc_r+0x40>

08004908 <memmove>:
 8004908:	4288      	cmp	r0, r1
 800490a:	b510      	push	{r4, lr}
 800490c:	eb01 0402 	add.w	r4, r1, r2
 8004910:	d902      	bls.n	8004918 <memmove+0x10>
 8004912:	4284      	cmp	r4, r0
 8004914:	4623      	mov	r3, r4
 8004916:	d807      	bhi.n	8004928 <memmove+0x20>
 8004918:	1e43      	subs	r3, r0, #1
 800491a:	42a1      	cmp	r1, r4
 800491c:	d007      	beq.n	800492e <memmove+0x26>
 800491e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004922:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004926:	e7f8      	b.n	800491a <memmove+0x12>
 8004928:	4402      	add	r2, r0
 800492a:	4282      	cmp	r2, r0
 800492c:	d100      	bne.n	8004930 <memmove+0x28>
 800492e:	bd10      	pop	{r4, pc}
 8004930:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 8004934:	f802 1d01 	strb.w	r1, [r2, #-1]!
 8004938:	e7f7      	b.n	800492a <memmove+0x22>
	...

0800493c <_sbrk_r>:
 800493c:	b538      	push	{r3, r4, r5, lr}
 800493e:	4d06      	ldr	r5, [pc, #24]	@ (8004958 <_sbrk_r+0x1c>)
 8004940:	2300      	movs	r3, #0
 8004942:	4604      	mov	r4, r0
 8004944:	4608      	mov	r0, r1
 8004946:	602b      	str	r3, [r5, #0]
 8004948:	f7fe fb54 	bl	8002ff4 <_sbrk>
 800494c:	1c43      	adds	r3, r0, #1
 800494e:	d102      	bne.n	8004956 <_sbrk_r+0x1a>
 8004950:	682b      	ldr	r3, [r5, #0]
 8004952:	b103      	cbz	r3, 8004956 <_sbrk_r+0x1a>
 8004954:	6023      	str	r3, [r4, #0]
 8004956:	bd38      	pop	{r3, r4, r5, pc}
 8004958:	20004f24 	.word	0x20004f24

0800495c <_malloc_usable_size_r>:
 800495c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004960:	1f18      	subs	r0, r3, #4
 8004962:	2b00      	cmp	r3, #0
 8004964:	bfbc      	itt	lt
 8004966:	580b      	ldrlt	r3, [r1, r0]
 8004968:	18c0      	addlt	r0, r0, r3
 800496a:	4770      	bx	lr

0800496c <__udivmoddi4>:
 800496c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004970:	9d08      	ldr	r5, [sp, #32]
 8004972:	460f      	mov	r7, r1
 8004974:	4604      	mov	r4, r0
 8004976:	468c      	mov	ip, r1
 8004978:	2b00      	cmp	r3, #0
 800497a:	d148      	bne.n	8004a0e <__udivmoddi4+0xa2>
 800497c:	428a      	cmp	r2, r1
 800497e:	4616      	mov	r6, r2
 8004980:	d961      	bls.n	8004a46 <__udivmoddi4+0xda>
 8004982:	fab2 f382 	clz	r3, r2
 8004986:	b14b      	cbz	r3, 800499c <__udivmoddi4+0x30>
 8004988:	f1c3 0220 	rsb	r2, r3, #32
 800498c:	fa01 fc03 	lsl.w	ip, r1, r3
 8004990:	fa20 f202 	lsr.w	r2, r0, r2
 8004994:	409e      	lsls	r6, r3
 8004996:	ea42 0c0c 	orr.w	ip, r2, ip
 800499a:	409c      	lsls	r4, r3
 800499c:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 80049a0:	b2b7      	uxth	r7, r6
 80049a2:	fbbc f1fe 	udiv	r1, ip, lr
 80049a6:	0c22      	lsrs	r2, r4, #16
 80049a8:	fb0e cc11 	mls	ip, lr, r1, ip
 80049ac:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80049b0:	fb01 f007 	mul.w	r0, r1, r7
 80049b4:	4290      	cmp	r0, r2
 80049b6:	d909      	bls.n	80049cc <__udivmoddi4+0x60>
 80049b8:	18b2      	adds	r2, r6, r2
 80049ba:	f101 3cff 	add.w	ip, r1, #4294967295	@ 0xffffffff
 80049be:	f080 80ee 	bcs.w	8004b9e <__udivmoddi4+0x232>
 80049c2:	4290      	cmp	r0, r2
 80049c4:	f240 80eb 	bls.w	8004b9e <__udivmoddi4+0x232>
 80049c8:	3902      	subs	r1, #2
 80049ca:	4432      	add	r2, r6
 80049cc:	1a12      	subs	r2, r2, r0
 80049ce:	b2a4      	uxth	r4, r4
 80049d0:	fbb2 f0fe 	udiv	r0, r2, lr
 80049d4:	fb0e 2210 	mls	r2, lr, r0, r2
 80049d8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80049dc:	fb00 f707 	mul.w	r7, r0, r7
 80049e0:	42a7      	cmp	r7, r4
 80049e2:	d909      	bls.n	80049f8 <__udivmoddi4+0x8c>
 80049e4:	1934      	adds	r4, r6, r4
 80049e6:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80049ea:	f080 80da 	bcs.w	8004ba2 <__udivmoddi4+0x236>
 80049ee:	42a7      	cmp	r7, r4
 80049f0:	f240 80d7 	bls.w	8004ba2 <__udivmoddi4+0x236>
 80049f4:	4434      	add	r4, r6
 80049f6:	3802      	subs	r0, #2
 80049f8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80049fc:	1be4      	subs	r4, r4, r7
 80049fe:	2100      	movs	r1, #0
 8004a00:	b11d      	cbz	r5, 8004a0a <__udivmoddi4+0x9e>
 8004a02:	40dc      	lsrs	r4, r3
 8004a04:	2300      	movs	r3, #0
 8004a06:	e9c5 4300 	strd	r4, r3, [r5]
 8004a0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a0e:	428b      	cmp	r3, r1
 8004a10:	d906      	bls.n	8004a20 <__udivmoddi4+0xb4>
 8004a12:	b10d      	cbz	r5, 8004a18 <__udivmoddi4+0xac>
 8004a14:	e9c5 0100 	strd	r0, r1, [r5]
 8004a18:	2100      	movs	r1, #0
 8004a1a:	4608      	mov	r0, r1
 8004a1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a20:	fab3 f183 	clz	r1, r3
 8004a24:	2900      	cmp	r1, #0
 8004a26:	d148      	bne.n	8004aba <__udivmoddi4+0x14e>
 8004a28:	42bb      	cmp	r3, r7
 8004a2a:	d302      	bcc.n	8004a32 <__udivmoddi4+0xc6>
 8004a2c:	4282      	cmp	r2, r0
 8004a2e:	f200 8107 	bhi.w	8004c40 <__udivmoddi4+0x2d4>
 8004a32:	1a84      	subs	r4, r0, r2
 8004a34:	eb67 0203 	sbc.w	r2, r7, r3
 8004a38:	2001      	movs	r0, #1
 8004a3a:	4694      	mov	ip, r2
 8004a3c:	2d00      	cmp	r5, #0
 8004a3e:	d0e4      	beq.n	8004a0a <__udivmoddi4+0x9e>
 8004a40:	e9c5 4c00 	strd	r4, ip, [r5]
 8004a44:	e7e1      	b.n	8004a0a <__udivmoddi4+0x9e>
 8004a46:	2a00      	cmp	r2, #0
 8004a48:	f000 8092 	beq.w	8004b70 <__udivmoddi4+0x204>
 8004a4c:	fab2 f382 	clz	r3, r2
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	f040 80a8 	bne.w	8004ba6 <__udivmoddi4+0x23a>
 8004a56:	1a8a      	subs	r2, r1, r2
 8004a58:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8004a5c:	fa1f fc86 	uxth.w	ip, r6
 8004a60:	2101      	movs	r1, #1
 8004a62:	0c20      	lsrs	r0, r4, #16
 8004a64:	fbb2 f7fe 	udiv	r7, r2, lr
 8004a68:	fb0e 2217 	mls	r2, lr, r7, r2
 8004a6c:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 8004a70:	fb0c f007 	mul.w	r0, ip, r7
 8004a74:	4290      	cmp	r0, r2
 8004a76:	d907      	bls.n	8004a88 <__udivmoddi4+0x11c>
 8004a78:	18b2      	adds	r2, r6, r2
 8004a7a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8004a7e:	d202      	bcs.n	8004a86 <__udivmoddi4+0x11a>
 8004a80:	4290      	cmp	r0, r2
 8004a82:	f200 80e2 	bhi.w	8004c4a <__udivmoddi4+0x2de>
 8004a86:	4647      	mov	r7, r8
 8004a88:	1a12      	subs	r2, r2, r0
 8004a8a:	b2a4      	uxth	r4, r4
 8004a8c:	fbb2 f0fe 	udiv	r0, r2, lr
 8004a90:	fb0e 2210 	mls	r2, lr, r0, r2
 8004a94:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8004a98:	fb0c fc00 	mul.w	ip, ip, r0
 8004a9c:	45a4      	cmp	ip, r4
 8004a9e:	d907      	bls.n	8004ab0 <__udivmoddi4+0x144>
 8004aa0:	1934      	adds	r4, r6, r4
 8004aa2:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8004aa6:	d202      	bcs.n	8004aae <__udivmoddi4+0x142>
 8004aa8:	45a4      	cmp	ip, r4
 8004aaa:	f200 80cb 	bhi.w	8004c44 <__udivmoddi4+0x2d8>
 8004aae:	4610      	mov	r0, r2
 8004ab0:	eba4 040c 	sub.w	r4, r4, ip
 8004ab4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8004ab8:	e7a2      	b.n	8004a00 <__udivmoddi4+0x94>
 8004aba:	f1c1 0620 	rsb	r6, r1, #32
 8004abe:	408b      	lsls	r3, r1
 8004ac0:	fa22 fc06 	lsr.w	ip, r2, r6
 8004ac4:	ea4c 0c03 	orr.w	ip, ip, r3
 8004ac8:	fa07 f401 	lsl.w	r4, r7, r1
 8004acc:	fa20 f306 	lsr.w	r3, r0, r6
 8004ad0:	40f7      	lsrs	r7, r6
 8004ad2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8004ad6:	4323      	orrs	r3, r4
 8004ad8:	fa00 f801 	lsl.w	r8, r0, r1
 8004adc:	fa1f fe8c 	uxth.w	lr, ip
 8004ae0:	fbb7 f0f9 	udiv	r0, r7, r9
 8004ae4:	0c1c      	lsrs	r4, r3, #16
 8004ae6:	fb09 7710 	mls	r7, r9, r0, r7
 8004aea:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 8004aee:	fb00 f70e 	mul.w	r7, r0, lr
 8004af2:	42a7      	cmp	r7, r4
 8004af4:	fa02 f201 	lsl.w	r2, r2, r1
 8004af8:	d90a      	bls.n	8004b10 <__udivmoddi4+0x1a4>
 8004afa:	eb1c 0404 	adds.w	r4, ip, r4
 8004afe:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8004b02:	f080 809b 	bcs.w	8004c3c <__udivmoddi4+0x2d0>
 8004b06:	42a7      	cmp	r7, r4
 8004b08:	f240 8098 	bls.w	8004c3c <__udivmoddi4+0x2d0>
 8004b0c:	3802      	subs	r0, #2
 8004b0e:	4464      	add	r4, ip
 8004b10:	1be4      	subs	r4, r4, r7
 8004b12:	b29f      	uxth	r7, r3
 8004b14:	fbb4 f3f9 	udiv	r3, r4, r9
 8004b18:	fb09 4413 	mls	r4, r9, r3, r4
 8004b1c:	ea47 4404 	orr.w	r4, r7, r4, lsl #16
 8004b20:	fb03 fe0e 	mul.w	lr, r3, lr
 8004b24:	45a6      	cmp	lr, r4
 8004b26:	d909      	bls.n	8004b3c <__udivmoddi4+0x1d0>
 8004b28:	eb1c 0404 	adds.w	r4, ip, r4
 8004b2c:	f103 37ff 	add.w	r7, r3, #4294967295	@ 0xffffffff
 8004b30:	f080 8082 	bcs.w	8004c38 <__udivmoddi4+0x2cc>
 8004b34:	45a6      	cmp	lr, r4
 8004b36:	d97f      	bls.n	8004c38 <__udivmoddi4+0x2cc>
 8004b38:	3b02      	subs	r3, #2
 8004b3a:	4464      	add	r4, ip
 8004b3c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8004b40:	eba4 040e 	sub.w	r4, r4, lr
 8004b44:	fba0 e702 	umull	lr, r7, r0, r2
 8004b48:	42bc      	cmp	r4, r7
 8004b4a:	4673      	mov	r3, lr
 8004b4c:	46b9      	mov	r9, r7
 8004b4e:	d363      	bcc.n	8004c18 <__udivmoddi4+0x2ac>
 8004b50:	d060      	beq.n	8004c14 <__udivmoddi4+0x2a8>
 8004b52:	b15d      	cbz	r5, 8004b6c <__udivmoddi4+0x200>
 8004b54:	ebb8 0203 	subs.w	r2, r8, r3
 8004b58:	eb64 0409 	sbc.w	r4, r4, r9
 8004b5c:	fa04 f606 	lsl.w	r6, r4, r6
 8004b60:	fa22 f301 	lsr.w	r3, r2, r1
 8004b64:	431e      	orrs	r6, r3
 8004b66:	40cc      	lsrs	r4, r1
 8004b68:	e9c5 6400 	strd	r6, r4, [r5]
 8004b6c:	2100      	movs	r1, #0
 8004b6e:	e74c      	b.n	8004a0a <__udivmoddi4+0x9e>
 8004b70:	0862      	lsrs	r2, r4, #1
 8004b72:	0848      	lsrs	r0, r1, #1
 8004b74:	ea42 71c1 	orr.w	r1, r2, r1, lsl #31
 8004b78:	0c0b      	lsrs	r3, r1, #16
 8004b7a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8004b7e:	b28a      	uxth	r2, r1
 8004b80:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004b84:	fbb3 f1f6 	udiv	r1, r3, r6
 8004b88:	07e4      	lsls	r4, r4, #31
 8004b8a:	46b4      	mov	ip, r6
 8004b8c:	4637      	mov	r7, r6
 8004b8e:	46b6      	mov	lr, r6
 8004b90:	231f      	movs	r3, #31
 8004b92:	fbb0 f0f6 	udiv	r0, r0, r6
 8004b96:	1bd2      	subs	r2, r2, r7
 8004b98:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8004b9c:	e761      	b.n	8004a62 <__udivmoddi4+0xf6>
 8004b9e:	4661      	mov	r1, ip
 8004ba0:	e714      	b.n	80049cc <__udivmoddi4+0x60>
 8004ba2:	4610      	mov	r0, r2
 8004ba4:	e728      	b.n	80049f8 <__udivmoddi4+0x8c>
 8004ba6:	f1c3 0120 	rsb	r1, r3, #32
 8004baa:	fa20 f201 	lsr.w	r2, r0, r1
 8004bae:	409e      	lsls	r6, r3
 8004bb0:	fa27 f101 	lsr.w	r1, r7, r1
 8004bb4:	409f      	lsls	r7, r3
 8004bb6:	433a      	orrs	r2, r7
 8004bb8:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8004bbc:	fa1f fc86 	uxth.w	ip, r6
 8004bc0:	fbb1 f7fe 	udiv	r7, r1, lr
 8004bc4:	fb0e 1017 	mls	r0, lr, r7, r1
 8004bc8:	0c11      	lsrs	r1, r2, #16
 8004bca:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8004bce:	fb07 f80c 	mul.w	r8, r7, ip
 8004bd2:	4588      	cmp	r8, r1
 8004bd4:	fa04 f403 	lsl.w	r4, r4, r3
 8004bd8:	d93a      	bls.n	8004c50 <__udivmoddi4+0x2e4>
 8004bda:	1871      	adds	r1, r6, r1
 8004bdc:	f107 30ff 	add.w	r0, r7, #4294967295	@ 0xffffffff
 8004be0:	d201      	bcs.n	8004be6 <__udivmoddi4+0x27a>
 8004be2:	4588      	cmp	r8, r1
 8004be4:	d81f      	bhi.n	8004c26 <__udivmoddi4+0x2ba>
 8004be6:	eba1 0108 	sub.w	r1, r1, r8
 8004bea:	fbb1 f8fe 	udiv	r8, r1, lr
 8004bee:	fb08 f70c 	mul.w	r7, r8, ip
 8004bf2:	fb0e 1118 	mls	r1, lr, r8, r1
 8004bf6:	b292      	uxth	r2, r2
 8004bf8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004bfc:	42ba      	cmp	r2, r7
 8004bfe:	d22f      	bcs.n	8004c60 <__udivmoddi4+0x2f4>
 8004c00:	18b2      	adds	r2, r6, r2
 8004c02:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 8004c06:	d2c6      	bcs.n	8004b96 <__udivmoddi4+0x22a>
 8004c08:	42ba      	cmp	r2, r7
 8004c0a:	d2c4      	bcs.n	8004b96 <__udivmoddi4+0x22a>
 8004c0c:	f1a8 0102 	sub.w	r1, r8, #2
 8004c10:	4432      	add	r2, r6
 8004c12:	e7c0      	b.n	8004b96 <__udivmoddi4+0x22a>
 8004c14:	45f0      	cmp	r8, lr
 8004c16:	d29c      	bcs.n	8004b52 <__udivmoddi4+0x1e6>
 8004c18:	ebbe 0302 	subs.w	r3, lr, r2
 8004c1c:	eb67 070c 	sbc.w	r7, r7, ip
 8004c20:	3801      	subs	r0, #1
 8004c22:	46b9      	mov	r9, r7
 8004c24:	e795      	b.n	8004b52 <__udivmoddi4+0x1e6>
 8004c26:	eba6 0808 	sub.w	r8, r6, r8
 8004c2a:	4441      	add	r1, r8
 8004c2c:	1eb8      	subs	r0, r7, #2
 8004c2e:	fbb1 f8fe 	udiv	r8, r1, lr
 8004c32:	fb08 f70c 	mul.w	r7, r8, ip
 8004c36:	e7dc      	b.n	8004bf2 <__udivmoddi4+0x286>
 8004c38:	463b      	mov	r3, r7
 8004c3a:	e77f      	b.n	8004b3c <__udivmoddi4+0x1d0>
 8004c3c:	4650      	mov	r0, sl
 8004c3e:	e767      	b.n	8004b10 <__udivmoddi4+0x1a4>
 8004c40:	4608      	mov	r0, r1
 8004c42:	e6fb      	b.n	8004a3c <__udivmoddi4+0xd0>
 8004c44:	4434      	add	r4, r6
 8004c46:	3802      	subs	r0, #2
 8004c48:	e732      	b.n	8004ab0 <__udivmoddi4+0x144>
 8004c4a:	3f02      	subs	r7, #2
 8004c4c:	4432      	add	r2, r6
 8004c4e:	e71b      	b.n	8004a88 <__udivmoddi4+0x11c>
 8004c50:	eba1 0108 	sub.w	r1, r1, r8
 8004c54:	4638      	mov	r0, r7
 8004c56:	fbb1 f8fe 	udiv	r8, r1, lr
 8004c5a:	fb08 f70c 	mul.w	r7, r8, ip
 8004c5e:	e7c8      	b.n	8004bf2 <__udivmoddi4+0x286>
 8004c60:	4641      	mov	r1, r8
 8004c62:	e798      	b.n	8004b96 <__udivmoddi4+0x22a>

08004c64 <_init>:
 8004c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c66:	bf00      	nop
 8004c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c6a:	bc08      	pop	{r3}
 8004c6c:	469e      	mov	lr, r3
 8004c6e:	4770      	bx	lr

08004c70 <_fini>:
 8004c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c72:	bf00      	nop
 8004c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c76:	bc08      	pop	{r3}
 8004c78:	469e      	mov	lr, r3
 8004c7a:	4770      	bx	lr
