// Seed: 3572584077
module module_0 (
    input wand id_0
);
  bit id_2, id_3;
  always
    if (id_2) id_2 <= -1;
    else begin : LABEL_0
      if (id_2) id_2 = id_3;
      else id_2 = id_3;
    end
endmodule
module module_1 (
    output supply1 id_0,
    output wire id_1,
    output tri0 id_2,
    input uwire id_3,
    input uwire id_4,
    output tri1 id_5,
    output supply1 id_6,
    output wand id_7,
    input supply1 id_8,
    input tri id_9
);
  assign {id_4} = id_8 && 1'b0;
  module_0 modCall_1 (id_8);
  assign modCall_1.type_0 = 0;
  assign id_7 = -1;
endmodule
