Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date             : Mon Sep  9 15:51:06 2024
| Host             : huiyi running 64-bit major release  (build 9200)
| Command          : report_power -file VideoDMA_Top_power_routed.rpt -pb VideoDMA_Top_power_summary_routed.pb -rpx VideoDMA_Top_power_routed.rpx
| Design           : VideoDMA_Top
| Device           : xc7z020clg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.623        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.480        |
| Device Static (W)        | 0.142        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 66.3         |
| Junction Temperature (C) | 43.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.036 |       13 |       --- |             --- |
| Slice Logic              |     0.004 |    14552 |       --- |             --- |
|   LUT as Logic           |     0.003 |     4129 |     53200 |            7.76 |
|   Register               |    <0.001 |     7090 |    106400 |            6.66 |
|   CARRY4                 |    <0.001 |      224 |     13300 |            1.68 |
|   LUT as Shift Register  |    <0.001 |      564 |     17400 |            3.24 |
|   LUT as Distributed RAM |    <0.001 |       34 |     17400 |            0.20 |
|   F7/F8 Muxes            |    <0.001 |      143 |     53200 |            0.27 |
|   Others                 |     0.000 |     1088 |       --- |             --- |
| Signals                  |     0.006 |    10399 |       --- |             --- |
| Block RAM                |     0.020 |       30 |       140 |           21.43 |
| MMCM                     |     0.107 |        1 |         4 |           25.00 |
| I/O                      |     0.029 |       17 |       200 |            8.50 |
| PS7                      |     1.279 |        1 |       --- |             --- |
| Static Power             |     0.142 |          |           |                 |
| Total                    |     1.623 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.081 |       0.066 |      0.015 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.078 |       0.063 |      0.015 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.008 |       0.007 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.701 |       0.672 |      0.029 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.019 |       0.016 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                                                   | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------+
| RGMII_0_rxc                                                                                | RGMII_0_rxc                                                                                              |             8.0 |
| clk_10                                                                                     | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clk_10            |           100.0 |
| clk_fpga_0                                                                                 | design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                           |            10.0 |
| clk_fpga_1                                                                                 | design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]                           |             5.0 |
| clkfbout                                                                                   | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkfbout          |             5.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                     |            33.0 |
| gmii_clk_125m_out                                                                          | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/gmii_clk_125m_out |             8.0 |
| gmii_clk_25m_out                                                                           | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/gmii_clk_25m_out  |            40.0 |
| gmii_clk_2_5m_out                                                                          | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/gmii_clk_2_5m_out |           400.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| VideoDMA_Top                 |     1.480 |
|   dbg_hub                    |     0.003 |
|     inst                     |     0.003 |
|       BSCANID.u_xsdbm_id     |     0.003 |
|   design_1_wrapper_i         |     1.462 |
|     MDIO_PHY_0_mdio_iobuf    |     0.001 |
|     design_1_i               |     1.461 |
|       axi_protocol_convert_0 |     0.002 |
|       axi_uart16550_0        |     0.002 |
|       gmii_to_rgmii_0        |     0.138 |
|       processing_system7_0   |     1.281 |
|       ps7_0_axi_periph       |     0.003 |
|       system_ila_0           |     0.034 |
|   ila_VideoDMA_Top           |     0.012 |
|     inst                     |     0.012 |
|       ila_core_inst          |     0.011 |
+------------------------------+-----------+


