Analysis for QUEUE_SIZE = 32, ENQ_ENA = 0

Frequency: 100 MHz -> Synthesis: 13s -> 13s
Frequency: 100 MHz -> Implementation: 56s -> 56s
Frequency: 100 MHz -> Power: 0.496 W
Frequency: 100 MHz -> CLB LUTs Used: 1158
Frequency: 100 MHz -> CLB LUTs Util%: 0.82 %
Frequency: 100 MHz -> CLB Registers Used: 518
Frequency: 100 MHz -> CLB Registers Util%: 0.18 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 5.730 ns
Frequency: 100 MHz -> Achieved Frequency: 234.192 MHz


Frequency: 150 MHz -> Synthesis: 14s -> 14s
Frequency: 150 MHz -> Implementation: 1m 1s -> 61s
Frequency: 150 MHz -> Power: 0.519 W
Frequency: 150 MHz -> CLB LUTs Used: 1158
Frequency: 150 MHz -> CLB LUTs Util%: 0.82 %
Frequency: 150 MHz -> CLB Registers Used: 518
Frequency: 150 MHz -> CLB Registers Util%: 0.18 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 2.656 ns
Frequency: 150 MHz -> Achieved Frequency: 249.335 MHz


Frequency: 200 MHz -> Synthesis: 11s -> 11s
Frequency: 200 MHz -> Implementation: 1m 21s -> 81s
Frequency: 200 MHz -> Power: 0.542 W
Frequency: 200 MHz -> CLB LUTs Used: 1158
Frequency: 200 MHz -> CLB LUTs Util%: 0.82 %
Frequency: 200 MHz -> CLB Registers Used: 518
Frequency: 200 MHz -> CLB Registers Util%: 0.18 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 1.309 ns
Frequency: 200 MHz -> Achieved Frequency: 270.929 MHz


Frequency: 250 MHz -> Synthesis: 19s -> 19s
Frequency: 250 MHz -> Implementation: 1m 29s -> 89s
Frequency: 250 MHz -> Power: 0.565 W
Frequency: 250 MHz -> CLB LUTs Used: 1158
Frequency: 250 MHz -> CLB LUTs Util%: 0.82 %
Frequency: 250 MHz -> CLB Registers Used: 518
Frequency: 250 MHz -> CLB Registers Util%: 0.18 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 0.625 ns
Frequency: 250 MHz -> Achieved Frequency: 296.296 MHz


Frequency: 300 MHz -> Synthesis: 17s -> 17s
Frequency: 300 MHz -> Implementation: 1m 55s -> 115s
Frequency: 300 MHz -> Power: 0.588 W
Frequency: 300 MHz -> CLB LUTs Used: 1248
Frequency: 300 MHz -> CLB LUTs Util%: 0.89 %
Frequency: 300 MHz -> CLB Registers Used: 518
Frequency: 300 MHz -> CLB Registers Util%: 0.18 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 0.319 ns
Frequency: 300 MHz -> Achieved Frequency: 331.748 MHz


Frequency: 350 MHz -> Synthesis: 17s -> 17s
Frequency: 350 MHz -> Implementation: 2m 18s -> 138s
Frequency: 350 MHz -> Power: 0.616 W
Frequency: 350 MHz -> CLB LUTs Used: 1348
Frequency: 350 MHz -> CLB LUTs Util%: 0.96 %
Frequency: 350 MHz -> CLB Registers Used: 518
Frequency: 350 MHz -> CLB Registers Util%: 0.18 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 0.020 ns
Frequency: 350 MHz -> Achieved Frequency: 352.467 MHz


Frequency: 400 MHz -> Synthesis: 15s -> 15s
Frequency: 400 MHz -> Implementation: 4m 31s -> 271s
Frequency: 400 MHz -> Power: 0.639 W
Frequency: 400 MHz -> CLB LUTs Used: 1573
Frequency: 400 MHz -> CLB LUTs Util%: 1.12 %
Frequency: 400 MHz -> CLB Registers Used: 518
Frequency: 400 MHz -> CLB Registers Util%: 0.18 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: -0.161 ns
Frequency: 400 MHz -> Achieved Frequency: 375.799 MHz


Frequency: 450 MHz -> Synthesis: 17s -> 17s
Frequency: 450 MHz -> Implementation: 3m 6s -> 186s
Frequency: 450 MHz -> Power: 0.660 W
Frequency: 450 MHz -> CLB LUTs Used: 1571
Frequency: 450 MHz -> CLB LUTs Util%: 1.11 %
Frequency: 450 MHz -> CLB Registers Used: 520
Frequency: 450 MHz -> CLB Registers Util%: 0.18 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: -0.451 ns
Frequency: 450 MHz -> Achieved Frequency: 374.080 MHz


Frequency: 500 MHz -> Synthesis: 19s -> 19s
Frequency: 500 MHz -> Implementation: 2m 57s -> 177s
Frequency: 500 MHz -> Power: 0.680 W
Frequency: 500 MHz -> CLB LUTs Used: 1581
Frequency: 500 MHz -> CLB LUTs Util%: 1.12 %
Frequency: 500 MHz -> CLB Registers Used: 518
Frequency: 500 MHz -> CLB Registers Util%: 0.18 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: -0.713 ns
Frequency: 500 MHz -> Achieved Frequency: 368.596 MHz


Frequency: 550 MHz -> Synthesis: 18s -> 18s
Frequency: 550 MHz -> Implementation: 2m 57s -> 177s
Frequency: 550 MHz -> Power: 0.705 W
Frequency: 550 MHz -> CLB LUTs Used: 1567
Frequency: 550 MHz -> CLB LUTs Util%: 1.11 %
Frequency: 550 MHz -> CLB Registers Used: 518
Frequency: 550 MHz -> CLB Registers Util%: 0.18 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: -0.880 ns
Frequency: 550 MHz -> Achieved Frequency: 370.620 MHz


Frequency: 600 MHz -> Synthesis: 19s -> 19s
Frequency: 600 MHz -> Implementation: 2m 41s -> 161s
Frequency: 600 MHz -> Power: 0.728 W
Frequency: 600 MHz -> CLB LUTs Used: 1586
Frequency: 600 MHz -> CLB LUTs Util%: 1.12 %
Frequency: 600 MHz -> CLB Registers Used: 521
Frequency: 600 MHz -> CLB Registers Util%: 0.18 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: -0.987 ns
Frequency: 600 MHz -> Achieved Frequency: 376.837 MHz


Frequency: 650 MHz -> Synthesis: 19s -> 19s
Frequency: 650 MHz -> Implementation: 3m 47s -> 227s
Frequency: 650 MHz -> Power: 0.754 W
Frequency: 650 MHz -> CLB LUTs Used: 1587
Frequency: 650 MHz -> CLB LUTs Util%: 1.13 %
Frequency: 650 MHz -> CLB Registers Used: 530
Frequency: 650 MHz -> CLB Registers Util%: 0.19 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: -1.170 ns
Frequency: 650 MHz -> Achieved Frequency: 369.213 MHz


WNS exceeded -1 ns, finished

