<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<!-- Generated by Ease, Copyright (c) 2024 HDL Works B.V. -->
<svg version="1.1"
  xmlns="http://www.w3.org/2000/svg"
  xmlns:xlink="http://www.w3.org/1999/xlink"
  xml:space="preserve"
  viewBox="0 0 6400 4266">

   <line x1="0" y1="0" x2="6400" y2="0" stroke="rgb(0,0,0)" stroke-width="3"/>
   <line x1="6400" y1="0" x2="6400" y2="4266" stroke="rgb(0,0,0)" stroke-width="3"/>
   <line x1="6400" y1="4266" x2="0" y2="4266" stroke="rgb(0,0,0)" stroke-width="3"/>
   <line x1="0" y1="4266" x2="0" y2="0" stroke="rgb(0,0,0)" stroke-width="3"/>
   <line x1="4096" y1="3882" x2="6400" y2="3882" stroke="rgb(0,0,0)" stroke-width="3"/>
   <line x1="6400" y1="3882" x2="6400" y2="4266" stroke="rgb(0,0,0)" stroke-width="3"/>
   <line x1="6400" y1="4266" x2="4096" y2="4266" stroke="rgb(0,0,0)" stroke-width="3"/>
   <line x1="4096" y1="4266" x2="4096" y2="3882" stroke="rgb(0,0,0)" stroke-width="3"/>
   <line x1="4096" y1="4010" x2="6400" y2="4010" stroke="rgb(0,0,0)" stroke-width="3"/>
   <line x1="4096" y1="4138" x2="6400" y2="4138" stroke="rgb(0,0,0)" stroke-width="3"/>
   <line x1="4864" y1="4138" x2="4864" y2="4266" stroke="rgb(0,0,0)" stroke-width="3"/>
   <g transform="translate(4128,3965)">
   <text font-family="" font-size="64" fill="rgb(0,0,0)" text-anchor="start">Architecture: design.RICSVCORE.behavior</text>
   </g>
   <g transform="translate(4128,4093)">
   <text font-family="" font-size="64" fill="rgb(0,0,0)" text-anchor="start">Designer: </text>
   </g>
   <g transform="translate(4128,4221)">
   <text font-family="" font-size="64" fill="rgb(0,0,0)" text-anchor="start">Date: Dec 13 2024</text>
   </g>
   <polyline points="864,1504 864,1568 928,1536 864,1504"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port    : clock
Mode    : input
Type    : std_logic
Comment : System control ports
Comment : System control ports
Net     : clock</title></polyline>
   <line x1="928" y1="1536" x2="960" y2="1536" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(832,1536)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="end" dominant-baseline="central">clock</text>
   </g>
   <polyline points="864,1632 864,1696 928,1664 864,1632"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port : resetbar
Mode : input
Type : std_logic
Net  : resetbar</title></polyline>
   <line x1="928" y1="1664" x2="960" y2="1664" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(832,1664)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="end" dominant-baseline="central">resetbar</text>
   </g>
   <polyline points="864,1760 864,1824 928,1792 864,1760"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port    : debug_clk
Mode    : input
Type    : std_logic
Comment : Unified debug interface
Comment : Unified debug interface
Net     : debug_clk</title></polyline>
   <line x1="928" y1="1792" x2="960" y2="1792" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(832,1792)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="end" dominant-baseline="central">debug_clk</text>
   </g>
   <polyline points="864,1888 864,1952 928,1920 864,1888"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port    : debug_addr
Mode    : input
Type    : std_logic_vector(6 downto 0)
Comment : 7 bits for 128 addresses
Comment : 7 bits for 128 addresses
Net     : debug_addr</title></polyline>
   <line x1="928" y1="1920" x2="960" y2="1920" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(832,1920)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="end" dominant-baseline="central">debug_addr(6:0)</text>
   </g>
   <polyline points="5472,1536 5504,1568 5536,1536 5504,1504 5472,1536"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port : debug_data
Mode : inout
Type : std_logic_vector(31 downto 0)
Net  : debug_data</title></polyline>
   <line x1="5472" y1="1536" x2="5440" y2="1536" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(5568,1536)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="central">debug_data(31:0)</text>
   </g>
   <polyline points="864,2016 864,2080 928,2048 864,2016"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port    : rf_enable
Mode    : input
Type    : std_logic
Comment : Register File read enable
Comment : Register File read enable
Net     : rf_enable</title></polyline>
   <line x1="928" y1="2048" x2="960" y2="2048" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(832,2048)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="end" dominant-baseline="central">rf_enable</text>
   </g>
   <polyline points="864,2144 864,2208 928,2176 864,2144"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port    : im_enable
Mode    : input
Type    : std_logic
Comment : Instruction Memory write enable
Comment : Instruction Memory write enable
Net     : im_enable</title></polyline>
   <line x1="928" y1="2176" x2="960" y2="2176" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(832,2176)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="end" dominant-baseline="central">im_enable</text>
   </g>
   <polyline points="864,2272 864,2336 928,2304 864,2272"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port    : dm_enable
Mode    : input
Type    : std_logic
Comment : Data Memory read enable
Comment : Data Memory read enable
Net     : dm_enable</title></polyline>
   <line x1="928" y1="2304" x2="960" y2="2304" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(832,2304)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="end" dominant-baseline="central">dm_enable</text>
   </g>
   <a href="design_internal_connections_behavioral_9onak7b9.htm" target="_top">

   <rect x="2304" y="1408" width="2048" height="1024"
 fill="rgb(240,240,240)" stroke="rgb(165,42,42)" stroke-width="3">
<title>Instance    : internal_connections_inst
Entity      : internal_connections
Bound arch. : behavioral(B)
External    : No
Comment     : Instantiate the internal_connections component</title></rect>
    </a>

   <g transform="translate(2304,1350)">
   <text font-family="" font-size="128" fill="rgb(0,0,0)" text-anchor="start">internal_connections_inst:internal_connections:behavioral(B)</text>
   </g>
   <polyline points="2272,1504 2272,1568 2336,1536 2272,1504"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port          : clock
Mode          : input
Type          : std_logic
Comment       : Core signals (2 bits)
On sens. list : no
Comment       : Core signals (2 bits)
Net           : clock</title></polyline>
   <line x1="2272" y1="1536" x2="2240" y2="1536" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(2368,1536)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="central">clock</text>
   </g>
   <polyline points="2272,1632 2272,1696 2336,1664 2272,1632"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port          : resetbar
Mode          : input
Type          : std_logic
On sens. list : no
Net           : resetbar</title></polyline>
   <line x1="2272" y1="1664" x2="2240" y2="1664" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(2368,1664)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="central">resetbar</text>
   </g>
   <polyline points="2272,1760 2272,1824 2336,1792 2272,1760"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port          : debug_clk
Mode          : input
Type          : std_logic
Comment       : Unified debug interface (48 bits total)
On sens. list : no
Comment       : Unified debug interface (48 bits total)
Net           : debug_clk</title></polyline>
   <line x1="2272" y1="1792" x2="2240" y2="1792" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(2368,1792)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="central">debug_clk</text>
   </g>
   <polyline points="2272,1888 2272,1952 2336,1920 2272,1888"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port          : debug_addr
Mode          : input
Type          : std_logic_vector(6 downto 0)
Comment       : 7 bits (128 addresses)
On sens. list : no
Comment       : 7 bits (128 addresses)
Net           : debug_addr</title></polyline>
   <line x1="2272" y1="1920" x2="2240" y2="1920" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(2368,1920)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="central">debug_addr(6:0)</text>
   </g>
   <polyline points="4320,1536 4352,1568 4384,1536 4352,1504 4320,1536"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port          : debug_data
Mode          : inout
Type          : std_logic_vector(31 downto 0)
On sens. list : no
Net           : debug_data</title></polyline>
   <line x1="4384" y1="1536" x2="4416" y2="1536" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(4288,1536)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="end" dominant-baseline="central">debug_data(31:0)</text>
   </g>
   <polyline points="2272,2016 2272,2080 2336,2048 2272,2016"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port          : rf_enable
Mode          : input
Type          : std_logic
Comment       : Register File read enable
On sens. list : no
Comment       : Register File read enable
Net           : rf_enable</title></polyline>
   <line x1="2272" y1="2048" x2="2240" y2="2048" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(2368,2048)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="central">rf_enable</text>
   </g>
   <polyline points="2272,2144 2272,2208 2336,2176 2272,2144"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port          : im_enable
Mode          : input
Type          : std_logic
Comment       : Instruction Memory write enable
On sens. list : no
Comment       : Instruction Memory write enable
Net           : im_enable</title></polyline>
   <line x1="2272" y1="2176" x2="2240" y2="2176" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(2368,2176)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="central">im_enable</text>
   </g>
   <polyline points="2272,2272 2272,2336 2336,2304 2272,2272"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port          : dm_enable
Mode          : input
Type          : std_logic
Comment       : Data Memory read enable
On sens. list : no
Comment       : Data Memory read enable
Net           : dm_enable</title></polyline>
   <line x1="2272" y1="2304" x2="2240" y2="2304" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(2368,2304)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="central">dm_enable</text>
   </g>
   <line x1="960" y1="1536" x2="2240" y2="1536" stroke="rgb(0,0,255)" stroke-width="3">
<title>Net        : clock
Type       : std_logic
Comment    : System control ports
HDL object : input port -&gt; clock
Driver     : clock
Receiver   : internal_connections_inst.clock</title></line>
   <line x1="960" y1="1664" x2="2240" y2="1664" stroke="rgb(0,0,255)" stroke-width="3">
<title>Net        : resetbar
Type       : std_logic
HDL object : input port -&gt; resetbar
Driver     : resetbar
Receiver   : internal_connections_inst.resetbar</title></line>
   <line x1="960" y1="1792" x2="2240" y2="1792" stroke="rgb(0,0,255)" stroke-width="3">
<title>Net        : debug_clk
Type       : std_logic
Comment    : Unified debug interface
HDL object : input port -&gt; debug_clk
Driver     : debug_clk
Receiver   : internal_connections_inst.debug_clk</title></line>
   <line x1="960" y1="1920" x2="2240" y2="1920" stroke="rgb(255,0,0)" stroke-width="9">
<title>Net        : debug_addr
Type       : std_logic_vector(6 downto 0)
Comment    : 7 bits for 128 addresses
HDL object : input port -&gt; debug_addr
Driver     : debug_addr
Receiver   : internal_connections_inst.debug_addr</title></line>
   <line x1="5440" y1="1536" x2="4416" y2="1536" stroke="rgb(255,0,0)" stroke-width="9">
<title>Net        : debug_data
Type       : std_logic_vector(31 downto 0)
HDL object : inout port -&gt; debug_data
Driver     : debug_data
Driver     : internal_connections_inst.debug_data</title></line>
   <line x1="960" y1="2048" x2="2240" y2="2048" stroke="rgb(0,0,255)" stroke-width="3">
<title>Net        : rf_enable
Type       : std_logic
Comment    : Register File read enable
HDL object : input port -&gt; rf_enable
Driver     : rf_enable
Receiver   : internal_connections_inst.rf_enable</title></line>
   <line x1="960" y1="2176" x2="2240" y2="2176" stroke="rgb(0,0,255)" stroke-width="3">
<title>Net        : im_enable
Type       : std_logic
Comment    : Instruction Memory write enable
HDL object : input port -&gt; im_enable
Driver     : im_enable
Receiver   : internal_connections_inst.im_enable</title></line>
   <line x1="960" y1="2304" x2="2240" y2="2304" stroke="rgb(0,0,255)" stroke-width="3">
<title>Net        : dm_enable
Type       : std_logic
Comment    : Data Memory read enable
HDL object : input port -&gt; dm_enable
Driver     : dm_enable
Receiver   : internal_connections_inst.dm_enable</title></line>
</svg>
