Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: SPI_SLAVE_R_W.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SPI_SLAVE_R_W.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SPI_SLAVE_R_W"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : SPI_SLAVE_R_W
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Jose Luis\Jose UIS\Proyecto de grado\Interfaz_digita\FPGA_V2\Mini_Mute_FPGA_V3\Maquina_checksum.vhd" into library work
Parsing entity <Maquina_checksum>.
Parsing architecture <Behavioral> of entity <maquina_checksum>.
Parsing VHDL file "C:\Jose Luis\Jose UIS\Proyecto de grado\Interfaz_digita\FPGA_V2\Mini_Mute_FPGA_V3\Checksum_R.vhd" into library work
Parsing entity <Checksum_RR>.
Parsing architecture <Behavioral> of entity <checksum_rr>.
Parsing VHDL file "C:\Jose Luis\Jose UIS\Proyecto de grado\Interfaz_digita\FPGA_V2\Mini_Mute_FPGA_V3\Checksum.vhd" into library work
Parsing entity <Checksum>.
Parsing architecture <Behavioral> of entity <checksum>.
Parsing VHDL file "C:\Jose Luis\Jose UIS\Proyecto de grado\Interfaz_digita\FPGA_V2\Mini_Mute_FPGA_V3\Serial_Paralelo.vhd" into library work
Parsing entity <Serial_Paralelo>.
Parsing architecture <Behavioral> of entity <serial_paralelo>.
Parsing VHDL file "C:\Jose Luis\Jose UIS\Proyecto de grado\Interfaz_digita\FPGA_V2\Mini_Mute_FPGA_V3\paralelo_serial.vhd" into library work
Parsing entity <Paralelo_Serial>.
Parsing architecture <n_bits> of entity <paralelo_serial>.
Parsing VHDL file "C:\Jose Luis\Jose UIS\Proyecto de grado\Interfaz_digita\FPGA_V2\Mini_Mute_FPGA_V3\MAC_SPI.vhd" into library work
Parsing entity <Maquina_SPI_SLAVE>.
Parsing architecture <Behavioral> of entity <maquina_spi_slave>.
Parsing VHDL file "C:\Jose Luis\Jose UIS\Proyecto de grado\Interfaz_digita\FPGA_V2\Mini_Mute_FPGA_V3\INTERRUPCION_S.vhd" into library work
Parsing entity <INTERRUPCION_B>.
Parsing architecture <Behavioral> of entity <interrupcion_b>.
Parsing VHDL file "C:\Jose Luis\Jose UIS\Proyecto de grado\Interfaz_digita\FPGA_V2\Mini_Mute_FPGA_V3\INTERRUPCION_B.vhd" into library work
Parsing entity <INTERRUPCION_S>.
Parsing architecture <Behavioral> of entity <interrupcion_s>.
Parsing VHDL file "C:\Jose Luis\Jose UIS\Proyecto de grado\Interfaz_digita\FPGA_V2\Mini_Mute_FPGA_V3\contador_binario_6bits.vhd" into library work
Parsing entity <contador_binario_6bits>.
Parsing architecture <n_bits> of entity <contador_binario_6bits>.
Parsing VHDL file "C:\Jose Luis\Jose UIS\Proyecto de grado\Interfaz_digita\FPGA_V2\Mini_Mute_FPGA_V3\Checksum_sistem.vhd" into library work
Parsing entity <Checksum_sistem>.
Parsing architecture <Behavioral> of entity <checksum_sistem>.
Parsing VHDL file "C:\Jose Luis\Jose UIS\Proyecto de grado\Interfaz_digita\FPGA_V2\Mini_Mute_FPGA_V3\SPI_SLAVE_R_W_.vhd" into library work
Parsing entity <SPI_SLAVE_R_W>.
Parsing architecture <Behavioral> of entity <spi_slave_r_w>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <SPI_SLAVE_R_W> (architecture <Behavioral>) from library <work>.

Elaborating entity <INTERRUPCION_S> (architecture <Behavioral>) from library <work>.

Elaborating entity <INTERRUPCION_B> (architecture <Behavioral>) from library <work>.

Elaborating entity <Maquina_SPI_SLAVE> (architecture <Behavioral>) from library <work>.

Elaborating entity <Paralelo_Serial> (architecture <n_bits>) with generics from library <work>.

Elaborating entity <Serial_Paralelo> (architecture <Behavioral>) from library <work>.

Elaborating entity <contador_binario_6bits> (architecture <n_bits>) with generics from library <work>.

Elaborating entity <Checksum_sistem> (architecture <Behavioral>) from library <work>.

Elaborating entity <Checksum> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Checksum_RR> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Maquina_checksum> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SPI_SLAVE_R_W>.
    Related source file is "C:\Jose Luis\Jose UIS\Proyecto de grado\Interfaz_digita\FPGA_V2\Mini_Mute_FPGA_V3\SPI_SLAVE_R_W_.vhd".
INFO:Xst:3210 - "C:\Jose Luis\Jose UIS\Proyecto de grado\Interfaz_digita\FPGA_V2\Mini_Mute_FPGA_V3\SPI_SLAVE_R_W_.vhd" line 214: Output port <Rst_cont_bits> of the instance <Inst_Maquina_SPI_SLAVE> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <CLK_SPI_3>.
    Found 1-bit register for signal <EN_W_1>.
    Found 1-bit register for signal <CLK_SPI_2>.
    Found 6-bit comparator greater for signal <cont_bits[5]_GND_3_o_LessThan_3_o> created at line 161
    Found 6-bit comparator lessequal for signal <n0007> created at line 163
    Found 3-bit comparator equal for signal <RTA_Checksum_R> created at line 270
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <SPI_SLAVE_R_W> synthesized.

Synthesizing Unit <INTERRUPCION_S>.
    Related source file is "C:\Jose Luis\Jose UIS\Proyecto de grado\Interfaz_digita\FPGA_V2\Mini_Mute_FPGA_V3\INTERRUPCION_B.vhd".
    Found 1-bit register for signal <s1>.
    Found 1-bit register for signal <Ant_INPUTT>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <INTERRUPCION_S> synthesized.

Synthesizing Unit <INTERRUPCION_B>.
    Related source file is "C:\Jose Luis\Jose UIS\Proyecto de grado\Interfaz_digita\FPGA_V2\Mini_Mute_FPGA_V3\INTERRUPCION_S.vhd".
    Found 1-bit register for signal <s1>.
    Found 1-bit register for signal <Ant_INPUTT>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <INTERRUPCION_B> synthesized.

Synthesizing Unit <Maquina_SPI_SLAVE>.
    Related source file is "C:\Jose Luis\Jose UIS\Proyecto de grado\Interfaz_digita\FPGA_V2\Mini_Mute_FPGA_V3\MAC_SPI.vhd".
    Found 2-bit register for signal <Q_bus>.
    Found finite state machine <FSM_0> for signal <Q_bus>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | espera                                         |
    | Power Up State     | espera                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Maquina_SPI_SLAVE> synthesized.

Synthesizing Unit <Paralelo_Serial>.
    Related source file is "C:\Jose Luis\Jose UIS\Proyecto de grado\Interfaz_digita\FPGA_V2\Mini_Mute_FPGA_V3\paralelo_serial.vhd".
        n = 40
    Found 40-bit register for signal <tmp>.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Paralelo_Serial> synthesized.

Synthesizing Unit <Serial_Paralelo>.
    Related source file is "C:\Jose Luis\Jose UIS\Proyecto de grado\Interfaz_digita\FPGA_V2\Mini_Mute_FPGA_V3\Serial_Paralelo.vhd".
    Found 9-bit register for signal <tmp>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <Serial_Paralelo> synthesized.

Synthesizing Unit <contador_binario_6bits>.
    Related source file is "C:\Jose Luis\Jose UIS\Proyecto de grado\Interfaz_digita\FPGA_V2\Mini_Mute_FPGA_V3\contador_binario_6bits.vhd".
        n = 6
    Found 6-bit register for signal <q>.
    Found 6-bit adder for signal <d> created at line 20.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
Unit <contador_binario_6bits> synthesized.

Synthesizing Unit <Checksum_sistem>.
    Related source file is "C:\Jose Luis\Jose UIS\Proyecto de grado\Interfaz_digita\FPGA_V2\Mini_Mute_FPGA_V3\Checksum_sistem.vhd".
    Found 6-bit comparator greater for signal <I_Cks_R> created at line 100
    Found 6-bit comparator lessequal for signal <n0005> created at line 101
    Found 6-bit comparator greater for signal <cont_bits[5]_PWR_13_o_LessThan_3_o> created at line 101
    Summary:
	inferred   3 Comparator(s).
Unit <Checksum_sistem> synthesized.

Synthesizing Unit <Checksum>.
    Related source file is "C:\Jose Luis\Jose UIS\Proyecto de grado\Interfaz_digita\FPGA_V2\Mini_Mute_FPGA_V3\Checksum.vhd".
        n = 6
    Found 6-bit register for signal <q>.
    Found 6-bit adder for signal <q[5]_GND_14_o_add_0_OUT> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
Unit <Checksum> synthesized.

Synthesizing Unit <Checksum_RR>.
    Related source file is "C:\Jose Luis\Jose UIS\Proyecto de grado\Interfaz_digita\FPGA_V2\Mini_Mute_FPGA_V3\Checksum_R.vhd".
        n = 3
    Found 3-bit register for signal <q>.
    Found 3-bit adder for signal <q[2]_GND_15_o_add_0_OUT> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
Unit <Checksum_RR> synthesized.

Synthesizing Unit <Maquina_checksum>.
    Related source file is "C:\Jose Luis\Jose UIS\Proyecto de grado\Interfaz_digita\FPGA_V2\Mini_Mute_FPGA_V3\Maquina_checksum.vhd".
    Found 3-bit register for signal <Q_bus>.
    Found finite state machine <FSM_1> for signal <Q_bus>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | espera                                         |
    | Power Up State     | espera                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Maquina_checksum> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 3-bit adder                                           : 1
 6-bit adder                                           : 2
# Registers                                            : 12
 1-bit register                                        : 7
 3-bit register                                        : 1
 40-bit register                                       : 1
 6-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 6
 3-bit comparator equal                                : 1
 6-bit comparator greater                              : 3
 6-bit comparator lessequal                            : 2
# Multiplexers                                         : 2
 40-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 2
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Checksum>.
The following registers are absorbed into counter <q>: 1 register on signal <q>.
Unit <Checksum> synthesized (advanced).

Synthesizing (advanced) Unit <Checksum_RR>.
The following registers are absorbed into counter <q>: 1 register on signal <q>.
Unit <Checksum_RR> synthesized (advanced).

Synthesizing (advanced) Unit <contador_binario_6bits>.
The following registers are absorbed into counter <q>: 1 register on signal <q>.
Unit <contador_binario_6bits> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 3-bit up counter                                      : 1
 6-bit up counter                                      : 2
# Registers                                            : 56
 Flip-Flops                                            : 56
# Comparators                                          : 6
 3-bit comparator equal                                : 1
 6-bit comparator greater                              : 3
 6-bit comparator lessequal                            : 2
# Multiplexers                                         : 2
 40-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 2
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <Inst_INTERRUPCION_S/Ant_INPUTT> in Unit <SPI_SLAVE_R_W> is equivalent to the following FF/Latch, which will be removed : <Inst_INTERRUPCION_B/Ant_INPUTT> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <Q_bus[1:2]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 espera        | 00
 lectura       | 01
 ant_escritura | 10
 escritura     | 11
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_Checksum_sistem/FSM_1> on signal <Q_bus[1:3]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 espera          | 000
 init_cks_r      | 011
 init_cks_w      | 001
 ant_carga_cks_w | 010
 carga_cks_w     | 110
-----------------------------
INFO:Xst:2261 - The FF/Latch <Inst_INTERRUPCION_S/s1> in Unit <SPI_SLAVE_R_W> is equivalent to the following FF/Latch, which will be removed : <Inst_INTERRUPCION_B/s1> 

Optimizing unit <Serial_Paralelo> ...

Optimizing unit <SPI_SLAVE_R_W> ...

Optimizing unit <Checksum_sistem> ...

Optimizing unit <Paralelo_Serial> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SPI_SLAVE_R_W, actual ratio is 2.
FlipFlop Inst_Checksum_sistem/Inst_Maquina_checksum/Q_bus_FSM_FFd1 has been replicated 1 time(s)
FlipFlop Inst_Maquina_SPI_SLAVE/Q_bus_FSM_FFd1 has been replicated 2 time(s)
FlipFlop Inst_Maquina_SPI_SLAVE/Q_bus_FSM_FFd2 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <SPI_SLAVE_R_W> :
	Found 2-bit shift register for signal <CLK_SPI_3>.
Unit <SPI_SLAVE_R_W> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 77
 Flip-Flops                                            : 77
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SPI_SLAVE_R_W.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 84
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 7
#      LUT3                        : 4
#      LUT4                        : 4
#      LUT5                        : 38
#      LUT6                        : 28
#      VCC                         : 1
# FlipFlops/Latches                : 78
#      FD                          : 5
#      FDE                         : 1
#      FDR                         : 9
#      FDRE                        : 63
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 57
#      IBUF                        : 44
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              78  out of  11440     0%  
 Number of Slice LUTs:                   83  out of   5720     1%  
    Number used as Logic:                82  out of   5720     1%  
    Number used as Memory:                1  out of   1440     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     94
   Number with an unused Flip Flop:      16  out of     94    17%  
   Number with an unused LUT:            11  out of     94    11%  
   Number of fully used LUT-FF pairs:    67  out of     94    71%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          58
 Number of bonded IOBs:                  58  out of    200    29%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 79    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.739ns (Maximum Frequency: 267.428MHz)
   Minimum input arrival time before clock: 3.788ns
   Maximum output required time after clock: 6.758ns
   Maximum combinational path delay: 7.455ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.739ns (frequency: 267.428MHz)
  Total number of paths / destination ports: 678 / 140
-------------------------------------------------------------------------
Delay:               3.739ns (Levels of Logic = 1)
  Source:            Inst_Checksum_sistem/Inst_Maquina_checksum/Q_bus_FSM_FFd1_1 (FF)
  Destination:       Inst_Paralelo_Serial/tmp_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_Checksum_sistem/Inst_Maquina_checksum/Q_bus_FSM_FFd1_1 to Inst_Paralelo_Serial/tmp_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.156  Inst_Checksum_sistem/Inst_Maquina_checksum/Q_bus_FSM_FFd1_1 (Inst_Checksum_sistem/Inst_Maquina_checksum/Q_bus_FSM_FFd1_1)
     LUT5:I0->O           31   0.254   1.502  Inst_Paralelo_Serial/_n0013_inv1 (Inst_Paralelo_Serial/_n0013_inv)
     FDRE:CE                   0.302          Inst_Paralelo_Serial/tmp_1
    ----------------------------------------
    Total                      3.739ns (1.081ns logic, 2.658ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 126 / 126
-------------------------------------------------------------------------
Offset:              3.788ns (Levels of Logic = 3)
  Source:            EN (PAD)
  Destination:       Inst_Maquina_SPI_SLAVE/Q_bus_FSM_FFd1 (FF)
  Destination Clock: clk rising

  Data Path: EN to Inst_Maquina_SPI_SLAVE/Q_bus_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   1.196  EN_IBUF (EN_IBUF)
     LUT5:I0->O            1   0.254   0.682  Inst_Maquina_SPI_SLAVE/Q_bus_FSM_FFd1-In3_SW0 (N16)
     LUT6:I5->O            3   0.254   0.000  Inst_Maquina_SPI_SLAVE/Q_bus_FSM_FFd1-In3 (Inst_Maquina_SPI_SLAVE/Q_bus_FSM_FFd1-In)
     FDR:D                     0.074          Inst_Maquina_SPI_SLAVE/Q_bus_FSM_FFd1
    ----------------------------------------
    Total                      3.788ns (1.910ns logic, 1.878ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 28 / 13
-------------------------------------------------------------------------
Offset:              6.758ns (Levels of Logic = 3)
  Source:            Inst_contador_binario_6bits/q_5 (FF)
  Destination:       bussy<0> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_contador_binario_6bits/q_5 to bussy<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.525   1.406  Inst_contador_binario_6bits/q_5 (Inst_contador_binario_6bits/q_5)
     LUT6:I1->O            1   0.254   0.682  EN_W1 (EN_W)
     LUT2:I1->O            2   0.254   0.725  EN_W2 (bussy_0_OBUF)
     OBUF:I->O                 2.912          bussy_0_OBUF (bussy<0>)
    ----------------------------------------
    Total                      6.758ns (3.945ns logic, 2.813ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               7.455ns (Levels of Logic = 4)
  Source:            EN (PAD)
  Destination:       bussy<1> (PAD)

  Data Path: EN to bussy<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.874  EN_IBUF (EN_IBUF)
     LUT2:I0->O            2   0.250   1.156  Inst_Maquina_SPI_SLAVE/Q_bus_FSM_FFd2-In3_SW0 (N01)
     LUT6:I1->O            1   0.254   0.681  Inst_Maquina_SPI_SLAVE/Q_bus_FSM_FFd2-In3 (bussy_1_OBUF)
     OBUF:I->O                 2.912          bussy_1_OBUF (bussy<1>)
    ----------------------------------------
    Total                      7.455ns (4.744ns logic, 2.711ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.739|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.15 secs
 
--> 

Total memory usage is 258304 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    3 (   0 filtered)

