# generated on Thu Oct 10 00:27:02 2013
# Top Cell: hight

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.135  |  0.135  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   314   |   314   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 99.990%
Routing Overflow: 0.02% H and 1.07% V
------------------------------------------------------------
