INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/8_16bit/8_16bit.srcs/sources_1/new/8_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/8_16bit/8_16bit.srcs/sim_1/new/in_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/8_16bit/8_16bit.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
