
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN">
<html>
<head>
  <title>Rassul Bairamkulov</title>
  <link rel="stylesheet" href="css/style.css">
  <!-- based on https://cdn.simplecss.org/simple.css -->
</head>

<nav>
  <a href="index.html">Home        </a>
  <a href="pub.html"  >Publications</a>
  <a href="Rassul_Bairamkulov_CV_2023.pdf"  > CV    </a>
</nav>

<!-- Main content -->
<h1>Rassul Bairamkulov</h1>
<h3>Advancing EDA tools for next-generation computing systems</h3>

<h3 id="up">Skip to</h3>
<p>
<a href="#conference">Conference papers</a><br>
<a href="#presentation">Talks</a><br>
<a href="#dissertation">Dissertation</a>
</p>
<h2 id="book">Authored Book</h2>
<p>
<strong>R. Bairamkulov</strong> and <a href="http://www2.ece.rochester.edu/~friedman/">E. G. Friedman</a>, "Graphs in VLSI," <i>Springer, Cham, Switzerland</i>, 2023. ISBN # 978-3-031-11047-4.
<details>
<summary>
<u>Bibtex</u> <a href="https://link.springer.com/book/10.1007/978-3-031-11047-4">Publisher</a>
</summary>
<span>@book{bairamkulov_graphs_in_vlsi_book,<br>&emsp;author = "R. Bairamkulov and E. G. Friedman",<br>&emsp;publisher = "Springer, Cham, Switzerland",<br>&emsp;title = "Graphs in VLSI",<br>&emsp;year = "2023",<br>&emsp;isbn = "978-3-031-11047-4",<br>}
</span>
</details>
</p><h2 id="journal">Journal articles</h2>
<p>
<strong>R. Bairamkulov</strong>, T. Jabbari and <a href="http://www2.ece.rochester.edu/~friedman/">E. G. Friedman</a>, "QuCTS - single flux Quantum Clock Tree Synthesis," <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, 2022.
<details>
<summary>
<u>Bibtex</u> <a href="https://doi.org/10.1109/TCAD.2021.3123141">Publisher</a> <a href="papers/QuCTS.pdf">PDF</a>
</summary>
<span>@article{bairamkulov_tcad_qucts,<br>&emsp;author = "R. Bairamkulov and T. Jabbari and E. G. Friedman",<br>&emsp;journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",<br>&emsp;title = "QuCTS - single flux Quantum Clock Tree Synthesis",<br>&emsp;year = "2022",<br>&emsp;doi = "10.1109/TCAD.2021.3123141",<br>}
</span>
</details>
</p>
<p>
<strong>R. Bairamkulov</strong>, A. Roy, M. Nagarajan, V. Srinivas, and <a href="http://www2.ece.rochester.edu/~friedman/">E. G. Friedman</a>, "SPROUT - Smart Power ROUting Tool for Board-Level Exploration and Prototyping," <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, 2022.
<details>
<summary>
<u>Bibtex</u> <a href="https://doi.org/10.1109/TCAD.2021.3101411">Publisher</a> <a href="papers/SPROUT_TCAD.pdf">PDF</a>
</summary>
<span>@article{bairamkulov_tcad_sprout,<br>&emsp;author = "R. Bairamkulov and A. Roy and M. Nagarajan and V. Srinivas and E. G. Friedman",<br>&emsp;journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",<br>&emsp;title = "SPROUT - Smart Power ROUting Tool for Board-Level Exploration and Prototyping",<br>&emsp;year = "2022",<br>&emsp;doi = "10.1109/TCAD.2021.3101411",<br>}
</span>
</details>
</p>
<p>
<strong>R. Bairamkulov</strong>, K. Xu, M. Popovich, J. S. Ochoa, V. Srinivas, and <a href="http://www2.ece.rochester.edu/~friedman/">E. G. Friedman</a>, "Power Delivery Exploration Methodology Based on Constrained Optimization," <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, 2020.
<details>
<summary>
<u>Bibtex</u> <a href="https://doi.org/10.1109/TCAD.2019.2925397">Publisher</a> <a href="papers/TCAD_Exploration.pdf">PDF</a>
</summary>
<span>@article{bairamkulov_tcad_exploration,<br>&emsp;author = "R. Bairamkulov and K. Xu and M. Popovich and J. S. Ochoa and V. Srinivas and E. G. Friedman",<br>&emsp;journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",<br>&emsp;title = "Power Delivery Exploration Methodology Based on Constrained Optimization",<br>&emsp;year = "2020",<br>&emsp;doi = "10.1109/TCAD.2019.2925397",<br>}
</span>
</details>
</p>
<p>
<strong>R. Bairamkulov</strong> and <a href="http://www2.ece.rochester.edu/~friedman/">E. G. Friedman</a>, "Effective Resistance of Finite Two-Dimensional Grids Based on Infinity Mirror Technique," <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i>, 2020.
<details>
<summary>
<u>Bibtex</u> <a href="https://doi.org/10.1109/TCSI.2020.2985652">Publisher</a> <a href="papers/TCASI_Inf_Mirror.pdf">PDF</a>
</summary>
<span>@article{bairamkulov_mirror,<br>&emsp;author = "R. Bairamkulov and E. G. Friedman",<br>&emsp;journal = "IEEE Transactions on Circuits and Systems I: Regular Papers",<br>&emsp;title = "Effective Resistance of Finite Two-Dimensional Grids Based on Infinity Mirror Technique",<br>&emsp;year = "2020",<br>&emsp;doi = "10.1109/TCSI.2020.2985652",<br>}
</span>
</details>
</p>
<p>
<strong>R. Bairamkulov</strong> and <a href="http://www2.ece.rochester.edu/~friedman/">E. G. Friedman</a>, "Effective Resistance of Two-Dimensional Truncated Infinite Mesh Structures," <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i>, 2019.
<details>
<summary>
<u>Bibtex</u> <a href="https://doi.org/10.1109/TCSI.2019.2933749">Publisher</a> <a href="papers/TCASI_Trunc.pdf">PDF</a>
</summary>
<span>@article{bairamkulov_truncated,<br>&emsp;author = "R. Bairamkulov and E. G. Friedman",<br>&emsp;journal = "IEEE Transactions on Circuits and Systems I: Regular Papers",<br>&emsp;title = "Effective Resistance of Two-Dimensional Truncated Infinite Mesh Structures",<br>&emsp;year = "2019",<br>&emsp;doi = "10.1109/TCSI.2019.2933749",<br>}
</span>
</details>
</p><h2 id="conference">Conference papers </h2><a href=#up>Return to top</a>
<p>
<strong>R. Bairamkulov</strong> and <a href="https://si2.epfl.ch/~demichel/">G. De Micheli</a>, "Compound Logic Gates for Pipeline Depth Minimization in Single Flux Quantum Integrated Systems," <i>Proceedings of the ACM Great Lakes Symposium on VLSI</i>, 2023.
<details>
<summary>
<u>Bibtex</u> <a href="https://doi.org/10.1145/3583781.3590287">Publisher</a> <a href="papers/RSFQ_GLSVLSI23.pdf">PDF</a>
</summary>
<span>@inproceedings{bairamkulov_glsvlsi23,<br>&emsp;author = "R. Bairamkulov and G. De Micheli",<br>&emsp;booktitle = "Proceedings of the ACM Great Lakes Symposium on VLSI",<br>&emsp;title = "Compound Logic Gates for Pipeline Depth Minimization in Single Flux Quantum Integrated Systems",<br>&emsp;year = "2023",<br>&emsp;doi = "10.1145/3583781.3590287",<br>}
</span>
</details>
</p>
<p>
<strong>R. Bairamkulov</strong>, A. Roy, M. Nagarajan, V. Srinivas, and <a href="http://www2.ece.rochester.edu/~friedman/">E. G. Friedman</a>, "SPROUT - Smart Power ROUting Tool for Board-Level Exploration and Prototyping," <i>Proceedings of the ACM/IEEE Design Automation Conference</i>, 2021.
<details>
<summary>
<u>Bibtex</u> <a href="https://doi.org/10.1109/DAC18074.2021.9586128">Publisher</a> <a href="papers/SPROUT_DAC.pdf">PDF</a>
</summary>
<span>@inproceedings{bairamkulov_dac_sprout,<br>&emsp;author = "R. Bairamkulov and A. Roy and M. Nagarajan and V. Srinivas and E. G. Friedman",<br>&emsp;booktitle = "Proceedings of the ACM/IEEE Design Automation Conference",<br>&emsp;title = "SPROUT - Smart Power ROUting Tool for Board-Level Exploration and Prototyping",<br>&emsp;year = "2021",<br>&emsp;doi = "10.1109/DAC18074.2021.9586128",<br>}
</span>
</details>
</p>
<p>
<strong>R. Bairamkulov</strong>, A. Roy, M. Nagarajan, V. Srinivas, and <a href="http://www2.ece.rochester.edu/~friedman/">E. G. Friedman</a>, "Graph-Based Power Network Routing for Board-Level High Performance Systems," <i>Proceedings of the IEEE International Symposium on Circuits and Systems</i>, 2020.
<details>
<summary>
<u>Bibtex</u> <a href="https://doi.org/10.1109/ISCAS45731.2020.9181140">Publisher</a> <a href="papers/ISCAS_Routing.pdf">PDF</a>
</summary>
<span>@inproceedings{bairamkulov_routing,<br>&emsp;author = "R. Bairamkulov and A. Roy and M. Nagarajan and V. Srinivas and E. G. Friedman",<br>&emsp;booktitle = "Proceedings of the IEEE International Symposium on Circuits and Systems",<br>&emsp;title = "Graph-Based Power Network Routing for Board-Level High Performance Systems",<br>&emsp;year = "2020",<br>&emsp;doi = "10.1109/ISCAS45731.2020.9181140",<br>}
</span>
</details>
</p>
<p>
<strong>R. Bairamkulov</strong>, K. Xu, M. Popovich, J. S. Ochoa, V. Srinivas, and <a href="http://www2.ece.rochester.edu/~friedman/">E. G. Friedman</a>, "Versatile Framework for Power Delivery Exploration," <i>Proceedings of the IEEE International Symposium on Circuits and Systems</i>, 2018.
<details>
<summary>
<u>Bibtex</u> <a href="https://doi.org/10.1109/ISCAS.2018.8351478">Publisher</a> <a href="papers/ISCAS_Exploration.pdf">PDF</a>
</summary>
<span>@inproceedings{bairamkulov_versatile,<br>&emsp;author = "R. Bairamkulov and K. Xu and M. Popovich and J. S. Ochoa and V. Srinivas and E. G. Friedman",<br>&emsp;booktitle = "Proceedings of the IEEE International Symposium on Circuits and Systems",<br>&emsp;title = "Versatile Framework for Power Delivery Exploration",<br>&emsp;year = "2018",<br>&emsp;doi = "10.1109/ISCAS.2018.8351478",<br>}
</span>
</details>
</p>
<p>
<strong>R. Bairamkulov</strong>, A. Ruderman and Y. L. Familiant, "Time Domain Optimization of Voltage and Current THD for a Three-Phase Cascaded H-Bridge Inverter," <i>Proceedings of the IEEE International Power Electronics and Motion Control Conference</i>, 2016.
<details>
<summary>
<u>Bibtex</u> <a href="https://doi.org/10.1109/EPEPEMC.2016.7752002">Publisher</a> <a href="papers/PEMC_THD.pdf">PDF</a>
</summary>
<span>@inproceedings{bairamkulov_pemc,<br>&emsp;author = "R. Bairamkulov and A. Ruderman and Y. L. Familiant",<br>&emsp;booktitle = "Proceedings of the IEEE International Power Electronics and Motion Control Conference",<br>&emsp;title = "Time Domain Optimization of Voltage and Current THD for a Three-Phase Cascaded H-Bridge Inverter",<br>&emsp;year = "2016",<br>&emsp;doi = "10.1109/EPEPEMC.2016.7752002",<br>}
</span>
</details>
</p>
<h2 id="presentation">Talks</h2><a href=#up>Return to top</a>
<p>
<strong>R. Bairamkulov</strong>, "Graph Algorithms for VLSI Power and Clock Networks," University of Rochester, Rochester, New York, April 27, 2022.<br>
<a href="talks/Defense.pdf">PDF</a> <a href="talks/maps.pptx">Maps</a> <a href="talks/Defense_Supplemental.zip">Supplemental Material</a>
</p>

<h2 id="dissertation">Dissertation</h2><a href=#up>Return to top</a>
<p>
<strong>R. Bairamkulov</strong>, "Graph Algorithms for VLSI Power and Clock Networks," University of Rochester, Rochester, New York, April 2022.
<details>
<summary>
<u>Bibtex</u>
</summary>
<span>@phdthesis{bairamkulov_2022_thesis,<br>&emsp;author = "R. Bairamkulov",<br>&emsp;title = "Graph Algorithms for VLSI Power and Clock Networks",<br>&emsp;school = "University of Rochester",<br>&emsp;year = "2022",<br>}
</span>
</details>
</p>

</p>
</body>
</html>
