{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 00:55:35 2017 " "Info: Processing started: Tue May 09 00:55:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register unidadeControle:unidadeControle\|state.LW_step5 register Banco_reg:BancoReg\|Reg1\[4\] 31.18 MHz 32.071 ns Internal " "Info: Clock \"clock\" has Internal fmax of 31.18 MHz between source register \"unidadeControle:unidadeControle\|state.LW_step5\" and destination register \"Banco_reg:BancoReg\|Reg1\[4\]\" (period= 32.071 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "31.837 ns + Longest register register " "Info: + Longest register to register delay is 31.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unidadeControle:unidadeControle\|state.LW_step5 1 REG LCFF_X42_Y30_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y30_N9; Fanout = 3; REG Node = 'unidadeControle:unidadeControle\|state.LW_step5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { unidadeControle:unidadeControle|state.LW_step5 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.398 ns) 1.209 ns unidadeControle:unidadeControle\|WideOr100~3 2 COMB LCCOMB_X42_Y32_N14 2 " "Info: 2: + IC(0.811 ns) + CELL(0.398 ns) = 1.209 ns; Loc. = LCCOMB_X42_Y32_N14; Fanout = 2; COMB Node = 'unidadeControle:unidadeControle\|WideOr100~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { unidadeControle:unidadeControle|state.LW_step5 unidadeControle:unidadeControle|WideOr100~3 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 293 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 1.748 ns unidadeControle:unidadeControle\|WideOr83~3 3 COMB LCCOMB_X42_Y32_N24 2 " "Info: 3: + IC(0.264 ns) + CELL(0.275 ns) = 1.748 ns; Loc. = LCCOMB_X42_Y32_N24; Fanout = 2; COMB Node = 'unidadeControle:unidadeControle\|WideOr83~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { unidadeControle:unidadeControle|WideOr100~3 unidadeControle:unidadeControle|WideOr83~3 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 293 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.438 ns) 2.463 ns unidadeControle:unidadeControle\|WideOr83 4 COMB LCCOMB_X42_Y32_N0 35 " "Info: 4: + IC(0.277 ns) + CELL(0.438 ns) = 2.463 ns; Loc. = LCCOMB_X42_Y32_N0; Fanout = 35; COMB Node = 'unidadeControle:unidadeControle\|WideOr83'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { unidadeControle:unidadeControle|WideOr83~3 unidadeControle:unidadeControle|WideOr83 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 293 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.150 ns) 3.365 ns MuxB:MuxB\|Mux31~0 5 COMB LCCOMB_X42_Y33_N28 5 " "Info: 5: + IC(0.752 ns) + CELL(0.150 ns) = 3.365 ns; Loc. = LCCOMB_X42_Y33_N28; Fanout = 5; COMB Node = 'MuxB:MuxB\|Mux31~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { unidadeControle:unidadeControle|WideOr83 MuxB:MuxB|Mux31~0 } "NODE_NAME" } } { "Nossos Componentes/MuxB.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxB.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.413 ns) 4.250 ns Ula32:Ula\|carry_temp\[0\]~7 6 COMB LCCOMB_X42_Y33_N26 2 " "Info: 6: + IC(0.472 ns) + CELL(0.413 ns) = 4.250 ns; Loc. = LCCOMB_X42_Y33_N26; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[0\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~7 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.150 ns) 4.674 ns Ula32:Ula\|carry_temp\[1\]~8 7 COMB LCCOMB_X42_Y33_N22 3 " "Info: 7: + IC(0.274 ns) + CELL(0.150 ns) = 4.674 ns; Loc. = LCCOMB_X42_Y33_N22; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[1\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Ula32:Ula|carry_temp[0]~7 Ula32:Ula|carry_temp[1]~8 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 5.086 ns Ula32:Ula\|carry_temp\[3\]~9 8 COMB LCCOMB_X42_Y33_N0 1 " "Info: 8: + IC(0.262 ns) + CELL(0.150 ns) = 5.086 ns; Loc. = LCCOMB_X42_Y33_N0; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Ula32:Ula|carry_temp[1]~8 Ula32:Ula|carry_temp[3]~9 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 5.487 ns Ula32:Ula\|carry_temp\[3\]~10 9 COMB LCCOMB_X42_Y33_N10 3 " "Info: 9: + IC(0.251 ns) + CELL(0.150 ns) = 5.487 ns; Loc. = LCCOMB_X42_Y33_N10; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Ula|carry_temp[3]~9 Ula32:Ula|carry_temp[3]~10 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 5.887 ns Ula32:Ula\|carry_temp\[5\]~11 10 COMB LCCOMB_X42_Y33_N12 1 " "Info: 10: + IC(0.250 ns) + CELL(0.150 ns) = 5.887 ns; Loc. = LCCOMB_X42_Y33_N12; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Ula32:Ula|carry_temp[3]~10 Ula32:Ula|carry_temp[5]~11 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 6.280 ns Ula32:Ula\|carry_temp\[5\]~47 11 COMB LCCOMB_X42_Y33_N6 3 " "Info: 11: + IC(0.243 ns) + CELL(0.150 ns) = 6.280 ns; Loc. = LCCOMB_X42_Y33_N6; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Ula32:Ula|carry_temp[5]~11 Ula32:Ula|carry_temp[5]~47 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.150 ns) 7.619 ns Ula32:Ula\|carry_temp\[7\]~12 12 COMB LCCOMB_X51_Y33_N18 1 " "Info: 12: + IC(1.189 ns) + CELL(0.150 ns) = 7.619 ns; Loc. = LCCOMB_X51_Y33_N18; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.339 ns" { Ula32:Ula|carry_temp[5]~47 Ula32:Ula|carry_temp[7]~12 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.150 ns) 8.804 ns Ula32:Ula\|carry_temp\[7\]~48 13 COMB LCCOMB_X47_Y29_N0 3 " "Info: 13: + IC(1.035 ns) + CELL(0.150 ns) = 8.804 ns; Loc. = LCCOMB_X47_Y29_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { Ula32:Ula|carry_temp[7]~12 Ula32:Ula|carry_temp[7]~48 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.150 ns) 9.224 ns Ula32:Ula\|carry_temp\[9\]~13 14 COMB LCCOMB_X47_Y29_N24 1 " "Info: 14: + IC(0.270 ns) + CELL(0.150 ns) = 9.224 ns; Loc. = LCCOMB_X47_Y29_N24; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.420 ns" { Ula32:Ula|carry_temp[7]~48 Ula32:Ula|carry_temp[9]~13 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.275 ns) 9.767 ns Ula32:Ula\|carry_temp\[9\]~49 15 COMB LCCOMB_X47_Y29_N10 3 " "Info: 15: + IC(0.268 ns) + CELL(0.275 ns) = 9.767 ns; Loc. = LCCOMB_X47_Y29_N10; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { Ula32:Ula|carry_temp[9]~13 Ula32:Ula|carry_temp[9]~49 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.150 ns) 10.917 ns Ula32:Ula\|carry_temp\[10\]~15 16 COMB LCCOMB_X50_Y31_N6 2 " "Info: 16: + IC(1.000 ns) + CELL(0.150 ns) = 10.917 ns; Loc. = LCCOMB_X50_Y31_N6; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[10\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { Ula32:Ula|carry_temp[9]~49 Ula32:Ula|carry_temp[10]~15 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.275 ns) 11.890 ns Ula32:Ula\|carry_temp\[11\]~16 17 COMB LCCOMB_X47_Y31_N10 3 " "Info: 17: + IC(0.698 ns) + CELL(0.275 ns) = 11.890 ns; Loc. = LCCOMB_X47_Y31_N10; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { Ula32:Ula|carry_temp[10]~15 Ula32:Ula|carry_temp[11]~16 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.150 ns) 13.274 ns Ula32:Ula\|carry_temp\[12\]~18 18 COMB LCCOMB_X52_Y35_N6 2 " "Info: 18: + IC(1.234 ns) + CELL(0.150 ns) = 13.274 ns; Loc. = LCCOMB_X52_Y35_N6; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[12\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { Ula32:Ula|carry_temp[11]~16 Ula32:Ula|carry_temp[12]~18 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.275 ns) 14.254 ns Ula32:Ula\|carry_temp\[13\]~19 19 COMB LCCOMB_X56_Y35_N8 3 " "Info: 19: + IC(0.705 ns) + CELL(0.275 ns) = 14.254 ns; Loc. = LCCOMB_X56_Y35_N8; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { Ula32:Ula|carry_temp[12]~18 Ula32:Ula|carry_temp[13]~19 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.271 ns) 14.794 ns Ula32:Ula\|carry_temp\[14\]~21 20 COMB LCCOMB_X56_Y35_N12 2 " "Info: 20: + IC(0.269 ns) + CELL(0.271 ns) = 14.794 ns; Loc. = LCCOMB_X56_Y35_N12; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[14\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { Ula32:Ula|carry_temp[13]~19 Ula32:Ula|carry_temp[14]~21 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.438 ns) 15.506 ns Ula32:Ula\|carry_temp\[15\]~22 21 COMB LCCOMB_X56_Y35_N30 3 " "Info: 21: + IC(0.274 ns) + CELL(0.438 ns) = 15.506 ns; Loc. = LCCOMB_X56_Y35_N30; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[15\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { Ula32:Ula|carry_temp[14]~21 Ula32:Ula|carry_temp[15]~22 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 15.921 ns Ula32:Ula\|carry_temp\[16\]~23 22 COMB LCCOMB_X56_Y35_N24 2 " "Info: 22: + IC(0.265 ns) + CELL(0.150 ns) = 15.921 ns; Loc. = LCCOMB_X56_Y35_N24; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[16\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { Ula32:Ula|carry_temp[15]~22 Ula32:Ula|carry_temp[16]~23 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 16.462 ns Ula32:Ula\|carry_temp\[17\]~25 23 COMB LCCOMB_X56_Y35_N28 3 " "Info: 23: + IC(0.266 ns) + CELL(0.275 ns) = 16.462 ns; Loc. = LCCOMB_X56_Y35_N28; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[17\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { Ula32:Ula|carry_temp[16]~23 Ula32:Ula|carry_temp[17]~25 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 16.877 ns Ula32:Ula\|carry_temp\[18\]~26 24 COMB LCCOMB_X56_Y35_N14 2 " "Info: 24: + IC(0.265 ns) + CELL(0.150 ns) = 16.877 ns; Loc. = LCCOMB_X56_Y35_N14; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[18\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { Ula32:Ula|carry_temp[17]~25 Ula32:Ula|carry_temp[18]~26 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 17.418 ns Ula32:Ula\|carry_temp\[19\]~28 25 COMB LCCOMB_X56_Y35_N10 3 " "Info: 25: + IC(0.266 ns) + CELL(0.275 ns) = 17.418 ns; Loc. = LCCOMB_X56_Y35_N10; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[19\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { Ula32:Ula|carry_temp[18]~26 Ula32:Ula|carry_temp[19]~28 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 17.827 ns Ula32:Ula\|carry_temp\[20\]~29 26 COMB LCCOMB_X56_Y35_N20 2 " "Info: 26: + IC(0.259 ns) + CELL(0.150 ns) = 17.827 ns; Loc. = LCCOMB_X56_Y35_N20; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[20\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:Ula|carry_temp[19]~28 Ula32:Ula|carry_temp[20]~29 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 18.367 ns Ula32:Ula\|carry_temp\[21\]~31 27 COMB LCCOMB_X56_Y35_N16 3 " "Info: 27: + IC(0.265 ns) + CELL(0.275 ns) = 18.367 ns; Loc. = LCCOMB_X56_Y35_N16; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[21\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { Ula32:Ula|carry_temp[20]~29 Ula32:Ula|carry_temp[21]~31 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.275 ns) 18.915 ns Ula32:Ula\|carry_temp\[22\]~33 28 COMB LCCOMB_X56_Y35_N4 2 " "Info: 28: + IC(0.273 ns) + CELL(0.275 ns) = 18.915 ns; Loc. = LCCOMB_X56_Y35_N4; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[22\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.548 ns" { Ula32:Ula|carry_temp[21]~31 Ula32:Ula|carry_temp[22]~33 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 19.455 ns Ula32:Ula\|carry_temp\[23\]~34 29 COMB LCCOMB_X56_Y35_N6 3 " "Info: 29: + IC(0.265 ns) + CELL(0.275 ns) = 19.455 ns; Loc. = LCCOMB_X56_Y35_N6; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[23\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { Ula32:Ula|carry_temp[22]~33 Ula32:Ula|carry_temp[23]~34 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.150 ns) 20.642 ns Ula32:Ula\|carry_temp\[24\]~35 30 COMB LCCOMB_X54_Y32_N8 2 " "Info: 30: + IC(1.037 ns) + CELL(0.150 ns) = 20.642 ns; Loc. = LCCOMB_X54_Y32_N8; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[24\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { Ula32:Ula|carry_temp[23]~34 Ula32:Ula|carry_temp[24]~35 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 21.171 ns Ula32:Ula\|carry_temp\[25\]~37 31 COMB LCCOMB_X54_Y32_N12 3 " "Info: 31: + IC(0.254 ns) + CELL(0.275 ns) = 21.171 ns; Loc. = LCCOMB_X54_Y32_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[25\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { Ula32:Ula|carry_temp[24]~35 Ula32:Ula|carry_temp[25]~37 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 21.583 ns Ula32:Ula\|carry_temp\[26\]~39 32 COMB LCCOMB_X54_Y32_N24 2 " "Info: 32: + IC(0.262 ns) + CELL(0.150 ns) = 21.583 ns; Loc. = LCCOMB_X54_Y32_N24; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[26\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Ula32:Ula|carry_temp[25]~37 Ula32:Ula|carry_temp[26]~39 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 22.118 ns Ula32:Ula\|carry_temp\[27\]~40 33 COMB LCCOMB_X54_Y32_N10 3 " "Info: 33: + IC(0.260 ns) + CELL(0.275 ns) = 22.118 ns; Loc. = LCCOMB_X54_Y32_N10; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[27\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { Ula32:Ula|carry_temp[26]~39 Ula32:Ula|carry_temp[27]~40 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 22.531 ns Ula32:Ula\|carry_temp\[28\]~41 34 COMB LCCOMB_X54_Y32_N20 2 " "Info: 34: + IC(0.263 ns) + CELL(0.150 ns) = 22.531 ns; Loc. = LCCOMB_X54_Y32_N20; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[28\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { Ula32:Ula|carry_temp[27]~40 Ula32:Ula|carry_temp[28]~41 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 23.067 ns Ula32:Ula\|carry_temp\[29\]~43 35 COMB LCCOMB_X54_Y32_N0 3 " "Info: 35: + IC(0.261 ns) + CELL(0.275 ns) = 23.067 ns; Loc. = LCCOMB_X54_Y32_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[29\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { Ula32:Ula|carry_temp[28]~41 Ula32:Ula|carry_temp[29]~43 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 23.472 ns Ula32:Ula\|carry_temp\[30\]~46 36 COMB LCCOMB_X54_Y32_N28 5 " "Info: 36: + IC(0.255 ns) + CELL(0.150 ns) = 23.472 ns; Loc. = LCCOMB_X54_Y32_N28; Fanout = 5; COMB Node = 'Ula32:Ula\|carry_temp\[30\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { Ula32:Ula|carry_temp[29]~43 Ula32:Ula|carry_temp[30]~46 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.419 ns) 24.156 ns Ula32:Ula\|Menor 37 COMB LCCOMB_X54_Y32_N26 37 " "Info: 37: + IC(0.265 ns) + CELL(0.419 ns) = 24.156 ns; Loc. = LCCOMB_X54_Y32_N26; Fanout = 37; COMB Node = 'Ula32:Ula\|Menor'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { Ula32:Ula|carry_temp[30]~46 Ula32:Ula|Menor } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.275 ns) 24.928 ns MuxDataWrite:MuxDataWrite\|Mux29~0 38 COMB LCCOMB_X53_Y32_N24 34 " "Info: 38: + IC(0.497 ns) + CELL(0.275 ns) = 24.928 ns; Loc. = LCCOMB_X53_Y32_N24; Fanout = 34; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux29~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.772 ns" { Ula32:Ula|Menor MuxDataWrite:MuxDataWrite|Mux29~0 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.271 ns) 25.510 ns MuxDataWrite:MuxDataWrite\|Mux29~2 39 COMB LCCOMB_X53_Y32_N14 16 " "Info: 39: + IC(0.311 ns) + CELL(0.271 ns) = 25.510 ns; Loc. = LCCOMB_X53_Y32_N14; Fanout = 16; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux29~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { MuxDataWrite:MuxDataWrite|Mux29~0 MuxDataWrite:MuxDataWrite|Mux29~2 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.420 ns) 26.221 ns MuxDataWrite:MuxDataWrite\|Mux27~1 40 COMB LCCOMB_X53_Y32_N2 1 " "Info: 40: + IC(0.291 ns) + CELL(0.420 ns) = 26.221 ns; Loc. = LCCOMB_X53_Y32_N2; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux27~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { MuxDataWrite:MuxDataWrite|Mux29~2 MuxDataWrite:MuxDataWrite|Mux27~1 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.150 ns) 27.850 ns MuxDataWrite:MuxDataWrite\|Mux27~2 41 COMB LCCOMB_X43_Y33_N22 1 " "Info: 41: + IC(1.479 ns) + CELL(0.150 ns) = 27.850 ns; Loc. = LCCOMB_X43_Y33_N22; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux27~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { MuxDataWrite:MuxDataWrite|Mux27~1 MuxDataWrite:MuxDataWrite|Mux27~2 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.150 ns) 28.938 ns MuxDataWrite:MuxDataWrite\|Mux27~3 42 COMB LCCOMB_X50_Y33_N8 33 " "Info: 42: + IC(0.938 ns) + CELL(0.150 ns) = 28.938 ns; Loc. = LCCOMB_X50_Y33_N8; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux27~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { MuxDataWrite:MuxDataWrite|Mux27~2 MuxDataWrite:MuxDataWrite|Mux27~3 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.533 ns) + CELL(0.366 ns) 31.837 ns Banco_reg:BancoReg\|Reg1\[4\] 43 REG LCFF_X50_Y27_N21 2 " "Info: 43: + IC(2.533 ns) + CELL(0.366 ns) = 31.837 ns; Loc. = LCFF_X50_Y27_N21; Fanout = 2; REG Node = 'Banco_reg:BancoReg\|Reg1\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { MuxDataWrite:MuxDataWrite|Mux27~3 Banco_reg:BancoReg|Reg1[4] } "NODE_NAME" } } { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.009 ns ( 31.44 % ) " "Info: Total cell delay = 10.009 ns ( 31.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.828 ns ( 68.56 % ) " "Info: Total interconnect delay = 21.828 ns ( 68.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "31.837 ns" { unidadeControle:unidadeControle|state.LW_step5 unidadeControle:unidadeControle|WideOr100~3 unidadeControle:unidadeControle|WideOr83~3 unidadeControle:unidadeControle|WideOr83 MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~7 Ula32:Ula|carry_temp[1]~8 Ula32:Ula|carry_temp[3]~9 Ula32:Ula|carry_temp[3]~10 Ula32:Ula|carry_temp[5]~11 Ula32:Ula|carry_temp[5]~47 Ula32:Ula|carry_temp[7]~12 Ula32:Ula|carry_temp[7]~48 Ula32:Ula|carry_temp[9]~13 Ula32:Ula|carry_temp[9]~49 Ula32:Ula|carry_temp[10]~15 Ula32:Ula|carry_temp[11]~16 Ula32:Ula|carry_temp[12]~18 Ula32:Ula|carry_temp[13]~19 Ula32:Ula|carry_temp[14]~21 Ula32:Ula|carry_temp[15]~22 Ula32:Ula|carry_temp[16]~23 Ula32:Ula|carry_temp[17]~25 Ula32:Ula|carry_temp[18]~26 Ula32:Ula|carry_temp[19]~28 Ula32:Ula|carry_temp[20]~29 Ula32:Ula|carry_temp[21]~31 Ula32:Ula|carry_temp[22]~33 Ula32:Ula|carry_temp[23]~34 Ula32:Ula|carry_temp[24]~35 Ula32:Ula|carry_temp[25]~37 Ula32:Ula|carry_temp[26]~39 Ula32:Ula|carry_temp[27]~40 Ula32:Ula|carry_temp[28]~41 Ula32:Ula|carry_temp[29]~43 Ula32:Ula|carry_temp[30]~46 Ula32:Ula|Menor MuxDataWrite:MuxDataWrite|Mux29~0 MuxDataWrite:MuxDataWrite|Mux29~2 MuxDataWrite:MuxDataWrite|Mux27~1 MuxDataWrite:MuxDataWrite|Mux27~2 MuxDataWrite:MuxDataWrite|Mux27~3 Banco_reg:BancoReg|Reg1[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "31.837 ns" { unidadeControle:unidadeControle|state.LW_step5 {} unidadeControle:unidadeControle|WideOr100~3 {} unidadeControle:unidadeControle|WideOr83~3 {} unidadeControle:unidadeControle|WideOr83 {} MuxB:MuxB|Mux31~0 {} Ula32:Ula|carry_temp[0]~7 {} Ula32:Ula|carry_temp[1]~8 {} Ula32:Ula|carry_temp[3]~9 {} Ula32:Ula|carry_temp[3]~10 {} Ula32:Ula|carry_temp[5]~11 {} Ula32:Ula|carry_temp[5]~47 {} Ula32:Ula|carry_temp[7]~12 {} Ula32:Ula|carry_temp[7]~48 {} Ula32:Ula|carry_temp[9]~13 {} Ula32:Ula|carry_temp[9]~49 {} Ula32:Ula|carry_temp[10]~15 {} Ula32:Ula|carry_temp[11]~16 {} Ula32:Ula|carry_temp[12]~18 {} Ula32:Ula|carry_temp[13]~19 {} Ula32:Ula|carry_temp[14]~21 {} Ula32:Ula|carry_temp[15]~22 {} Ula32:Ula|carry_temp[16]~23 {} Ula32:Ula|carry_temp[17]~25 {} Ula32:Ula|carry_temp[18]~26 {} Ula32:Ula|carry_temp[19]~28 {} Ula32:Ula|carry_temp[20]~29 {} Ula32:Ula|carry_temp[21]~31 {} Ula32:Ula|carry_temp[22]~33 {} Ula32:Ula|carry_temp[23]~34 {} Ula32:Ula|carry_temp[24]~35 {} Ula32:Ula|carry_temp[25]~37 {} Ula32:Ula|carry_temp[26]~39 {} Ula32:Ula|carry_temp[27]~40 {} Ula32:Ula|carry_temp[28]~41 {} Ula32:Ula|carry_temp[29]~43 {} Ula32:Ula|carry_temp[30]~46 {} Ula32:Ula|Menor {} MuxDataWrite:MuxDataWrite|Mux29~0 {} MuxDataWrite:MuxDataWrite|Mux29~2 {} MuxDataWrite:MuxDataWrite|Mux27~1 {} MuxDataWrite:MuxDataWrite|Mux27~2 {} MuxDataWrite:MuxDataWrite|Mux27~3 {} Banco_reg:BancoReg|Reg1[4] {} } { 0.000ns 0.811ns 0.264ns 0.277ns 0.752ns 0.472ns 0.274ns 0.262ns 0.251ns 0.250ns 0.243ns 1.189ns 1.035ns 0.270ns 0.268ns 1.000ns 0.698ns 1.234ns 0.705ns 0.269ns 0.274ns 0.265ns 0.266ns 0.265ns 0.266ns 0.259ns 0.265ns 0.273ns 0.265ns 1.037ns 0.254ns 0.262ns 0.260ns 0.263ns 0.261ns 0.255ns 0.265ns 0.497ns 0.311ns 0.291ns 1.479ns 0.938ns 2.533ns } { 0.000ns 0.398ns 0.275ns 0.438ns 0.150ns 0.413ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.271ns 0.438ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.275ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.419ns 0.275ns 0.271ns 0.420ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.020 ns - Smallest " "Info: - Smallest clock skew is -0.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.870 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1458 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1458; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.537 ns) 2.870 ns Banco_reg:BancoReg\|Reg1\[4\] 3 REG LCFF_X50_Y27_N21 2 " "Info: 3: + IC(1.230 ns) + CELL(0.537 ns) = 2.870 ns; Loc. = LCFF_X50_Y27_N21; Fanout = 2; REG Node = 'Banco_reg:BancoReg\|Reg1\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { clock~clkctrl Banco_reg:BancoReg|Reg1[4] } "NODE_NAME" } } { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.17 % ) " "Info: Total cell delay = 1.526 ns ( 53.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.344 ns ( 46.83 % ) " "Info: Total interconnect delay = 1.344 ns ( 46.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.870 ns" { clock clock~clkctrl Banco_reg:BancoReg|Reg1[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.870 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoReg|Reg1[4] {} } { 0.000ns 0.000ns 0.114ns 1.230ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.890 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1458 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1458; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.537 ns) 2.890 ns unidadeControle:unidadeControle\|state.LW_step5 3 REG LCFF_X42_Y30_N9 3 " "Info: 3: + IC(1.250 ns) + CELL(0.537 ns) = 2.890 ns; Loc. = LCFF_X42_Y30_N9; Fanout = 3; REG Node = 'unidadeControle:unidadeControle\|state.LW_step5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.787 ns" { clock~clkctrl unidadeControle:unidadeControle|state.LW_step5 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.80 % ) " "Info: Total cell delay = 1.526 ns ( 52.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.364 ns ( 47.20 % ) " "Info: Total interconnect delay = 1.364 ns ( 47.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.LW_step5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.LW_step5 {} } { 0.000ns 0.000ns 0.114ns 1.250ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.870 ns" { clock clock~clkctrl Banco_reg:BancoReg|Reg1[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.870 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoReg|Reg1[4] {} } { 0.000ns 0.000ns 0.114ns 1.230ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.LW_step5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.LW_step5 {} } { 0.000ns 0.000ns 0.114ns 1.250ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 111 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "31.837 ns" { unidadeControle:unidadeControle|state.LW_step5 unidadeControle:unidadeControle|WideOr100~3 unidadeControle:unidadeControle|WideOr83~3 unidadeControle:unidadeControle|WideOr83 MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~7 Ula32:Ula|carry_temp[1]~8 Ula32:Ula|carry_temp[3]~9 Ula32:Ula|carry_temp[3]~10 Ula32:Ula|carry_temp[5]~11 Ula32:Ula|carry_temp[5]~47 Ula32:Ula|carry_temp[7]~12 Ula32:Ula|carry_temp[7]~48 Ula32:Ula|carry_temp[9]~13 Ula32:Ula|carry_temp[9]~49 Ula32:Ula|carry_temp[10]~15 Ula32:Ula|carry_temp[11]~16 Ula32:Ula|carry_temp[12]~18 Ula32:Ula|carry_temp[13]~19 Ula32:Ula|carry_temp[14]~21 Ula32:Ula|carry_temp[15]~22 Ula32:Ula|carry_temp[16]~23 Ula32:Ula|carry_temp[17]~25 Ula32:Ula|carry_temp[18]~26 Ula32:Ula|carry_temp[19]~28 Ula32:Ula|carry_temp[20]~29 Ula32:Ula|carry_temp[21]~31 Ula32:Ula|carry_temp[22]~33 Ula32:Ula|carry_temp[23]~34 Ula32:Ula|carry_temp[24]~35 Ula32:Ula|carry_temp[25]~37 Ula32:Ula|carry_temp[26]~39 Ula32:Ula|carry_temp[27]~40 Ula32:Ula|carry_temp[28]~41 Ula32:Ula|carry_temp[29]~43 Ula32:Ula|carry_temp[30]~46 Ula32:Ula|Menor MuxDataWrite:MuxDataWrite|Mux29~0 MuxDataWrite:MuxDataWrite|Mux29~2 MuxDataWrite:MuxDataWrite|Mux27~1 MuxDataWrite:MuxDataWrite|Mux27~2 MuxDataWrite:MuxDataWrite|Mux27~3 Banco_reg:BancoReg|Reg1[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "31.837 ns" { unidadeControle:unidadeControle|state.LW_step5 {} unidadeControle:unidadeControle|WideOr100~3 {} unidadeControle:unidadeControle|WideOr83~3 {} unidadeControle:unidadeControle|WideOr83 {} MuxB:MuxB|Mux31~0 {} Ula32:Ula|carry_temp[0]~7 {} Ula32:Ula|carry_temp[1]~8 {} Ula32:Ula|carry_temp[3]~9 {} Ula32:Ula|carry_temp[3]~10 {} Ula32:Ula|carry_temp[5]~11 {} Ula32:Ula|carry_temp[5]~47 {} Ula32:Ula|carry_temp[7]~12 {} Ula32:Ula|carry_temp[7]~48 {} Ula32:Ula|carry_temp[9]~13 {} Ula32:Ula|carry_temp[9]~49 {} Ula32:Ula|carry_temp[10]~15 {} Ula32:Ula|carry_temp[11]~16 {} Ula32:Ula|carry_temp[12]~18 {} Ula32:Ula|carry_temp[13]~19 {} Ula32:Ula|carry_temp[14]~21 {} Ula32:Ula|carry_temp[15]~22 {} Ula32:Ula|carry_temp[16]~23 {} Ula32:Ula|carry_temp[17]~25 {} Ula32:Ula|carry_temp[18]~26 {} Ula32:Ula|carry_temp[19]~28 {} Ula32:Ula|carry_temp[20]~29 {} Ula32:Ula|carry_temp[21]~31 {} Ula32:Ula|carry_temp[22]~33 {} Ula32:Ula|carry_temp[23]~34 {} Ula32:Ula|carry_temp[24]~35 {} Ula32:Ula|carry_temp[25]~37 {} Ula32:Ula|carry_temp[26]~39 {} Ula32:Ula|carry_temp[27]~40 {} Ula32:Ula|carry_temp[28]~41 {} Ula32:Ula|carry_temp[29]~43 {} Ula32:Ula|carry_temp[30]~46 {} Ula32:Ula|Menor {} MuxDataWrite:MuxDataWrite|Mux29~0 {} MuxDataWrite:MuxDataWrite|Mux29~2 {} MuxDataWrite:MuxDataWrite|Mux27~1 {} MuxDataWrite:MuxDataWrite|Mux27~2 {} MuxDataWrite:MuxDataWrite|Mux27~3 {} Banco_reg:BancoReg|Reg1[4] {} } { 0.000ns 0.811ns 0.264ns 0.277ns 0.752ns 0.472ns 0.274ns 0.262ns 0.251ns 0.250ns 0.243ns 1.189ns 1.035ns 0.270ns 0.268ns 1.000ns 0.698ns 1.234ns 0.705ns 0.269ns 0.274ns 0.265ns 0.266ns 0.265ns 0.266ns 0.259ns 0.265ns 0.273ns 0.265ns 1.037ns 0.254ns 0.262ns 0.260ns 0.263ns 0.261ns 0.255ns 0.265ns 0.497ns 0.311ns 0.291ns 1.479ns 0.938ns 2.533ns } { 0.000ns 0.398ns 0.275ns 0.438ns 0.150ns 0.413ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.271ns 0.438ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.275ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.419ns 0.275ns 0.271ns 0.420ns 0.150ns 0.150ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.870 ns" { clock clock~clkctrl Banco_reg:BancoReg|Reg1[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.870 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoReg|Reg1[4] {} } { 0.000ns 0.000ns 0.114ns 1.230ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.LW_step5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.LW_step5 {} } { 0.000ns 0.000ns 0.114ns 1.250ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock WriteDataReg\[0\] unidadeControle:unidadeControle\|state.LW_step5 38.472 ns register " "Info: tco from clock \"clock\" to destination pin \"WriteDataReg\[0\]\" through register \"unidadeControle:unidadeControle\|state.LW_step5\" is 38.472 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.890 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1458 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1458; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.537 ns) 2.890 ns unidadeControle:unidadeControle\|state.LW_step5 3 REG LCFF_X42_Y30_N9 3 " "Info: 3: + IC(1.250 ns) + CELL(0.537 ns) = 2.890 ns; Loc. = LCFF_X42_Y30_N9; Fanout = 3; REG Node = 'unidadeControle:unidadeControle\|state.LW_step5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.787 ns" { clock~clkctrl unidadeControle:unidadeControle|state.LW_step5 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.80 % ) " "Info: Total cell delay = 1.526 ns ( 52.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.364 ns ( 47.20 % ) " "Info: Total interconnect delay = 1.364 ns ( 47.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.LW_step5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.LW_step5 {} } { 0.000ns 0.000ns 0.114ns 1.250ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 111 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "35.332 ns + Longest register pin " "Info: + Longest register to pin delay is 35.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unidadeControle:unidadeControle\|state.LW_step5 1 REG LCFF_X42_Y30_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y30_N9; Fanout = 3; REG Node = 'unidadeControle:unidadeControle\|state.LW_step5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { unidadeControle:unidadeControle|state.LW_step5 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.398 ns) 1.209 ns unidadeControle:unidadeControle\|WideOr100~3 2 COMB LCCOMB_X42_Y32_N14 2 " "Info: 2: + IC(0.811 ns) + CELL(0.398 ns) = 1.209 ns; Loc. = LCCOMB_X42_Y32_N14; Fanout = 2; COMB Node = 'unidadeControle:unidadeControle\|WideOr100~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { unidadeControle:unidadeControle|state.LW_step5 unidadeControle:unidadeControle|WideOr100~3 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 293 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 1.748 ns unidadeControle:unidadeControle\|WideOr83~3 3 COMB LCCOMB_X42_Y32_N24 2 " "Info: 3: + IC(0.264 ns) + CELL(0.275 ns) = 1.748 ns; Loc. = LCCOMB_X42_Y32_N24; Fanout = 2; COMB Node = 'unidadeControle:unidadeControle\|WideOr83~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { unidadeControle:unidadeControle|WideOr100~3 unidadeControle:unidadeControle|WideOr83~3 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 293 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.438 ns) 2.463 ns unidadeControle:unidadeControle\|WideOr83 4 COMB LCCOMB_X42_Y32_N0 35 " "Info: 4: + IC(0.277 ns) + CELL(0.438 ns) = 2.463 ns; Loc. = LCCOMB_X42_Y32_N0; Fanout = 35; COMB Node = 'unidadeControle:unidadeControle\|WideOr83'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { unidadeControle:unidadeControle|WideOr83~3 unidadeControle:unidadeControle|WideOr83 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 293 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.150 ns) 3.365 ns MuxB:MuxB\|Mux31~0 5 COMB LCCOMB_X42_Y33_N28 5 " "Info: 5: + IC(0.752 ns) + CELL(0.150 ns) = 3.365 ns; Loc. = LCCOMB_X42_Y33_N28; Fanout = 5; COMB Node = 'MuxB:MuxB\|Mux31~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { unidadeControle:unidadeControle|WideOr83 MuxB:MuxB|Mux31~0 } "NODE_NAME" } } { "Nossos Componentes/MuxB.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxB.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.413 ns) 4.250 ns Ula32:Ula\|carry_temp\[0\]~7 6 COMB LCCOMB_X42_Y33_N26 2 " "Info: 6: + IC(0.472 ns) + CELL(0.413 ns) = 4.250 ns; Loc. = LCCOMB_X42_Y33_N26; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[0\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~7 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.150 ns) 4.674 ns Ula32:Ula\|carry_temp\[1\]~8 7 COMB LCCOMB_X42_Y33_N22 3 " "Info: 7: + IC(0.274 ns) + CELL(0.150 ns) = 4.674 ns; Loc. = LCCOMB_X42_Y33_N22; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[1\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Ula32:Ula|carry_temp[0]~7 Ula32:Ula|carry_temp[1]~8 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 5.086 ns Ula32:Ula\|carry_temp\[3\]~9 8 COMB LCCOMB_X42_Y33_N0 1 " "Info: 8: + IC(0.262 ns) + CELL(0.150 ns) = 5.086 ns; Loc. = LCCOMB_X42_Y33_N0; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Ula32:Ula|carry_temp[1]~8 Ula32:Ula|carry_temp[3]~9 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 5.487 ns Ula32:Ula\|carry_temp\[3\]~10 9 COMB LCCOMB_X42_Y33_N10 3 " "Info: 9: + IC(0.251 ns) + CELL(0.150 ns) = 5.487 ns; Loc. = LCCOMB_X42_Y33_N10; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Ula|carry_temp[3]~9 Ula32:Ula|carry_temp[3]~10 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 5.887 ns Ula32:Ula\|carry_temp\[5\]~11 10 COMB LCCOMB_X42_Y33_N12 1 " "Info: 10: + IC(0.250 ns) + CELL(0.150 ns) = 5.887 ns; Loc. = LCCOMB_X42_Y33_N12; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Ula32:Ula|carry_temp[3]~10 Ula32:Ula|carry_temp[5]~11 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 6.280 ns Ula32:Ula\|carry_temp\[5\]~47 11 COMB LCCOMB_X42_Y33_N6 3 " "Info: 11: + IC(0.243 ns) + CELL(0.150 ns) = 6.280 ns; Loc. = LCCOMB_X42_Y33_N6; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Ula32:Ula|carry_temp[5]~11 Ula32:Ula|carry_temp[5]~47 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.150 ns) 7.619 ns Ula32:Ula\|carry_temp\[7\]~12 12 COMB LCCOMB_X51_Y33_N18 1 " "Info: 12: + IC(1.189 ns) + CELL(0.150 ns) = 7.619 ns; Loc. = LCCOMB_X51_Y33_N18; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.339 ns" { Ula32:Ula|carry_temp[5]~47 Ula32:Ula|carry_temp[7]~12 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.150 ns) 8.804 ns Ula32:Ula\|carry_temp\[7\]~48 13 COMB LCCOMB_X47_Y29_N0 3 " "Info: 13: + IC(1.035 ns) + CELL(0.150 ns) = 8.804 ns; Loc. = LCCOMB_X47_Y29_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { Ula32:Ula|carry_temp[7]~12 Ula32:Ula|carry_temp[7]~48 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.150 ns) 9.224 ns Ula32:Ula\|carry_temp\[9\]~13 14 COMB LCCOMB_X47_Y29_N24 1 " "Info: 14: + IC(0.270 ns) + CELL(0.150 ns) = 9.224 ns; Loc. = LCCOMB_X47_Y29_N24; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.420 ns" { Ula32:Ula|carry_temp[7]~48 Ula32:Ula|carry_temp[9]~13 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.275 ns) 9.767 ns Ula32:Ula\|carry_temp\[9\]~49 15 COMB LCCOMB_X47_Y29_N10 3 " "Info: 15: + IC(0.268 ns) + CELL(0.275 ns) = 9.767 ns; Loc. = LCCOMB_X47_Y29_N10; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { Ula32:Ula|carry_temp[9]~13 Ula32:Ula|carry_temp[9]~49 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.150 ns) 10.917 ns Ula32:Ula\|carry_temp\[10\]~15 16 COMB LCCOMB_X50_Y31_N6 2 " "Info: 16: + IC(1.000 ns) + CELL(0.150 ns) = 10.917 ns; Loc. = LCCOMB_X50_Y31_N6; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[10\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { Ula32:Ula|carry_temp[9]~49 Ula32:Ula|carry_temp[10]~15 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.275 ns) 11.890 ns Ula32:Ula\|carry_temp\[11\]~16 17 COMB LCCOMB_X47_Y31_N10 3 " "Info: 17: + IC(0.698 ns) + CELL(0.275 ns) = 11.890 ns; Loc. = LCCOMB_X47_Y31_N10; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { Ula32:Ula|carry_temp[10]~15 Ula32:Ula|carry_temp[11]~16 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.150 ns) 13.274 ns Ula32:Ula\|carry_temp\[12\]~18 18 COMB LCCOMB_X52_Y35_N6 2 " "Info: 18: + IC(1.234 ns) + CELL(0.150 ns) = 13.274 ns; Loc. = LCCOMB_X52_Y35_N6; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[12\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { Ula32:Ula|carry_temp[11]~16 Ula32:Ula|carry_temp[12]~18 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.275 ns) 14.254 ns Ula32:Ula\|carry_temp\[13\]~19 19 COMB LCCOMB_X56_Y35_N8 3 " "Info: 19: + IC(0.705 ns) + CELL(0.275 ns) = 14.254 ns; Loc. = LCCOMB_X56_Y35_N8; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { Ula32:Ula|carry_temp[12]~18 Ula32:Ula|carry_temp[13]~19 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.271 ns) 14.794 ns Ula32:Ula\|carry_temp\[14\]~21 20 COMB LCCOMB_X56_Y35_N12 2 " "Info: 20: + IC(0.269 ns) + CELL(0.271 ns) = 14.794 ns; Loc. = LCCOMB_X56_Y35_N12; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[14\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { Ula32:Ula|carry_temp[13]~19 Ula32:Ula|carry_temp[14]~21 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.438 ns) 15.506 ns Ula32:Ula\|carry_temp\[15\]~22 21 COMB LCCOMB_X56_Y35_N30 3 " "Info: 21: + IC(0.274 ns) + CELL(0.438 ns) = 15.506 ns; Loc. = LCCOMB_X56_Y35_N30; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[15\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { Ula32:Ula|carry_temp[14]~21 Ula32:Ula|carry_temp[15]~22 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 15.921 ns Ula32:Ula\|carry_temp\[16\]~23 22 COMB LCCOMB_X56_Y35_N24 2 " "Info: 22: + IC(0.265 ns) + CELL(0.150 ns) = 15.921 ns; Loc. = LCCOMB_X56_Y35_N24; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[16\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { Ula32:Ula|carry_temp[15]~22 Ula32:Ula|carry_temp[16]~23 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 16.462 ns Ula32:Ula\|carry_temp\[17\]~25 23 COMB LCCOMB_X56_Y35_N28 3 " "Info: 23: + IC(0.266 ns) + CELL(0.275 ns) = 16.462 ns; Loc. = LCCOMB_X56_Y35_N28; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[17\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { Ula32:Ula|carry_temp[16]~23 Ula32:Ula|carry_temp[17]~25 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 16.877 ns Ula32:Ula\|carry_temp\[18\]~26 24 COMB LCCOMB_X56_Y35_N14 2 " "Info: 24: + IC(0.265 ns) + CELL(0.150 ns) = 16.877 ns; Loc. = LCCOMB_X56_Y35_N14; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[18\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { Ula32:Ula|carry_temp[17]~25 Ula32:Ula|carry_temp[18]~26 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 17.418 ns Ula32:Ula\|carry_temp\[19\]~28 25 COMB LCCOMB_X56_Y35_N10 3 " "Info: 25: + IC(0.266 ns) + CELL(0.275 ns) = 17.418 ns; Loc. = LCCOMB_X56_Y35_N10; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[19\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { Ula32:Ula|carry_temp[18]~26 Ula32:Ula|carry_temp[19]~28 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 17.827 ns Ula32:Ula\|carry_temp\[20\]~29 26 COMB LCCOMB_X56_Y35_N20 2 " "Info: 26: + IC(0.259 ns) + CELL(0.150 ns) = 17.827 ns; Loc. = LCCOMB_X56_Y35_N20; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[20\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:Ula|carry_temp[19]~28 Ula32:Ula|carry_temp[20]~29 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 18.367 ns Ula32:Ula\|carry_temp\[21\]~31 27 COMB LCCOMB_X56_Y35_N16 3 " "Info: 27: + IC(0.265 ns) + CELL(0.275 ns) = 18.367 ns; Loc. = LCCOMB_X56_Y35_N16; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[21\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { Ula32:Ula|carry_temp[20]~29 Ula32:Ula|carry_temp[21]~31 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.275 ns) 18.915 ns Ula32:Ula\|carry_temp\[22\]~33 28 COMB LCCOMB_X56_Y35_N4 2 " "Info: 28: + IC(0.273 ns) + CELL(0.275 ns) = 18.915 ns; Loc. = LCCOMB_X56_Y35_N4; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[22\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.548 ns" { Ula32:Ula|carry_temp[21]~31 Ula32:Ula|carry_temp[22]~33 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 19.455 ns Ula32:Ula\|carry_temp\[23\]~34 29 COMB LCCOMB_X56_Y35_N6 3 " "Info: 29: + IC(0.265 ns) + CELL(0.275 ns) = 19.455 ns; Loc. = LCCOMB_X56_Y35_N6; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[23\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { Ula32:Ula|carry_temp[22]~33 Ula32:Ula|carry_temp[23]~34 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.150 ns) 20.642 ns Ula32:Ula\|carry_temp\[24\]~35 30 COMB LCCOMB_X54_Y32_N8 2 " "Info: 30: + IC(1.037 ns) + CELL(0.150 ns) = 20.642 ns; Loc. = LCCOMB_X54_Y32_N8; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[24\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { Ula32:Ula|carry_temp[23]~34 Ula32:Ula|carry_temp[24]~35 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 21.171 ns Ula32:Ula\|carry_temp\[25\]~37 31 COMB LCCOMB_X54_Y32_N12 3 " "Info: 31: + IC(0.254 ns) + CELL(0.275 ns) = 21.171 ns; Loc. = LCCOMB_X54_Y32_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[25\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { Ula32:Ula|carry_temp[24]~35 Ula32:Ula|carry_temp[25]~37 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 21.583 ns Ula32:Ula\|carry_temp\[26\]~39 32 COMB LCCOMB_X54_Y32_N24 2 " "Info: 32: + IC(0.262 ns) + CELL(0.150 ns) = 21.583 ns; Loc. = LCCOMB_X54_Y32_N24; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[26\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Ula32:Ula|carry_temp[25]~37 Ula32:Ula|carry_temp[26]~39 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 22.118 ns Ula32:Ula\|carry_temp\[27\]~40 33 COMB LCCOMB_X54_Y32_N10 3 " "Info: 33: + IC(0.260 ns) + CELL(0.275 ns) = 22.118 ns; Loc. = LCCOMB_X54_Y32_N10; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[27\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { Ula32:Ula|carry_temp[26]~39 Ula32:Ula|carry_temp[27]~40 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 22.531 ns Ula32:Ula\|carry_temp\[28\]~41 34 COMB LCCOMB_X54_Y32_N20 2 " "Info: 34: + IC(0.263 ns) + CELL(0.150 ns) = 22.531 ns; Loc. = LCCOMB_X54_Y32_N20; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[28\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { Ula32:Ula|carry_temp[27]~40 Ula32:Ula|carry_temp[28]~41 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 23.067 ns Ula32:Ula\|carry_temp\[29\]~43 35 COMB LCCOMB_X54_Y32_N0 3 " "Info: 35: + IC(0.261 ns) + CELL(0.275 ns) = 23.067 ns; Loc. = LCCOMB_X54_Y32_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[29\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { Ula32:Ula|carry_temp[28]~41 Ula32:Ula|carry_temp[29]~43 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 23.472 ns Ula32:Ula\|carry_temp\[30\]~46 36 COMB LCCOMB_X54_Y32_N28 5 " "Info: 36: + IC(0.255 ns) + CELL(0.150 ns) = 23.472 ns; Loc. = LCCOMB_X54_Y32_N28; Fanout = 5; COMB Node = 'Ula32:Ula\|carry_temp\[30\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { Ula32:Ula|carry_temp[29]~43 Ula32:Ula|carry_temp[30]~46 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.419 ns) 24.156 ns Ula32:Ula\|Menor 37 COMB LCCOMB_X54_Y32_N26 37 " "Info: 37: + IC(0.265 ns) + CELL(0.419 ns) = 24.156 ns; Loc. = LCCOMB_X54_Y32_N26; Fanout = 37; COMB Node = 'Ula32:Ula\|Menor'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { Ula32:Ula|carry_temp[30]~46 Ula32:Ula|Menor } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.275 ns) 24.928 ns MuxDataWrite:MuxDataWrite\|Mux29~0 38 COMB LCCOMB_X53_Y32_N24 34 " "Info: 38: + IC(0.497 ns) + CELL(0.275 ns) = 24.928 ns; Loc. = LCCOMB_X53_Y32_N24; Fanout = 34; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux29~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.772 ns" { Ula32:Ula|Menor MuxDataWrite:MuxDataWrite|Mux29~0 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.275 ns) 25.507 ns MuxDataWrite:MuxDataWrite\|Mux29~1 39 COMB LCCOMB_X53_Y32_N20 8 " "Info: 39: + IC(0.304 ns) + CELL(0.275 ns) = 25.507 ns; Loc. = LCCOMB_X53_Y32_N20; Fanout = 8; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux29~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { MuxDataWrite:MuxDataWrite|Mux29~0 MuxDataWrite:MuxDataWrite|Mux29~1 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.275 ns) 26.103 ns MuxDataWrite:MuxDataWrite\|Mux31~1 40 COMB LCCOMB_X53_Y32_N8 1 " "Info: 40: + IC(0.321 ns) + CELL(0.275 ns) = 26.103 ns; Loc. = LCCOMB_X53_Y32_N8; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux31~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { MuxDataWrite:MuxDataWrite|Mux29~1 MuxDataWrite:MuxDataWrite|Mux31~1 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.150 ns) 27.668 ns MuxDataWrite:MuxDataWrite\|Mux31~2 41 COMB LCCOMB_X42_Y33_N16 1 " "Info: 41: + IC(1.415 ns) + CELL(0.150 ns) = 27.668 ns; Loc. = LCCOMB_X42_Y33_N16; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux31~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { MuxDataWrite:MuxDataWrite|Mux31~1 MuxDataWrite:MuxDataWrite|Mux31~2 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.275 ns) 28.860 ns MuxDataWrite:MuxDataWrite\|Mux31~3 42 COMB LCCOMB_X49_Y32_N0 33 " "Info: 42: + IC(0.917 ns) + CELL(0.275 ns) = 28.860 ns; Loc. = LCCOMB_X49_Y32_N0; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux31~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { MuxDataWrite:MuxDataWrite|Mux31~2 MuxDataWrite:MuxDataWrite|Mux31~3 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.714 ns) + CELL(2.758 ns) 35.332 ns WriteDataReg\[0\] 43 PIN PIN_AD16 0 " "Info: 43: + IC(3.714 ns) + CELL(2.758 ns) = 35.332 ns; Loc. = PIN_AD16; Fanout = 0; PIN Node = 'WriteDataReg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.472 ns" { MuxDataWrite:MuxDataWrite|Mux31~3 WriteDataReg[0] } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.385 ns ( 35.05 % ) " "Info: Total cell delay = 12.385 ns ( 35.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "22.947 ns ( 64.95 % ) " "Info: Total interconnect delay = 22.947 ns ( 64.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.332 ns" { unidadeControle:unidadeControle|state.LW_step5 unidadeControle:unidadeControle|WideOr100~3 unidadeControle:unidadeControle|WideOr83~3 unidadeControle:unidadeControle|WideOr83 MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~7 Ula32:Ula|carry_temp[1]~8 Ula32:Ula|carry_temp[3]~9 Ula32:Ula|carry_temp[3]~10 Ula32:Ula|carry_temp[5]~11 Ula32:Ula|carry_temp[5]~47 Ula32:Ula|carry_temp[7]~12 Ula32:Ula|carry_temp[7]~48 Ula32:Ula|carry_temp[9]~13 Ula32:Ula|carry_temp[9]~49 Ula32:Ula|carry_temp[10]~15 Ula32:Ula|carry_temp[11]~16 Ula32:Ula|carry_temp[12]~18 Ula32:Ula|carry_temp[13]~19 Ula32:Ula|carry_temp[14]~21 Ula32:Ula|carry_temp[15]~22 Ula32:Ula|carry_temp[16]~23 Ula32:Ula|carry_temp[17]~25 Ula32:Ula|carry_temp[18]~26 Ula32:Ula|carry_temp[19]~28 Ula32:Ula|carry_temp[20]~29 Ula32:Ula|carry_temp[21]~31 Ula32:Ula|carry_temp[22]~33 Ula32:Ula|carry_temp[23]~34 Ula32:Ula|carry_temp[24]~35 Ula32:Ula|carry_temp[25]~37 Ula32:Ula|carry_temp[26]~39 Ula32:Ula|carry_temp[27]~40 Ula32:Ula|carry_temp[28]~41 Ula32:Ula|carry_temp[29]~43 Ula32:Ula|carry_temp[30]~46 Ula32:Ula|Menor MuxDataWrite:MuxDataWrite|Mux29~0 MuxDataWrite:MuxDataWrite|Mux29~1 MuxDataWrite:MuxDataWrite|Mux31~1 MuxDataWrite:MuxDataWrite|Mux31~2 MuxDataWrite:MuxDataWrite|Mux31~3 WriteDataReg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "35.332 ns" { unidadeControle:unidadeControle|state.LW_step5 {} unidadeControle:unidadeControle|WideOr100~3 {} unidadeControle:unidadeControle|WideOr83~3 {} unidadeControle:unidadeControle|WideOr83 {} MuxB:MuxB|Mux31~0 {} Ula32:Ula|carry_temp[0]~7 {} Ula32:Ula|carry_temp[1]~8 {} Ula32:Ula|carry_temp[3]~9 {} Ula32:Ula|carry_temp[3]~10 {} Ula32:Ula|carry_temp[5]~11 {} Ula32:Ula|carry_temp[5]~47 {} Ula32:Ula|carry_temp[7]~12 {} Ula32:Ula|carry_temp[7]~48 {} Ula32:Ula|carry_temp[9]~13 {} Ula32:Ula|carry_temp[9]~49 {} Ula32:Ula|carry_temp[10]~15 {} Ula32:Ula|carry_temp[11]~16 {} Ula32:Ula|carry_temp[12]~18 {} Ula32:Ula|carry_temp[13]~19 {} Ula32:Ula|carry_temp[14]~21 {} Ula32:Ula|carry_temp[15]~22 {} Ula32:Ula|carry_temp[16]~23 {} Ula32:Ula|carry_temp[17]~25 {} Ula32:Ula|carry_temp[18]~26 {} Ula32:Ula|carry_temp[19]~28 {} Ula32:Ula|carry_temp[20]~29 {} Ula32:Ula|carry_temp[21]~31 {} Ula32:Ula|carry_temp[22]~33 {} Ula32:Ula|carry_temp[23]~34 {} Ula32:Ula|carry_temp[24]~35 {} Ula32:Ula|carry_temp[25]~37 {} Ula32:Ula|carry_temp[26]~39 {} Ula32:Ula|carry_temp[27]~40 {} Ula32:Ula|carry_temp[28]~41 {} Ula32:Ula|carry_temp[29]~43 {} Ula32:Ula|carry_temp[30]~46 {} Ula32:Ula|Menor {} MuxDataWrite:MuxDataWrite|Mux29~0 {} MuxDataWrite:MuxDataWrite|Mux29~1 {} MuxDataWrite:MuxDataWrite|Mux31~1 {} MuxDataWrite:MuxDataWrite|Mux31~2 {} MuxDataWrite:MuxDataWrite|Mux31~3 {} WriteDataReg[0] {} } { 0.000ns 0.811ns 0.264ns 0.277ns 0.752ns 0.472ns 0.274ns 0.262ns 0.251ns 0.250ns 0.243ns 1.189ns 1.035ns 0.270ns 0.268ns 1.000ns 0.698ns 1.234ns 0.705ns 0.269ns 0.274ns 0.265ns 0.266ns 0.265ns 0.266ns 0.259ns 0.265ns 0.273ns 0.265ns 1.037ns 0.254ns 0.262ns 0.260ns 0.263ns 0.261ns 0.255ns 0.265ns 0.497ns 0.304ns 0.321ns 1.415ns 0.917ns 3.714ns } { 0.000ns 0.398ns 0.275ns 0.438ns 0.150ns 0.413ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.271ns 0.438ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.275ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.419ns 0.275ns 0.275ns 0.275ns 0.150ns 0.275ns 2.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.LW_step5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.LW_step5 {} } { 0.000ns 0.000ns 0.114ns 1.250ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.332 ns" { unidadeControle:unidadeControle|state.LW_step5 unidadeControle:unidadeControle|WideOr100~3 unidadeControle:unidadeControle|WideOr83~3 unidadeControle:unidadeControle|WideOr83 MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~7 Ula32:Ula|carry_temp[1]~8 Ula32:Ula|carry_temp[3]~9 Ula32:Ula|carry_temp[3]~10 Ula32:Ula|carry_temp[5]~11 Ula32:Ula|carry_temp[5]~47 Ula32:Ula|carry_temp[7]~12 Ula32:Ula|carry_temp[7]~48 Ula32:Ula|carry_temp[9]~13 Ula32:Ula|carry_temp[9]~49 Ula32:Ula|carry_temp[10]~15 Ula32:Ula|carry_temp[11]~16 Ula32:Ula|carry_temp[12]~18 Ula32:Ula|carry_temp[13]~19 Ula32:Ula|carry_temp[14]~21 Ula32:Ula|carry_temp[15]~22 Ula32:Ula|carry_temp[16]~23 Ula32:Ula|carry_temp[17]~25 Ula32:Ula|carry_temp[18]~26 Ula32:Ula|carry_temp[19]~28 Ula32:Ula|carry_temp[20]~29 Ula32:Ula|carry_temp[21]~31 Ula32:Ula|carry_temp[22]~33 Ula32:Ula|carry_temp[23]~34 Ula32:Ula|carry_temp[24]~35 Ula32:Ula|carry_temp[25]~37 Ula32:Ula|carry_temp[26]~39 Ula32:Ula|carry_temp[27]~40 Ula32:Ula|carry_temp[28]~41 Ula32:Ula|carry_temp[29]~43 Ula32:Ula|carry_temp[30]~46 Ula32:Ula|Menor MuxDataWrite:MuxDataWrite|Mux29~0 MuxDataWrite:MuxDataWrite|Mux29~1 MuxDataWrite:MuxDataWrite|Mux31~1 MuxDataWrite:MuxDataWrite|Mux31~2 MuxDataWrite:MuxDataWrite|Mux31~3 WriteDataReg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "35.332 ns" { unidadeControle:unidadeControle|state.LW_step5 {} unidadeControle:unidadeControle|WideOr100~3 {} unidadeControle:unidadeControle|WideOr83~3 {} unidadeControle:unidadeControle|WideOr83 {} MuxB:MuxB|Mux31~0 {} Ula32:Ula|carry_temp[0]~7 {} Ula32:Ula|carry_temp[1]~8 {} Ula32:Ula|carry_temp[3]~9 {} Ula32:Ula|carry_temp[3]~10 {} Ula32:Ula|carry_temp[5]~11 {} Ula32:Ula|carry_temp[5]~47 {} Ula32:Ula|carry_temp[7]~12 {} Ula32:Ula|carry_temp[7]~48 {} Ula32:Ula|carry_temp[9]~13 {} Ula32:Ula|carry_temp[9]~49 {} Ula32:Ula|carry_temp[10]~15 {} Ula32:Ula|carry_temp[11]~16 {} Ula32:Ula|carry_temp[12]~18 {} Ula32:Ula|carry_temp[13]~19 {} Ula32:Ula|carry_temp[14]~21 {} Ula32:Ula|carry_temp[15]~22 {} Ula32:Ula|carry_temp[16]~23 {} Ula32:Ula|carry_temp[17]~25 {} Ula32:Ula|carry_temp[18]~26 {} Ula32:Ula|carry_temp[19]~28 {} Ula32:Ula|carry_temp[20]~29 {} Ula32:Ula|carry_temp[21]~31 {} Ula32:Ula|carry_temp[22]~33 {} Ula32:Ula|carry_temp[23]~34 {} Ula32:Ula|carry_temp[24]~35 {} Ula32:Ula|carry_temp[25]~37 {} Ula32:Ula|carry_temp[26]~39 {} Ula32:Ula|carry_temp[27]~40 {} Ula32:Ula|carry_temp[28]~41 {} Ula32:Ula|carry_temp[29]~43 {} Ula32:Ula|carry_temp[30]~46 {} Ula32:Ula|Menor {} MuxDataWrite:MuxDataWrite|Mux29~0 {} MuxDataWrite:MuxDataWrite|Mux29~1 {} MuxDataWrite:MuxDataWrite|Mux31~1 {} MuxDataWrite:MuxDataWrite|Mux31~2 {} MuxDataWrite:MuxDataWrite|Mux31~3 {} WriteDataReg[0] {} } { 0.000ns 0.811ns 0.264ns 0.277ns 0.752ns 0.472ns 0.274ns 0.262ns 0.251ns 0.250ns 0.243ns 1.189ns 1.035ns 0.270ns 0.268ns 1.000ns 0.698ns 1.234ns 0.705ns 0.269ns 0.274ns 0.265ns 0.266ns 0.265ns 0.266ns 0.259ns 0.265ns 0.273ns 0.265ns 1.037ns 0.254ns 0.262ns 0.260ns 0.263ns 0.261ns 0.255ns 0.265ns 0.497ns 0.304ns 0.321ns 1.415ns 0.917ns 3.714ns } { 0.000ns 0.398ns 0.275ns 0.438ns 0.150ns 0.413ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.271ns 0.438ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.275ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.419ns 0.275ns 0.275ns 0.275ns 0.150ns 0.275ns 2.758ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 00:55:36 2017 " "Info: Processing ended: Tue May 09 00:55:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
