<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1526' type='void llvm::MachineInstr::clearRegisterKills(llvm::Register Reg, const llvm::TargetRegisterInfo * RegInfo)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1524'>/// Clear all kill flags affecting Reg.  If RegInfo is provided, this includes
  /// all aliasing registers.</doc>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='827' u='c' c='_ZN4llvm13LiveIntervals12addKillFlagsEPKNS_10VirtRegMapE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCopyPropagation.cpp' l='378' u='c' c='_ZN12_GLOBAL__N_122MachineCopyPropagation16eraseIfRedundantERN4llvm12MachineInstrENS1_10MCRegisterES4_'/>
<use f='llvm/llvm/lib/CodeGen/MachineCopyPropagation.cpp' l='563' u='c' c='_ZN12_GLOBAL__N_122MachineCopyPropagation11forwardUsesERN4llvm12MachineInstrE'/>
<def f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1939' ll='1950' type='void llvm::MachineInstr::clearRegisterKills(llvm::Register Reg, const llvm::TargetRegisterInfo * RegInfo)'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='1431' u='c' c='_ZL14clearKillFlagsPN4llvm12MachineInstrERNS_17MachineBasicBlockERNS_15SmallVectorImplIjEERNS_12LiveRegUnitsEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='939' u='c' c='_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='1033' u='c' c='_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20promoteLoadFromStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='1107' u='c' c='_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20promoteLoadFromStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMConstantIslandPass.cpp' l='1978' u='c' c='_ZN12_GLOBAL__N_118ARMConstantIslands22optimizeThumb2BranchesEv'/>
<use f='llvm/llvm/lib/Target/ARM/MVEVPTBlockPass.cpp' l='278' u='c' c='_ZN12_GLOBAL__N_111MVEVPTBlock15InsertVPTBlocksERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/ARM/MVEVPTBlockPass.cpp' l='279' u='c' c='_ZN12_GLOBAL__N_111MVEVPTBlock15InsertVPTBlocksERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZElimCompare.cpp' l='494' u='c' c='_ZN12_GLOBAL__N_118SystemZElimCompare21adjustCCMasksForInstrERN4llvm12MachineInstrES3_RNS1_15SmallVectorImplIPS2_EEj'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZElimCompare.cpp' l='693' u='c' c='_ZN12_GLOBAL__N_118SystemZElimCompare21fuseCompareOperationsERN4llvm12MachineInstrERNS1_15SmallVectorImplIPS2_EE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZElimCompare.cpp' l='695' u='c' c='_ZN12_GLOBAL__N_118SystemZElimCompare21fuseCompareOperationsERN4llvm12MachineInstrERNS1_15SmallVectorImplIPS2_EE'/>
