
*** Running vivado
    with args -log prjClock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source prjClock.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source prjClock.tcl -notrace
Command: synth_design -top prjClock -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12156
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1107.820 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'prjClock' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:3]
INFO: [Synth 8-6157] synthesizing module 'clkDiv' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/fndController.v:157]
	Parameter MAX_COUNT bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv' (1#1) [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/fndController.v:157]
INFO: [Synth 8-6157] synthesizing module 'clock_FSM' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:42]
INFO: [Synth 8-6155] done synthesizing module 'clock_FSM' (2#1) [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:42]
INFO: [Synth 8-6157] synthesizing module 'fndController' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/fndController.v:3]
INFO: [Synth 8-6157] synthesizing module 'clkDiv__parameterized0' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/fndController.v:157]
	Parameter MAX_COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv__parameterized0' (2#1) [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/fndController.v:157]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/fndController.v:134]
	Parameter MAX_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/fndController.v:134]
INFO: [Synth 8-6157] synthesizing module 'decoder' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/fndController.v:119]
INFO: [Synth 8-226] default block is never used [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/fndController.v:124]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (4#1) [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/fndController.v:119]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/fndController.v:60]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (5#1) [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/fndController.v:60]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/fndController.v:73]
INFO: [Synth 8-226] default block is never used [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/fndController.v:82]
INFO: [Synth 8-6155] done synthesizing module 'mux' (6#1) [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/fndController.v:73]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/fndController.v:92]
INFO: [Synth 8-226] default block is never used [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/fndController.v:97]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG' (7#1) [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/fndController.v:92]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (8#1) [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/fndController.v:3]
INFO: [Synth 8-6155] done synthesizing module 'prjClock' (9#1) [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1107.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1107.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1107.820 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1107.820 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/prjClock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/prjClock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1157.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1157.949 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1157.949 ; gain = 50.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1157.949 ; gain = 50.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1157.949 ; gain = 50.129
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'count_sec_reg' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:78]
WARNING: [Synth 8-327] inferring latch for variable 'count_sec_reg' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'count_min_reg' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'count_min_reg' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1157.949 ; gain = 50.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_CLOCK/count_sec_reg[6]__1/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:53]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:53]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:53]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_CLOCK/count_sec_reg[2]__1/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:53]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:53]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:53]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_CLOCK/count_sec_reg[0]__1/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:53]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:53]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:53]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_CLOCK/count_min_reg[6]__1/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:53]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:53]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:53]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_CLOCK/count_min_reg[2]__1/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:53]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:53]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:53]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_CLOCK/count_min_reg[1]__1/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:53]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:53]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:53]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1157.949 ; gain = 50.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1157.949 ; gain = 50.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1169.824 ; gain = 62.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1170.598 ; gain = 62.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 1175.484 ; gain = 67.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 1175.484 ; gain = 67.664
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U_CLOCK/count_sec[5] with 1st driver pin 'U_CLOCK/count_sec_reg[5]__1/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:53]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U_CLOCK/count_sec[5] with 2nd driver pin 'U_CLOCK/count_sec_reg[5]__0/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U_CLOCK/count_sec[5] with 3rd driver pin 'U_CLOCK/count_sec_reg[5]/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:78]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U_CLOCK/count_sec[4] with 1st driver pin 'U_CLOCK/count_sec_reg[4]__1/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:53]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U_CLOCK/count_sec[4] with 2nd driver pin 'U_CLOCK/count_sec_reg[4]__0/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U_CLOCK/count_sec[4] with 3rd driver pin 'U_CLOCK/count_sec_reg[4]/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:78]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U_CLOCK/count_sec[3] with 1st driver pin 'U_CLOCK/count_sec_reg[3]__1/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:53]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U_CLOCK/count_sec[3] with 2nd driver pin 'U_CLOCK/count_sec_reg[3]__0/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U_CLOCK/count_sec[3] with 3rd driver pin 'U_CLOCK/count_sec_reg[3]/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:78]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U_CLOCK/count_sec[1] with 1st driver pin 'U_CLOCK/count_sec_reg[1]__1/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:53]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U_CLOCK/count_sec[1] with 2nd driver pin 'U_CLOCK/count_sec_reg[1]__0/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U_CLOCK/count_sec[1] with 3rd driver pin 'U_CLOCK/count_sec_reg[1]/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:78]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U_CLOCK/count_min[5] with 1st driver pin 'U_CLOCK/count_min_reg[5]__1/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:53]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U_CLOCK/count_min[5] with 2nd driver pin 'U_CLOCK/count_min_reg[5]__0/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:65]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U_CLOCK/count_min[5] with 3rd driver pin 'U_CLOCK/count_min_reg[5]/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:77]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U_CLOCK/count_min[4] with 1st driver pin 'U_CLOCK/count_min_reg[4]__1/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:53]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U_CLOCK/count_min[4] with 2nd driver pin 'U_CLOCK/count_min_reg[4]__0/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:65]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U_CLOCK/count_min[4] with 3rd driver pin 'U_CLOCK/count_min_reg[4]/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:77]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U_CLOCK/count_min[3] with 1st driver pin 'U_CLOCK/count_min_reg[3]__1/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:53]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U_CLOCK/count_min[3] with 2nd driver pin 'U_CLOCK/count_min_reg[3]__0/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:65]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U_CLOCK/count_min[3] with 3rd driver pin 'U_CLOCK/count_min_reg[3]/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:77]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U_CLOCK/count_min[0] with 1st driver pin 'U_CLOCK/count_min_reg[0]__1/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:53]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U_CLOCK/count_min[0] with 2nd driver pin 'U_CLOCK/count_min_reg[0]__0/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:65]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U_CLOCK/count_min[0] with 3rd driver pin 'U_CLOCK/count_min_reg[0]/Q' [D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.srcs/sources_1/new/prjClock.v:77]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        8|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 1175.484 ; gain = 67.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 1175.484 ; gain = 67.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 1175.484 ; gain = 67.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 1175.484 ; gain = 67.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    17|
|3     |LUT1   |    14|
|4     |LUT2   |    30|
|5     |LUT3   |     2|
|6     |LUT4   |    34|
|7     |LUT5   |     8|
|8     |LUT6   |    17|
|9     |FDCE   |    54|
|10    |FDRE   |     2|
|11    |LD     |    16|
|12    |IBUF   |     5|
|13    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 1175.484 ; gain = 67.664
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 42 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 1175.484 ; gain = 17.535
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 1175.484 ; gain = 67.664
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1187.555 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1188.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 4 Warnings, 42 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 1188.527 ; gain = 80.707
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/ish/verilog/vivadoWS/Proj_clkStopWatch/Prj_clkStopWatch.runs/synth_1/prjClock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file prjClock_utilization_synth.rpt -pb prjClock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 23 20:23:13 2024...
