# Verilog Practice

add about folder structure

| Date | Circuit name |
| ---- | ------------ |
|      |              |
