// Seed: 1449766488
module module_0 (
    input wand  id_0,
    input tri   id_1,
    input uwire id_2,
    input wire  id_3,
    input wor   id_4
    , id_6
);
  final id_6 <= 1;
endmodule
module module_1 (
    input  tri   id_0,
    output wire  id_1,
    input  uwire id_2,
    output wand  id_3,
    input  wire  id_4,
    input  tri1  id_5,
    output tri0  id_6,
    input  wire  id_7,
    input  tri   id_8,
    output wor   id_9,
    input  wor   id_10,
    input  tri   id_11,
    input  uwire id_12,
    output tri0  id_13
);
  wire id_15;
  module_0(
      id_8, id_11, id_4, id_4, id_4
  );
  wire id_16;
endmodule
