$date
	Sat Oct 22 19:39:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#355613
b10 !
1"
#355614
b10 &
b10 %
1$
#355615
0"
#355618
b1 &
b1 %
1#
#355622
b0 &
0#
b0 %
0$
#1264239
b1000 !
1"
#1264242
b1000 &
b1000 %
1$
#1264243
0"
#1264246
b100 &
b100 %
#1264250
b10 &
b10 %
#1264254
b1 &
1#
b1 %
#1264258
b0 &
b0 %
0#
0$
#2266279
b11010 !
1"
#2266282
b11010 &
b11010 %
1$
#2266283
0"
#2266286
b1101 &
b1101 %
#2266290
b101000 &
b101000 %
#2266294
b10100 &
b10100 %
#2266298
b1010 &
b1010 %
#2266302
b101 &
b101 %
#2266306
b10000 &
b10000 %
#2266310
b1000 &
b1000 %
#2266314
b100 &
b100 %
#2266318
b10 &
b10 %
#2266322
b1 &
b1 %
1#
#2266326
b0 &
0#
b0 %
0$
#4500012
