Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Oct 24 17:03:34 2024
| Host         : hwl3-vc033 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab5_top_timing_summary_routed.rpt -pb Lab5_top_timing_summary_routed.pb -rpx Lab5_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab5_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: uut2/counter_reg[24]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.523        0.000                      0                   25        0.254        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.523        0.000                      0                   25        0.254        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.523ns  (required time - arrival time)
  Source:                 uut2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.979ns (78.543%)  route 0.541ns (21.457%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.154    uut2/clk
    SLICE_X64Y14         FDRE                                         r  uut2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  uut2/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.213    uut2/counter_reg_n_0_[1]
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.870 r  uut2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    uut2/counter_reg[0]_i_1_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.987 r  uut2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    uut2/counter_reg[4]_i_1_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  uut2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    uut2/counter_reg[8]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  uut2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    uut2/counter_reg[12]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.338 r  uut2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    uut2/counter_reg[16]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.455 r  uut2/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.455    uut2/counter_reg[20]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.674 r  uut2/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.674    uut2/counter_reg[24]_i_1_n_7
    SLICE_X64Y20         FDRE                                         r  uut2/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.508    14.849    uut2/clk
    SLICE_X64Y20         FDRE                                         r  uut2/counter_reg[24]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDRE (Setup_fdre_C_D)        0.109    15.197    uut2/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                  7.523    

Slack (MET) :             7.536ns  (required time - arrival time)
  Source:                 uut2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.966ns (78.431%)  route 0.541ns (21.569%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.154    uut2/clk
    SLICE_X64Y14         FDRE                                         r  uut2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  uut2/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.213    uut2/counter_reg_n_0_[1]
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.870 r  uut2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    uut2/counter_reg[0]_i_1_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.987 r  uut2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    uut2/counter_reg[4]_i_1_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  uut2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    uut2/counter_reg[8]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  uut2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    uut2/counter_reg[12]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.338 r  uut2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    uut2/counter_reg[16]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.661 r  uut2/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.661    uut2/counter_reg[20]_i_1_n_6
    SLICE_X64Y19         FDRE                                         r  uut2/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.508    14.849    uut2/clk
    SLICE_X64Y19         FDRE                                         r  uut2/counter_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y19         FDRE (Setup_fdre_C_D)        0.109    15.197    uut2/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.661    
  -------------------------------------------------------------------
                         slack                                  7.536    

Slack (MET) :             7.544ns  (required time - arrival time)
  Source:                 uut2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 1.958ns (78.362%)  route 0.541ns (21.638%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.154    uut2/clk
    SLICE_X64Y14         FDRE                                         r  uut2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  uut2/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.213    uut2/counter_reg_n_0_[1]
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.870 r  uut2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    uut2/counter_reg[0]_i_1_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.987 r  uut2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    uut2/counter_reg[4]_i_1_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  uut2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    uut2/counter_reg[8]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  uut2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    uut2/counter_reg[12]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.338 r  uut2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    uut2/counter_reg[16]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.653 r  uut2/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.653    uut2/counter_reg[20]_i_1_n_4
    SLICE_X64Y19         FDRE                                         r  uut2/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.508    14.849    uut2/clk
    SLICE_X64Y19         FDRE                                         r  uut2/counter_reg[23]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y19         FDRE (Setup_fdre_C_D)        0.109    15.197    uut2/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.653    
  -------------------------------------------------------------------
                         slack                                  7.544    

Slack (MET) :             7.620ns  (required time - arrival time)
  Source:                 uut2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.882ns (77.684%)  route 0.541ns (22.316%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.154    uut2/clk
    SLICE_X64Y14         FDRE                                         r  uut2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  uut2/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.213    uut2/counter_reg_n_0_[1]
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.870 r  uut2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    uut2/counter_reg[0]_i_1_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.987 r  uut2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    uut2/counter_reg[4]_i_1_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  uut2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    uut2/counter_reg[8]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  uut2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    uut2/counter_reg[12]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.338 r  uut2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    uut2/counter_reg[16]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.577 r  uut2/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.577    uut2/counter_reg[20]_i_1_n_5
    SLICE_X64Y19         FDRE                                         r  uut2/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.508    14.849    uut2/clk
    SLICE_X64Y19         FDRE                                         r  uut2/counter_reg[22]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y19         FDRE (Setup_fdre_C_D)        0.109    15.197    uut2/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                  7.620    

Slack (MET) :             7.640ns  (required time - arrival time)
  Source:                 uut2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.862ns (77.498%)  route 0.541ns (22.502%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.154    uut2/clk
    SLICE_X64Y14         FDRE                                         r  uut2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  uut2/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.213    uut2/counter_reg_n_0_[1]
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.870 r  uut2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    uut2/counter_reg[0]_i_1_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.987 r  uut2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    uut2/counter_reg[4]_i_1_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  uut2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    uut2/counter_reg[8]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  uut2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    uut2/counter_reg[12]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.338 r  uut2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    uut2/counter_reg[16]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.557 r  uut2/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.557    uut2/counter_reg[20]_i_1_n_7
    SLICE_X64Y19         FDRE                                         r  uut2/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.508    14.849    uut2/clk
    SLICE_X64Y19         FDRE                                         r  uut2/counter_reg[20]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y19         FDRE (Setup_fdre_C_D)        0.109    15.197    uut2/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  7.640    

Slack (MET) :             7.654ns  (required time - arrival time)
  Source:                 uut2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.154    uut2/clk
    SLICE_X64Y14         FDRE                                         r  uut2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  uut2/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.213    uut2/counter_reg_n_0_[1]
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.870 r  uut2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    uut2/counter_reg[0]_i_1_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.987 r  uut2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    uut2/counter_reg[4]_i_1_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  uut2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    uut2/counter_reg[8]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  uut2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    uut2/counter_reg[12]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.544 r  uut2/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.544    uut2/counter_reg[16]_i_1_n_6
    SLICE_X64Y18         FDRE                                         r  uut2/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.509    14.850    uut2/clk
    SLICE_X64Y18         FDRE                                         r  uut2/counter_reg[17]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y18         FDRE (Setup_fdre_C_D)        0.109    15.198    uut2/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -7.544    
  -------------------------------------------------------------------
                         slack                                  7.654    

Slack (MET) :             7.662ns  (required time - arrival time)
  Source:                 uut2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 1.841ns (77.299%)  route 0.541ns (22.701%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.154    uut2/clk
    SLICE_X64Y14         FDRE                                         r  uut2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  uut2/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.213    uut2/counter_reg_n_0_[1]
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.870 r  uut2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    uut2/counter_reg[0]_i_1_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.987 r  uut2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    uut2/counter_reg[4]_i_1_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  uut2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    uut2/counter_reg[8]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  uut2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    uut2/counter_reg[12]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.536 r  uut2/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.536    uut2/counter_reg[16]_i_1_n_4
    SLICE_X64Y18         FDRE                                         r  uut2/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.509    14.850    uut2/clk
    SLICE_X64Y18         FDRE                                         r  uut2/counter_reg[19]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y18         FDRE (Setup_fdre_C_D)        0.109    15.198    uut2/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                  7.662    

Slack (MET) :             7.738ns  (required time - arrival time)
  Source:                 uut2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.765ns (76.551%)  route 0.541ns (23.449%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.154    uut2/clk
    SLICE_X64Y14         FDRE                                         r  uut2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  uut2/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.213    uut2/counter_reg_n_0_[1]
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.870 r  uut2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    uut2/counter_reg[0]_i_1_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.987 r  uut2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    uut2/counter_reg[4]_i_1_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  uut2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    uut2/counter_reg[8]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  uut2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    uut2/counter_reg[12]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.460 r  uut2/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.460    uut2/counter_reg[16]_i_1_n_5
    SLICE_X64Y18         FDRE                                         r  uut2/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.509    14.850    uut2/clk
    SLICE_X64Y18         FDRE                                         r  uut2/counter_reg[18]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y18         FDRE (Setup_fdre_C_D)        0.109    15.198    uut2/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                  7.738    

Slack (MET) :             7.758ns  (required time - arrival time)
  Source:                 uut2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.745ns (76.346%)  route 0.541ns (23.654%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.154    uut2/clk
    SLICE_X64Y14         FDRE                                         r  uut2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  uut2/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.213    uut2/counter_reg_n_0_[1]
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.870 r  uut2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    uut2/counter_reg[0]_i_1_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.987 r  uut2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    uut2/counter_reg[4]_i_1_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  uut2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    uut2/counter_reg[8]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  uut2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    uut2/counter_reg[12]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.440 r  uut2/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.440    uut2/counter_reg[16]_i_1_n_7
    SLICE_X64Y18         FDRE                                         r  uut2/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.509    14.850    uut2/clk
    SLICE_X64Y18         FDRE                                         r  uut2/counter_reg[16]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y18         FDRE (Setup_fdre_C_D)        0.109    15.198    uut2/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -7.440    
  -------------------------------------------------------------------
                         slack                                  7.758    

Slack (MET) :             7.773ns  (required time - arrival time)
  Source:                 uut2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.732ns (76.211%)  route 0.541ns (23.789%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.154    uut2/clk
    SLICE_X64Y14         FDRE                                         r  uut2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  uut2/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.213    uut2/counter_reg_n_0_[1]
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.870 r  uut2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    uut2/counter_reg[0]_i_1_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.987 r  uut2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    uut2/counter_reg[4]_i_1_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  uut2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    uut2/counter_reg[8]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.427 r  uut2/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.427    uut2/counter_reg[12]_i_1_n_6
    SLICE_X64Y17         FDRE                                         r  uut2/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    14.852    uut2/clk
    SLICE_X64Y17         FDRE                                         r  uut2/counter_reg[13]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y17         FDRE (Setup_fdre_C_D)        0.109    15.200    uut2/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  7.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 uut2/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.590     1.473    uut2/clk
    SLICE_X64Y16         FDRE                                         r  uut2/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  uut2/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.752    uut2/counter_reg_n_0_[10]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.862 r  uut2/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.862    uut2/counter_reg[8]_i_1_n_5
    SLICE_X64Y16         FDRE                                         r  uut2/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.859     1.986    uut2/clk
    SLICE_X64Y16         FDRE                                         r  uut2/counter_reg[10]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X64Y16         FDRE (Hold_fdre_C_D)         0.134     1.607    uut2/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 uut2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.471    uut2/clk
    SLICE_X64Y18         FDRE                                         r  uut2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  uut2/counter_reg[18]/Q
                         net (fo=1, routed)           0.114     1.750    uut2/counter_reg_n_0_[18]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.860 r  uut2/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    uut2/counter_reg[16]_i_1_n_5
    SLICE_X64Y18         FDRE                                         r  uut2/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     1.984    uut2/clk
    SLICE_X64Y18         FDRE                                         r  uut2/counter_reg[18]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y18         FDRE (Hold_fdre_C_D)         0.134     1.605    uut2/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 uut2/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.470    uut2/clk
    SLICE_X64Y19         FDRE                                         r  uut2/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  uut2/counter_reg[22]/Q
                         net (fo=1, routed)           0.114     1.749    uut2/counter_reg_n_0_[22]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.859 r  uut2/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    uut2/counter_reg[20]_i_1_n_5
    SLICE_X64Y19         FDRE                                         r  uut2/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.983    uut2/clk
    SLICE_X64Y19         FDRE                                         r  uut2/counter_reg[22]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134     1.604    uut2/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 uut2/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.474    uut2/clk
    SLICE_X64Y14         FDRE                                         r  uut2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  uut2/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.753    uut2/counter_reg_n_0_[2]
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  uut2/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    uut2/counter_reg[0]_i_1_n_5
    SLICE_X64Y14         FDRE                                         r  uut2/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.861     1.988    uut2/clk
    SLICE_X64Y14         FDRE                                         r  uut2/counter_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y14         FDRE (Hold_fdre_C_D)         0.134     1.608    uut2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 uut2/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.472    uut2/clk
    SLICE_X64Y17         FDRE                                         r  uut2/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  uut2/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.751    uut2/counter_reg_n_0_[14]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.861 r  uut2/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    uut2/counter_reg[12]_i_1_n_5
    SLICE_X64Y17         FDRE                                         r  uut2/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     1.985    uut2/clk
    SLICE_X64Y17         FDRE                                         r  uut2/counter_reg[14]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X64Y17         FDRE (Hold_fdre_C_D)         0.134     1.606    uut2/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 uut2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.474    uut2/clk
    SLICE_X64Y15         FDRE                                         r  uut2/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  uut2/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.753    uut2/counter_reg_n_0_[6]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  uut2/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    uut2/counter_reg[4]_i_1_n_5
    SLICE_X64Y15         FDRE                                         r  uut2/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.860     1.987    uut2/clk
    SLICE_X64Y15         FDRE                                         r  uut2/counter_reg[6]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X64Y15         FDRE (Hold_fdre_C_D)         0.134     1.608    uut2/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 uut2/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.590     1.473    uut2/clk
    SLICE_X64Y16         FDRE                                         r  uut2/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  uut2/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.752    uut2/counter_reg_n_0_[10]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.898 r  uut2/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    uut2/counter_reg[8]_i_1_n_4
    SLICE_X64Y16         FDRE                                         r  uut2/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.859     1.986    uut2/clk
    SLICE_X64Y16         FDRE                                         r  uut2/counter_reg[11]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X64Y16         FDRE (Hold_fdre_C_D)         0.134     1.607    uut2/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 uut2/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.472    uut2/clk
    SLICE_X64Y17         FDRE                                         r  uut2/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  uut2/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.751    uut2/counter_reg_n_0_[14]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.897 r  uut2/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    uut2/counter_reg[12]_i_1_n_4
    SLICE_X64Y17         FDRE                                         r  uut2/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     1.985    uut2/clk
    SLICE_X64Y17         FDRE                                         r  uut2/counter_reg[15]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X64Y17         FDRE (Hold_fdre_C_D)         0.134     1.606    uut2/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 uut2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.471    uut2/clk
    SLICE_X64Y18         FDRE                                         r  uut2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  uut2/counter_reg[18]/Q
                         net (fo=1, routed)           0.114     1.750    uut2/counter_reg_n_0_[18]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.896 r  uut2/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    uut2/counter_reg[16]_i_1_n_4
    SLICE_X64Y18         FDRE                                         r  uut2/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     1.984    uut2/clk
    SLICE_X64Y18         FDRE                                         r  uut2/counter_reg[19]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y18         FDRE (Hold_fdre_C_D)         0.134     1.605    uut2/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 uut2/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.470    uut2/clk
    SLICE_X64Y19         FDRE                                         r  uut2/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  uut2/counter_reg[22]/Q
                         net (fo=1, routed)           0.114     1.749    uut2/counter_reg_n_0_[22]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.895 r  uut2/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    uut2/counter_reg[20]_i_1_n_4
    SLICE_X64Y19         FDRE                                         r  uut2/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.983    uut2/clk
    SLICE_X64Y19         FDRE                                         r  uut2/counter_reg[23]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134     1.604    uut2/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y14   uut2/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y16   uut2/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y16   uut2/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   uut2/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   uut2/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   uut2/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   uut2/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   uut2/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   uut2/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   uut2/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   uut2/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   uut2/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   uut2/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   uut2/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   uut2/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   uut2/counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   uut2/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   uut2/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   uut2/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   uut2/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   uut2/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   uut2/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   uut2/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   uut2/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   uut2/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   uut2/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   uut2/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   uut2/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   uut2/counter_reg[5]/C



