[Rocket](../Readme.md)/[chip](../chip.md)/[Periphery](https://github.com/freechipsproject/rocket-chip/blob/master/src/main/scala/chip/Periphery.scala)
=====================

**********************

## HasPeripheryParameters
*Parameters for peripherials.*

+ **peripheryBusConfig** `() => TLBusConfig`
+ **peripheryBusBytes** `() => Int` byte width of peripheral bus.
+ **socBusConfig** `() => TLBusConfig`
+ **socBusBytes** `() => Int` byte width of SoC bus.
+ **cacheBlockBytes** `() => Int` byte size of a cache block.
+ **peripheryBusArithmetic** `() => Boolean`
+ **nMemoryChannels** `() => Int` number of memory channels.
+ **nExtInterrupts** `() => Int` number of external interrupt lines.



<br><br><br><p align="right">
<sub>
Last updated: 08/07/2017<br>
[CC-BY](https://creativecommons.org/licenses/by/3.0/), &copy; (2017) [Wei Song](mailto:wsong83@gmail.com)<br>
[BSD](https://github.com/freechipsproject/rocket-chip/blob/master/LICENSE.Berkeley), &copy; (2012-2014, 2016) The Regents of the University of California (Regents)<br>
[Apache 2.0](https://github.com/freechipsproject/rocket-chip/blob/master/LICENSE.SiFive), &copy; (2016-2017) SiFive, Inc
</sub>
</p>
