var group__group__smif__data__structures__memslot =
[
    [ "cy_stc_smif_mem_cmd_t", "structcy__stc__smif__mem__cmd__t.html", [
      [ "command", "structcy__stc__smif__mem__cmd__t.html#a958f9306f3695ffe4e43396efdffbf68", null ],
      [ "cmdWidth", "structcy__stc__smif__mem__cmd__t.html#aa4b9a242dc39edc90618cbddb87274c2", null ],
      [ "addrWidth", "structcy__stc__smif__mem__cmd__t.html#a23d95eaa05bd12e4cbb416e1f07af5d7", null ],
      [ "mode", "structcy__stc__smif__mem__cmd__t.html#a1933492ca1e86dd877868c9020af4412", null ],
      [ "modeWidth", "structcy__stc__smif__mem__cmd__t.html#a01766309d9ff04dd5555758776600be3", null ],
      [ "dummyCycles", "structcy__stc__smif__mem__cmd__t.html#abb0e73fe83948a117e3f1301c258d1d1", null ],
      [ "dataWidth", "structcy__stc__smif__mem__cmd__t.html#a5a240edc3870586228a47dcc9cfca6ee", null ]
    ] ],
    [ "cy_stc_smif_hybrid_region_info_t", "structcy__stc__smif__hybrid__region__info__t.html", [
      [ "regionAddress", "structcy__stc__smif__hybrid__region__info__t.html#aced799769c060352abbbbff1603c00d5", null ],
      [ "sectorsCount", "structcy__stc__smif__hybrid__region__info__t.html#a8091f46b31b31c38e46fa7eec1e35cff", null ],
      [ "eraseCmd", "structcy__stc__smif__hybrid__region__info__t.html#ab85285e79db802a1d10a3c057d5bbc68", null ],
      [ "eraseSize", "structcy__stc__smif__hybrid__region__info__t.html#adfc0f4f12e086a45f53008ac2158c62a", null ],
      [ "eraseTime", "structcy__stc__smif__hybrid__region__info__t.html#a09282d5a0e7c8b9e1614b9a8cc547a37", null ]
    ] ],
    [ "cy_stc_smif_mem_device_cfg_t", "structcy__stc__smif__mem__device__cfg__t.html", [
      [ "numOfAddrBytes", "structcy__stc__smif__mem__device__cfg__t.html#a35330244a98f847507496b3f5cbff5aa", null ],
      [ "memSize", "structcy__stc__smif__mem__device__cfg__t.html#a6dabae268837d0cffde9c25b4efe455d", null ],
      [ "readCmd", "structcy__stc__smif__mem__device__cfg__t.html#acbffaff900e449871089a11dea0ad752", null ],
      [ "writeEnCmd", "structcy__stc__smif__mem__device__cfg__t.html#a456a87e11eb3e32c7211b547d49fb747", null ],
      [ "writeDisCmd", "structcy__stc__smif__mem__device__cfg__t.html#a4e784af10fe9c014e4303990a5fa8171", null ],
      [ "eraseCmd", "structcy__stc__smif__mem__device__cfg__t.html#a4347b12d2f61a36f2ee4c62bbd756cb5", null ],
      [ "eraseSize", "structcy__stc__smif__mem__device__cfg__t.html#ad70fca359cefe58ae57c88e70f01d97f", null ],
      [ "chipEraseCmd", "structcy__stc__smif__mem__device__cfg__t.html#a0c872a037feadc10eadd39dc2fd4e93a", null ],
      [ "programCmd", "structcy__stc__smif__mem__device__cfg__t.html#a2b0704e5bdb427719203b8f3d175d219", null ],
      [ "programSize", "structcy__stc__smif__mem__device__cfg__t.html#a8666d1b28383b0e87d4efecd3ac69885", null ],
      [ "readStsRegWipCmd", "structcy__stc__smif__mem__device__cfg__t.html#ad185b6e5751a2536c004fca1f2325d2c", null ],
      [ "readStsRegQeCmd", "structcy__stc__smif__mem__device__cfg__t.html#a260276b2b1b68a4aa279cff988758121", null ],
      [ "writeStsRegQeCmd", "structcy__stc__smif__mem__device__cfg__t.html#ad4c73ef9b9a7932c2832347c4c268ffa", null ],
      [ "readSfdpCmd", "structcy__stc__smif__mem__device__cfg__t.html#a5126d2926b18f7bddf7861165957a041", null ],
      [ "stsRegBusyMask", "structcy__stc__smif__mem__device__cfg__t.html#a386fbd008f608cf037756c486cb902ab", null ],
      [ "stsRegQuadEnableMask", "structcy__stc__smif__mem__device__cfg__t.html#a94531399701237a6c42b7ae8098f9c83", null ],
      [ "eraseTime", "structcy__stc__smif__mem__device__cfg__t.html#a04a86cf0c364f59439d81470051f216e", null ],
      [ "chipEraseTime", "structcy__stc__smif__mem__device__cfg__t.html#affa18792a98acafd3e86b5fafd6fc59c", null ],
      [ "programTime", "structcy__stc__smif__mem__device__cfg__t.html#a5156e88b285cfe78f4ff4e42194a70c0", null ],
      [ "hybridRegionCount", "structcy__stc__smif__mem__device__cfg__t.html#af699412addf5631fb6e2d61ece8a89f0", null ],
      [ "hybridRegionInfo", "structcy__stc__smif__mem__device__cfg__t.html#a989bd3b0d57035f44bd936d185afb7bf", null ]
    ] ],
    [ "cy_stc_smif_mem_config_t", "structcy__stc__smif__mem__config__t.html", [
      [ "slaveSelect", "structcy__stc__smif__mem__config__t.html#a1ddf064315a00cf0929f632835ad5508", null ],
      [ "flags", "structcy__stc__smif__mem__config__t.html#a0801efa34c73cedbd23bac8b4717f117", null ],
      [ "dataSelect", "structcy__stc__smif__mem__config__t.html#afd4726ab3b952fa7b320899f496e1d17", null ],
      [ "baseAddress", "structcy__stc__smif__mem__config__t.html#a460a4733ce1f20fc1a3f767c35b1d3db", null ],
      [ "memMappedSize", "structcy__stc__smif__mem__config__t.html#aebefac335a407c6db19b06c278df33a6", null ],
      [ "dualQuadSlots", "structcy__stc__smif__mem__config__t.html#ad85fa341a6d7c5fe4663e2c50217ca38", null ],
      [ "deviceCfg", "structcy__stc__smif__mem__config__t.html#a8af26f195ff6eb4601cc08cea6218c31", null ]
    ] ],
    [ "cy_stc_smif_block_config_t", "structcy__stc__smif__block__config__t.html", [
      [ "memCount", "structcy__stc__smif__block__config__t.html#ae864772e8d80652cdaed72ce128069b8", null ],
      [ "memConfig", "structcy__stc__smif__block__config__t.html#a848414c2aff53f59f55f0e9c9a4be083", null ],
      [ "majorVersion", "structcy__stc__smif__block__config__t.html#afc9185ba13c12d3b8365004ca429178b", null ],
      [ "minorVersion", "structcy__stc__smif__block__config__t.html#a65d39c5d12f1d6e886b7be1dae45f8ad", null ]
    ] ]
];