msgid ""
msgstr ""
"Project-Id-Version: SpinalHDLReport-Msgid-Bugs-To:POT-Creation-Date:2023-12-"
"01 11:48+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME "
"<EMAIL@ADDRESS>Language:zh_CNLanguage-Team:zh_CN <LL@li.org>Plural-"
"Forms:nplurals=1; plural=0;MIME-Version:1.0Content-Type:text/plain; "
"charset=UTF-8\n"
"Report-Msgid-Bugs-To: EMAIL@ADDRESSPOT-Creation-Date:2023-12-02 00:23+0800PO-"
"Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME <EMAIL@ADDRESS"
">Language-Team:LANGUAGE <LL@li.org>MIME-Version:1.0Content-Type:text/plain; "
"charset=UTF-8\n"
"PO-Revision-Date: 2024-01-13 05:06+0000\n"
"Last-Translator: tsy0123 <675526215@qq.com>\n"
"Language-Team: Chinese (Simplified) <https://hosted.weblate.org/projects/"
"spinaldoc-rtd/spinalhdllegacypinsecintroduction/zh_Hans/>\n"
"Language: zh_CN\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bitGenerated-By:Babel 2.13.1\n"
"Plural-Forms: nplurals=1; plural=0;\n"
"X-Generator: Weblate 5.4-dev\n"

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:7
#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:15
msgid "Introduction"
msgstr "简介"

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:10
msgid ""
"This page only documents the SoC implemented with the first generation of "
"RISC-V CPU created in SpinalHDL. This page does not document the VexRiscV "
"CPU, which is the second generation of this SoC (and CPU) is available `here"
" <https://github.com/SpinalHDL/VexRiscv>`__ and offers better "
"perforance/area/features."
msgstr ""
"本页仅记录使用SpinalHDL创造的第一代用RISC-V CPU实现的SoC。"
"本页面未记录VexRiscV CPU，这是该 SoC（和 CPU）的第二代，可在 `这里 "
"<https://github.com/SpinalHDL/VexRiscv>`__ 获得，并提供更好的性能/面积/功能。"

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:17
msgid ""
"Pinsec is the name of a little FPGA SoC fully written in SpinalHDL. Goals of"
" this project are multiple :"
msgstr "Pinsec是完全用SpinalHDL编写的一个小型FPGA SoC的名称。该项目有多个目的："

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:20
msgid ""
"Prove that SpinalHDL is a viable HDL alternative in non-trivial projects."
msgstr "证明SpinalHDL是重要项目中可行的HDL替代方案。"

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:21
msgid ""
"Show advantage of SpinalHDL meta-hardware description capabilities in a "
"concrete project."
msgstr "在具体项目中展示SpinalHDL元硬件描述功能的优势。"

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:22
msgid "Provide a fully open source SoC."
msgstr "提供完全开源的SoC。"

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:25
msgid "Pinsec has followings hardware features:"
msgstr "Pinsec具有以下硬件特性："

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:28
msgid "AXI4 interconnect for high speed busses"
msgstr "用于高速总线的AXI4互连"

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:29
msgid "APB3 interconnect for peripherals"
msgstr "用于外设的APB3互连"

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:30
msgid ""
"RISCV CPU with instruction cache, MUL/DIV extension and interrupt controller"
msgstr "具有指令缓存、MUL/DIV扩展和中断控制器的RISCV CPU"

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:31
msgid "JTAG bridge to load binaries and debug the CPU"
msgstr "用于加载二进制文件和调试CPU的JTAG桥"

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:32
msgid "SDRAM SDR controller"
msgstr "SDRAM SDR控制器"

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:33
msgid "On chip ram"
msgstr "片上内存"

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:34
msgid "One UART controller"
msgstr "1个UART控制器"

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:35
msgid "One VGA controller"
msgstr "1个VGA控制器"

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:36
msgid "Some timer module"
msgstr "一些定时器模块"

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:37
msgid "Some GPIO"
msgstr "一些GPIO"

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:39
msgid ""
"The toplevel code explanation could be find :ref:`there "
"<pinsec_hardware_toplevel>`"
msgstr "顶层代码的解释可以在 :ref:`这里 <pinsec_hardware_toplevel>` 找到"

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:42
msgid "Board support"
msgstr "板级支持"

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:44
msgid ""
"A DE1-SOC FPGA project can be find `here "
"<https://drive.google.com/drive/folders/0B-CqLXDTaMbKOGhIU0JGdHVVSk0?usp=sharing>`__"
" with some demo binaries."
msgstr ""
"DE1-SOC FPGA项目可以在 `这里 <https://drive.google.com/drive/folders/0B-"
"CqLXDTaMbKOGhIU0JGdHVVSk0?usp=sharing>`__ 找到，其中包含一些二进制文件demo。"
