

================================================================
== Vivado HLS Report for 'HLS_sort'
================================================================
* Date:           Tue Jan 21 11:03:26 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls_sorting
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.674|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+--------+--------+--------+--------+---------+
        |                         |              |     Latency     |     Interval    | Pipeline|
        |         Instance        |    Module    |   min  |   max  |   min  |   max  |   Type  |
        +-------------------------+--------------+--------+--------+--------+--------+---------+
        |grp_count_occ_v2_fu_366  |count_occ_v2  |  213438|  213438|  213438|  213438|   none  |
        |grp_sort_occ_v2_fu_375   |sort_occ_v2   |  327681|  327681|  327681|  327681|   none  |
        +-------------------------+--------------+--------+--------+--------+--------+---------+

        * Loop: 
        +-------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                   |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- memset_tab       |   65535|   65535|         1|          -|          -|  65536|    no    |
        |- Loop 2           |       ?|       ?|   1852879|          -|          -|  inf  |    no    |
        | + Loop 2.1        |  131072|  131072|         2|          -|          -|  65536|    no    |
        | + memset_count_1  |     255|     255|         1|          -|          -|    256|    no    |
        | + memset_count_2  |     255|     255|         1|          -|          -|    256|    no    |
        | + memset_count_3  |     255|     255|         1|          -|          -|    256|    no    |
        | + memset_count_4  |     255|     255|         1|          -|          -|    256|    no    |
        | + Loop 2.6        |  196608|  196608|         3|          -|          -|  65536|    no    |
        +-------------------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    400|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|    1118|   1860|
|Memory           |      264|      -|       0|      0|
|Multiplexer      |        -|      -|       -|   1128|
|Register         |        -|      -|     379|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      264|      0|    1497|   3388|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       94|      0|       1|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+-------+-----+------+
    |         Instance        |    Module    | BRAM_18K| DSP48E|  FF |  LUT |
    +-------------------------+--------------+---------+-------+-----+------+
    |grp_count_occ_v2_fu_366  |count_occ_v2  |        0|      0|  992|  1616|
    |grp_sort_occ_v2_fu_375   |sort_occ_v2   |        0|      0|  126|   244|
    +-------------------------+--------------+---------+-------+-----+------+
    |Total                    |              |        0|      0| 1118|  1860|
    +-------------------------+--------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+------------------+---------+---+----+-------+-----+------+-------------+
    |   Memory  |      Module      | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-----------+------------------+---------+---+----+-------+-----+------+-------------+
    |array2_U   |HLS_sort_array2   |      128|  0|   0|  65536|   32|     1|      2097152|
    |tab_U      |HLS_sort_array2   |      128|  0|   0|  65536|   32|     1|      2097152|
    |count_1_U  |HLS_sort_count_1  |        2|  0|   0|    256|   32|     1|         8192|
    |count_2_U  |HLS_sort_count_1  |        2|  0|   0|    256|   32|     1|         8192|
    |count_3_U  |HLS_sort_count_1  |        2|  0|   0|    256|   32|     1|         8192|
    |count_4_U  |HLS_sort_count_1  |        2|  0|   0|    256|   32|     1|         8192|
    +-----------+------------------+---------+---+----+-------+-----+------+-------------+
    |Total      |                  |      264|  0|   0| 132096|  192|     6|      4227072|
    +-----------+------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_410_p2                     |     +    |      0|  0|  24|          17|           1|
    |i_3_fu_545_p2                     |     +    |      0|  0|  24|          17|           1|
    |indvarinc3_i_fu_488_p2            |     +    |      0|  0|  15|           8|           1|
    |indvarinc6_i_fu_505_p2            |     +    |      0|  0|  15|           8|           1|
    |indvarinc9_i_fu_522_p2            |     +    |      0|  0|  15|           8|           1|
    |indvarinc_fu_387_p2               |     +    |      0|  0|  23|          16|           1|
    |indvarinc_i_fu_471_p2             |     +    |      0|  0|  15|           8|           1|
    |M_AXIS_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |M_AXIS_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |M_AXIS_V_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |M_AXIS_V_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |M_AXIS_V_id_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |M_AXIS_V_id_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |M_AXIS_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |M_AXIS_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |M_AXIS_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |M_AXIS_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |M_AXIS_V_strb_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |M_AXIS_V_strb_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |M_AXIS_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |M_AXIS_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |S_AXIS_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |S_AXIS_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |S_AXIS_V_dest_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |S_AXIS_V_dest_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |S_AXIS_V_id_V_0_load_A            |    and   |      0|  0|   2|           1|           1|
    |S_AXIS_V_id_V_0_load_B            |    and   |      0|  0|   2|           1|           1|
    |S_AXIS_V_keep_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |S_AXIS_V_keep_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |S_AXIS_V_strb_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |S_AXIS_V_strb_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |S_AXIS_V_user_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |S_AXIS_V_user_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |M_AXIS_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |M_AXIS_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |M_AXIS_V_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |M_AXIS_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |M_AXIS_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |M_AXIS_V_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |M_AXIS_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |S_AXIS_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |S_AXIS_V_dest_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |S_AXIS_V_id_V_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |S_AXIS_V_keep_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |S_AXIS_V_strb_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |S_AXIS_V_user_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |exitcond1_fu_404_p2               |   icmp   |      0|  0|  18|          17|          18|
    |exitcond_fu_539_p2                |   icmp   |      0|  0|  18|          17|          18|
    |tmp_2_i_fu_499_p2                 |   icmp   |      0|  0|  11|           8|           2|
    |tmp_4_fu_556_p2                   |   icmp   |      0|  0|  18|          17|          16|
    |tmp_4_i_fu_516_p2                 |   icmp   |      0|  0|  11|           8|           2|
    |tmp_6_i_fu_533_p2                 |   icmp   |      0|  0|  11|           8|           2|
    |tmp_i_16_fu_482_p2                |   icmp   |      0|  0|  11|           8|           2|
    |tmp_s_fu_398_p2                   |   icmp   |      0|  0|  13|          16|           2|
    |tmp_last_V_fu_562_p2              |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 400|         234|         109|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |M_AXIS_TDATA_blk_n                   |    9|          2|    1|          2|
    |M_AXIS_V_data_V_1_data_out           |    9|          2|   32|         64|
    |M_AXIS_V_data_V_1_state              |   15|          3|    2|          6|
    |M_AXIS_V_dest_V_1_data_out           |    9|          2|    1|          2|
    |M_AXIS_V_dest_V_1_state              |   15|          3|    2|          6|
    |M_AXIS_V_id_V_1_data_out             |    9|          2|    1|          2|
    |M_AXIS_V_id_V_1_state                |   15|          3|    2|          6|
    |M_AXIS_V_keep_V_1_data_out           |    9|          2|    4|          8|
    |M_AXIS_V_keep_V_1_state              |   15|          3|    2|          6|
    |M_AXIS_V_last_V_1_data_out           |    9|          2|    1|          2|
    |M_AXIS_V_last_V_1_state              |   15|          3|    2|          6|
    |M_AXIS_V_strb_V_1_data_out           |    9|          2|    4|          8|
    |M_AXIS_V_strb_V_1_state              |   15|          3|    2|          6|
    |M_AXIS_V_user_V_1_data_out           |    9|          2|    1|          2|
    |M_AXIS_V_user_V_1_state              |   15|          3|    2|          6|
    |S_AXIS_TDATA_blk_n                   |    9|          2|    1|          2|
    |S_AXIS_V_data_V_0_data_out           |    9|          2|   32|         64|
    |S_AXIS_V_data_V_0_state              |   15|          3|    2|          6|
    |S_AXIS_V_dest_V_0_data_out           |    9|          2|    1|          2|
    |S_AXIS_V_dest_V_0_state              |   15|          3|    2|          6|
    |S_AXIS_V_id_V_0_data_out             |    9|          2|    1|          2|
    |S_AXIS_V_id_V_0_state                |   15|          3|    2|          6|
    |S_AXIS_V_keep_V_0_data_out           |    9|          2|    4|          8|
    |S_AXIS_V_keep_V_0_state              |   15|          3|    2|          6|
    |S_AXIS_V_strb_V_0_data_out           |    9|          2|    4|          8|
    |S_AXIS_V_strb_V_0_state              |   15|          3|    2|          6|
    |S_AXIS_V_user_V_0_data_out           |    9|          2|    1|          2|
    |S_AXIS_V_user_V_0_state              |   15|          3|    2|          6|
    |ap_NS_fsm                            |  109|         23|    1|         23|
    |array2_address0                      |   15|          3|   16|         48|
    |array2_ce0                           |   15|          3|    1|          3|
    |array2_we0                           |    9|          2|    1|          2|
    |count_1_address0                     |   21|          4|    8|         32|
    |count_1_ce0                          |   21|          4|    1|          4|
    |count_1_ce1                          |    9|          2|    1|          2|
    |count_1_d0                           |   21|          4|   32|        128|
    |count_1_we0                          |   21|          4|    1|          4|
    |count_1_we1                          |    9|          2|    1|          2|
    |count_2_address0                     |   21|          4|    8|         32|
    |count_2_ce0                          |   21|          4|    1|          4|
    |count_2_ce1                          |    9|          2|    1|          2|
    |count_2_d0                           |   21|          4|   32|        128|
    |count_2_we0                          |   21|          4|    1|          4|
    |count_2_we1                          |    9|          2|    1|          2|
    |count_3_address0                     |   21|          4|    8|         32|
    |count_3_ce0                          |   21|          4|    1|          4|
    |count_3_ce1                          |    9|          2|    1|          2|
    |count_3_d0                           |   21|          4|   32|        128|
    |count_3_we0                          |   21|          4|    1|          4|
    |count_3_we1                          |    9|          2|    1|          2|
    |count_4_address0                     |   21|          4|    8|         32|
    |count_4_ce0                          |   21|          4|    1|          4|
    |count_4_ce1                          |    9|          2|    1|          2|
    |count_4_d0                           |   21|          4|   32|        128|
    |count_4_we0                          |   21|          4|    1|          4|
    |count_4_we1                          |    9|          2|    1|          2|
    |grp_sort_occ_v2_fu_375_array_src_q0  |   15|          3|   32|         96|
    |grp_sort_occ_v2_fu_375_count_q0      |   27|          5|   32|        160|
    |grp_sort_occ_v2_fu_375_shift         |   27|          5|    6|         30|
    |i_1_reg_355                          |    9|          2|   17|         34|
    |i_reg_288                            |    9|          2|   17|         34|
    |invdar2_i_reg_311                    |    9|          2|    8|         16|
    |invdar5_i_reg_322                    |    9|          2|    8|         16|
    |invdar8_i_reg_333                    |    9|          2|    8|         16|
    |invdar_i_reg_300                     |    9|          2|    8|         16|
    |invdar_reg_277                       |    9|          2|   16|         32|
    |tab_address0                         |   38|          7|   16|        112|
    |tab_ce0                              |   27|          5|    1|          5|
    |tab_d0                               |   21|          4|   32|        128|
    |tab_we0                              |   15|          3|    1|          3|
    |val_4_reg_344                        |    9|          2|    1|          2|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                | 1128|        228|  513|       1720|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |M_AXIS_V_data_V_1_payload_A           |  32|   0|   32|          0|
    |M_AXIS_V_data_V_1_payload_B           |  32|   0|   32|          0|
    |M_AXIS_V_data_V_1_sel_rd              |   1|   0|    1|          0|
    |M_AXIS_V_data_V_1_sel_wr              |   1|   0|    1|          0|
    |M_AXIS_V_data_V_1_state               |   2|   0|    2|          0|
    |M_AXIS_V_dest_V_1_payload_A           |   1|   0|    1|          0|
    |M_AXIS_V_dest_V_1_payload_B           |   1|   0|    1|          0|
    |M_AXIS_V_dest_V_1_sel_rd              |   1|   0|    1|          0|
    |M_AXIS_V_dest_V_1_sel_wr              |   1|   0|    1|          0|
    |M_AXIS_V_dest_V_1_state               |   2|   0|    2|          0|
    |M_AXIS_V_id_V_1_payload_A             |   1|   0|    1|          0|
    |M_AXIS_V_id_V_1_payload_B             |   1|   0|    1|          0|
    |M_AXIS_V_id_V_1_sel_rd                |   1|   0|    1|          0|
    |M_AXIS_V_id_V_1_sel_wr                |   1|   0|    1|          0|
    |M_AXIS_V_id_V_1_state                 |   2|   0|    2|          0|
    |M_AXIS_V_keep_V_1_payload_A           |   4|   0|    4|          0|
    |M_AXIS_V_keep_V_1_payload_B           |   4|   0|    4|          0|
    |M_AXIS_V_keep_V_1_sel_rd              |   1|   0|    1|          0|
    |M_AXIS_V_keep_V_1_sel_wr              |   1|   0|    1|          0|
    |M_AXIS_V_keep_V_1_state               |   2|   0|    2|          0|
    |M_AXIS_V_last_V_1_payload_A           |   1|   0|    1|          0|
    |M_AXIS_V_last_V_1_payload_B           |   1|   0|    1|          0|
    |M_AXIS_V_last_V_1_sel_rd              |   1|   0|    1|          0|
    |M_AXIS_V_last_V_1_sel_wr              |   1|   0|    1|          0|
    |M_AXIS_V_last_V_1_state               |   2|   0|    2|          0|
    |M_AXIS_V_strb_V_1_payload_A           |   4|   0|    4|          0|
    |M_AXIS_V_strb_V_1_payload_B           |   4|   0|    4|          0|
    |M_AXIS_V_strb_V_1_sel_rd              |   1|   0|    1|          0|
    |M_AXIS_V_strb_V_1_sel_wr              |   1|   0|    1|          0|
    |M_AXIS_V_strb_V_1_state               |   2|   0|    2|          0|
    |M_AXIS_V_user_V_1_payload_A           |   1|   0|    1|          0|
    |M_AXIS_V_user_V_1_payload_B           |   1|   0|    1|          0|
    |M_AXIS_V_user_V_1_sel_rd              |   1|   0|    1|          0|
    |M_AXIS_V_user_V_1_sel_wr              |   1|   0|    1|          0|
    |M_AXIS_V_user_V_1_state               |   2|   0|    2|          0|
    |S_AXIS_V_data_V_0_payload_A           |  32|   0|   32|          0|
    |S_AXIS_V_data_V_0_payload_B           |  32|   0|   32|          0|
    |S_AXIS_V_data_V_0_sel_rd              |   1|   0|    1|          0|
    |S_AXIS_V_data_V_0_sel_wr              |   1|   0|    1|          0|
    |S_AXIS_V_data_V_0_state               |   2|   0|    2|          0|
    |S_AXIS_V_dest_V_0_payload_A           |   1|   0|    1|          0|
    |S_AXIS_V_dest_V_0_payload_B           |   1|   0|    1|          0|
    |S_AXIS_V_dest_V_0_sel_rd              |   1|   0|    1|          0|
    |S_AXIS_V_dest_V_0_sel_wr              |   1|   0|    1|          0|
    |S_AXIS_V_dest_V_0_state               |   2|   0|    2|          0|
    |S_AXIS_V_id_V_0_payload_A             |   1|   0|    1|          0|
    |S_AXIS_V_id_V_0_payload_B             |   1|   0|    1|          0|
    |S_AXIS_V_id_V_0_sel_rd                |   1|   0|    1|          0|
    |S_AXIS_V_id_V_0_sel_wr                |   1|   0|    1|          0|
    |S_AXIS_V_id_V_0_state                 |   2|   0|    2|          0|
    |S_AXIS_V_keep_V_0_payload_A           |   4|   0|    4|          0|
    |S_AXIS_V_keep_V_0_payload_B           |   4|   0|    4|          0|
    |S_AXIS_V_keep_V_0_sel_rd              |   1|   0|    1|          0|
    |S_AXIS_V_keep_V_0_sel_wr              |   1|   0|    1|          0|
    |S_AXIS_V_keep_V_0_state               |   2|   0|    2|          0|
    |S_AXIS_V_strb_V_0_payload_A           |   4|   0|    4|          0|
    |S_AXIS_V_strb_V_0_payload_B           |   4|   0|    4|          0|
    |S_AXIS_V_strb_V_0_sel_rd              |   1|   0|    1|          0|
    |S_AXIS_V_strb_V_0_sel_wr              |   1|   0|    1|          0|
    |S_AXIS_V_strb_V_0_state               |   2|   0|    2|          0|
    |S_AXIS_V_user_V_0_payload_A           |   1|   0|    1|          0|
    |S_AXIS_V_user_V_0_payload_B           |   1|   0|    1|          0|
    |S_AXIS_V_user_V_0_sel_rd              |   1|   0|    1|          0|
    |S_AXIS_V_user_V_0_sel_wr              |   1|   0|    1|          0|
    |S_AXIS_V_user_V_0_state               |   2|   0|    2|          0|
    |ap_CS_fsm                             |  22|   0|   22|          0|
    |grp_count_occ_v2_fu_366_ap_start_reg  |   1|   0|    1|          0|
    |grp_sort_occ_v2_fu_375_ap_start_reg   |   1|   0|    1|          0|
    |i_1_reg_355                           |  17|   0|   17|          0|
    |i_2_reg_629                           |  17|   0|   17|          0|
    |i_3_reg_669                           |  17|   0|   17|          0|
    |i_reg_288                             |  17|   0|   17|          0|
    |invdar2_i_reg_311                     |   8|   0|    8|          0|
    |invdar5_i_reg_322                     |   8|   0|    8|          0|
    |invdar8_i_reg_333                     |   8|   0|    8|          0|
    |invdar_i_reg_300                      |   8|   0|    8|          0|
    |invdar_reg_277                        |  16|   0|   16|          0|
    |tmp_dest_V_fu_150                     |   1|   0|    1|          0|
    |tmp_id_V_fu_146                       |   1|   0|    1|          0|
    |tmp_keep_V_fu_134                     |   4|   0|    4|          0|
    |tmp_last_V_reg_679                    |   1|   0|    1|          0|
    |tmp_strb_V_fu_138                     |   4|   0|    4|          0|
    |tmp_user_V_fu_142                     |   1|   0|    1|          0|
    |val_4_reg_344                         |   1|   0|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 379|   0|  379|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+-----------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+---------------+-----+-----+--------------+-----------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |     HLS_sort    | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |     HLS_sort    | return value |
|S_AXIS_TDATA   |  in |   32|     axis     | S_AXIS_V_data_V |    pointer   |
|S_AXIS_TVALID  |  in |    1|     axis     | S_AXIS_V_dest_V |    pointer   |
|S_AXIS_TREADY  | out |    1|     axis     | S_AXIS_V_dest_V |    pointer   |
|S_AXIS_TDEST   |  in |    1|     axis     | S_AXIS_V_dest_V |    pointer   |
|S_AXIS_TKEEP   |  in |    4|     axis     | S_AXIS_V_keep_V |    pointer   |
|S_AXIS_TSTRB   |  in |    4|     axis     | S_AXIS_V_strb_V |    pointer   |
|S_AXIS_TUSER   |  in |    1|     axis     | S_AXIS_V_user_V |    pointer   |
|S_AXIS_TLAST   |  in |    1|     axis     | S_AXIS_V_last_V |    pointer   |
|S_AXIS_TID     |  in |    1|     axis     |  S_AXIS_V_id_V  |    pointer   |
|M_AXIS_TDATA   | out |   32|     axis     | M_AXIS_V_data_V |    pointer   |
|M_AXIS_TVALID  | out |    1|     axis     | M_AXIS_V_dest_V |    pointer   |
|M_AXIS_TREADY  |  in |    1|     axis     | M_AXIS_V_dest_V |    pointer   |
|M_AXIS_TDEST   | out |    1|     axis     | M_AXIS_V_dest_V |    pointer   |
|M_AXIS_TKEEP   | out |    4|     axis     | M_AXIS_V_keep_V |    pointer   |
|M_AXIS_TSTRB   | out |    4|     axis     | M_AXIS_V_strb_V |    pointer   |
|M_AXIS_TUSER   | out |    1|     axis     | M_AXIS_V_user_V |    pointer   |
|M_AXIS_TLAST   | out |    1|     axis     | M_AXIS_V_last_V |    pointer   |
|M_AXIS_TID     | out |    1|     axis     |  M_AXIS_V_id_V  |    pointer   |
+---------------+-----+-----+--------------+-----------------+--------------+

