ddr3_dimm_micron_sim.sh - Script generated by export_simulation (Vivado v2022.1 (64-bit)-id)

INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ajacobo/Desktop/UberDDR3/testbench/ddr3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ajacobo/Desktop/UberDDR3/testbench/ddr3_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ajacobo/Desktop/UberDDR3/testbench/ddr3_dimm_micron_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_dimm_micron_sim
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt auto -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ddr3_dimm_micron_sim xil_defaultlib.ddr3_dimm_micron_sim xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 14 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:217]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:218]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:220]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:221]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:338]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:339]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:341]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:342]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:479]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:482]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:483]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:484]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:485]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:757]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:758]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:760]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:761]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:762]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:763]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:764]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:912]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:913]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:916]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:917]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:918]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dqs_n' [/home/ajacobo/Desktop/UberDDR3/testbench/ddr3_dimm_micron_sim.sv:264]
WARNING: [VRFC 10-5021] port 'scl' is not connected on this instance [/home/ajacobo/Desktop/UberDDR3/testbench/ddr3_dimm_micron_sim.sv:251]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ddr3_controller(CONTROLLER_CLK_P...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module unisims_ver.ODELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OBUFDS
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.ODELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IOBUF(IBUF_LOW_PWR="FALSE",SLEW=...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(DATA_WIDTH=8,INTERFACE...
Compiling module unisims_ver.OBUF(SLEW="FAST")
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.ODELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IOBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.ddr3_phy(CONTROLLER_CLK_PERIOD=5...
Compiling module xil_defaultlib.ddr3_top(CONTROLLER_CLK_PERIOD=5...
Compiling module xil_defaultlib.ddr3_default
Compiling module xil_defaultlib.ddr3(FLY_BY_DELAY=50)
Compiling module xil_defaultlib.ddr3(FLY_BY_DELAY=100)
Compiling module xil_defaultlib.ddr3(FLY_BY_DELAY=150)
Compiling module xil_defaultlib.ddr3(FLY_BY_DELAY=200)
Compiling module xil_defaultlib.ddr3(FLY_BY_DELAY=250)
Compiling module xil_defaultlib.ddr3(FLY_BY_DELAY=300)
Compiling module xil_defaultlib.ddr3(FLY_BY_DELAY=350)
Compiling module xil_defaultlib.ddr3_module_default
Compiling module xil_defaultlib.ddr3_dimm_micron_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ddr3_dimm_micron_sim

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/ddr3_dimm_micron_sim/xsim_script.tcl
# xsim {ddr3_dimm_micron_sim} -autoloadwcfg -tclbatch {cmd.tcl} -key {Behavioral:sim_1:Functional:ddr3_dimm_micron_sim}
Time resolution is 1 ps
source cmd.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
## run -all

CONTROLLER PARAMETERS:
-----------------------------
CONTROLLER_CLK_PERIOD = 5000
DDR3_CLK_PERIOD = 1250
ROW_BITS = 16
COL_BITS = 10
BA_BITS = 3
BYTE_LANES = 8
AUX_WIDTH = 16
MICRON_SIM = 1
ODELAY_SUPPORTED = 1
SECOND_WISHBONE = 0
WB2_ADDR_BITS = 7
WB2_DATA_BITS = 32
ECC_ENABLE = 0
ECC_INFORMATION_BITS = 57
WB_ERROR = 1

CONTROLLER LOCALPARAMS:
-----------------------------
wb_addr_bits = 26
wb_data_bits = 512
wb_sel_bits  = 64
wb2_sel_bits = 4
DQ_BITS = 8
row_bank_col = 1

COMMAND SLOTS:
-----------------------------
READ_SLOT = 1
WRITE_SLOT = 0
ACTIVATE_SLOT = 2
PRECHARGE_SLOT = 3
REMAINING_SLOT = 0

DELAYS:
-----------------------------
CL = 11
CWL = 8
PRECHARGE_TO_ACTIVATE_DELAY = 2
ACTIVATE_TO_WRITE_DELAY = 3
ACTIVATE_TO_READ_DELAY =  2
ACTIVATE_TO_PRECHARGE_DELAY =  6
ACTIVATE_TO_ACTIVATE_DELAY =  1
READ_TO_WRITE_DELAY = 2
READ_TO_READ_DELAY = 0
READ_TO_PRECHARGE_DELAY = 0
WRITE_TO_WRITE_DELAY = 0
WRITE_TO_READ_DELAY = 4
WRITE_TO_PRECHARGE_DELAY = 5
STAGE2_DATA_DEPTH = 2
READ_ACK_PIPE_WIDTH = 7


DDR3 TOP PARAMETERS:
-----------------------------
CONTROLLER_CLK_PERIOD = 5000
DDR3_CLK_PERIOD = 1250
ROW_BITS = 16
COL_BITS = 10
BA_BITS = 3
BYTE_LANES = 8
AUX_WIDTH = 16
WB2_ADDR_BITS = 7
WB2_DATA_BITS = 32
MICRON_SIM = 1
ODELAY_SUPPORTED = 1
SECOND_WISHBONE = 0
WB_ERROR = 1
SKIP_INTERNAL_TEST = 0
ECC_ENABLE = 0
DIC = 0
RTT_NOM = 3
DUAL_RANK_DIMM = 0
End of DDR3 TOP PARAMETERS
-----------------------------

DDR3 TOP PARAMETERS:
-----------------------------
CONTROLLER_CLK_PERIOD = 5000
DDR3_CLK_PERIOD = 1250
ROW_BITS = 16
COL_BITS = 10
BA_BITS = 3
BYTE_LANES = 8
AUX_WIDTH = 16
WB2_ADDR_BITS = 7
WB2_DATA_BITS = 32
MICRON_SIM = 1
ODELAY_SUPPORTED = 1
SECOND_WISHBONE = 0
WB_ERROR = 1
SKIP_INTERNAL_TEST = 0
ECC_ENABLE = 0
DIC = 0
RTT_NOM = 3
SELF_REFRESH = 0
DUAL_RANK_DIMM = 0
End of DDR3 TOP PARAMETERS
-----------------------------
ddr3_dimm_micron_sim.ddr3_module.U1R0.file_io_open: at time                    0 WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U2R0.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U3R0.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U4R0.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U6R0.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U7R0.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U8R0.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U9R0.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U1R1.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U2R1.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U3R1.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U4R1.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U6R1.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U7R1.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U8R1.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U9R1.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
[x ps] MRS -> [101350 ps] MRS -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.reset at time 455200.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U1R1.reset at time 455200.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U2R1.reset at time 455200.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U3R1.reset at time 455200.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U4R1.reset at time 455200.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U6R1.reset at time 455200.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U7R1.reset at time 455200.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U8R1.reset at time 455200.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U9R1.reset at time 455200.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U2R0.reset at time 455250.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U3R0.reset at time 455300.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U4R0.reset at time 455350.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U6R0.reset at time 455400.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U7R0.reset at time 455450.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U8R0.reset at time 455500.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U9R0.reset at time 455550.0 ps WARNING: 200 us is required before RST_N goes inactive.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.cmd_task at time 1464550.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
ddr3_dimm_micron_sim.ddr3_module.U2R0.cmd_task at time 1464600.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
ddr3_dimm_micron_sim.ddr3_module.U3R0.cmd_task at time 1464650.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
ddr3_dimm_micron_sim.ddr3_module.U4R0.cmd_task at time 1464700.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
ddr3_dimm_micron_sim.ddr3_module.U6R0.cmd_task at time 1464750.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
ddr3_dimm_micron_sim.ddr3_module.U7R0.cmd_task at time 1464800.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
ddr3_dimm_micron_sim.ddr3_module.U8R0.cmd_task at time 1464850.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
ddr3_dimm_micron_sim.ddr3_module.U9R0.cmd_task at time 1464900.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
[ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] MRS -> ddr3_dimm_micron_sim.ddr3_module.U1R0.cmd_task: at time 1829550.0 ps WARNING: Load Mode 2 Auto Self Refresh is not modeled
ddr3_dimm_micron_sim.ddr3_module.U2R0.cmd_task: at time 1829600.0 ps WARNING: Load Mode 2 Auto Self Refresh is not modeled
ddr3_dimm_micron_sim.ddr3_module.U3R0.cmd_task: at time 1829650.0 ps WARNING: Load Mode 2 Auto Self Refresh is not modeled
ddr3_dimm_micron_sim.ddr3_module.U4R0.cmd_task: at time 1829700.0 ps WARNING: Load Mode 2 Auto Self Refresh is not modeled
ddr3_dimm_micron_sim.ddr3_module.U6R0.cmd_task: at time 1829750.0 ps WARNING: Load Mode 2 Auto Self Refresh is not modeled
ddr3_dimm_micron_sim.ddr3_module.U7R0.cmd_task: at time 1829800.0 ps WARNING: Load Mode 2 Auto Self Refresh is not modeled
ddr3_dimm_micron_sim.ddr3_module.U8R0.cmd_task: at time 1829850.0 ps WARNING: Load Mode 2 Auto Self Refresh is not modeled
ddr3_dimm_micron_sim.ddr3_module.U9R0.cmd_task: at time 1829900.0 ps WARNING: Load Mode 2 Auto Self Refresh is not modeled
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] MRS -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] MRS -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] MRS -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] ZQC -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] MRS -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] MRS -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] MRS -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28591034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28591034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28591034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28591050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28591100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28591150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28596034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28596034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28596034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28596050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28596100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28596150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28601034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28601034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28601034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28601050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28601100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28601150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28606034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28606034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28606034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28606050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28606100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28606150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28611034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28611034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28611034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28611050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28611100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28611150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28616034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28616034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28616034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28616050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28616100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28616150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28621034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28621034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28621034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28621050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28621100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28621150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28626034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28626034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28626034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28626050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28626100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28626150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28631034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28631034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28631034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28631050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28631100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28631150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28636034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28636034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28636034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28636050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28636100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28636150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28641034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28641034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28641034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28641050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28641100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28641150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28646034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28646034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28646034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28646050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28646100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28646150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28651034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28651034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28651034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28651050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28651100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28651150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28656034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28656034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28656034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28656050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28656100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28656150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28661034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28661034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28661034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28661050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28661100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28661150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28666034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28666034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28666034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28666050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28666100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28666150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28671034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28671034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28671034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28671050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28671100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28671150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28676034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28676034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28676034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28676050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28676100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28676150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28706034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28706034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28706034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28706050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28706100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28706150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28711034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28711034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28711034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28711050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28711100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28711150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28716034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28716034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28716034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28716050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28716100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28716150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28721034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28721034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28721034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28721050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28721100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28721150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28726034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28726034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28726034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28726050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28726100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28726150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28731034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28731034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28731034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28731050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28731100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28731150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28736034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28736034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28736034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28736050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28736100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28736150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28741034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28741034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28741034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28741050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28741100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28741150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28746034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28746034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28746034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28746050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28746100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28746150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28751034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28751034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28751034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28751050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28751100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28751150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28756034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28756034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28756034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28756050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28756100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28756150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28761034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28761034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28761034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28761050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28761100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28761150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28766034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28766034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28766034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28766050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28766100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28766150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28771034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28771034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28771034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28771050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28771100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28771150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28776034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28776034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28776034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28776050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28776100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28776150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28781034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28781034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28781034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28781050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28781100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28781150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28786034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28786034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28786034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28786050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28786100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28786150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28791034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28791034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28791034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28791050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28791100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28791150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28816034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28816034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28816034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28816050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28816100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28816150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28821034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28821034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28821034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28821050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28821100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28821150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28826034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28826034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28826034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28826050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28826100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28826150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28831034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28831034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28831034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28831050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28831100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28831150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28836034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28836034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28836034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28836050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28836100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28836150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28841034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28841034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28841034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28841050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28841100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28841150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28846034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28846034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28846034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28846050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28846100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28846150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28851034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28851034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28851034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28851050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28851100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28851150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28856034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28856034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28856034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28856050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28856100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28856150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28861034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28861034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28861034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28861050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28861100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28861150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28866034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28866034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28866034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28866050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28866100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28866150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28871034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28871034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28871034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28871050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28871100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28871150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28876034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28876034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28876034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28876050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28876100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28876150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28881034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28881034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28881034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28881050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28881100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28881150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28886034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28886034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28886034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28886050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28886100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28886150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28891034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28891034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28891034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28891050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28891100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28891150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28896034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28896034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28896034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28896050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28896100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28896150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28901034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28901034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28901034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28901050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28901100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28901150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28926034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28926034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28926034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28926050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28926100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28926150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 28926425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28931034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28931034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28931034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28931050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28931100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28931150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 28931425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28936034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28936034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28936034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28936050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28936100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28936150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 28936425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28941034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28941034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28941034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28941050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28941100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28941150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 28941425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28946034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28946034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28946034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28946050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28946100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28946150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 28946425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28951034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28951034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28951034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28951050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28951100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28951150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 28951425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28956034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28956034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28956034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28956050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28956100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28956150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 28956425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28961034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28961034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28961034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28961050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28961100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28961150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 28961425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28966034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28966034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28966034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28966050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28966100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28966150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 28966425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28971034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28971034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28971034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28971050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28971100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28971150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 28971425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28976034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28976034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28976034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28976050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28976100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28976150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 28976425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28981034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28981034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28981034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28981050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28981100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28981150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 28981425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28986034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28986034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28986034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28986050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28986100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28986150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 28986425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28991034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28991034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28991034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28991050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28991100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28991150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 28991425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 28996034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 28996034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 28996034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 28996050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 28996100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 28996150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 28996425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29001034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29001034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29001034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29001050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29001100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29001150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29001425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29006034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29006034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29006034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29006050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29006100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29006150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29006425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29011034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29011034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29011034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29011050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29011100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29011150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29011425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29036034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29036034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29036034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29036050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29036100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29036150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29036425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29041034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29041034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29041034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29041050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29041100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29041150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29041425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29046034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29046034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29046034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29046050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29046100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29046150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29046425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29051034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29051034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29051034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29051050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29051100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29051150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29051425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29056034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29056034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29056034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29056050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29056100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29056150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29056425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29061034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29061034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29061034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29061050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29061100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29061150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29061425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29066034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29066034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29066034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29066050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29066100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29066150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29066425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29071034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29071034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29071034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29071050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29071100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29071150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29071425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29076034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29076034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29076034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29076050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29076100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29076150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29076425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29081034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29081034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29081034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29081050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29081100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29081150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29081425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29086034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29086034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29086034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29086050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29086100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29086150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29086425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29091034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29091034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29091034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29091050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29091100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29091150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29091425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29096034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29096034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29096034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29096050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29096100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29096150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29096425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29101034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29101034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29101034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29101050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29101100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29101150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29101425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29106034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29106034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29106034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29106050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29106100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29106150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29106425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29111034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29111034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29111034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29111050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29111100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29111150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29111425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29116034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29116034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29116034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29116050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29116100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29116150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29116425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29121034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29121034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29121034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29121050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29121100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29121150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29121425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29146034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29146034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29146034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29146050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29146100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29146150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29146425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29151034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29151034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29151034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29151050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29151100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29151150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29151425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29156034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29156034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29156034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29156050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29156100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29156150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29156425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29161034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29161034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29161034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29161050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29161100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29161150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29161425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29166034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29166034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29166034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29166050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29166100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29166150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29166425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29171034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29171034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29171034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29171050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29171100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29171150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29171425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29176034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29176034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29176034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29176050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29176100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29176150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29176425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29181034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29181034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29181034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29181050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29181100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29181150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29181425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29186034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29186034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29186034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29186050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29186100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29186150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29186425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29191034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29191034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29191034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29191050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29191100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29191150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29191425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29196034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29196034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29196034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29196050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29196100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29196150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29196425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29201034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29201034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29201034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29201050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29201100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29201150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29201425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29206034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29206034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29206034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29206050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29206100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29206150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29206425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29211034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29211034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29211034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29211050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29211100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29211150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29211425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29216034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29216034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29216034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29216050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29216100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29216150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29216425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29221034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29221034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29221034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29221050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29221100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29221150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29221425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29226034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29226034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29226034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29226050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29226100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29226150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29226425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29231034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29231034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29231034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29231050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29231100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29231150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29231425.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29256034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29256034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29256034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29256050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29256100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29256150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29256502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29261034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29261034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29261034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29261050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29261100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29261150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29261502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29266034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29266034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29266034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29266050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29266100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29266150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29266502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29271034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29271034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29271034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29271050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29271100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29271150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29271502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29276034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29276034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29276034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29276050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29276100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29276150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29276502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29281034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29281034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29281034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29281050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29281100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29281150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29281502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29286034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29286034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29286034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29286050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29286100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29286150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29286502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29291034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29291034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29291034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29291050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29291100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29291150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29291502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29296034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29296034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29296034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29296050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29296100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29296150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29296502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29301034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29301034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29301034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29301050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29301100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29301150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29301502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29306034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29306034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29306034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29306050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29306100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29306150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29306502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29311034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29311034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29311034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29311050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29311100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29311150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29311502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29316034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29316034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29316034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29316050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29316100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29316150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29316502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29321034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29321034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29321034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29321050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29321100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29321150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29321502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29326034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29326034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29326034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29326050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29326100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29326150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29326502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29331034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29331034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29331034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29331050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29331100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29331150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29331502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29336034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29336034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29336034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29336050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29336100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29336150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29336502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29341034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29341034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29341034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29341050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29341100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29341150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29341502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29371034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29371034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29371034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29371050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29371100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29371150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29371580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29376034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29376034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29376034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29376050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29376100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29376150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29376580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29381034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29381034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29381034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29381050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29381100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29381150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29381580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29386034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29386034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29386034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29386050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29386100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29386150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29386580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29391034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29391034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29391034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29391050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29391100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29391150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29391580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29396034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29396034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29396034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29396050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29396100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29396150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29396580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29401034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29401034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29401034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29401050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29401100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29401150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29401580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29406034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29406034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29406034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29406050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29406100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29406150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29406580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29411034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29411034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29411034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29411050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29411100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29411150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29411580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29416034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29416034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29416034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29416050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29416100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29416150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29416580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29421034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29421034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29421034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29421050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29421100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29421150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29421580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29426034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29426034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29426034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29426050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29426100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29426150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29426580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29431034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29431034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29431034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29431050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29431100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29431150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29431580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29436034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29436034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29436034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29436050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29436100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29436150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29436580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29441034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29441034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29441034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29441050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29441100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29441150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29441580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29446034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29446034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29446034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29446050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29446100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29446150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29446580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29451034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29451034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29451034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29451050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29451100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29451150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29451580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29456034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29456034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29456034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29456050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29456100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29456150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 29456580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29481034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29481034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29481034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29481050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29481100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29481150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29486034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29486034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29486034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29486050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29486100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29486150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29491034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29491034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29491034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29491050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29491100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29491150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29496034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29496034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29496034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29496050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29496100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29496150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29501034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29501034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29501034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29501050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29501100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29501150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29506034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29506034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29506034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29506050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29506100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29506150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29511034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29511034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29511034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29511050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29511100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29511150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29516034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29516034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29516034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29516050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29516100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29516150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29521034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29521034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29521034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29521050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29521100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29521150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29526034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29526034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29526034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29526050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29526100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29526150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29531034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29531034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29531034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29531050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29531100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29531150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29536034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29536034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29536034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29536050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29536100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29536150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29541034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29541034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29541034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29541050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29541100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29541150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29546034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29546034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29546034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29546050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29546100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29546150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29551034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29551034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29551034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29551050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29551100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29551150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29556034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29556034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29556034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29556050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29556100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29556150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29561034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29561034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29561034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29561050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29561100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29561150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29566034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29566034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29566034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29566050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29566100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29566150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29591034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29591034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29591034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29591050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29591100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29591150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29596034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29596034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29596034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29596050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29596100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29596150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29601034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29601034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29601034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29601050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29601100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29601150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29606034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29606034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29606034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29606050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29606100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29606150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29611034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29611034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29611034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29611050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29611100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29611150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29616034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29616034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29616034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29616050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29616100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29616150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29621034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29621034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29621034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29621050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29621100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29621150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29626034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29626034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29626034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29626050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29626100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29626150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29631034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29631034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29631034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29631050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29631100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29631150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29636034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29636034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29636034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29636050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29636100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29636150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29641034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29641034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29641034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29641050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29641100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29641150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29646034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29646034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29646034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29646050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29646100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29646150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29651034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29651034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29651034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29651050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29651100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29651150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29656034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29656034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29656034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29656050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29656100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29656150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29661034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29661034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29661034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29661050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29661100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29661150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29666034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29666034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29666034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29666050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29666100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29666150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29671034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29671034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29671034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29671050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29671100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29671150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29676034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29676034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29676034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29676050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29676100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29676150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29701034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29701034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29701034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29701050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29701100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29701150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29706034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29706034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29706034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29706050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29706100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29706150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29711034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29711034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29711034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29711050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29711100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29711150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29716034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29716034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29716034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29716050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29716100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29716150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29721034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29721034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29721034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29721050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29721100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29721150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29726034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29726034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29726034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29726050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29726100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29726150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29731034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29731034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29731034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29731050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29731100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29731150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29736034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29736034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29736034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29736050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29736100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29736150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29741034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29741034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29741034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29741050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29741100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29741150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29746034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29746034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29746034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29746050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29746100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29746150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29751034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29751034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29751034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29751050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29751100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29751150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29756034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29756034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29756034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29756050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29756100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29756150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29761034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29761034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29761034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29761050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29761100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29761150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29766034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29766034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29766034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29766050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29766100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29766150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29771034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29771034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29771034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29771050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29771100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29771150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29776034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29776034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29776034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29776050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29776100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29776150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29781034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29781034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29781034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29781050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29781100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29781150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29786034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29786034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29786034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29786050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29786100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29786150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29811034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29811034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29811034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29811050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29811100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29811150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29812050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29816034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29816034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29816034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29816050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29816100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29816150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29817050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29821034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29821034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29821034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29821050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29821100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29821150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29822050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29826034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29826034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29826034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29826050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29826100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29826150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29827050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29831034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29831034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29831034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29831050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29831100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29831150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29832050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29836034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29836034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29836034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29836050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29836100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29836150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29837050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29841034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29841034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29841034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29841050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29841100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29841150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29842050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29846034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29846034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29846034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29846050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29846100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29846150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29847050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29851034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29851034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29851034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29851050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29851100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29851150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29852050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29856034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29856034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29856034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29856050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29856100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29856150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29857050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29861034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29861034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29861034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29861050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29861100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29861150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29862050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29866034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29866034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29866034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29866050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29866100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29866150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29867050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29871034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29871034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29871034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29871050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29871100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29871150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29872050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29876034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29876034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29876034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29876050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29876100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29876150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29877050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29881034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29881034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29881034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29881050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29881100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29881150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29882050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29886034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29886034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29886034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29886050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29886100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29886150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29887050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29891034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29891034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29891034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29891050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29891100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29891150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29892050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29896034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29896034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29896034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29896050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29896100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29896150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29897050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29921034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29921034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29921034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29921050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29921100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29921150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29922050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29926034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29926034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29926034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29926050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29926100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29926150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29927050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29931034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29931034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29931034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29931050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29931100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29931150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29932050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29936034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29936034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29936034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29936050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29936100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29936150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29937050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29941034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29941034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29941034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29941050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29941100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29941150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29942050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29946034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29946034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29946034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29946050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29946100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29946150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29947050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29951034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29951034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29951034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29951050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29951100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29951150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29952050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29956034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29956034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29956034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29956050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29956100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29956150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29957050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29961034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29961034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29961034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29961050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29961100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29961150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29962050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29966034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29966034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29966034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29966050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29966100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29966150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29967050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29971034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29971034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29971034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29971050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29971100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29971150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29972050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29976034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29976034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29976034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29976050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29976100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29976150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29977050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29981034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29981034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29981034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29981050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29981100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29981150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29982050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29986034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29986034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29986034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29986050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29986100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29986150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29987050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29991034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29991034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29991034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29991050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29991100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29991150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29992050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 29996034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 29996034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 29996034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 29996050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 29996100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 29996150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 29997050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30001034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30001034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30001034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30001050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30001100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30001150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 30002050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30006034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30006034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30006034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30006050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30006100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30006150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 30007050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30031034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30031034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30031034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30031050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30031100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30031150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 30032050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30036034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30036034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30036034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30036050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30036100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30036150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 30037050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30041034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30041034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30041034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30041050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30041100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30041150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 30042050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30046034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30046034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30046034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30046050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30046100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30046150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 30047050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30051034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30051034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30051034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30051050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30051100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30051150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 30052050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30056034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30056034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30056034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30056050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30056100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30056150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 30057050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30061034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30061034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30061034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30061050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30061100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30061150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 30062050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30066034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30066034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30066034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30066050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30066100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30066150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 30067050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30071034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30071034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30071034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30071050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30071100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30071150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 30072050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30076034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30076034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30076034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30076050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30076100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30076150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 30077050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30081034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30081034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30081034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30081050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30081100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30081150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 30082050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30086034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30086034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30086034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30086050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30086100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30086150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 30087050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30091034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30091034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30091034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30091050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30091100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30091150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 30092050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30096034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30096034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30096034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30096050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30096100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30096150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 30097050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30101034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30101034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30101034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30101050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30101100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30101150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 30102050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30106034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30106034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30106034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30106050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30106100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30106150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 30107050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30111034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30111034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30111034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30111050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30111100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30111150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 30112050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30116034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30116034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30116034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30116050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30116100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30116150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 30117050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30141034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30141034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30141034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30141050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30141100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30141150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30142126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30146034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30146034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30146034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30146050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30146100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30146150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30147126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30151034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30151034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30151034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30151050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30151100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30151150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30152126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30156034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30156034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30156034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30156050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30156100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30156150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30157126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30161034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30161034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30161034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30161050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30161100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30161150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30162126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30166034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30166034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30166034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30166050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30166100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30166150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30167126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30171034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30171034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30171034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30171050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30171100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30171150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30172126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30176034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30176034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30176034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30176050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30176100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30176150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30177126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30181034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30181034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30181034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30181050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30181100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30181150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30182126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30186034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30186034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30186034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30186050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30186100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30186150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30187126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30191034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30191034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30191034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30191050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30191100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30191150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30192126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30196034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30196034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30196034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30196050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30196100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30196150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30197126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30201034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30201034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30201034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30201050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30201100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30201150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30202126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30206034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30206034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30206034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30206050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30206100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30206150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30207126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30211034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30211034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30211034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30211050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30211100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30211150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30212126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30216034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30216034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30216034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30216050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30216100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30216150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30217126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30221034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30221034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30221034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30221050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30221100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30221150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30222126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30226034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30226034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30226034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30226050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30226100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30226150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30227126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30256034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30256034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30256034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30256050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30256100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30256150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30257126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30261034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30261034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30261034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30261050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30261100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30261150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30262126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30266034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30266034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30266034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30266050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30266100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30266150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30267126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30271034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30271034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30271034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30271050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30271100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30271150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30272126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30276034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30276034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30276034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30276050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30276100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30276150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30277126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30281034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30281034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30281034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30281050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30281100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30281150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30282126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30286034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30286034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30286034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30286050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30286100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30286150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30287126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30291034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30291034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30291034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30291050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30291100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30291150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30292126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30296034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30296034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30296034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30296050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30296100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30296150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30297126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30301034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30301034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30301034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30301050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30301100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30301150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30302126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30306034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30306034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30306034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30306050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30306100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30306150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30307126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30311034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30311034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30311034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30311050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30311100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30311150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30312126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30316034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30316034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30316034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30316050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30316100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30316150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30317126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30321034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30321034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30321034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30321050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30321100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30321150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30322126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30326034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30326034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30326034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30326050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30326100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30326150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30327126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30331034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30331034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30331034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30331050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30331100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30331150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30332126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30336034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30336034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30336034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30336050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30336100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30336150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30337126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30341034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30341034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30341034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30341050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30341100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30341150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30342126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30366034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30366034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30366034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30366050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30366100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30366150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30367126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30371034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30371034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30371034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30371050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30371100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30371150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30372126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30376034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30376034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30376034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30376050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30376100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30376150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30377126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30381034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30381034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30381034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30381050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30381100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30381150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30382126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30386034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30386034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30386034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30386050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30386100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30386150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30387126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30391034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30391034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30391034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30391050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30391100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30391150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30392126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30396034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30396034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30396034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30396050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30396100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30396150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30397126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30401034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30401034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30401034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30401050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30401100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30401150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30402126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30406034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30406034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30406034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30406050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30406100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30406150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30407126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30411034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30411034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30411034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30411050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30411100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30411150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30412126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30416034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30416034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30416034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30416050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30416100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30416150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30417126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30421034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30421034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30421034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30421050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30421100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30421150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30422126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30426034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30426034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30426034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30426050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30426100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30426150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30427126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30431034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30431034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30431034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30431050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30431100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30431150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30432126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30436034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30436034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30436034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30436050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30436100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30436150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30437126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30441034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30441034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30441034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30441050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30441100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30441150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30442126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30446034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30446034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30446034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30446050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30446100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30446150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30447126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30451034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30451034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30451034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30451050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30451100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30451150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30452126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30476034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30476034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30476034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30476050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30476100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30476150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30477126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30481034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30481034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30481034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30481050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30481100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30481150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30482126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30486034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30486034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30486034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30486050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30486100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30486150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30487126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30491034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30491034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30491034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30491050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30491100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30491150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30492126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30496034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30496034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30496034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30496050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30496100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30496150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30497126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30501034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30501034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30501034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30501050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30501100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30501150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30502126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30506034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30506034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30506034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30506050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30506100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30506150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30507126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30511034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30511034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30511034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30511050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30511100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30511150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30512126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30516034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30516034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30516034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30516050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30516100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30516150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30517126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30521034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30521034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30521034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30521050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30521100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30521150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30522126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30526034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30526034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30526034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30526050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30526100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30526150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30527126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30531034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30531034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30531034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30531050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30531100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30531150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30532126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30536034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30536034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30536034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30536050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30536100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30536150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30537126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30541034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30541034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30541034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30541050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30541100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30541150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30542126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30546034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30546034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30546034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30546050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30546100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30546150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30547126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30551034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30551034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30551034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30551050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30551100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30551150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30552126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30556034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30556034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30556034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30556050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30556100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30556150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30557126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30561034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30561034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30561034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30561050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30561100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30561150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30562126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30586034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30586034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30586034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30586050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30586100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30586150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30587126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30591034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30591034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30591034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30591050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30591100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30591150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30592126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30596034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30596034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30596034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30596050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30596100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30596150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30597126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30601034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30601034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30601034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30601050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30601100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30601150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30602126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30606034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30606034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30606034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30606050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30606100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30606150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30607126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30611034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30611034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30611034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30611050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30611100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30611150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30612126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30616034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30616034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30616034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30616050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30616100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30616150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30617126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30621034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30621034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30621034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30621050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30621100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30621150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30622126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30626034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30626034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30626034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30626050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30626100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30626150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30627126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30631034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30631034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30631034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30631050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30631100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30631150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30632126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30636034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30636034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30636034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30636050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30636100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30636150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30637126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30641034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30641034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30641034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30641050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30641100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30641150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30642126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30646034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30646034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30646034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30646050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30646100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30646150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30647126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30651034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30651034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30651034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30651050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30651100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30651150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30652126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30656034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30656034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30656034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30656050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30656100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30656150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30657126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30661034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30661034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30661034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30661050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30661100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30661150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30662126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30666034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30666034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30666034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30666050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30666100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30666150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30667126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30671034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30671034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30671034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30671050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30671100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30671150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30672126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30696034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30696034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30696034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30696050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30696100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30696150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30697126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30701034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30701034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30701034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30701050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30701100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30701150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30702126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30706034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30706034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30706034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30706050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30706100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30706150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30707126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30711034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30711034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30711034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30711050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30711100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30711150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30712126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30716034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30716034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30716034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30716050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30716100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30716150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30717126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30721034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30721034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30721034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30721050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30721100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30721150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30722126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30726034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30726034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30726034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30726050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30726100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30726150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30727126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30731034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30731034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30731034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30731050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30731100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30731150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30732126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30736034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30736034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30736034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30736050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30736100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30736150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30737126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30741034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30741034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30741034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30741050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30741100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30741150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30742126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30746034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30746034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30746034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30746050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30746100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30746150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30747126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30751034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30751034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30751034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30751050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30751100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30751150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30752126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30756034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30756034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30756034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30756050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30756100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30756150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30757126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30761034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30761034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30761034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30761050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30761100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30761150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30762126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30766034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30766034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30766034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30766050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30766100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30766150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30767126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30771034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30771034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30771034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30771050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30771100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30771150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30772126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30776034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30776034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30776034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30776050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30776100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30776150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30777126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30781034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30781034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30781034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30781050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30781100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30781150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30782126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30806034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30806034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30806034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30806050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30806100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30806150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30806475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30807126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30811034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30811034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30811034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30811050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30811100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30811150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30811475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30812126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30816034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30816034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30816034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30816050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30816100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30816150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30816475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30817126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30821034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30821034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30821034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30821050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30821100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30821150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30821475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30822126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30826034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30826034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30826034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30826050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30826100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30826150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30826475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30827126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30831034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30831034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30831034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30831050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30831100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30831150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30831475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30832126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30836034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30836034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30836034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30836050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30836100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30836150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30836475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30837126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30841034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30841034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30841034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30841050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30841100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30841150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30841475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30842126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30846034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30846034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30846034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30846050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30846100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30846150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30846475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30847126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30851034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30851034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30851034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30851050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30851100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30851150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30851475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30852126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30856034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30856034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30856034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30856050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30856100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30856150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30856475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30857126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30861034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30861034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30861034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30861050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30861100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30861150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30861475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30862126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30866034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30866034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30866034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30866050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30866100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30866150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30866475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30867126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30871034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30871034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30871034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30871050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30871100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30871150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30871475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30872126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30876034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30876034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30876034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30876050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30876100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30876150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30876475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30877126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30881034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30881034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30881034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30881050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30881100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30881150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30881475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30882126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30886034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30886034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30886034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30886050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30886100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30886150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30886475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30887126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30891034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30891034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30891034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30891050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30891100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30891150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30891475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30892126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30916034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30916034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30916034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30916050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30916100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30916150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30916475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30917126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30921034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30921034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30921034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30921050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30921100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30921150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30921475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30922126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30926034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30926034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30926034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30926050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30926100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30926150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30926475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30927126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30931034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30931034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30931034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30931050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30931100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30931150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30931475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30932126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30936034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30936034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30936034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30936050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30936100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30936150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30936475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30937126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30941034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30941034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30941034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30941050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30941100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30941150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30941475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30942126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30946034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30946034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30946034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30946050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30946100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30946150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30946475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30947126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30951034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30951034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30951034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30951050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30951100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30951150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30951475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30952126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30956034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30956034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30956034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30956050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30956100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30956150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30956475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30957126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30961034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30961034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30961034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30961050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30961100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30961150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30961475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30962126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30966034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30966034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30966034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30966050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30966100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30966150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30966475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30967126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30971034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30971034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30971034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30971050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30971100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30971150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30971475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30972126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30976034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30976034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30976034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30976050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30976100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30976150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30976475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30977126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30981034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30981034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30981034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30981050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30981100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30981150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30981475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30982126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30986034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30986034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30986034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30986050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30986100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30986150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30986475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30987126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30991034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30991034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30991034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30991050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30991100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30991150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30991475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30992126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 30996034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 30996034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 30996034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 30996050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 30996100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 30996150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 30996475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 30997126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31001034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31001034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31001034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31001050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31001100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31001150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31001475.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31002126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31026034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31026034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31026034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31026050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31026100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31026150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31026502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31027126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31031034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31031034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31031034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31031050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31031100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31031150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31031502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31032126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31036034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31036034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31036034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31036050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31036100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31036150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31036502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31037126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31041034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31041034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31041034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31041050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31041100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31041150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31041502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31042126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31046034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31046034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31046034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31046050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31046100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31046150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31046502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31047126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31051034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31051034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31051034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31051050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31051100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31051150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31051502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31052126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31056034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31056034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31056034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31056050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31056100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31056150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31056502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31057126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31061034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31061034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31061034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31061050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31061100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31061150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31061502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31062126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31066034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31066034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31066034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31066050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31066100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31066150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31066502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31067126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31071034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31071034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31071034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31071050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31071100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31071150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31071502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31072126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31076034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31076034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31076034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31076050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31076100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31076150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31076502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31077126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31081034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31081034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31081034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31081050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31081100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31081150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31081502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31082126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31086034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31086034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31086034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31086050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31086100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31086150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31086502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31087126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31091034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31091034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31091034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31091050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31091100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31091150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31091502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31092126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31096034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31096034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31096034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31096050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31096100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31096150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31096502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31097126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31101034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31101034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31101034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31101050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31101100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31101150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31101502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31102126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31106034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31106034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31106034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31106050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31106100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31106150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31106502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31107126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31111034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31111034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31111034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31111050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31111100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31111150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31111502.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31112126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31141034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31141034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31141034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31141050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31141100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31141150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31141580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31142126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31146034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31146034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31146034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31146050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31146100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31146150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31146580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31147126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31151034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31151034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31151034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31151050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31151100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31151150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31151580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31152126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31156034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31156034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31156034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31156050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31156100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31156150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31156580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31157126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31161034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31161034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31161034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31161050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31161100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31161150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31161580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31162126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31166034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31166034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31166034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31166050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31166100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31166150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31166580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31167126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31171034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31171034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31171034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31171050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31171100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31171150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31171580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31172126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31176034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31176034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31176034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31176050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31176100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31176150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31176580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31177126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31181034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31181034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31181034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31181050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31181100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31181150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31181580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31182126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31186034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31186034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31186034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31186050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31186100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31186150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31186580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31187126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31191034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31191034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31191034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31191050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31191100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31191150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31191580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31192126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31196034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31196034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31196034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31196050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31196100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31196150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31196580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31197126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31201034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31201034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31201034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31201050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31201100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31201150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31201580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31202126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31206034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31206034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31206034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31206050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31206100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31206150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31206580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31207126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31211034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31211034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31211034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31211050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31211100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31211150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31211580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31212126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31216034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31216034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31216034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31216050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31216100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31216150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31216580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31217126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31221034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31221034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31221034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31221050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31221100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31221150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31221580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31222126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31226034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31226034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31226034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31226050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31226100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31226150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31226580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31227126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31251034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31251034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31251034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31251050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31251100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31251150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31252126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31256034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31256034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31256034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31256050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31256100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31256150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31257126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31261034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31261034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31261034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31261050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31261100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31261150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31262126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31266034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31266034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31266034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31266050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31266100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31266150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31267126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31271034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31271034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31271034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31271050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31271100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31271150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31272126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31276034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31276034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31276034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31276050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31276100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31276150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31277126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31281034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31281034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31281034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31281050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31281100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31281150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31282126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31286034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31286034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31286034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31286050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31286100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31286150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31287126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31291034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31291034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31291034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31291050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31291100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31291150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31292126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31296034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31296034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31296034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31296050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31296100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31296150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31297126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31301034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31301034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31301034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31301050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31301100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31301150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31302126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31306034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31306034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31306034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31306050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31306100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31306150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31307126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31311034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31311034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31311034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31311050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31311100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31311150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31312126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31316034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31316034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31316034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31316050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31316100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31316150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31317126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31321034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31321034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31321034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31321050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31321100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31321150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31322126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31326034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31326034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31326034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31326050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31326100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31326150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31327126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31331034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31331034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31331034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31331050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31331100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31331150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31332126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31336034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31336034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31336034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31336050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31336100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31336150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31337126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31361034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31361034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31361034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31361050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31361100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31361150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31362126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31366034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31366034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31366034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31366050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31366100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31366150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31367126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31371034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31371034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31371034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31371050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31371100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31371150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31372126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31376034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31376034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31376034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31376050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31376100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31376150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31377126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31381034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31381034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31381034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31381050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31381100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31381150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31382126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31386034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31386034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31386034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31386050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31386100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31386150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31387126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31391034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31391034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31391034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31391050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31391100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31391150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31392126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31396034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31396034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31396034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31396050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31396100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31396150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31397126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31401034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31401034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31401034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31401050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31401100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31401150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31402126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31406034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31406034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31406034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31406050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31406100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31406150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31407126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31411034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31411034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31411034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31411050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31411100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31411150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31412126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31416034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31416034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31416034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31416050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31416100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31416150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31417126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31421034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31421034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31421034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31421050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31421100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31421150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31422126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31426034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31426034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31426034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31426050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31426100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31426150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31427126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31431034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31431034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31431034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31431050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31431100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31431150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31432126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31436034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31436034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31436034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31436050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31436100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31436150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31437126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31441034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31441034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31441034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31441050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31441100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31441150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31442126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31446034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31446034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31446034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31446050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31446100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31446150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31447126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31471034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31471034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31471034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31471050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31471100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31471150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31472126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31476034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31476034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31476034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31476050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31476100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31476150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31477126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31481034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31481034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31481034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31481050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31481100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31481150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31482126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31486034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31486034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31486034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31486050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31486100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31486150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31487126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31491034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31491034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31491034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31491050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31491100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31491150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31492126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31496034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31496034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31496034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31496050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31496100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31496150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31497126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31501034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31501034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31501034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31501050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31501100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31501150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31502126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31506034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31506034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31506034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31506050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31506100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31506150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31507126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31511034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31511034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31511034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31511050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31511100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31511150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31512126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31516034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31516034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31516034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31516050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31516100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31516150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31517126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31521034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31521034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31521034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31521050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31521100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31521150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31522126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31526034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31526034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31526034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31526050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31526100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31526150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31527126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31531034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31531034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31531034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31531050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31531100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31531150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31532126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31536034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31536034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31536034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31536050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31536100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31536150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31537126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31541034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31541034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31541034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31541050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31541100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31541150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31542126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31546034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31546034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31546034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31546050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31546100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31546150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31547126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31551034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31551034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31551034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31551050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31551100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31551150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31552126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31556034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31556034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31556034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31556050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31556100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31556150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31557126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31581034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31581034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31581034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31581050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31581100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31581150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31582126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31586034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31586034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31586034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31586050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31586100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31586150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31587126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31591034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31591034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31591034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31591050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31591100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31591150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31592126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31596034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31596034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31596034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31596050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31596100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31596150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31597126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31601034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31601034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31601034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31601050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31601100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31601150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31602126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31606034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31606034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31606034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31606050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31606100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31606150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31607126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31611034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31611034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31611034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31611050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31611100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31611150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31612126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31616034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31616034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31616034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31616050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31616100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31616150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31617126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31621034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31621034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31621034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31621050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31621100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31621150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31622126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31626034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31626034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31626034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31626050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31626100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31626150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31627126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31631034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31631034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31631034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31631050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31631100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31631150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31632126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31636034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31636034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31636034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31636050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31636100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31636150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31637126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31641034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31641034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31641034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31641050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31641100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31641150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31642126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31646034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31646034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31646034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31646050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31646100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31646150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31647126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31651034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31651034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31651034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31651050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31651100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31651150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31652126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31656034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31656034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31656034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31656050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31656100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31656150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31657126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31661034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31661034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31661034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31661050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31661100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31661150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31662126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31666034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31666034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31666034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31666050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31666100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31666150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31667126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31691034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31691034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31691034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31691050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31691100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31691150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31692100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31692126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31696034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31696034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31696034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31696050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31696100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31696150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31697100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31697126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31701034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31701034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31701034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31701050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31701100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31701150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31702100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31702126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31706034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31706034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31706034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31706050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31706100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31706150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31707100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31707126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31711034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31711034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31711034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31711050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31711100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31711150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31712100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31712126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31716034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31716034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31716034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31716050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31716100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31716150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31717100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31717126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31721034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31721034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31721034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31721050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31721100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31721150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31722100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31722126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31726034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31726034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31726034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31726050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31726100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31726150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31727100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31727126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31731034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31731034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31731034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31731050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31731100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31731150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31732100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31732126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31736034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31736034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31736034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31736050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31736100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31736150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31737100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31737126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31741034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31741034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31741034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31741050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31741100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31741150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31742100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31742126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31746034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31746034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31746034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31746050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31746100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31746150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31747100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31747126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31751034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31751034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31751034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31751050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31751100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31751150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31752100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31752126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31756034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31756034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31756034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31756050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31756100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31756150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31757100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31757126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31761034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31761034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31761034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31761050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31761100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31761150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31762100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31762126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31766034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31766034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31766034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31766050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31766100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31766150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31767100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31767126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31771034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31771034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31771034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31771050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31771100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31771150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31772100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31772126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31776034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31776034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31776034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31776050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31776100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31776150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31777100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31777126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31801034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31801034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31801034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31801050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31801100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31801150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31802100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31802126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31806034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31806034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31806034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31806050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31806100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31806150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31807100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31807126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31811034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31811034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31811034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31811050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31811100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31811150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31812100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31812126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31816034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31816034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31816034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31816050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31816100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31816150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31817100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31817126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31821034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31821034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31821034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31821050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31821100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31821150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31822100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31822126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31826034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31826034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31826034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31826050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31826100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31826150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31827100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31827126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31831034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31831034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31831034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31831050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31831100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31831150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31832100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31832126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31836034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31836034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31836034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31836050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31836100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31836150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31837100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31837126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31841034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31841034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31841034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31841050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31841100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31841150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31842100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31842126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31846034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31846034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31846034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31846050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31846100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31846150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31847100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31847126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31851034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31851034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31851034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31851050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31851100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31851150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31852100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31852126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31856034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31856034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31856034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31856050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31856100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31856150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31857100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31857126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31861034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31861034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31861034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31861050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31861100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31861150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31862100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31862126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31866034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31866034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31866034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31866050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31866100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31866150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31867100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31867126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31871034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31871034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31871034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31871050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31871100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31871150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31872100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31872126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31876034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31876034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31876034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31876050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31876100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31876150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31877100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31877126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31881034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31881034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31881034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31881050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31881100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31881150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31882100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31882126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31886034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31886034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31886034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31886050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31886100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31886150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 31887100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31887126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31911034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31911034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31911034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31911050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31911100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31911150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31912126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31912126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31916034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31916034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31916034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31916050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31916100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31916150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31917126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31917126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31921034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31921034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31921034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31921050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31921100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31921150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31922126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31922126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31926034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31926034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31926034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31926050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31926100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31926150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31927126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31927126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31931034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31931034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31931034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31931050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31931100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31931150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31932126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31932126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31936034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31936034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31936034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31936050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31936100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31936150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31937126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31937126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31941034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31941034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31941034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31941050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31941100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31941150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31942126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31942126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31946034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31946034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31946034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31946050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31946100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31946150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31947126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31947126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31951034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31951034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31951034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31951050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31951100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31951150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31952126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31952126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31956034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31956034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31956034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31956050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31956100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31956150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31957126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31957126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31961034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31961034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31961034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31961050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31961100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31961150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31962126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31962126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31966034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31966034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31966034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31966050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31966100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31966150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31967126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31967126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31971034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31971034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31971034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31971050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31971100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31971150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31972126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31972126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31976034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31976034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31976034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31976050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31976100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31976150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31977126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31977126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31981034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31981034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31981034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31981050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31981100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31981150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31982126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31982126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31986034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31986034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31986034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31986050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31986100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31986150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31987126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31987126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31991034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31991034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31991034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31991050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31991100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31991150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31992126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31992126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 31996034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 31996034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 31996034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 31996050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 31996100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 31996150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 31997126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 31997126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32026034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32026034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32026034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32026050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32026100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32026150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32027126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32027126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32031034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32031034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32031034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32031050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32031100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32031150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32032126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32032126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32036034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32036034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32036034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32036050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32036100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32036150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32037126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32037126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32041034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32041034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32041034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32041050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32041100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32041150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32042126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32042126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32046034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32046034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32046034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32046050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32046100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32046150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32047126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32047126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32051034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32051034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32051034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32051050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32051100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32051150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32052126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32052126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32056034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32056034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32056034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32056050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32056100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32056150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32057126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32057126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32061034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32061034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32061034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32061050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32061100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32061150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32062126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32062126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32066034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32066034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32066034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32066050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32066100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32066150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32067126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32067126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32071034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32071034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32071034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32071050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32071100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32071150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32072126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32072126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32076034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32076034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32076034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32076050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32076100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32076150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32077126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32077126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32081034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32081034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32081034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32081050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32081100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32081150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32082126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32082126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32086034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32086034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32086034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32086050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32086100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32086150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32087126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32087126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32091034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32091034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32091034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32091050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32091100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32091150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32092126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32092126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32096034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32096034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32096034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32096050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32096100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32096150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32097126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32097126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32101034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32101034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32101034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32101050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32101100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32101150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32102126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32102126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32106034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32106034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32106034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32106050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32106100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32106150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32107126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32107126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32111034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32111034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32111034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32111050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32111100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32111150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32112126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32112126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32136034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32136034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32136034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32136050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32136100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32136150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32137126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32137126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32141034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32141034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32141034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32141050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32141100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32141150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32142126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32142126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32146034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32146034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32146034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32146050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32146100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32146150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32147126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32147126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32151034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32151034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32151034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32151050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32151100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32151150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32152126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32152126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32156034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32156034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32156034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32156050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32156100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32156150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32157126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32157126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32161034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32161034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32161034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32161050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32161100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32161150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32162126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32162126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32166034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32166034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32166034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32166050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32166100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32166150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32167126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32167126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32171034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32171034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32171034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32171050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32171100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32171150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32172126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32172126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32176034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32176034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32176034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32176050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32176100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32176150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32177126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32177126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32181034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32181034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32181034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32181050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32181100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32181150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32182126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32182126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32186034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32186034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32186034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32186050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32186100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32186150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32187126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32187126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32191034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32191034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32191034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32191050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32191100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32191150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32192126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32192126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32196034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32196034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32196034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32196050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32196100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32196150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32197126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32197126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32201034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32201034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32201034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32201050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32201100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32201150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32202126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32202126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32206034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32206034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32206034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32206050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32206100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32206150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32207126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32207126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32211034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32211034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32211034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32211050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32211100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32211150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32212126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32212126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32216034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32216034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32216034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32216050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32216100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32216150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32217126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32217126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32221034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32221034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32221034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32221050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32221100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32221150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32222126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32222126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32246034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32246034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32246050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32246100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32246150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32247126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32247126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32251034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32251034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32251050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32251100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32251150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32252126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32252126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32256034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32256034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32256050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32256100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32256150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32257126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32257126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32261034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32261034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32261050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32261100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32261150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32262126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32262126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32266034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32266034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32266050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32266100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32266150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32267126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32267126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32271034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32271034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32271050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32271100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32271150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32272126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32272126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32276034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32276034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32276050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32276100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32276150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32277126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32277126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32281034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32281034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32281050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32281100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32281150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32282126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32282126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32286034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32286034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32286050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32286100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32286150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32287126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32287126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32291034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32291034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32291050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32291100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32291150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32292126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32292126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32296034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32296034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32296050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32296100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32296150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32297126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32297126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32301034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32301034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32301050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32301100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32301150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32302126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32302126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32306034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32306034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32306050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32306100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32306150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32307126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32307126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32311034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32311034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32311050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32311100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32311150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32312126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32312126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32316034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32316034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32316050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32316100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32316150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32317126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32317126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32321034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32321034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32321050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32321100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32321150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32322126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32322126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32326034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32326034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32326050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32326100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32326150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32327126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32327126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32331034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32331034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32331050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32331100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32331150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32332126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32332126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32356034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32356034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32356050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32356100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32356150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32357126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32357126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32361034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32361034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32361050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32361100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32361150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32362126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32362126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32366034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32366034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32366050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32366100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32366150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32367126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32367126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32371034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32371034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32371050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32371100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32371150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32372126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32372126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32376034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32376034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32376050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32376100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32376150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32377126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32377126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32381034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32381034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32381050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32381100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32381150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32382126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32382126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32386034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32386034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32386050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32386100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32386150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32387126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32387126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32391034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32391034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32391050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32391100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32391150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32392126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32392126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32396034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32396034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32396050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32396100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32396150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32397126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32397126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32401034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32401034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32401050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32401100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32401150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32402126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32402126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32406034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32406034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32406050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32406100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32406150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32407126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32407126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32411034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32411034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32411050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32411100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32411150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32412126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32412126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32416034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32416034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32416050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32416100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32416150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32417126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32417126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32421034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32421034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32421050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32421100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32421150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32422126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32422126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32426034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32426034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32426050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32426100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32426150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32427126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32427126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32431034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32431034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32431050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32431100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32431150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32432126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32432126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32436034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32436034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32436050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32436100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32436150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32437126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32437126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32441034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32441034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32441050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32441100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32441150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32442126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32442126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32466034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32466034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32466050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32466100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32466150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32467126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32467126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32471034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32471034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32471050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32471100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32471150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32472126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32472126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32476034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32476034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32476050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32476100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32476150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32477126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32477126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32481034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32481034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32481050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32481100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32481150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32482126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32482126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32486034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32486034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32486050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32486100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32486150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32487126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32487126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32491034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32491034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32491050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32491100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32491150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32492126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32492126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32496034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32496034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32496050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32496100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32496150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32497126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32497126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32501034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32501034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32501050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32501100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32501150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32502126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32502126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32506034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32506034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32506050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32506100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32506150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32507126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32507126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32511034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32511034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32511050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32511100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32511150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32512126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32512126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32516034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32516034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32516050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32516100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32516150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32517126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32517126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32521034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32521034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32521050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32521100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32521150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32522126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32522126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32526034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32526034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32526050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32526100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32526150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32527126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32527126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32531034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32531034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32531050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32531100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32531150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32532126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32532126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32536034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32536034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32536050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32536100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32536150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32537126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32537126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32541034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32541034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32541050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32541100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32541150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32542126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32542126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32546034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32546034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32546050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32546100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32546150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32547126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32547126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32551034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32551034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32551050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32551100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32551150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32552126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32552126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32576034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32576034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32576050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32576100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32576150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32577126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32577126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32581034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32581034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32581050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32581100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32581150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32582126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32582126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32586034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32586034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32586050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32586100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32586150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32587126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32587126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32591034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32591034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32591050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32591100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32591150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32592126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32592126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32596034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32596034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32596050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32596100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32596150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32597126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32597126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32601034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32601034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32601050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32601100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32601150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32602126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32602126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32606034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32606034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32606050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32606100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32606150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32607126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32607126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32611034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32611034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32611050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32611100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32611150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32612126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32612126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32616034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32616034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32616050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32616100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32616150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32617126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32617126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32621034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32621034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32621050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32621100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32621150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32622126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32622126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32626034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32626034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32626050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32626100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32626150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32627126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32627126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32631034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32631034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32631050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32631100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32631150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32632126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32632126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32636034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32636034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32636050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32636100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32636150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32637126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32637126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32641034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32641034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32641050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32641100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32641150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32642126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32642126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32646034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32646034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32646050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32646100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32646150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32647126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32647126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32651034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32651034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32651050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32651100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32651150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32652126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32652126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32656034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32656034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32656050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32656100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32656150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32657126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32657126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32661034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32661034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32661050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32661100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32661150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32662126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32662126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32686034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32686034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32686050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32686100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32686150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32686525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32687126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32687126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32691034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32691034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32691050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32691100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32691150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32691525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32692126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32692126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32696034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32696034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32696050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32696100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32696150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32696525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32697126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32697126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32701034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32701034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32701050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32701100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32701150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32701525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32702126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32702126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32706034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32706034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32706050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32706100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32706150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32706525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32707126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32707126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32711034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32711034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32711050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32711100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32711150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32711525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32712126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32712126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32716034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32716034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32716050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32716100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32716150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32716525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32717126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32717126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32721034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32721034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32721050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32721100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32721150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32721525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32722126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32722126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32726034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32726034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32726050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32726100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32726150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32726525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32727126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32727126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32731034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32731034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32731050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32731100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32731150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32731525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32732126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32732126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32736034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32736034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32736050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32736100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32736150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32736525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32737126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32737126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32741034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32741034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32741050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32741100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32741150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32741525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32742126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32742126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32746034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32746034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32746050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32746100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32746150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32746525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32747126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32747126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32751034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32751034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32751050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32751100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32751150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32751525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32752126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32752126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32756034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32756034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32756050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32756100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32756150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32756525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32757126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32757126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32761034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32761034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32761050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32761100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32761150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32761525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32762126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32762126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32766034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32766034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32766050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32766100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32766150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32766525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32767126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32767126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32771034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32771034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32771050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32771100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32771150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32771525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32772126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32772126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32796034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32796034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32796050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32796100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32796150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32796525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32797126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32797126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32801034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32801034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32801050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32801100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32801150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32801525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32802126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32802126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32806034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32806034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32806050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32806100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32806150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32806525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32807126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32807126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32811034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32811034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32811050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32811100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32811150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32811525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32812126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32812126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32816034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32816034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32816050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32816100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32816150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32816525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32817126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32817126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32821034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32821034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32821050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32821100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32821150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32821525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32822126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32822126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32826034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32826034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32826050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32826100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32826150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32826525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32827126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32827126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32831034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32831034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32831050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32831100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32831150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32831525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32832126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32832126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32836034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32836034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32836050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32836100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32836150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32836525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32837126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32837126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32841034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32841034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32841050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32841100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32841150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32841525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32842126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32842126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32846034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32846034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32846050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32846100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32846150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32846525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32847126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32847126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32851034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32851034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32851050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32851100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32851150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32851525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32852126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32852126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32856034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32856034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32856050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32856100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32856150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32856525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32857126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32857126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32861034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32861034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32861050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32861100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32861150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32861525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32862126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32862126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32866034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32866034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32866050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32866100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32866150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32866525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32867126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32867126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32871034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32871034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32871050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32871100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32871150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32871525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32872126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32872126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32876034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32876034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32876050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32876100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32876150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32876525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32877126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32877126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32881034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32881034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32881050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32881100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32881150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 32881525.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32882126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32882126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32906034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32906034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32906050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32906100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32906150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32906580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32907126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32907126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32911034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32911034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32911050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32911100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32911150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32911580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32912126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32912126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32916034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32916034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32916050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32916100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32916150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32916580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32917126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32917126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32921034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32921034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32921050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32921100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32921150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32921580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32922126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32922126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32926034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32926034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32926050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32926100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32926150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32926580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32927126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32927126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32931034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32931034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32931050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32931100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32931150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32931580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32932126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32932126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32936034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32936034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32936050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32936100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32936150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32936580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32937126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32937126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32941034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32941034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32941050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32941100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32941150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32941580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32942126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32942126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32946034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32946034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32946050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32946100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32946150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32946580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32947126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32947126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32951034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32951034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32951050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32951100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32951150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32951580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32952126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32952126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32956034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32956034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32956050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32956100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32956150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32956580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32957126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32957126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32961034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32961034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32961050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32961100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32961150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32961580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32962126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32962126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32966034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32966034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32966050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32966100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32966150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32966580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32967126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32967126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32971034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32971034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32971050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32971100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32971150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32971580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32972126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32972126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32976034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32976034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32976050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32976100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32976150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32976580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32977126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32977126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32981034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32981034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32981050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32981100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32981150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32981580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32982126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32982126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32986034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32986034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32986050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32986100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32986150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32986580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32987126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32987126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 32991034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 32991034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 32991050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 32991100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 32991150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 32991580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 32992126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 32992126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33021034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33021034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33021050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33021100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33021150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33021658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33022126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33022126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33026034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33026034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33026050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33026100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33026150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33026658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33027126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33027126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33031034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33031034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33031050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33031100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33031150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33031658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33032126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33032126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33036034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33036034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33036050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33036100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33036150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33036658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33037126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33037126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33041034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33041034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33041050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33041100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33041150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33041658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33042126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33042126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33046034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33046034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33046050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33046100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33046150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33046658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33047126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33047126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33051034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33051034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33051050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33051100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33051150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33051658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33052126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33052126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33056034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33056034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33056050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33056100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33056150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33056658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33057126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33057126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33061034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33061034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33061050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33061100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33061150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33061658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33062126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33062126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33066034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33066034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33066050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33066100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33066150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33066658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33067126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33067126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33071034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33071034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33071050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33071100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33071150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33071658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33072126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33072126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33076034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33076034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33076050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33076100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33076150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33076658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33077126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33077126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33081034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33081034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33081050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33081100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33081150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33081658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33082126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33082126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33086034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33086034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33086050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33086100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33086150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33086658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33087126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33087126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33091034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33091034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33091050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33091100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33091150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33091658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33092126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33092126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33096034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33096034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33096050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33096100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33096150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33096658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33097126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33097126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33101034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33101034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33101050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33101100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33101150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33101658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33102126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33102126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33106034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33106034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33106050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33106100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33106150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33106658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33107126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33107126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33131034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33131034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33131050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33131100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33131150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33132126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33132126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33136034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33136034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33136050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33136100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33136150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33137126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33137126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33141034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33141034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33141050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33141100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33141150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33142126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33142126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33146034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33146034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33146050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33146100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33146150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33147126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33147126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33151034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33151034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33151050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33151100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33151150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33152126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33152126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33156034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33156034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33156050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33156100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33156150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33157126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33157126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33161034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33161034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33161050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33161100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33161150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33162126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33162126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33166034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33166034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33166050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33166100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33166150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33167126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33167126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33171034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33171034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33171050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33171100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33171150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33172126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33172126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33176034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33176034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33176050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33176100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33176150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33177126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33177126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33181034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33181034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33181050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33181100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33181150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33182126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33182126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33186034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33186034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33186050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33186100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33186150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33187126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33187126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33191034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33191034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33191050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33191100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33191150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33192126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33192126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33196034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33196034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33196050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33196100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33196150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33197126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33197126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33201034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33201034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33201050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33201100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33201150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33202126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33202126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33206034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33206034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33206050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33206100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33206150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33207126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33207126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33211034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33211034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33211050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33211100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33211150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33212126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33212126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33216034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33216034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33216050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33216100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33216150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33217126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33217126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33241034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33241034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33241050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33241100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33241150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33242126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33242126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33246034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33246034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33246050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33246100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33246150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33247126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33247126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33251034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33251034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33251050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33251100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33251150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33252126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33252126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33256034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33256034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33256050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33256100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33256150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33257126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33257126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33261034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33261034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33261050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33261100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33261150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33262126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33262126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33266034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33266034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33266050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33266100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33266150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33267126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33267126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33271034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33271034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33271050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33271100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33271150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33272126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33272126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33276034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33276034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33276050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33276100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33276150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33277126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33277126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33281034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33281034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33281050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33281100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33281150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33282126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33282126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33286034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33286034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33286050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33286100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33286150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33287126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33287126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33291034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33291034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33291050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33291100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33291150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33292126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33292126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33296034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33296034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33296050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33296100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33296150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33297126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33297126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33301034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33301034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33301050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33301100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33301150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33302126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33302126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33306034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33306034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33306050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33306100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33306150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33307126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33307126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33311034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33311034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33311050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33311100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33311150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33312126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33312126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33316034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33316034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33316050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33316100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33316150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33317126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33317126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33321034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33321034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33321050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33321100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33321150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33322126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33322126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33326034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33326034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33326050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33326100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33326150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33327126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33327126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33351034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33351034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33351050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33351100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33351150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33352126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33352126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33356034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33356034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33356050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33356100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33356150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33357126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33357126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33361034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33361034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33361050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33361100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33361150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33362126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33362126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33366034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33366034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33366050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33366100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33366150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33367126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33367126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33371034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33371034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33371050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33371100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33371150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33372126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33372126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33376034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33376034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33376050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33376100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33376150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33377126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33377126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33381034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33381034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33381050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33381100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33381150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33382126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33382126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33386034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33386034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33386050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33386100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33386150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33387126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33387126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33391034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33391034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33391050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33391100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33391150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33392126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33392126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33396034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33396034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33396050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33396100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33396150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33397126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33397126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33401034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33401034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33401050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33401100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33401150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33402126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33402126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33406034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33406034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33406050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33406100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33406150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33407126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33407126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33411034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33411034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33411050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33411100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33411150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33412126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33412126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33416034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33416034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33416050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33416100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33416150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33417126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33417126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33421034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33421034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33421050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33421100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33421150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33422126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33422126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33426034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33426034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33426050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33426100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33426150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33427126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33427126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33431034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33431034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33431050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33431100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33431150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33432126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33432126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33436034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33436034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33436050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33436100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33436150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33437126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33437126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33461034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33461034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33461050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33461100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33461150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33462126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33462126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33466034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33466034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33466050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33466100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33466150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33467126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33467126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33471034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33471034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33471050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33471100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33471150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33472126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33472126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33476034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33476034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33476050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33476100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33476150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33477126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33477126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33481034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33481034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33481050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33481100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33481150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33482126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33482126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33486034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33486034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33486050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33486100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33486150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33487126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33487126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33491034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33491034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33491050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33491100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33491150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33492126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33492126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33496034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33496034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33496050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33496100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33496150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33497126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33497126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33501034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33501034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33501050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33501100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33501150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33502126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33502126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33506034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33506034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33506050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33506100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33506150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33507126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33507126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33511034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33511034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33511050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33511100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33511150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33512126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33512126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33516034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33516034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33516050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33516100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33516150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33517126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33517126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33521034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33521034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33521050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33521100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33521150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33522126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33522126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33526034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33526034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33526050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33526100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33526150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33527126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33527126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33531034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33531034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33531050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33531100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33531150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33532126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33532126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33536034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33536034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33536050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33536100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33536150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33537126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33537126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33541034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33541034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33541050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33541100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33541150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33542126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33542126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33546034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33546034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33546050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33546100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33546150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33547126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33547126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33571034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33571034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33571050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33571100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33571150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33572126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33572126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33572150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33576034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33576034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33576050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33576100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33576150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33577126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33577126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33577150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33581034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33581034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33581050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33581100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33581150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33582126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33582126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33582150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33586034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33586034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33586050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33586100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33586150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33587126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33587126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33587150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33591034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33591034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33591050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33591100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33591150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33592126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33592126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33592150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33596034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33596034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33596050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33596100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33596150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33597126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33597126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33597150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33601034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33601034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33601050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33601100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33601150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33602126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33602126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33602150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33606034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33606034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33606050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33606100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33606150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33607126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33607126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33607150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33611034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33611034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33611050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33611100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33611150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33612126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33612126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33612150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33616034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33616034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33616050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33616100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33616150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33617126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33617126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33617150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33621034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33621034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33621050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33621100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33621150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33622126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33622126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33622150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33626034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33626034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33626050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33626100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33626150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33627126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33627126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33627150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33631034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33631034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33631050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33631100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33631150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33632126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33632126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33632150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33636034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33636034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33636050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33636100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33636150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33637126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33637126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33637150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33641034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33641034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33641050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33641100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33641150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33642126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33642126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33642150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33646034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33646034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33646050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33646100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33646150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33647126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33647126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33647150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33651034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33651034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33651050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33651100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33651150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33652126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33652126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33652150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33656034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33656034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33656050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33656100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33656150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33657126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33657126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33657150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33681034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33681034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33681050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33681100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33681150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33682126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33682126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33682150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33686034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33686034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33686050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33686100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33686150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33687126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33687126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33687150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33691034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33691034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33691050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33691100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33691150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33692126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33692126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33692150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33696034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33696034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33696050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33696100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33696150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33697126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33697126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33697150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33701034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33701034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33701050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33701100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33701150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33702126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33702126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33702150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33706034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33706034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33706050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33706100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33706150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33707126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33707126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33707150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33711034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33711034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33711050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33711100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33711150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33712126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33712126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33712150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33716034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33716034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33716050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33716100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33716150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33717126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33717126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33717150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33721034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33721034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33721050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33721100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33721150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33722126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33722126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33722150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33726034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33726034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33726050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33726100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33726150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33727126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33727126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33727150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33731034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33731034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33731050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33731100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33731150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33732126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33732126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33732150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33736034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33736034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33736050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33736100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33736150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33737126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33737126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33737150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33741034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33741034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33741050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33741100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33741150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33742126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33742126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33742150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33746034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33746034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33746050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33746100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33746150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33747126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33747126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33747150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33751034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33751034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33751050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33751100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33751150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33752126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33752126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33752150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33756034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33756034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33756050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33756100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33756150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33757126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33757126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33757150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33761034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33761034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33761050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33761100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33761150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33762126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33762126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33762150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33766034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33766034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33766050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33766100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33766150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33767126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33767126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 33767150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33791034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33791034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33791050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33791100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33791150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33792126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33792126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33792204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33796034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33796034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33796050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33796100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33796150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33797126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33797126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33797204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33801034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33801034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33801050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33801100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33801150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33802126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33802126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33802204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33806034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33806034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33806050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33806100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33806150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33807126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33807126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33807204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33811034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33811034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33811050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33811100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33811150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33812126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33812126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33812204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33816034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33816034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33816050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33816100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33816150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33817126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33817126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33817204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33821034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33821034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33821050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33821100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33821150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33822126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33822126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33822204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33826034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33826034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33826050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33826100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33826150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33827126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33827126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33827204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33831034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33831034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33831050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33831100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33831150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33832126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33832126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33832204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33836034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33836034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33836050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33836100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33836150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33837126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33837126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33837204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33841034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33841034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33841050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33841100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33841150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33842126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33842126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33842204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33846034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33846034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33846050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33846100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33846150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33847126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33847126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33847204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33851034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33851034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33851050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33851100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33851150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33852126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33852126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33852204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33856034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33856034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33856050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33856100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33856150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33857126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33857126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33857204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33861034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33861034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33861050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33861100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33861150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33862126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33862126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33862204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33866034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33866034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33866050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33866100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33866150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33867126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33867126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33867204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33871034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33871034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33871050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33871100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33871150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33872126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33872126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33872204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33876034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33876034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33876050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33876100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33876150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33877126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33877126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33877204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33906034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33906034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33906050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33906100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33906150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33907126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33907126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33907204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33911034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33911034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33911050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33911100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33911150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33912126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33912126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33912204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33916034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33916034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33916050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33916100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33916150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33917126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33917126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33917204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33921034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33921034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33921050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33921100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33921150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33922126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33922126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33922204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33926034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33926034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33926050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33926100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33926150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33927126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33927126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33927204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33931034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33931034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33931050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33931100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33931150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33932126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33932126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33932204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33936034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33936034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33936050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33936100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33936150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33937126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33937126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33937204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33941034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33941034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33941050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33941100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33941150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33942126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33942126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33942204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33946034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33946034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33946050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33946100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33946150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33947126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33947126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33947204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33951034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33951034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33951050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33951100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33951150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33952126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33952126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33952204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33956034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33956034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33956050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33956100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33956150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33957126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33957126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33957204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33961034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33961034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33961050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33961100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33961150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33962126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33962126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33962204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33966034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33966034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33966050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33966100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33966150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33967126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33967126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33967204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33971034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33971034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33971050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33971100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33971150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33972126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33972126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33972204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33976034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33976034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33976050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33976100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33976150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33977126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33977126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33977204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33981034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33981034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33981050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33981100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33981150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33982126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33982126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33982204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33986034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33986034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33986050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33986100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33986150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33987126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33987126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33987204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 33991034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 33991034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 33991050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 33991100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 33991150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 33992126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 33992126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 33992204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34016034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34016034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34016050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34016100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34016150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34017126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34017126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34017204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34021034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34021034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34021050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34021100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34021150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34022126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34022126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34022204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34026034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34026034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34026050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34026100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34026150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34027126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34027126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34027204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34031034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34031034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34031050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34031100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34031150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34032126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34032126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34032204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34036034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34036034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34036050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34036100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34036150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34037126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34037126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34037204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34041034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34041034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34041050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34041100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34041150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34042126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34042126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34042204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34046034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34046034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34046050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34046100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34046150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34047126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34047126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34047204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34051034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34051034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34051050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34051100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34051150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34052126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34052126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34052204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34056034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34056034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34056050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34056100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34056150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34057126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34057126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34057204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34061034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34061034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34061050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34061100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34061150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34062126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34062126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34062204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34066034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34066034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34066050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34066100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34066150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34067126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34067126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34067204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34071034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34071034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34071050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34071100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34071150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34072126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34072126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34072204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34076034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34076034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34076050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34076100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34076150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34077126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34077126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34077204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34081034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34081034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34081050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34081100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34081150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34082126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34082126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34082204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34086034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34086034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34086050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34086100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34086150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34087126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34087126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34087204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34091034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34091034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34091050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34091100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34091150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34092126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34092126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34092204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34096034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34096034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34096050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34096100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34096150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34097126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34097126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34097204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34101034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34101034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34101050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34101100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34101150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34102126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34102126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34102204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34126034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34126050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34126100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34126112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34126150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34127126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34127126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34127204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34131034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34131050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34131100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34131112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34131150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34132126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34132126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34132204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34136034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34136050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34136100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34136112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34136150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34137126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34137126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34137204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34141034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34141050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34141100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34141112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34141150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34142126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34142126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34142204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34146034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34146050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34146100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34146112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34146150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34147126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34147126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34147204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34151034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34151050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34151100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34151112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34151150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34152126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34152126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34152204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34156034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34156050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34156100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34156112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34156150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34157126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34157126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34157204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34161034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34161050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34161100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34161112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34161150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34162126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34162126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34162204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34166034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34166050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34166100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34166112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34166150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34167126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34167126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34167204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34171034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34171050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34171100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34171112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34171150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34172126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34172126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34172204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34176034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34176050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34176100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34176112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34176150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34177126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34177126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34177204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34181034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34181050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34181100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34181112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34181150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34182126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34182126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34182204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34186034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34186050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34186100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34186112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34186150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34187126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34187126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34187204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34191034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34191050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34191100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34191112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34191150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34192126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34192126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34192204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34196034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34196050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34196100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34196112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34196150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34197126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34197126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34197204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34201034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34201050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34201100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34201112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34201150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34202126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34202126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34202204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34206034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34206050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34206100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34206112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34206150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34207126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34207126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34207204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34211034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34211050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34211100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34211112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34211150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34212126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34212126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34212204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34236034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34236050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34236100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34236150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34237126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34237126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34237204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34241034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34241050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34241100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34241150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34242126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34242126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34242204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34246034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34246050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34246100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34246150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34247126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34247126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34247204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34251034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34251050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34251100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34251150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34252126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34252126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34252204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34256034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34256050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34256100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34256150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34257126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34257126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34257204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34261034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34261050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34261100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34261150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34262126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34262126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34262204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34266034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34266050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34266100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34266150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34267126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34267126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34267204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34271034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34271050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34271100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34271150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34272126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34272126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34272204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34276034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34276050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34276100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34276150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34277126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34277126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34277204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34281034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34281050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34281100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34281150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34282126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34282126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34282204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34286034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34286050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34286100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34286150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34287126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34287126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34287204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34291034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34291050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34291100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34291150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34292126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34292126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34292204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34296034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34296050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34296100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34296150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34297126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34297126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34297204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34301034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34301050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34301100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34301150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34302126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34302126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34302204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34306034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34306050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34306100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34306150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34307126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34307126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34307204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34311034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34311050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34311100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34311150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34312126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34312126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34312204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34316034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34316050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34316100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34316150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34317126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34317126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34317204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34321034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34321050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34321100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34321150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34322126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34322126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34322204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34346034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34346050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34346100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34346150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34347126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34347126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34347204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34351034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34351050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34351100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34351150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34352126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34352126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34352204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34356034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34356050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34356100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34356150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34357126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34357126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34357204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34361034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34361050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34361100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34361150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34362126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34362126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34362204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34366034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34366050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34366100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34366150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34367126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34367126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34367204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34371034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34371050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34371100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34371150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34372126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34372126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34372204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34376034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34376050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34376100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34376150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34377126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34377126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34377204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34381034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34381050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34381100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34381150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34382126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34382126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34382204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34386034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34386050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34386100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34386150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34387126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34387126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34387204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34391034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34391050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34391100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34391150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34392126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34392126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34392204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34396034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34396050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34396100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34396150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34397126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34397126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34397204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34401034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34401050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34401100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34401150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34402126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34402126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34402204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34406034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34406050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34406100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34406150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34407126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34407126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34407204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34411034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34411050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34411100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34411150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34412126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34412126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34412204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34416034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34416050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34416100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34416150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34417126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34417126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34417204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34421034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34421050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34421100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34421150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34422126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34422126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34422204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34426034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34426050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34426100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34426150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34427126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34427126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34427204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34431034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34431050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34431100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34431150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34432126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34432126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34432204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34456034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34456050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34456100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34456150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34457126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34457126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34457204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34461034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34461050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34461100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34461150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34462126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34462126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34462204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34466034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34466050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34466100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34466150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34467126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34467126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34467204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34471034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34471050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34471100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34471150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34472126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34472126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34472204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34476034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34476050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34476100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34476150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34477126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34477126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34477204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34481034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34481050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34481100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34481150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34482126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34482126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34482204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34486034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34486050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34486100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34486150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34487126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34487126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34487204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34491034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34491050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34491100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34491150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34492126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34492126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34492204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34496034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34496050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34496100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34496150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34497126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34497126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34497204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34501034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34501050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34501100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34501150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34502126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34502126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34502204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34506034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34506050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34506100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34506150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34507126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34507126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34507204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34511034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34511050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34511100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34511150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34512126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34512126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34512204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34516034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34516050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34516100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34516150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34517126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34517126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34517204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34521034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34521050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34521100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34521150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34522126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34522126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34522204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34526034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34526050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34526100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34526150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34527126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34527126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34527204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34531034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34531050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34531100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34531150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34532126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34532126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34532204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34536034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34536050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34536100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34536150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34537126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34537126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34537204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34541034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34541050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34541100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34541150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34542126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34542126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34542204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34566034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34566050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34566100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34566150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34566575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34567126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34567126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34567204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34571034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34571050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34571100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34571150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34571575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34572126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34572126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34572204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34576034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34576050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34576100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34576150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34576575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34577126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34577126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34577204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34581034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34581050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34581100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34581150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34581575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34582126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34582126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34582204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34586034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34586050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34586100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34586150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34586575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34587126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34587126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34587204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34591034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34591050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34591100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34591150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34591575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34592126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34592126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34592204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34596034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34596050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34596100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34596150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34596575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34597126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34597126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34597204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34601034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34601050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34601100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34601150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34601575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34602126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34602126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34602204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34606034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34606050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34606100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34606150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34606575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34607126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34607126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34607204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34611034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34611050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34611100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34611150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34611575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34612126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34612126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34612204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34616034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34616050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34616100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34616150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34616575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34617126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34617126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34617204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34621034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34621050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34621100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34621150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34621575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34622126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34622126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34622204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34626034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34626050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34626100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34626150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34626575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34627126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34627126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34627204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34631034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34631050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34631100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34631150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34631575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34632126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34632126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34632204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34636034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34636050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34636100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34636150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34636575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34637126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34637126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34637204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34641034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34641050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34641100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34641150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34641575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34642126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34642126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34642204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34646034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34646050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34646100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34646150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34646575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34647126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34647126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34647204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34651034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34651050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34651100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34651150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34651575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34652126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34652126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34652204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34676034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34676050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34676100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34676150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34676575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34677126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34677126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34677204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34681034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34681050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34681100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34681150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34681575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34682126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34682126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34682204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34686034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34686050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34686100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34686150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34686575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34687126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34687126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34687204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34691034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34691050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34691100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34691150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34691575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34692126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34692126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34692204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34696034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34696050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34696100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34696150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34696575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34697126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34697126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34697204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34701034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34701050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34701100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34701150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34701575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34702126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34702126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34702204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34706034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34706050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34706100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34706150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34706575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34707126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34707126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34707204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34711034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34711050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34711100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34711150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34711575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34712126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34712126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34712204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34716034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34716050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34716100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34716150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34716575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34717126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34717126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34717204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34721034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34721050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34721100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34721150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34721575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34722126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34722126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34722204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34726034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34726050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34726100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34726150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34726575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34727126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34727126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34727204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34731034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34731050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34731100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34731150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34731575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34732126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34732126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34732204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34736034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34736050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34736100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34736150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34736575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34737126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34737126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34737204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34741034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34741050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34741100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34741150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34741575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34742126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34742126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34742204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34746034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34746050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34746100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34746150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34746575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34747126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34747126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34747204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34751034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34751050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34751100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34751150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34751575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34752126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34752126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34752204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34756034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34756050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34756100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34756150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34756575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34757126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34757126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34757204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34761034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34761050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34761100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34761150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 34761575.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34762126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34762126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34762204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34786034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34786050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34786100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34786150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34786580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34787126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34787126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34787204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34791034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34791050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34791100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34791150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34791580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34792126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34792126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34792204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34796034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34796050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34796100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34796150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34796580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34797126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34797126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34797204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34801034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34801050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34801100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34801150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34801580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34802126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34802126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34802204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34806034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34806050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34806100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34806150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34806580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34807126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34807126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34807204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34811034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34811050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34811100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34811150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34811580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34812126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34812126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34812204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34816034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34816050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34816100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34816150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34816580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34817126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34817126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34817204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34821034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34821050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34821100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34821150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34821580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34822126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34822126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34822204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34826034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34826050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34826100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34826150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34826580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34827126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34827126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34827204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34831034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34831050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34831100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34831150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34831580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34832126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34832126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34832204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34836034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34836050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34836100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34836150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34836580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34837126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34837126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34837204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34841034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34841050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34841100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34841150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34841580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34842126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34842126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34842204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34846034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34846050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34846100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34846150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34846580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34847126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34847126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34847204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34851034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34851050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34851100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34851150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34851580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34852126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34852126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34852204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34856034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34856050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34856100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34856150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34856580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34857126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34857126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34857204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34861034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34861050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34861100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34861150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34861580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34862126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34862126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34862204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34866034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34866050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34866100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34866150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34866580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34867126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34867126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34867204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34871034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34871050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34871100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34871150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34871580.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34872126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34872126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34872204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34901034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34901050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34901100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34901150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34901658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34902126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34902126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34902204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34906034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34906050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34906100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34906150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34906658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34907126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34907126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34907204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34911034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34911050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34911100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34911150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34911658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34912126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34912126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34912204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34916034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34916050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34916100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34916150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34916658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34917126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34917126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34917204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34921034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34921050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34921100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34921150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34921658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34922126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34922126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34922204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34926034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34926050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34926100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34926150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34926658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34927126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34927126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34927204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34931034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34931050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34931100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34931150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34931658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34932126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34932126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34932204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34936034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34936050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34936100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34936150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34936658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34937126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34937126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34937204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34941034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34941050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34941100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34941150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34941658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34942126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34942126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34942204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34946034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34946050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34946100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34946150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34946658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34947126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34947126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34947204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34951034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34951050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34951100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34951150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34951658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34952126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34952126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34952204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34956034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34956050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34956100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34956150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34956658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34957126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34957126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34957204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34961034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34961050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34961100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34961150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34961658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34962126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34962126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34962204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34966034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34966050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34966100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34966150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34966658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34967126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34967126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34967204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34971034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34971050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34971100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34971150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34971658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34972126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34972126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34972204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34976034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34976050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34976100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34976150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34976658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34977126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34977126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34977204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34981034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34981050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34981100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34981150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34981658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34982126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34982126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34982204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 34986034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 34986050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 34986100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 34986150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 34986658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 34987126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 34987126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 34987204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35011034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35011050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35011100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35011150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35011736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35012126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35012126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35012204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35016034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35016050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35016100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35016150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35016736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35017126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35017126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35017204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35021034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35021050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35021100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35021150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35021736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35022126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35022126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35022204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35026034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35026050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35026100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35026150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35026736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35027126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35027126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35027204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35031034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35031050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35031100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35031150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35031736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35032126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35032126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35032204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35036034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35036050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35036100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35036150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35036736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35037126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35037126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35037204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35041034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35041050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35041100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35041150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35041736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35042126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35042126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35042204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35046034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35046050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35046100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35046150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35046736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35047126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35047126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35047204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35051034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35051050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35051100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35051150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35051736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35052126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35052126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35052204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35056034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35056050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35056100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35056150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35056736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35057126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35057126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35057204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35061034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35061050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35061100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35061150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35061736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35062126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35062126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35062204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35066034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35066050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35066100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35066150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35066736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35067126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35067126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35067204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35071034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35071050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35071100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35071150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35071736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35072126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35072126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35072204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35076034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35076050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35076100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35076150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35076736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35077126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35077126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35077204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35081034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35081050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35081100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35081150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35081736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35082126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35082126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35082204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35086034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35086050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35086100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35086150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35086736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35087126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35087126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35087204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35091034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35091050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35091100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35091150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35091736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35092126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35092126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35092204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35096034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35096050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35096100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35096150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35096736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35097126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35097126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35097204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35121034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35121050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35121100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35121150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35122126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35122126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35122204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35126034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35126050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35126100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35126150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35127126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35127126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35127204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35131034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35131050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35131100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35131150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35132126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35132126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35132204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35136034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35136050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35136100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35136150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35137126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35137126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35137204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35141034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35141050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35141100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35141150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35142126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35142126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35142204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35146034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35146050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35146100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35146150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35147126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35147126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35147204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35151034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35151050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35151100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35151150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35152126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35152126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35152204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35156034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35156050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35156100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35156150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35157126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35157126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35157204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35161034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35161050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35161100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35161150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35162126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35162126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35162204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35166034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35166050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35166100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35166150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35167126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35167126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35167204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35171034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35171050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35171100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35171150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35172126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35172126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35172204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35176034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35176050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35176100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35176150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35177126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35177126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35177204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35181034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35181050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35181100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35181150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35182126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35182126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35182204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35186034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35186050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35186100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35186150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35187126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35187126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35187204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35191034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35191050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35191100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35191150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35192126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35192126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35192204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35196034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35196050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35196100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35196150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35197126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35197126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35197204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35201034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35201050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35201100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35201150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35202126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35202126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35202204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35206034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35206050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35206100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35206150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35207126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35207126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35207204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35231034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35231050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35231100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35231150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35232126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35232126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35232204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35236034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35236050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35236100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35236150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35237126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35237126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35237204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35241034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35241050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35241100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35241150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35242126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35242126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35242204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35246034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35246050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35246100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35246150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35247126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35247126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35247204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35251034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35251050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35251100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35251150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35252126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35252126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35252204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35256034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35256050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35256100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35256150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35257126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35257126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35257204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35261034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35261050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35261100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35261150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35262126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35262126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35262204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35266034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35266050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35266100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35266150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35267126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35267126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35267204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35271034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35271050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35271100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35271150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35272126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35272126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35272204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35276034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35276050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35276100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35276150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35277126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35277126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35277204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35281034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35281050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35281100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35281150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35282126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35282126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35282204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35286034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35286050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35286100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35286150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35287126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35287126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35287204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35291034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35291050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35291100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35291150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35292126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35292126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35292204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35296034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35296050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35296100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35296150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35297126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35297126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35297204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35301034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35301050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35301100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35301150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35302126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35302126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35302204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35306034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35306050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35306100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35306150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35307126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35307126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35307204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35311034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35311050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35311100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35311150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35312126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35312126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35312204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35316034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35316050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35316100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35316150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35317126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35317126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35317204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35341034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35341050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35341100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35341150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35342126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35342126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35342204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35346034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35346050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35346100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35346150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35347126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35347126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35347204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35351034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35351050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35351100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35351150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35352126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35352126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35352204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35356034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35356050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35356100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35356150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35357126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35357126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35357204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35361034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35361050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35361100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35361150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35362126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35362126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35362204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35366034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35366050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35366100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35366150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35367126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35367126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35367204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35371034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35371050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35371100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35371150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35372126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35372126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35372204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35376034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35376050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35376100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35376150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35377126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35377126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35377204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35381034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35381050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35381100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35381150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35382126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35382126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35382204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35386034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35386050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35386100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35386150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35387126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35387126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35387204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35391034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35391050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35391100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35391150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35392126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35392126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35392204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35396034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35396050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35396100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35396150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35397126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35397126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35397204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35401034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35401050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35401100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35401150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35402126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35402126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35402204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35406034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35406050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35406100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35406150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35407126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35407126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35407204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35411034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35411050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35411100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35411150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35412126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35412126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35412204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35416034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35416050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35416100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35416150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35417126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35417126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35417204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35421034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35421050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35421100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35421150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35422126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35422126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35422204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35426034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35426050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35426100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35426150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35427126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35427126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35427204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35451034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35451050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35451100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35451150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35452126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35452126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35452200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35452204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35456034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35456050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35456100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35456150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35457126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35457126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35457200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35457204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35461034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35461050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35461100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35461150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35462126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35462126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35462200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35462204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35466034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35466050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35466100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35466150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35467126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35467126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35467200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35467204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35471034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35471050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35471100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35471150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35472126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35472126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35472200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35472204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35476034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35476050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35476100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35476150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35477126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35477126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35477200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35477204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35481034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35481050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35481100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35481150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35482126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35482126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35482200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35482204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35486034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35486050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35486100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35486150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35487126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35487126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35487200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35487204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35491034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35491050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35491100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35491150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35492126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35492126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35492200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35492204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35496034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35496050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35496100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35496150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35497126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35497126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35497200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35497204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35501034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35501050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35501100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35501150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35502126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35502126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35502200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35502204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35506034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35506050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35506100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35506150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35507126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35507126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35507200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35507204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35511034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35511050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35511100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35511150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35512126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35512126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35512200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35512204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35516034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35516050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35516100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35516150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35517126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35517126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35517200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35517204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35521034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35521050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35521100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35521150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35522126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35522126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35522200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35522204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35526034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35526050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35526100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35526150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35527126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35527126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35527200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35527204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35531034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35531050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35531100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35531150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35532126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35532126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35532200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35532204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35536034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35536050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35536100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35536150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35537126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35537126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35537200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35537204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35561034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35561050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35561100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35561150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35562126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35562126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35562200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35562204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35566034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35566050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35566100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35566150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35567126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35567126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35567200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35567204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35571034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35571050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35571100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35571150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35572126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35572126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35572200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35572204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35576034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35576050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35576100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35576150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35577126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35577126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35577200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35577204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35581034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35581050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35581100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35581150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35582126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35582126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35582200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35582204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35586034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35586050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35586100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35586150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35587126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35587126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35587200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35587204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35591034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35591050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35591100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35591150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35592126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35592126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35592200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35592204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35596034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35596050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35596100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35596150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35597126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35597126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35597200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35597204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35601034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35601050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35601100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35601150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35602126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35602126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35602200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35602204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35606034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35606050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35606100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35606150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35607126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35607126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35607200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35607204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35611034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35611050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35611100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35611150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35612126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35612126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35612200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35612204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35616034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35616050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35616100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35616150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35617126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35617126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35617200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35617204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35621034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35621050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35621100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35621150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35622126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35622126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35622200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35622204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35626034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35626050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35626100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35626150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35627126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35627126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35627200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35627204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35631034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35631050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35631100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35631150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35632126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35632126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35632200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35632204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35636034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35636050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35636100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35636150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35637126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35637126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35637200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35637204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35641034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35641050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35641100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35641150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35642126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35642126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35642200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35642204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35646034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35646050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35646100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35646150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35647126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35647126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 35647200.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35647204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35671034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35671050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35671100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35671150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35672126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35672126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35672204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35672204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35676034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35676050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35676100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35676150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35677126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35677126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35677204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35677204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35681034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35681050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35681100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35681150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35682126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35682126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35682204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35682204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35686034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35686050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35686100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35686150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35687126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35687126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35687204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35687204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35691034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35691050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35691100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35691150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35692126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35692126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35692204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35692204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35696034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35696050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35696100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35696150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35697126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35697126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35697204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35697204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35701034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35701050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35701100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35701150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35702126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35702126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35702204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35702204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35706034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35706050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35706100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35706150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35707126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35707126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35707204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35707204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35711034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35711050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35711100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35711150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35712126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35712126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35712204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35712204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35716034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35716050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35716100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35716150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35717126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35717126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35717204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35717204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35721034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35721050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35721100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35721150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35722126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35722126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35722204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35722204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35726034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35726050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35726100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35726150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35727126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35727126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35727204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35727204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35731034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35731050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35731100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35731150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35732126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35732126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35732204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35732204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35736034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35736050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35736100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35736150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35737126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35737126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35737204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35737204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35741034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35741050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35741100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35741150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35742126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35742126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35742204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35742204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35746034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35746050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35746100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35746150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35747126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35747126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35747204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35747204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35751034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35751050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35751100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35751150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35752126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35752126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35752204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35752204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35756034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35756050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35756100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35756150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35757126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35757126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35757204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35757204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35786034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35786050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35786100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35786150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35787126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35787126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35787204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35787204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35791034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35791050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35791100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35791150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35792126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35792126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35792204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35792204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35796034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35796050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35796100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35796150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35797126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35797126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35797204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35797204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35801034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35801050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35801100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35801150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35802126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35802126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35802204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35802204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35806034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35806050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35806100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35806150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35807126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35807126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35807204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35807204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35811034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35811050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35811100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35811150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35812126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35812126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35812204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35812204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35816034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35816050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35816100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35816150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35817126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35817126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35817204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35817204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35821034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35821050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35821100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35821150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35822126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35822126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35822204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35822204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35826034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35826050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35826100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35826150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35827126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35827126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35827204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35827204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35831034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35831050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35831100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35831150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35832126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35832126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35832204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35832204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35836034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35836050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35836100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35836150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35837126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35837126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35837204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35837204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35841034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35841050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35841100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35841150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35842126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35842126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35842204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35842204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35846034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35846050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35846100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35846150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35847126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35847126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35847204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35847204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35851034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35851050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35851100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35851150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35852126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35852126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35852204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35852204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35856034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35856050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35856100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35856150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35857126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35857126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35857204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35857204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35861034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35861050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35861100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35861150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35862126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35862126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35862204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35862204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35866034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35866050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35866100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35866150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35867126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35867126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35867204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35867204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35871034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35871050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35871100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35871150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35872126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35872126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35872204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35872204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35896034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35896050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35896100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35896150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35897126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35897126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35897204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35897204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35901034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35901050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35901100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35901150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35902126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35902126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35902204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35902204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35906034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35906050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35906100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35906150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35907126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35907126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35907204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35907204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35911034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35911050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35911100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35911150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35912126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35912126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35912204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35912204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35916034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35916050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35916100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35916150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35917126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35917126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35917204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35917204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35921034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35921050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35921100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35921150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35922126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35922126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35922204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35922204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35926034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35926050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35926100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35926150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35927126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35927126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35927204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35927204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35931034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35931050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35931100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35931150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35932126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35932126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35932204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35932204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35936034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35936050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35936100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35936150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35937126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35937126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35937204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35937204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35941034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35941050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35941100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35941150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35942126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35942126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35942204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35942204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35946034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35946050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35946100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35946150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35947126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35947126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35947204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35947204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35951034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35951050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35951100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35951150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35952126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35952126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35952204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35952204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35956034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35956050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35956100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35956150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35957126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35957126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35957204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35957204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35961034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35961050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35961100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35961150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35962126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35962126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35962204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35962204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35966034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35966050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35966100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35966150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35967126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35967126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35967204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35967204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35971034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35971050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35971100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35971150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35972126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35972126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35972204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35972204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35976034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35976050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35976100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35976150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35977126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35977126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35977204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35977204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 35981034.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 35981050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 35981100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 35981150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 35982126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 35982126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 35982204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 35982204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36006050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36006100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36006112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36006150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36007126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36007126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36007204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36007204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36011050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36011100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36011112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36011150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36012126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36012126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36012204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36012204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36016050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36016100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36016112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36016150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36017126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36017126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36017204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36017204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36021050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36021100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36021112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36021150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36022126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36022126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36022204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36022204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36026050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36026100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36026112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36026150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36027126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36027126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36027204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36027204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36031050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36031100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36031112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36031150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36032126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36032126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36032204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36032204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36036050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36036100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36036112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36036150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36037126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36037126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36037204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36037204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36041050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36041100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36041112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36041150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36042126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36042126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36042204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36042204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36046050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36046100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36046112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36046150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36047126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36047126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36047204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36047204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36051050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36051100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36051112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36051150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36052126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36052126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36052204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36052204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36056050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36056100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36056112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36056150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36057126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36057126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36057204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36057204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36061050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36061100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36061112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36061150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36062126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36062126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36062204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36062204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36066050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36066100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36066112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36066150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36067126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36067126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36067204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36067204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36071050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36071100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36071112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36071150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36072126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36072126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36072204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36072204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36076050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36076100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36076112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36076150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36077126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36077126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36077204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36077204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36081050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36081100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36081112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36081150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36082126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36082126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36082204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36082204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36086050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36086100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36086112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36086150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36087126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36087126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36087204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36087204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36091050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36091100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36091112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36091150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36092126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36092126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36092204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36092204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36116050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36116100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36116150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36117126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36117126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36117204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36117204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36121050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36121100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36121150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36122126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36122126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36122204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36122204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36126050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36126100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36126150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36127126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36127126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36127204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36127204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36131050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36131100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36131150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36132126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36132126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36132204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36132204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36136050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36136100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36136150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36137126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36137126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36137204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36137204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36141050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36141100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36141150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36142126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36142126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36142204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36142204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36146050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36146100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36146150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36147126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36147126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36147204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36147204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36151050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36151100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36151150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36152126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36152126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36152204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36152204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36156050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36156100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36156150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36157126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36157126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36157204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36157204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36161050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36161100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36161150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36162126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36162126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36162204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36162204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36166050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36166100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36166150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36167126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36167126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36167204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36167204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36171050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36171100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36171150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36172126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36172126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36172204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36172204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36176050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36176100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36176150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36177126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36177126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36177204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36177204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36181050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36181100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36181150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36182126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36182126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36182204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36182204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36186050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36186100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36186150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36187126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36187126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36187204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36187204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36191050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36191100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36191150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36192126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36192126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36192204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36192204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36196050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36196100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36196150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36197126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36197126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36197204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36197204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36201050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36201100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36201150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36202126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36202126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36202204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36202204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36226050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36226100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36226150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36227126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36227126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36227204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36227204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36231050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36231100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36231150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36232126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36232126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36232204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36232204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36236050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36236100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36236150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36237126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36237126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36237204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36237204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36241050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36241100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36241150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36242126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36242126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36242204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36242204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36246050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36246100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36246150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36247126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36247126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36247204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36247204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36251050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36251100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36251150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36252126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36252126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36252204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36252204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36256050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36256100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36256150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36257126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36257126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36257204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36257204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36261050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36261100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36261150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36262126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36262126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36262204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36262204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36266050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36266100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36266150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36267126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36267126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36267204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36267204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36271050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36271100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36271150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36272126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36272126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36272204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36272204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36276050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36276100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36276150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36277126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36277126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36277204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36277204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36281050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36281100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36281150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36282126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36282126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36282204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36282204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36286050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36286100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36286150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36287126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36287126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36287204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36287204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36291050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36291100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36291150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36292126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36292126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36292204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36292204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36296050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36296100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36296150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36297126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36297126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36297204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36297204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36301050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36301100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36301150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36302126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36302126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36302204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36302204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36306050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36306100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36306150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36307126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36307126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36307204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36307204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36311050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36311100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36311150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36312126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36312126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36312204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36312204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36336050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36336100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36336150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36337126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36337126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36337204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36337204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36341050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36341100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36341150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36342126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36342126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36342204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36342204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36346050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36346100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36346150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36347126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36347126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36347204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36347204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36351050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36351100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36351150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36352126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36352126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36352204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36352204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36356050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36356100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36356150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36357126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36357126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36357204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36357204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36361050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36361100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36361150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36362126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36362126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36362204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36362204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36366050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36366100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36366150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36367126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36367126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36367204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36367204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36371050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36371100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36371150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36372126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36372126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36372204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36372204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36376050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36376100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36376150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36377126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36377126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36377204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36377204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36381050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36381100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36381150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36382126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36382126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36382204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36382204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36386050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36386100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36386150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36387126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36387126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36387204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36387204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36391050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36391100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36391150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36392126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36392126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36392204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36392204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36396050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36396100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36396150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36397126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36397126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36397204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36397204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36401050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36401100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36401150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36402126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36402126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36402204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36402204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36406050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36406100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36406150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36407126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36407126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36407204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36407204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36411050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36411100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36411150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36412126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36412126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36412204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36412204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36416050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36416100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36416150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36417126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36417126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36417204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36417204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36421050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36421100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36421150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36422126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36422126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36422204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36422204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36446050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36446100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36446150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36447126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36447126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36447204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36447204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36451050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36451100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36451150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36452126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36452126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36452204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36452204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36456050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36456100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36456150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36457126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36457126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36457204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36457204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36461050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36461100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36461150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36462126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36462126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36462204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36462204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36466050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36466100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36466150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36467126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36467126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36467204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36467204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36471050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36471100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36471150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36472126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36472126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36472204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36472204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36476050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36476100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36476150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36477126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36477126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36477204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36477204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36481050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36481100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36481150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36482126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36482126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36482204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36482204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36486050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36486100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36486150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36487126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36487126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36487204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36487204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36491050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36491100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36491150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36492126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36492126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36492204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36492204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36496050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36496100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36496150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36497126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36497126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36497204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36497204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36501050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36501100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36501150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36502126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36502126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36502204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36502204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36506050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36506100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36506150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36507126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36507126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36507204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36507204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36511050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36511100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36511150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36512126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36512126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36512204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36512204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36516050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36516100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36516150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36517126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36517126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36517204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36517204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36521050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36521100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36521150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36522126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36522126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36522204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36522204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36526050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36526100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36526150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36527126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36527126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36527204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36527204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36531050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36531100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36531150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36532126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36532126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36532204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36532204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36556050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36556100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36556150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36556625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36557126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36557126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36557204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36557204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36561050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36561100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36561150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36561625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36562126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36562126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36562204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36562204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36566050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36566100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36566150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36566625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36567126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36567126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36567204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36567204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36571050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36571100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36571150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36571625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36572126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36572126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36572204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36572204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36576050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36576100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36576150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36576625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36577126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36577126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36577204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36577204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36581050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36581100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36581150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36581625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36582126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36582126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36582204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36582204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36586050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36586100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36586150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36586625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36587126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36587126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36587204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36587204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36591050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36591100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36591150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36591625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36592126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36592126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36592204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36592204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36596050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36596100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36596150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36596625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36597126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36597126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36597204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36597204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36601050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36601100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36601150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36601625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36602126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36602126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36602204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36602204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36606050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36606100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36606150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36606625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36607126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36607126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36607204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36607204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36611050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36611100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36611150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36611625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36612126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36612126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36612204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36612204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36616050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36616100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36616150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36616625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36617126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36617126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36617204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36617204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36621050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36621100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36621150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36621625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36622126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36622126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36622204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36622204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36626050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36626100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36626150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36626625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36627126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36627126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36627204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36627204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36631050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36631100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36631150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36631625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36632126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36632126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36632204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36632204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36636050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36636100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36636150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36636625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36637126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36637126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36637204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36637204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36641050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36641100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36641150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36641625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36642126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36642126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36642204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36642204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36666050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36666100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36666150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36666625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36667126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36667126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36667204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36667204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36671050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36671100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36671150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36671625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36672126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36672126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36672204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36672204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36676050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36676100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36676150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36676625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36677126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36677126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36677204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36677204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36681050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36681100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36681150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36681625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36682126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36682126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36682204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36682204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36686050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36686100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36686150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36686625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36687126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36687126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36687204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36687204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36691050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36691100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36691150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36691625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36692126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36692126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36692204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36692204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36696050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36696100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36696150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36696625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36697126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36697126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36697204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36697204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36701050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36701100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36701150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36701625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36702126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36702126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36702204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36702204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36706050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36706100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36706150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36706625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36707126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36707126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36707204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36707204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36711050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36711100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36711150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36711625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36712126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36712126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36712204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36712204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36716050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36716100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36716150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36716625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36717126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36717126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36717204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36717204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36721050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36721100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36721150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36721625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36722126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36722126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36722204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36722204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36726050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36726100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36726150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36726625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36727126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36727126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36727204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36727204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36731050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36731100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36731150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36731625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36732126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36732126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36732204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36732204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36736050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36736100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36736150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36736625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36737126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36737126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36737204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36737204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36741050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36741100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36741150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36741625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36742126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36742126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36742204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36742204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36746050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36746100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36746150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36746625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36747126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36747126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36747204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36747204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36751050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36751100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36751150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 36751625.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36752126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36752126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36752204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36752204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36776050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36776100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36776150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36776658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36777126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36777126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36777204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36777204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36781050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36781100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36781150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36781658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36782126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36782126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36782204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36782204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36786050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36786100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36786150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36786658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36787126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36787126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36787204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36787204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36791050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36791100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36791150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36791658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36792126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36792126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36792204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36792204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36796050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36796100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36796150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36796658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36797126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36797126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36797204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36797204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36801050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36801100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36801150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36801658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36802126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36802126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36802204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36802204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36806050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36806100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36806150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36806658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36807126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36807126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36807204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36807204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36811050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36811100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36811150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36811658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36812126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36812126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36812204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36812204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36816050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36816100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36816150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36816658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36817126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36817126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36817204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36817204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36821050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36821100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36821150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36821658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36822126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36822126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36822204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36822204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36826050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36826100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36826150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36826658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36827126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36827126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36827204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36827204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36831050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36831100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36831150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36831658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36832126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36832126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36832204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36832204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36836050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36836100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36836150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36836658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36837126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36837126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36837204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36837204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36841050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36841100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36841150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36841658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36842126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36842126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36842204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36842204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36846050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36846100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36846150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36846658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36847126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36847126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36847204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36847204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36851050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36851100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36851150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36851658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36852126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36852126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36852204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36852204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36856050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36856100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36856150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36856658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36857126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36857126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36857204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36857204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36861050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36861100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36861150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36861658.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36862126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36862126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36862204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36862204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36891050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36891100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36891150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36891736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36892126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36892126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36892204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36892204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36896050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36896100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36896150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36896736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36897126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36897126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36897204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36897204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36901050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36901100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36901150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36901736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36902126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36902126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36902204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36902204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36906050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36906100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36906150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36906736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36907126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36907126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36907204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36907204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36911050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36911100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36911150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36911736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36912126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36912126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36912204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36912204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36916050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36916100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36916150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36916736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36917126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36917126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36917204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36917204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36921050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36921100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36921150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36921736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36922126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36922126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36922204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36922204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36926050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36926100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36926150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36926736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36927126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36927126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36927204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36927204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36931050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36931100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36931150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36931736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36932126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36932126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36932204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36932204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36936050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36936100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36936150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36936736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36937126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36937126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36937204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36937204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36941050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36941100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36941150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36941736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36942126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36942126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36942204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36942204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36946050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36946100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36946150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36946736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36947126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36947126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36947204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36947204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36951050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36951100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36951150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36951736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36952126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36952126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36952204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36952204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36956050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36956100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36956150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36956736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36957126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36957126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36957204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36957204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36961050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36961100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36961150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36961736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36962126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36962126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36962204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36962204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36966050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36966100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36966150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36966736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36967126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36967126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36967204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36967204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36971050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36971100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36971150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36971736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36972126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36972126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36972204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36972204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 36976050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 36976100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 36976150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 36976736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 36977126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 36977126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 36977204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 36977204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37001050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37001100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37001150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37002126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37002126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37002204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37002204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37006050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37006100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37006150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37007126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37007126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37007204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37007204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37011050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37011100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37011150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37012126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37012126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37012204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37012204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37016050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37016100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37016150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37017126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37017126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37017204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37017204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37021050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37021100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37021150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37022126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37022126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37022204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37022204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37026050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37026100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37026150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37027126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37027126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37027204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37027204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37031050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37031100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37031150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37032126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37032126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37032204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37032204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37036050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37036100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37036150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37037126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37037126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37037204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37037204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37041050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37041100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37041150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37042126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37042126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37042204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37042204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37046050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37046100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37046150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37047126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37047126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37047204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37047204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37051050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37051100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37051150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37052126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37052126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37052204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37052204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37056050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37056100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37056150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37057126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37057126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37057204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37057204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37061050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37061100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37061150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37062126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37062126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37062204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37062204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37066050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37066100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37066150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37067126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37067126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37067204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37067204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37071050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37071100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37071150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37072126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37072126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37072204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37072204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37076050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37076100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37076150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37077126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37077126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37077204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37077204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37081050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37081100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37081150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37082126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37082126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37082204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37082204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37086050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37086100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37086150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37087126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37087126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37087204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37087204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37111050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37111100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37111150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37112126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37112126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37112204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37112204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37116050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37116100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37116150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37117126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37117126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37117204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37117204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37121050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37121100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37121150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37122126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37122126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37122204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37122204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37126050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37126100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37126150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37127126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37127126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37127204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37127204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37131050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37131100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37131150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37132126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37132126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37132204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37132204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37136050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37136100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37136150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37137126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37137126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37137204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37137204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37141050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37141100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37141150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37142126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37142126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37142204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37142204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37146050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37146100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37146150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37147126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37147126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37147204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37147204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37151050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37151100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37151150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37152126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37152126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37152204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37152204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37156050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37156100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37156150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37157126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37157126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37157204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37157204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37161050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37161100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37161150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37162126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37162126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37162204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37162204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37166050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37166100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37166150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37167126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37167126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37167204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37167204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37171050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37171100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37171150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37172126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37172126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37172204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37172204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37176050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37176100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37176150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37177126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37177126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37177204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37177204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37181050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37181100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37181150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37182126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37182126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37182204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37182204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37186050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37186100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37186150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37187126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37187126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37187204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37187204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37191050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37191100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37191150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37192126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37192126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37192204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37192204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37196050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37196100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37196150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37197126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37197126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37197204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37197204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37221050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37221100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37221150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37222126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37222126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37222204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37222204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37226050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37226100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37226150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37227126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37227126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37227204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37227204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37231050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37231100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37231150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37232126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37232126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37232204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37232204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37236050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37236100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37236150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37237126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37237126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37237204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37237204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37241050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37241100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37241150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37242126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37242126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37242204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37242204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37246050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37246100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37246150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37247126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37247126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37247204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37247204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37251050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37251100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37251150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37252126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37252126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37252204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37252204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37256050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37256100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37256150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37257126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37257126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37257204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37257204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37261050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37261100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37261150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37262126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37262126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37262204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37262204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37266050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37266100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37266150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37267126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37267126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37267204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37267204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37271050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37271100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37271150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37272126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37272126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37272204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37272204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37276050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37276100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37276150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37277126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37277126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37277204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37277204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37281050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37281100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37281150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37282126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37282126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37282204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37282204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37286050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37286100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37286150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37287126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37287126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37287204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37287204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37291050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37291100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37291150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37292126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37292126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37292204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37292204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37296050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37296100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37296150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37297126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37297126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37297204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37297204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37301050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37301100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37301150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37302126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37302126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37302204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37302204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37306050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37306100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37306150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37307126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37307126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37307204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37307204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37331050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37331100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37331150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37332126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37332126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37332204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37332204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37336050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37336100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37336150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37337126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37337126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37337204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37337204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37341050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37341100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37341150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37342126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37342126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37342204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37342204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37346050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37346100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37346150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37347126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37347126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37347204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37347204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37351050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37351100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37351150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37352126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37352126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37352204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37352204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37356050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37356100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37356150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37357126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37357126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37357204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37357204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37361050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37361100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37361150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37362126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37362126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37362204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37362204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37366050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37366100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37366150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37367126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37367126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37367204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37367204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37371050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37371100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37371150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37372126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37372126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37372204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37372204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37376050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37376100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37376150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37377126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37377126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37377204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37377204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37381050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37381100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37381150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37382126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37382126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37382204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37382204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37386050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37386100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37386150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37387126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37387126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37387204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37387204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37391050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37391100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37391150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37392126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37392126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37392204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37392204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37396050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37396100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37396150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37397126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37397126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37397204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37397204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37401050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37401100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37401150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37402126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37402126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37402204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37402204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37406050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37406100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37406150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37407126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37407126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37407204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37407204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37411050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37411100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37411150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37412126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37412126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37412204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37412204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37416050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37416100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37416150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37417126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37417126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37417204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37417204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37441050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37441100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37441150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37442126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37442126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37442204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37442204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37442250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37446050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37446100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37446150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37447126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37447126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37447204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37447204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37447250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37451050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37451100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37451150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37452126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37452126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37452204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37452204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37452250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37456050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37456100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37456150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37457126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37457126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37457204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37457204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37457250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37461050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37461100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37461150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37462126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37462126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37462204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37462204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37462250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37466050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37466100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37466150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37467126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37467126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37467204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37467204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37467250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37471050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37471100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37471150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37472126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37472126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37472204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37472204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37472250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37476050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37476100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37476150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37477126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37477126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37477204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37477204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37477250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37481050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37481100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37481150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37482126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37482126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37482204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37482204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37482250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37486050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37486100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37486150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37487126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37487126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37487204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37487204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37487250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37491050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37491100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37491150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37492126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37492126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37492204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37492204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37492250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37496050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37496100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37496150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37497126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37497126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37497204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37497204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37497250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37501050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37501100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37501150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37502126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37502126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37502204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37502204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37502250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37506050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37506100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37506150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37507126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37507126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37507204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37507204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37507250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37511050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37511100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37511150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37512126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37512126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37512204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37512204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37512250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37516050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37516100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37516150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37517126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37517126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37517204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37517204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37517250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37521050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37521100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37521150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37522126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37522126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37522204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37522204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37522250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37526050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37526100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37526150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37527126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37527126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37527204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37527204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37527250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37551050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37551100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37551150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37552126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37552126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37552204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37552204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37552250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37556050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37556100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37556150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37557126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37557126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37557204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37557204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37557250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37561050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37561100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37561150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37562126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37562126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37562204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37562204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37562250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37566050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37566100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37566150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37567126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37567126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37567204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37567204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37567250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37571050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37571100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37571150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37572126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37572126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37572204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37572204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37572250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37576050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37576100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37576150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37577126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37577126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37577204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37577204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37577250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37581050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37581100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37581150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37582126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37582126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37582204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37582204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37582250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37586050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37586100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37586150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37587126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37587126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37587204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37587204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37587250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37591050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37591100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37591150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37592126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37592126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37592204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37592204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37592250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37596050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37596100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37596150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37597126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37597126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37597204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37597204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37597250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37601050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37601100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37601150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37602126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37602126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37602204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37602204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37602250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37606050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37606100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37606150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37607126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37607126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37607204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37607204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37607250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37611050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37611100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37611150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37612126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37612126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37612204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37612204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37612250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37616050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37616100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37616150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37617126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37617126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37617204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37617204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37617250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37621050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37621100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37621150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37622126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37622126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37622204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37622204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37622250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37626050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37626100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37626150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37627126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37627126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37627204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37627204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37627250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37631050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37631100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37631150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37632126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37632126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37632204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37632204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37632250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37636050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37636100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37636150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37637126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37637126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37637204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37637204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 37637250.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37661050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37661100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37661150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37662126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37662126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37662204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37662204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37662282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37666050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37666100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37666150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37667126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37667126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37667204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37667204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37667282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37671050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37671100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37671150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37672126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37672126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37672204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37672204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37672282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37676050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37676100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37676150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37677126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37677126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37677204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37677204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37677282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37681050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37681100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37681150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37682126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37682126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37682204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37682204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37682282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37686050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37686100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37686150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37687126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37687126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37687204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37687204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37687282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37691050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37691100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37691150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37692126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37692126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37692204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37692204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37692282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37696050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37696100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37696150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37697126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37697126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37697204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37697204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37697282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37701050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37701100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37701150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37702126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37702126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37702204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37702204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37702282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37706050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37706100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37706150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37707126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37707126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37707204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37707204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37707282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37711050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37711100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37711150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37712126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37712126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37712204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37712204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37712282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37716050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37716100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37716150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37717126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37717126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37717204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37717204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37717282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37721050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37721100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37721150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37722126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37722126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37722204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37722204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37722282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37726050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37726100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37726150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37727126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37727126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37727204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37727204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37727282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37731050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37731100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37731150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37732126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37732126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37732204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37732204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37732282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37736050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37736100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37736150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37737126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37737126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37737204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37737204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37737282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37741050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37741100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37741150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37742126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37742126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37742204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37742204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37742282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37746050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37746100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37746150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37747126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37747126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37747204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37747204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37747282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37776050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37776100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37776150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37777126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37777126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37777204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37777204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37777282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37781050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37781100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37781150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37782126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37782126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37782204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37782204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37782282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37786050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37786100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37786150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37787126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37787126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37787204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37787204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37787282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37791050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37791100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37791150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37792126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37792126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37792204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37792204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37792282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37796050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37796100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37796150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37797126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37797126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37797204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37797204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37797282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37801050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37801100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37801150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37802126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37802126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37802204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37802204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37802282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37806050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37806100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37806150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37807126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37807126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37807204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37807204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37807282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37811050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37811100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37811150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37812126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37812126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37812204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37812204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37812282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37816050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37816100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37816150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37817126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37817126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37817204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37817204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37817282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37821050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37821100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37821150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37822126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37822126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37822204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37822204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37822282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37826050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37826100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37826150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37827126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37827126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37827204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37827204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37827282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37831050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37831100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37831150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37832126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37832126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37832204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37832204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37832282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37836050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37836100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37836150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37837126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37837126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37837204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37837204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37837282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37841050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37841100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37841150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37842126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37842126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37842204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37842204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37842282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37846050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37846100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37846150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37847126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37847126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37847204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37847204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37847282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37851050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37851100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37851150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37852126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37852126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37852204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37852204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37852282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37856050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37856100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37856150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37857126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37857126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37857204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37857204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37857282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37861050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37861100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37861150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37862126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37862126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37862204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37862204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37862282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37891050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37891100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37891150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37892126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37892126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37892204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37892204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37892282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37896050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37896100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37896150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37897126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37897126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37897204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37897204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37897282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37901050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37901100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37901150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37902126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37902126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37902204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37902204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37902282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37906050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37906100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37906150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37907126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37907126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37907204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37907204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37907282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37911050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37911100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37911150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37912126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37912126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37912204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37912204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37912282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37916050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37916100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37916150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37917126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37917126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37917204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37917204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37917282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37921050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37921100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37921150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37922126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37922126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37922204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37922204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37922282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37926050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37926100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37926150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37927126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37927126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37927204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37927204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37927282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37931050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37931100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37931150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37932126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37932126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37932204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37932204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37932282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37936050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37936100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37936150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37937126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37937126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37937204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37937204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37937282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37941050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37941100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37941150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37942126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37942126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37942204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37942204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37942282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37946050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37946100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37946150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37947126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37947126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37947204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37947204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37947282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37951050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37951100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37951150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37952126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37952126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37952204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37952204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37952282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37956050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37956100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37956150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37957126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37957126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37957204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37957204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37957282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37961050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37961100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37961150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37962126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37962126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37962204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37962204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37962282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37966050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37966100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37966150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37967126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37967126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37967204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37967204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37967282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37971050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37971100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37971150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37972126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37972126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37972204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37972204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37972282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 37976050.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 37976100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 37976150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 37977126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 37977126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 37977204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 37977204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 37977282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38001100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38001112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38001150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38002126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38002126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38002204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38002204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38002282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38006100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38006112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38006150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38007126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38007126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38007204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38007204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38007282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38011100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38011112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38011150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38012126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38012126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38012204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38012204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38012282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38016100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38016112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38016150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38017126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38017126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38017204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38017204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38017282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38021100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38021112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38021150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38022126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38022126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38022204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38022204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38022282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38026100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38026112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38026150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38027126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38027126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38027204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38027204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38027282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38031100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38031112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38031150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38032126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38032126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38032204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38032204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38032282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38036100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38036112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38036150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38037126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38037126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38037204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38037204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38037282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38041100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38041112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38041150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38042126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38042126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38042204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38042204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38042282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38046100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38046112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38046150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38047126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38047126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38047204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38047204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38047282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38051100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38051112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38051150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38052126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38052126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38052204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38052204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38052282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38056100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38056112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38056150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38057126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38057126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38057204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38057204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38057282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38061100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38061112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38061150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38062126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38062126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38062204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38062204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38062282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38066100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38066112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38066150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38067126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38067126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38067204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38067204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38067282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38071100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38071112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38071150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38072126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38072126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38072204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38072204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38072282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38076100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38076112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38076150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38077126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38077126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38077204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38077204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38077282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38081100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38081112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38081150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38082126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38082126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38082204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38082204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38082282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38086100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38086112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38086150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38087126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38087126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38087204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38087204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38087282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38116100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38116112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38116150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38117126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38117126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38117204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38117204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38117282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38121100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38121112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38121150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38122126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38122126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38122204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38122204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38122282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38126100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38126112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38126150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38127126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38127126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38127204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38127204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38127282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38131100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38131112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38131150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38132126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38132126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38132204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38132204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38132282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38136100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38136112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38136150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38137126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38137126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38137204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38137204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38137282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38141100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38141112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38141150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38142126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38142126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38142204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38142204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38142282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38146100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38146112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38146150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38147126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38147126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38147204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38147204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38147282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38151100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38151112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38151150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38152126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38152126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38152204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38152204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38152282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38156100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38156112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38156150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38157126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38157126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38157204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38157204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38157282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38161100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38161112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38161150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38162126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38162126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38162204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38162204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38162282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38166100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38166112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38166150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38167126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38167126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38167204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38167204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38167282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38171100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38171112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38171150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38172126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38172126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38172204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38172204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38172282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38176100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38176112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38176150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38177126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38177126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38177204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38177204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38177282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38181100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38181112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38181150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38182126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38182126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38182204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38182204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38182282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38186100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38186112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38186150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38187126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38187126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38187204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38187204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38187282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38191100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38191112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38191150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38192126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38192126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38192204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38192204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38192282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38196100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38196112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38196150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38197126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38197126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38197204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38197204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38197282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38201100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38201112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38201150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38202126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38202126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38202204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38202204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38202282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38231100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38231112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38231150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38232126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38232126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38232204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38232204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38232282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38236100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38236112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38236150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38237126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38237126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38237204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38237204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38237282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38241100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38241112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38241150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38242126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38242126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38242204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38242204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38242282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38246100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38246112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38246150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38247126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38247126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38247204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38247204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38247282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38251100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38251112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38251150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38252126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38252126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38252204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38252204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38252282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38256100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38256112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38256150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38257126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38257126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38257204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38257204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38257282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38261100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38261112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38261150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38262126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38262126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38262204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38262204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38262282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38266100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38266112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38266150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38267126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38267126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38267204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38267204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38267282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38271100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38271112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38271150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38272126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38272126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38272204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38272204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38272282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38276100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38276112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38276150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38277126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38277126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38277204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38277204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38277282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38281100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38281112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38281150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38282126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38282126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38282204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38282204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38282282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38286100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38286112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38286150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38287126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38287126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38287204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38287204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38287282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38291100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38291112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38291150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38292126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38292126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38292204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38292204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38292282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38296100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38296112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38296150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38297126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38297126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38297204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38297204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38297282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38301100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38301112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38301150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38302126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38302126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38302204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38302204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38302282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38306100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38306112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38306150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38307126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38307126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38307204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38307204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38307282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38311100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38311112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38311150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38312126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38312126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38312204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38312204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38312282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 38316100.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38316112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38316150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38317126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38317126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38317204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38317204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38317282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38341112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38341112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38341150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38342126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38342126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38342204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38342204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38342282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38346112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38346112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38346150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38347126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38347126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38347204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38347204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38347282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38351112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38351112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38351150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38352126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38352126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38352204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38352204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38352282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38356112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38356112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38356150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38357126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38357126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38357204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38357204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38357282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38361112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38361112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38361150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38362126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38362126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38362204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38362204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38362282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38366112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38366112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38366150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38367126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38367126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38367204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38367204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38367282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38371112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38371112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38371150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38372126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38372126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38372204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38372204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38372282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38376112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38376112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38376150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38377126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38377126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38377204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38377204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38377282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38381112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38381112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38381150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38382126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38382126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38382204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38382204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38382282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38386112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38386112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38386150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38387126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38387126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38387204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38387204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38387282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38391112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38391112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38391150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38392126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38392126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38392204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38392204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38392282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38396112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38396112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38396150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38397126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38397126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38397204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38397204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38397282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38401112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38401112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38401150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38402126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38402126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38402204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38402204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38402282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38406112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38406112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38406150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38407126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38407126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38407204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38407204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38407282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38411112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38411112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38411150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38412126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38412126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38412204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38412204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38412282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38416112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38416112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38416150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38417126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38417126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38417204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38417204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38417282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38421112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38421112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38421150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38422126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38422126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38422204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38422204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38422282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38426112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38426112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38426150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38427126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38427126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38427204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38427204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38427282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38456112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38456112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38456150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38457126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38457126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38457204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38457204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38457282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38461112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38461112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38461150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38462126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38462126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38462204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38462204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38462282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38466112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38466112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38466150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38467126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38467126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38467204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38467204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38467282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38471112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38471112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38471150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38472126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38472126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38472204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38472204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38472282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38476112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38476112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38476150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38477126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38477126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38477204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38477204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38477282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38481112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38481112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38481150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38482126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38482126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38482204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38482204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38482282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38486112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38486112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38486150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38487126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38487126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38487204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38487204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38487282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38491112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38491112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38491150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38492126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38492126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38492204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38492204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38492282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38496112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38496112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38496150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38497126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38497126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38497204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38497204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38497282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38501112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38501112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38501150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38502126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38502126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38502204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38502204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38502282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38506112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38506112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38506150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38507126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38507126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38507204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38507204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38507282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38511112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38511112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38511150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38512126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38512126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38512204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38512204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38512282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38516112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38516112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38516150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38517126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38517126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38517204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38517204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38517282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38521112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38521112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38521150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38522126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38522126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38522204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38522204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38522282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38526112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38526112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38526150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38527126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38527126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38527204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38527204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38527282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38531112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38531112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38531150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38532126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38532126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38532204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38532204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38532282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38536112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38536112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38536150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38537126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38537126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38537204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38537204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38537282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38541112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38541112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38541150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38542126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38542126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38542204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38542204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38542282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38571112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38571112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38571150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38572126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38572126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38572204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38572204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38572282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38576112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38576112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38576150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38577126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38577126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38577204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38577204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38577282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38581112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38581112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38581150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38582126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38582126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38582204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38582204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38582282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38586112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38586112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38586150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38587126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38587126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38587204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38587204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38587282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38591112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38591112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38591150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38592126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38592126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38592204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38592204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38592282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38596112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38596112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38596150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38597126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38597126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38597204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38597204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38597282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38601112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38601112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38601150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38602126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38602126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38602204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38602204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38602282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38606112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38606112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38606150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38607126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38607126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38607204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38607204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38607282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38611112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38611112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38611150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38612126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38612126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38612204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38612204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38612282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38616112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38616112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38616150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38617126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38617126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38617204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38617204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38617282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38621112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38621112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38621150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38622126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38622126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38622204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38622204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38622282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38626112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38626112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38626150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38627126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38627126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38627204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38627204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38627282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38631112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38631112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38631150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38632126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38632126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38632204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38632204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38632282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38636112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38636112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38636150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38637126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38637126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38637204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38637204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38637282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38641112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38641112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38641150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38642126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38642126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38642204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38642204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38642282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38646112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38646112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38646150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38647126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38647126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38647204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38647204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38647282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38651112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38651112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38651150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38652126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38652126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38652204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38652204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38652282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38656112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38656112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38656150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38657126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38657126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38657204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38657204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38657282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38681112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38681112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38681150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38682126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38682126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38682204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38682204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38682282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38686112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38686112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38686150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38687126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38687126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38687204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38687204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38687282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38691112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38691112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38691150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38692126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38692126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38692204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38692204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38692282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38696112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38696112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38696150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38697126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38697126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38697204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38697204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38697282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38701112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38701112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38701150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38702126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38702126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38702204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38702204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38702282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38706112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38706112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38706150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38707126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38707126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38707204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38707204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38707282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38711112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38711112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38711150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38712126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38712126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38712204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38712204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38712282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38716112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38716112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38716150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38717126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38717126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38717204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38717204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38717282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38721112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38721112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38721150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38722126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38722126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38722204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38722204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38722282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38726112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38726112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38726150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38727126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38727126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38727204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38727204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38727282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38731112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38731112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38731150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38732126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38732126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38732204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38732204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38732282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38736112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38736112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38736150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38737126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38737126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38737204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38737204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38737282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38741112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38741112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38741150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38742126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38742126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38742204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38742204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38742282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38746112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38746112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38746150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38747126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38747126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38747204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38747204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38747282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38751112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38751112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38751150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38752126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38752126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38752204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38752204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38752282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38756112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38756112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38756150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38757126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38757126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38757204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38757204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38757282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38761112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38761112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38761150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38762126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38762126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38762204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38762204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38762282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38766112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38766112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 38766150.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38767126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38767126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38767204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38767204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38767282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38791112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38791112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 38791190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38792126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38792126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38792204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38792204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38792282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38796112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38796112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 38796190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38797126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38797126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38797204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38797204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38797282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38801112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38801112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 38801190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38802126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38802126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38802204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38802204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38802282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38806112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38806112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 38806190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38807126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38807126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38807204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38807204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38807282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38811112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38811112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 38811190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38812126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38812126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38812204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38812204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38812282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38816112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38816112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 38816190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38817126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38817126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38817204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38817204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38817282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38821112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38821112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 38821190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38822126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38822126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38822204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38822204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38822282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38826112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38826112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 38826190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38827126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38827126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38827204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38827204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38827282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38831112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38831112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 38831190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38832126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38832126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38832204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38832204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38832282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38836112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38836112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 38836190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38837126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38837126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38837204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38837204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38837282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38841112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38841112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 38841190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38842126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38842126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38842204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38842204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38842282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38846112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38846112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 38846190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38847126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38847126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38847204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38847204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38847282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38851112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38851112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 38851190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38852126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38852126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38852204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38852204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38852282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38856112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38856112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 38856190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38857126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38857126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38857204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38857204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38857282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38861112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38861112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 38861190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38862126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38862126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38862204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38862204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38862282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38866112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38866112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 38866190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38867126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38867126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38867204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38867204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38867282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38871112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38871112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 38871190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38872126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38872126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38872204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38872204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38872282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> [ 2500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 38876112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 38876112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 38876190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 38877126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 38877126.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 38877204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 38877204.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 38877282.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] MRS -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] REF -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> 
[ 1250 ps] NOP -> [ 1250 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] REF -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> 
[ 2500 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] REF -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] NOP -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] REF -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps]  WR @ (0,   752) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] REF -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     8) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    16) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    24) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    32) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    40) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,    48) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    56) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    64) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    72) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    80) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,    88) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    96) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   104) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   112) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   120) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   128) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   136) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   144) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   152) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   160) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   168) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   176) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   184) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   192) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   200) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   208) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   216) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   224) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   232) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   240) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   248) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   256) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   264) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   272) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   280) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   288) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   296) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   304) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   312) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   320) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   328) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   336) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   344) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   352) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   360) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   368) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   376) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   384) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   392) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   400) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   408) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   416) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   424) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   432) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   440) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   448) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   456) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   464) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   472) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   480) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   488) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   496) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   504) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   512) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   520) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   528) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   536) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   544) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   552) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   560) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   568) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   576) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   584) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   592) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   600) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   608) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   616) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   624) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   632) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   640) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   648) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   656) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   664) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   672) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   680) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   688) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   696) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   704) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   712) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   720) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   728) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   736) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   744) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   752) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   760) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   768) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   776) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   784) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   792) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   100) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   101) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   102) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   103) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   105) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   106) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   107) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   108) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   109) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   110) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   111) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   112) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   113) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   114) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   115) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   116) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   117) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   118) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   119) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   120) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   121) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   122) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   123) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   124) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   125) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   126) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   127) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   129) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   130) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   131) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   132) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   133) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   134) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   135) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   137) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   138) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   139) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   140) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   141) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   142) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   143) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   145) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   146) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   147) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   148) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   149) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   150) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   151) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   152) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   153) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   154) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   155) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   156) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   157) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   158) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   159) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   160) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   161) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   162) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   163) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   164) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   165) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   166) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   167) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   169) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   170) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   171) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   172) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   173) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   174) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   175) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   177) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   178) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   179) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   180) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   181) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   182) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   183) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   185) -> 
[ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   186) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] REF -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] NOP -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   187) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   188) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   189) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   190) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   191) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   192) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   193) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   194) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   195) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   196) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   197) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   198) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   199) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   100) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   101) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   102) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   103) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   105) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   106) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   107) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   108) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   109) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   110) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   111) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   112) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   113) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   114) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   115) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   116) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   117) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   118) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   119) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   120) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   121) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   122) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   123) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   124) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   125) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   126) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   127) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   129) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   130) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   131) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   132) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   133) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   134) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   135) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   137) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   138) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   139) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   140) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   141) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   142) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   143) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   145) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   146) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   147) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   148) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   149) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   150) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   151) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   152) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   153) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   154) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   155) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   156) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   157) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   158) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   159) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   160) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   161) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   162) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   163) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   164) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   165) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   166) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   167) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   169) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   170) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   171) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   172) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   173) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   174) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   175) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   177) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   178) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   179) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   180) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   181) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   182) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   183) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   185) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   186) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   187) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   188) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   189) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   190) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   191) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   192) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   193) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   194) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   195) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   196) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   197) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   198) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   199) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   800) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   800) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   808) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   808) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   816) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   816) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   824) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   824) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   832) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   832) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   840) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   840) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   848) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   848) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   856) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   856) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   864) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   864) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   872) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   872) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   880) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   880) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   888) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   888) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   896) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   896) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   904) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   904) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   912) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   912) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   920) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   920) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   928) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   928) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   936) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (1,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   936) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   944) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   944) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   952) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   952) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   960) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   960) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   968) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   968) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   976) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   976) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   984) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   984) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   992) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   992) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,  1000) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,  1000) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,  1008) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,  1008) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,  1016) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,  1016) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,     8) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,     8) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    16) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    16) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    24) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,    24) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    32) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    32) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    40) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    40) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,    48) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    48) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    56) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    56) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    64) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,    64) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    72) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    72) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    80) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    80) -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    88) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    88) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] REF -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] NOP -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (1,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,    96) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    96) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   104) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   104) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   112) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   112) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   120) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   120) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   128) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   128) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   136) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   136) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   144) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   144) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   152) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   152) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   160) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   160) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   168) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   168) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   176) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   176) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   184) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   184) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   192) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   192) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   200) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   200) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   208) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   208) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   216) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   216) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   224) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   224) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   232) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   232) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   240) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   240) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   248) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   248) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   256) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   256) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   264) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   264) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   272) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   272) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   280) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   280) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   288) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   288) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   296) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   296) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   304) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   304) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   312) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   312) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   320) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   320) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   328) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   328) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   336) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   336) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   344) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   344) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   352) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   352) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   360) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   360) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   368) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   368) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   376) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   376) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   384) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   384) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   392) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   392) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   400) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   400) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   408) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   408) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   416) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   416) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   424) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   424) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   432) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   432) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   440) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   440) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   448) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   448) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   456) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   456) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   464) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   464) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   472) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   472) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   480) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   480) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   488) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   488) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   496) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   496) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   504) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   504) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   512) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   512) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   520) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   520) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   528) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   528) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   536) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   536) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   544) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   544) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   552) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   552) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   560) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   560) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   568) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   568) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   576) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   576) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   584) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   584) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   592) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   592) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   600) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   600) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   608) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   608) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   616) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   616) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   624) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   624) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   632) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   632) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   640) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   640) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   648) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   648) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   656) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   656) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   664) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   664) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   672) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   672) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   680) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   680) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   688) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   688) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   696) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   696) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   704) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   704) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   712) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   712) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   720) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   720) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   728) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   728) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   736) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   736) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   744) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   744) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   752) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   752) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   760) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   760) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   768) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   768) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   776) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   776) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   784) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   784) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   792) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   792) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   800) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   800) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   808) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   808) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   816) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   816) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   824) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   824) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   832) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   832) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   840) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   840) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   848) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   848) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   856) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   856) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   864) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   864) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   872) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   872) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   880) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   880) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   888) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   888) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   896) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   896) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   904) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   904) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   912) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   912) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   920) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   920) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   928) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   928) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   936) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (2,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   936) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   944) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   944) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   952) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   952) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   960) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   960) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   968) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   800) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   808) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   816) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   824) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   832) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   840) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   848) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   856) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   864) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   872) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   880) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   888) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   896) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   904) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   912) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   920) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   928) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   936) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   944) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   952) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   960) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   968) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   976) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   984) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   992) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,  1000) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,  1008) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,  1016) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,     8) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    32) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    48) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    72) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    88) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   112) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   128) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   152) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   168) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   192) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   208) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   232) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   248) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   272) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   288) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   312) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   328) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   352) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   368) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   392) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   408) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   432) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   448) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   472) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   488) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   512) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   528) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   552) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   568) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   592) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   608) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   632) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   648) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   672) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   688) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   712) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   728) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   752) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   768) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   792) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   800) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   808) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   816) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   824) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   832) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   840) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   848) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   856) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   864) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   872) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   880) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   888) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   896) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   904) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   912) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   920) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   928) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   936) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   944) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   952) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   960) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   968) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   976) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   984) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   992) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,  1000) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,  1008) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,  1016) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,     8) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,    24) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,    48) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,    64) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,    88) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   104) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   128) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   144) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   168) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   184) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   208) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   224) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   248) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   264) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   288) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   304) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   328) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   344) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   368) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   384) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   408) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   424) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   448) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   464) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   488) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   504) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   528) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   544) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   568) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   584) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   608) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   624) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   648) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   664) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   688) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   704) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   728) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   744) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   768) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   784) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   800) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   808) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   816) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   824) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   832) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   840) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   848) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   856) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   864) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   872) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   880) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   888) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   896) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   904) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   912) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   920) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   928) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   936) -> [ 2500 ps] ACT @ (3,     0) -> [ 2500 ps]  WR @ (2,   944) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   952) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   960) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   968) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   976) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   984) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   992) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,  1000) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,  1008) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,  1016) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,    24) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,    40) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,    64) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,    80) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   104) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   120) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   144) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   160) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   184) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   200) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   224) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   240) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   264) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   280) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   304) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   320) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   344) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   360) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   384) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   400) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   424) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   440) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   464) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   480) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   504) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   520) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   544) -> 
[ 2500 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps]  WR @ (3,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   560) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] REF -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] NOP -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   584) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   600) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   624) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   640) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   664) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   680) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   704) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   720) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   744) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   760) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   784) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   800) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   808) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   816) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   824) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   832) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   840) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   848) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   856) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   864) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   872) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   880) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   888) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   896) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   904) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   912) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   920) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   928) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   936) -> [ 2500 ps] ACT @ (4,     0) -> [ 2500 ps]  WR @ (3,   944) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   952) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   960) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   968) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   976) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   984) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   992) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,  1000) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,  1008) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,  1016) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    16) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    40) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    56) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    80) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    96) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   120) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   136) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   160) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   176) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   200) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   216) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   240) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   256) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   280) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   296) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   320) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   336) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   360) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   376) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   400) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   416) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   440) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   456) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   480) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   496) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   520) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   536) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   560) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   576) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   600) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   616) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   640) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   656) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   680) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   696) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   720) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   736) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   760) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   776) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   800) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   808) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   816) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   824) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   832) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   840) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   848) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   856) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   864) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   872) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   880) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   888) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   896) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   904) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   912) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   920) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   928) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   936) -> [ 2500 ps] ACT @ (5,     0) -> 
[ 2500 ps]  WR @ (4,   944) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   952) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   960) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   968) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   976) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   984) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   992) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,  1000) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,  1008) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,  1016) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,    16) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,    32) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,    56) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,    72) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,    96) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   112) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   136) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   152) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   176) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   192) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   216) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   232) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   256) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   272) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   296) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   312) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   336) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   352) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   376) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   392) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   416) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   432) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   456) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   472) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   496) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   512) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   536) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   552) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   576) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   592) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   616) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   632) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   656) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   672) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   696) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   712) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   736) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   752) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   776) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   792) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   800) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   808) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   816) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   824) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   832) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   840) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   848) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   856) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   864) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   872) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   880) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   888) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   896) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   904) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   912) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   920) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   928) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   936) -> 
[ 2500 ps] ACT @ (6,     0) -> [ 2500 ps]  WR @ (5,   944) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   952) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   960) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   968) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   976) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   984) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   992) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,  1000) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,  1008) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,  1016) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,     8) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,    32) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,    48) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,    72) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,    88) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   112) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   128) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   152) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   168) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   192) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   208) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   232) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   248) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   272) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   288) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   312) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   328) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   352) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   368) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   392) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   408) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   432) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   448) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   472) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   488) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   512) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   528) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   552) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   568) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   592) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   608) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   632) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   648) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   672) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   688) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   712) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   728) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   752) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   768) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   792) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   800) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   808) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   816) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   824) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   832) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   840) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   848) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   856) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   864) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   872) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   880) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   888) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   896) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   904) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   912) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   920) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   928) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   936) -> [ 2500 ps] ACT @ (7,     0) -> [ 2500 ps]  WR @ (6,   944) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   952) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   960) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   968) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   976) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   984) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   992) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,  1000) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,  1008) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,  1016) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,     8) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,    24) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,    48) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,    64) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,    88) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   104) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   128) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   144) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   168) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   184) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   208) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   224) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   248) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   264) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   288) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   304) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   328) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   344) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   368) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   384) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   408) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   424) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   448) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   464) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   488) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   504) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   528) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   544) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   568) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   584) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   608) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   624) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   648) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   664) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   688) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   704) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   728) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   744) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   768) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   784) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   800) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   808) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   816) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   824) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   832) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   840) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   848) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   856) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   864) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   872) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   880) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   888) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   896) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   904) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   912) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   920) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   928) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   936) -> [ 2500 ps] ACT @ (0,     1) -> [ 2500 ps]  WR @ (7,   944) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   952) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   960) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   968) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   976) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   984) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   992) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,  1000) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,  1008) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,  1016) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   800) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   808) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   816) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   824) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   832) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   840) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   848) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   856) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   864) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   872) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   880) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   888) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   896) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   904) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   912) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   920) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   928) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   936) -> [ 2500 ps] ACT @ (1,     1) -> [ 2500 ps]  WR @ (0,   944) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   952) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   960) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   968) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   976) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   984) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   992) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,  1000) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,  1008) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,  1016) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     8) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    16) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    24) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,    32) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    40) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    48) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    56) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    64) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,    72) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    80) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    88) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    96) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   104) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   112) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   120) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   128) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   136) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   144) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   152) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   160) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   168) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   176) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   184) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   192) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   200) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   208) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   216) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   224) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   232) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   240) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   248) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   256) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   264) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   272) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   280) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   288) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   296) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   304) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   312) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   320) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   328) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   336) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   344) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   352) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   360) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   368) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   376) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   384) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   392) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   400) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   408) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   416) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   424) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   432) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   440) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   448) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   456) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   464) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   472) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   480) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   488) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   496) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   504) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   512) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   520) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   528) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   536) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   544) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   552) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   560) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   568) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   576) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   584) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   592) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   600) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   608) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   616) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   624) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   632) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   640) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   648) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   656) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   664) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   672) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   680) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   688) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   696) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   704) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   712) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   720) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   728) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   736) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   744) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   752) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   760) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   768) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   776) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   784) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   792) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   800) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   808) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   816) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   824) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   832) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   840) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   848) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   856) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   864) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   872) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   880) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   888) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   896) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   904) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   912) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   920) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   928) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   936) -> 
[ 1250 ps] NOP -> [ 1250 ps] PRE @ (1) -> [ 1250 ps] NOP -> [ 1250 ps]  RD @ (0,   944) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   952) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   960) -> 
[ 1250 ps] ACT @ (1,     0) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   968) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   976) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   984) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   992) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,  1000) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,  1008) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,  1016) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,     8) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    16) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    24) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,    32) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    40) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    48) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    56) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    64) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,    72) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    80) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    88) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    96) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   104) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   112) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   120) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   128) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   136) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   144) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   152) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   160) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   168) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   176) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   184) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   192) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   200) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   208) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   216) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   224) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   232) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   240) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   248) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   256) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   264) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   272) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   280) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   288) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   296) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   304) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   312) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   320) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   328) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   336) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   344) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   352) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   360) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   368) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   376) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   384) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   392) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   400) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   408) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   416) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   424) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   432) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   440) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   448) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   456) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   464) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   472) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   480) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   488) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   496) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   504) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   512) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   520) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   528) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   536) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   544) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   552) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   560) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   568) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   576) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   584) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   592) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   600) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   608) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   616) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   624) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   632) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   640) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   648) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   656) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   664) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   672) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   680) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   688) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   696) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   704) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   712) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   720) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   728) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   736) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   744) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   752) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   760) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   768) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   776) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   784) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   792) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   800) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   808) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   816) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   824) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   832) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   840) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   848) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   856) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   864) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   872) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   880) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   888) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   896) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   904) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   912) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   920) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   928) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   936) -> 
[ 1250 ps] ACT @ (2,     0) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   944) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   952) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   960) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   968) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   976) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   984) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   992) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,  1000) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,  1008) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,  1016) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,     8) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,    16) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,    24) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,    32) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,    40) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,    48) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,    56) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,    64) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,    72) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,    80) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,    88) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,    96) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   104) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   112) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   120) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   128) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   136) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   144) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   152) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   160) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   168) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   176) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   184) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   192) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   200) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   208) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   216) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   224) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   232) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   240) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   248) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   256) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   264) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   272) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   280) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   288) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   296) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   304) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   312) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   320) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   328) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   336) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   344) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   352) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   360) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   368) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   376) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   384) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   392) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   400) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   408) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   416) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   424) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   432) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   440) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   448) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   456) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   464) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   472) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   480) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   488) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   496) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   504) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   512) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   520) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   528) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   536) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   544) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   552) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   560) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   568) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   576) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   584) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   592) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   600) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   608) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   616) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   624) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   632) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   640) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   648) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   656) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   664) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   672) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   680) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   688) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   696) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   704) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   712) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   720) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   728) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   736) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   744) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   752) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   760) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   768) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   776) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   784) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   792) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   800) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   808) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   816) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   824) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   832) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   840) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   848) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   856) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   864) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   872) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   880) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   888) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   896) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   904) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   912) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   920) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   928) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   936) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   944) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   952) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   960) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   968) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   976) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   984) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   992) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,  1000) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,  1008) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,  1016) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,     8) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,    16) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,    24) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,    32) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,    40) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,    48) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,    56) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,    64) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,    72) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,    80) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,    88) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,    96) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   104) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   112) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   120) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   128) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   136) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   144) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   152) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   160) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   168) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   176) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   184) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   192) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   200) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   208) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   216) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   224) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   232) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   240) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   248) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   256) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   264) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   272) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   280) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   288) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   296) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   304) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   312) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   320) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   328) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   336) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   344) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   352) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   360) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   368) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   376) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   384) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   392) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   400) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   408) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   416) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   424) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   432) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   440) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   448) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   456) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   464) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   472) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   480) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   488) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   496) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   504) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   512) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   520) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   528) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   536) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   544) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   552) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   560) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   568) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   576) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   584) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   592) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   600) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   608) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   616) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   624) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   632) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   640) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   648) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   656) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   664) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   672) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   680) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   688) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   696) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   704) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   712) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   720) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   728) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   736) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   744) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   752) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   760) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   768) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   776) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   784) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   792) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   800) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   808) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   816) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   824) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   832) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   840) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   848) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   856) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   864) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   872) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   880) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   888) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   896) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   904) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   912) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   920) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   928) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   936) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   944) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   952) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   960) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   968) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   976) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   984) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   992) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,  1000) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,  1008) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,  1016) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,     8) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    16) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    24) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    32) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,    40) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    48) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    56) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    64) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    72) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,    80) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    88) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    96) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   104) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   112) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   120) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   128) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   136) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   144) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   152) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   160) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   168) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   176) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   184) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   192) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   200) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   208) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   216) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   224) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   232) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   240) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   248) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   256) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   264) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   272) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   280) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   288) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   296) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   304) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   312) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   320) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   328) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   336) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   344) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   352) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   360) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   368) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   376) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   384) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   392) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   400) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   408) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   416) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   424) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   432) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   440) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   448) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   456) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   464) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   472) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   480) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   488) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   496) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   504) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   512) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   520) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   528) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   536) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   544) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   552) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   560) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   568) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   576) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   584) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   592) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   600) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   608) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   616) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   624) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   632) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   640) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   648) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   656) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   664) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   672) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   680) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   688) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   696) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   704) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   712) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   720) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   728) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   736) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   744) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   752) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   760) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   768) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   776) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   784) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   792) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   800) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   808) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   816) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   824) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   832) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   840) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   848) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   856) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   864) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   872) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   880) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   888) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   896) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   904) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   912) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   920) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   928) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   936) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   944) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   952) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   960) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   968) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   976) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   984) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   992) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,  1000) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,  1008) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,  1016) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,     8) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,    16) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,    24) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,    32) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,    40) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,    48) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,    56) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,    64) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,    72) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,    80) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,    88) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,    96) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   104) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   112) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   120) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   128) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   136) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   144) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   152) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   160) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   168) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   176) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   184) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   192) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   200) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   208) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   216) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   224) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   232) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   240) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   248) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   256) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   264) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   272) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   280) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   288) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   296) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   304) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   312) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   320) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   328) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   336) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   344) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   352) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   360) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   368) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   376) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   384) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   392) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   400) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   408) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   416) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   424) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   432) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   440) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   448) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   456) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   464) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   472) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   480) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   488) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   496) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   504) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   512) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   520) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   528) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   536) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   544) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   552) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   560) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   568) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   576) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   584) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   592) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   600) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   608) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   616) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   624) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   632) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   640) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   648) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   656) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   664) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   672) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   680) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   688) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   696) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   704) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   712) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   720) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   728) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   736) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   744) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   752) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   760) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   768) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   776) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   784) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   792) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   800) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   808) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   816) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   824) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   832) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   840) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   848) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   856) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   864) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   872) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   880) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   888) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   896) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   904) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   912) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   920) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   928) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   936) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   944) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   952) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   960) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   968) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   976) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   984) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   992) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,  1000) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,  1008) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,  1016) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,     8) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,    16) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,    24) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,    32) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,    40) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,    48) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,    56) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,    64) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,    72) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,    80) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,    88) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,    96) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   104) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   112) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   120) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   128) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   136) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   144) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   152) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   160) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   168) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   176) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   184) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   192) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   200) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   208) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   216) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   224) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   232) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   240) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   248) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   256) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   264) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   272) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   280) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   288) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   296) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   304) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   312) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   320) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   328) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   336) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   344) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   352) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   360) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   368) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   376) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   384) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   392) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   400) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   408) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   416) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   424) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   432) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   440) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   448) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   456) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   464) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   472) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   480) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   488) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   496) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   504) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   512) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   520) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   528) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   536) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   544) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   552) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   560) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   568) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   576) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   584) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   592) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   600) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   608) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   616) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   624) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   632) -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps]  RD @ (6,   640) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   648) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] REF -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (6,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   656) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   664) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   672) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   680) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   688) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   696) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   704) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   712) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   720) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   728) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   736) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   744) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   752) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   760) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   768) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   776) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   784) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   792) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   800) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   808) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   816) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   824) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   832) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   840) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   848) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   856) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   864) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   872) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   880) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   888) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   896) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   904) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   912) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   920) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   928) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   936) -> [ 1250 ps] ACT @ (7,     0) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   944) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   952) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   960) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   968) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   976) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   984) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   992) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,  1000) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,  1008) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,  1016) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,     8) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,    16) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,    24) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,    32) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,    40) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,    48) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,    56) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,    64) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,    72) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,    80) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,    88) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,    96) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   104) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   112) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   120) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   128) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   136) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   144) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   152) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   160) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   168) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   176) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   184) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   192) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   200) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   208) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   216) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   224) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   232) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   240) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   248) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   256) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   264) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   272) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   280) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   288) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   296) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   304) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   312) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   320) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   328) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   336) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   344) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   352) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   360) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   368) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   376) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   384) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   392) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   400) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   408) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   416) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   424) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   432) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   440) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   448) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   456) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   464) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   472) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   480) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   488) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   496) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   504) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   512) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   520) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   528) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   536) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   544) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   552) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   560) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   568) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   576) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   584) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   592) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   600) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   608) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   616) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   624) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   632) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   640) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   648) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   656) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   664) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   672) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   680) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   688) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   696) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   704) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   712) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   720) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   728) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   736) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   744) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   752) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   760) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   768) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   776) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   784) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   792) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   800) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   808) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   816) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   824) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   832) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   840) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   848) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   856) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   864) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   872) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   880) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   888) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   896) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   904) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   912) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   920) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   928) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   936) -> [ 1250 ps] ACT @ (0,     1) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   944) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   952) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   960) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   968) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   976) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   984) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   992) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,  1000) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,  1008) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,  1016) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     8) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,    16) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    24) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    32) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    40) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    48) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,    56) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    64) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    72) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    80) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    88) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,    96) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   104) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   112) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   120) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   128) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   136) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   144) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   152) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   160) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   168) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   176) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   184) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   192) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   200) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   208) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   216) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   224) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   232) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   240) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   248) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   256) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   264) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   272) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   280) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   288) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   296) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   304) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   312) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   320) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   328) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   336) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   344) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   352) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   360) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   368) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   376) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   384) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   392) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   400) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   408) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   416) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   424) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   432) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   440) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   448) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   456) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   464) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   472) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   480) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   488) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   496) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   504) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   512) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   520) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   528) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   536) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   544) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   552) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   560) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   568) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   576) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   584) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   592) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   600) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   608) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   616) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   624) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   632) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   640) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   648) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   656) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   664) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   672) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   680) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   688) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   696) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   704) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   712) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   720) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   728) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   736) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   744) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   752) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   760) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   768) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   776) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   784) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   792) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   800) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   808) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   816) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   824) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   832) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   840) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   848) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   856) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   864) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   872) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   880) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   888) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   896) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   904) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   912) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   920) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   928) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   936) -> [ 1250 ps] ACT @ (1,     1) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   944) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   952) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   960) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   968) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   976) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   984) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   992) -> [ 1250 ps] NOP -> 
--------------------------------
DONE TEST 1: FIRST ROW
Number of Operations: 2304
Time Started: 94305 ns
Time Done: 106780 ns
Average Rate: 5 ns/request
--------------------------------


[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,  1000) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,  1008) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,  1016) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
FAILED: Address = 1151, expected data = cbe09c97cbdf8e97cbde8097cbdd7297cbdc6497cbdb5697cbda4897cbd93a97cbd82c97cbd71e97cbd61297cbd50497cbd3f697cbd2e897cbd1da97cbd0cc97, read data = 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000123456789 @ 106825000.0 ps
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   800) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   808) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   816) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   824) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   832) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   840) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   848) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   856) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   864) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   872) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   880) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   888) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   896) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   904) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   912) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   920) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   928) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   936) -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (1) -> [ 1250 ps]  WR @ (0,   944) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   952) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   960) -> [ 2500 ps] ACT @ (1,     0) -> [ 2500 ps]  WR @ (0,   968) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   976) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   984) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   992) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,  1000) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,  1008) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,  1016) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,     8) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    32) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    48) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    72) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    88) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   112) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   128) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   152) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   168) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   192) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   208) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   232) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   248) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   272) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   288) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   312) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   328) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   352) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   368) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   392) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   408) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   432) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   448) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   472) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   488) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   512) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   528) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   552) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   568) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   592) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   608) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   632) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   648) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   672) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   688) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   712) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   728) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   752) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   768) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   792) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   800) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   808) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   816) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   824) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   832) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   840) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   848) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   856) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   864) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   872) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   880) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   888) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   896) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   904) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   912) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   920) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   928) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   936) -> [ 2500 ps] ACT @ (2,     0) -> [ 2500 ps]  WR @ (1,   944) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   952) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   960) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   968) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   976) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   984) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   992) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,  1000) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,  1008) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,  1016) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,     8) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,    24) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,    48) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,    64) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,    88) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   104) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   128) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   144) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   168) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   184) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   208) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   224) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   248) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   264) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   288) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   304) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   328) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   344) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   368) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   384) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   408) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   424) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   448) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   464) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   488) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   504) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   528) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   544) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   568) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   584) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   608) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   624) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   648) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   664) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   688) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   704) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   728) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   744) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   768) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   784) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   800) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   808) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   816) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   824) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   832) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   840) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   848) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   856) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   864) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   872) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   880) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   888) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   896) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   904) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   912) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   920) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   928) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   936) -> [ 2500 ps] ACT @ (3,     0) -> [ 2500 ps]  WR @ (2,   944) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   952) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   960) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   968) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   976) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   984) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   992) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,  1000) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,  1008) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,  1016) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,    24) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,    40) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,    64) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,    80) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   104) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   120) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   144) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   160) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   184) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   200) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   224) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   240) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   264) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   280) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   304) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   320) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   344) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   360) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   384) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   400) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   424) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   440) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   464) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   480) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   504) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   520) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   544) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   560) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   584) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   600) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   624) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   640) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   664) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   680) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   704) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   720) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   744) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   760) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   784) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   800) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   808) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   816) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   824) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   832) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   840) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   848) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   856) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   864) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   872) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   880) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   888) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   896) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   904) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   912) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   920) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   928) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   936) -> [ 2500 ps] ACT @ (4,     0) -> [ 2500 ps]  WR @ (3,   944) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   952) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   960) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   968) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   976) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   984) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   992) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,  1000) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,  1008) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,  1016) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    16) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    40) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    56) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    80) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    96) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   120) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   136) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   160) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   176) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   200) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   216) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   240) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   256) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   280) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   296) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   320) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   336) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   360) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   376) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   400) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   416) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   440) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   456) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   480) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   496) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   520) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   536) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   560) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   576) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   600) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   616) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   640) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   656) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   680) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   696) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   720) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   736) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   760) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   776) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   800) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   808) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   816) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   824) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   832) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   840) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   848) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   856) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   864) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   872) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   880) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   888) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   896) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   904) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   912) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   920) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   928) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   936) -> [ 2500 ps] ACT @ (5,     0) -> 
[ 2500 ps]  WR @ (4,   944) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   952) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   960) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   968) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   976) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   984) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   992) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,  1000) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,  1008) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,  1016) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,    16) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,    32) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,    56) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,    72) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,    96) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   112) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   136) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   152) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   176) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   192) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   216) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   232) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   256) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   272) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   296) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   312) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   336) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   352) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   376) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   392) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   416) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   432) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   456) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   472) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   496) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   512) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   536) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   552) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   576) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   592) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   616) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   632) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   656) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   672) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   696) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   712) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   736) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   752) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   776) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   792) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   800) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   808) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   816) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   824) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   832) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   840) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   848) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   856) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   864) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   872) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   880) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   888) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   896) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   904) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   912) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   920) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   928) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   936) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   944) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   952) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   960) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   968) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   976) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   984) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   992) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,  1000) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,  1008) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,  1016) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,     8) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,    32) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,    48) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,    72) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,    88) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   112) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   128) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   152) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   168) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   192) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   208) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   232) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   248) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   272) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   288) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   312) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   328) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   352) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   368) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   392) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   408) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   432) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   448) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   472) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   488) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   512) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   528) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   552) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   568) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   592) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   608) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   632) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   648) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   672) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   688) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   712) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   728) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   752) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   768) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   792) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   800) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   808) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   816) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   824) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   832) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   840) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   848) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   856) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   864) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   872) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   880) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   888) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   896) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   904) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   912) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   920) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   928) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   936) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   944) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   952) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   960) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   968) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   976) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   984) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   992) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,  1000) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,  1008) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,  1016) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,     8) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,    24) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,    48) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,    64) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,    88) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   104) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   128) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   144) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   168) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   184) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   208) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   224) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   248) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   264) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   288) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   304) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   328) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   344) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   368) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   384) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   408) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   424) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   448) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   464) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   488) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   504) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   528) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   544) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   568) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   584) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   608) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   624) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   648) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   664) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   688) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   704) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   728) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   744) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   768) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   784) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   800) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   808) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   816) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   824) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   832) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   840) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   848) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   856) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   864) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   872) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   880) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   888) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   896) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   904) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   912) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   920) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   928) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   936) -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps]  WR @ (7,   944) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   952) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   960) -> [ 2500 ps] ACT @ (0,     1) -> 
[ 2500 ps]  WR @ (7,   968) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   976) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   984) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   992) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,  1000) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,  1008) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,  1016) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   800) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   808) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   816) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   824) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   832) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   840) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   848) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   856) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   864) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   872) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   880) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   888) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   896) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   904) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   912) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   920) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   928) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   936) -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (1) -> [ 1250 ps]  WR @ (0,   944) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   952) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   960) -> [ 2500 ps] ACT @ (1,     1) -> [ 2500 ps]  WR @ (0,   968) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   976) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   984) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   992) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,  1000) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,  1008) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,  1016) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     8) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    16) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    24) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    32) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,    40) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    48) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    56) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    64) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    72) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,    80) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    88) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    96) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   104) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   112) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   120) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   128) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   136) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   144) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   152) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   160) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   168) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   176) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   184) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   192) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   200) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   208) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   216) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   224) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   232) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   240) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   248) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   256) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   264) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   272) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   280) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   288) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   296) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   304) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   312) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   320) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   328) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   336) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   344) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   352) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   360) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   368) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   376) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   384) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   392) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   400) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   408) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   416) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   424) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   432) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   440) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   448) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   456) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   464) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   472) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   480) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   488) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   496) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   504) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   512) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   520) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   528) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   536) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   544) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   552) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   560) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   568) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   576) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   584) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   592) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   600) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   608) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   616) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   624) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   632) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   640) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   648) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   656) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   664) -> 
[ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps]  RD @ (0,   672) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   680) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] REF -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   688) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   696) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   704) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   712) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   720) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   728) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   736) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   744) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   752) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   760) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   768) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   776) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   784) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   792) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   800) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   808) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   816) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   824) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   832) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   840) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   848) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   856) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   864) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   872) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   880) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   888) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   896) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   904) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   912) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   920) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   928) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   936) -> 
[ 1250 ps] ACT @ (1,     0) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   944) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   952) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   960) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   968) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   976) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   984) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   992) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,  1000) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,  1008) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,  1016) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,     8) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    16) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    24) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    32) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    40) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,    48) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    56) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    64) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    72) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    80) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,    88) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    96) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   104) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   112) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   120) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   128) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   136) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   144) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   152) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   160) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   168) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   176) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   184) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   192) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   200) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   208) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   216) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   224) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   232) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   240) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   248) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   256) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   264) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   272) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   280) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   288) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   296) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   304) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   312) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   320) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   328) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   336) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   344) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   352) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   360) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   368) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   376) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   384) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   392) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   400) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   408) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   416) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   424) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   432) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   440) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   448) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   456) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   464) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   472) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   480) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   488) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   496) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   504) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   512) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   520) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   528) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   536) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   544) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   552) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   560) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   568) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   576) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   584) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   592) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   600) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   608) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   616) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   624) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   632) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   640) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   648) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   656) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   664) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   672) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   680) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   688) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   696) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   704) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   712) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   720) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   728) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   736) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   744) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   752) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   760) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   768) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   776) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   784) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   792) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   800) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   808) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   816) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   824) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   832) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   840) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   848) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   856) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   864) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   872) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   880) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   888) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   896) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   904) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   912) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   920) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   928) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   936) -> [ 1250 ps] ACT @ (2,     0) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   944) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   952) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   960) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   968) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   976) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   984) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   992) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,  1000) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,  1008) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,  1016) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,     8) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,    16) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,    24) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,    32) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,    40) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,    48) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,    56) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,    64) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,    72) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,    80) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,    88) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,    96) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   104) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   112) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   120) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   128) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   136) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   144) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   152) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   160) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   168) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   176) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   184) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   192) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   200) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   208) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   216) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   224) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   232) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   240) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   248) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   256) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   264) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   272) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   280) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   288) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   296) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   304) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   312) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   320) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   328) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   336) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   344) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   352) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   360) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   368) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   376) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   384) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   392) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   400) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   408) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   416) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   424) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   432) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   440) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   448) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   456) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   464) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   472) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   480) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   488) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   496) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   504) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   512) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   520) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   528) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   536) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   544) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   552) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   560) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   568) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   576) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   584) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   592) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   600) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   608) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   616) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   624) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   632) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   640) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   648) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   656) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   664) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   672) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   680) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   688) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   696) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   704) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   712) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   720) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   728) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   736) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   744) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   752) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   760) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   768) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   776) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   784) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   792) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   800) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   808) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   816) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   824) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   832) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   840) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   848) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   856) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   864) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   872) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   880) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   888) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   896) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   904) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   912) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   920) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   928) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   936) -> [ 1250 ps] ACT @ (3,     0) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   944) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   952) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   960) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   968) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   976) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   984) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   992) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,  1000) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,  1008) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,  1016) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,     8) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,    16) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,    24) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,    32) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,    40) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,    48) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,    56) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,    64) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,    72) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,    80) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,    88) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,    96) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   104) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   112) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   120) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   128) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   136) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   144) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   152) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   160) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   168) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   176) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   184) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   192) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   200) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   208) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   216) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   224) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   232) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   240) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   248) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   256) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   264) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   272) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   280) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   288) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   296) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   304) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   312) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   320) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   328) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   336) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   344) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   352) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   360) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   368) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   376) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   384) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   392) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   400) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   408) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   416) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   424) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   432) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   440) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   448) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   456) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   464) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   472) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   480) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   488) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   496) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   504) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   512) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   520) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   528) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   536) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   544) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   552) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   560) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   568) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   576) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   584) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   592) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   600) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   608) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   616) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   624) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   632) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   640) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   648) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   656) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   664) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   672) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   680) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   688) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   696) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   704) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   712) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   720) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   728) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   736) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   744) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   752) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   760) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   768) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   776) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   784) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   792) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   800) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   808) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   816) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   824) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   832) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   840) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   848) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   856) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   864) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   872) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   880) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   888) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   896) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   904) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   912) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   920) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   928) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   936) -> [ 1250 ps] ACT @ (4,     0) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   944) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   952) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   960) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   968) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   976) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   984) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   992) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,  1000) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,  1008) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,  1016) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,     8) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,    16) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    24) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    32) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    40) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    48) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,    56) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    64) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    72) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    80) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    88) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,    96) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   104) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   112) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   120) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   128) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   136) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   144) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   152) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   160) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   168) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   176) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   184) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   192) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   200) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   208) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   216) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   224) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   232) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   240) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   248) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   256) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   264) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   272) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   280) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   288) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   296) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   304) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   312) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   320) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   328) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   336) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   344) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   352) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   360) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   368) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   376) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   384) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   392) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   400) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   408) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   416) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   424) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   432) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   440) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   448) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   456) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   464) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   472) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   480) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   488) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   496) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   504) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   512) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   520) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   528) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   536) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   544) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   552) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   560) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   568) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   576) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   584) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   592) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   600) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   608) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   616) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   624) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   632) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   640) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   648) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   656) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   664) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   672) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   680) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   688) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   696) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   704) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   712) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   720) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   728) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   736) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   744) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   752) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   760) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   768) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   776) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   784) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   792) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   800) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   808) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   816) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   824) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   832) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   840) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   848) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   856) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   864) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   872) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   880) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   888) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   896) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   904) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   912) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   920) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   928) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   936) -> [ 1250 ps] ACT @ (5,     0) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   944) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   952) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   960) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   968) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   976) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   984) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   992) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,  1000) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,  1008) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,  1016) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,     8) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,    16) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,    24) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,    32) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,    40) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,    48) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,    56) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,    64) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,    72) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,    80) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,    88) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,    96) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   104) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   112) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   120) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   128) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   136) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   144) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   152) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   160) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   168) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   176) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   184) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   192) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   200) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   208) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   216) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   224) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   232) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   240) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   248) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   256) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   264) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   272) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   280) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   288) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   296) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   304) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   312) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   320) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   328) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   336) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   344) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   352) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   360) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   368) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   376) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   384) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   392) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   400) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   408) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   416) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   424) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   432) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   440) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   448) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   456) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   464) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   472) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   480) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   488) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   496) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   504) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   512) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   520) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   528) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   536) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   544) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   552) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   560) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   568) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   576) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   584) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   592) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   600) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   608) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   616) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   624) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   632) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   640) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   648) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   656) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   664) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   672) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   680) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   688) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   696) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   704) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   712) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   720) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   728) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   736) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   744) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   752) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   760) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   768) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   776) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   784) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   792) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   800) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   808) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   816) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   824) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   832) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   840) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   848) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   856) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   864) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   872) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   880) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   888) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   896) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   904) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   912) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   920) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   928) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   936) -> 
[ 1250 ps] ACT @ (6,     0) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   944) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   952) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   960) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   968) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   976) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   984) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   992) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,  1000) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,  1008) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,  1016) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,     8) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,    16) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,    24) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,    32) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,    40) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,    48) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,    56) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,    64) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,    72) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,    80) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,    88) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,    96) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   104) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   112) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   120) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   128) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   136) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   144) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   152) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   160) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   168) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   176) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   184) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   192) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   200) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   208) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   216) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   224) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   232) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   240) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   248) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   256) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   264) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   272) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   280) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   288) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   296) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   304) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   312) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   320) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   328) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   336) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   344) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   352) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   360) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   368) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   376) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   384) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   392) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   400) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   408) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   416) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   424) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   432) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   440) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   448) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   456) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   464) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   472) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   480) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   488) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   496) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   504) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   512) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   520) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   528) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   536) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   544) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   552) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   560) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   568) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   576) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   584) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   592) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   600) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   608) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   616) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   624) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   632) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   640) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   648) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   656) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   664) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   672) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   680) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   688) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   696) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   704) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   712) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   720) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   728) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   736) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   744) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   752) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   760) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   768) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   776) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   784) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   792) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   800) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   808) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   816) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   824) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   832) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   840) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   848) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   856) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   864) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   872) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   880) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   888) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   896) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   904) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   912) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   920) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   928) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   936) -> [ 1250 ps] ACT @ (7,     0) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   944) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   952) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   960) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   968) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   976) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   984) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   992) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,  1000) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,  1008) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,  1016) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,     8) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,    16) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,    24) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,    32) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,    40) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,    48) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,    56) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,    64) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,    72) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,    80) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,    88) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,    96) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   104) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   112) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   120) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   128) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   136) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   144) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   152) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   160) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   168) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   176) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   184) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   192) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   200) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   208) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   216) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   224) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   232) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   240) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   248) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   256) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   264) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   272) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   280) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   288) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   296) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   304) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   312) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   320) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   328) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   336) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   344) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   352) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   360) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   368) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   376) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   384) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   392) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   400) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   408) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   416) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   424) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   432) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   440) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   448) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   456) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   464) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   472) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   480) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   488) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   496) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   504) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   512) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   520) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   528) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   536) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   544) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   552) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   560) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   568) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   576) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   584) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   592) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   600) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   608) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   616) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   624) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   632) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   640) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   648) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   656) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   664) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   672) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   680) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   688) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   696) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   704) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   712) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   720) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   728) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   736) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   744) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   752) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   760) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   768) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   776) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   784) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   792) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   800) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   808) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   816) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   824) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   832) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   840) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   848) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   856) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   864) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   872) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   880) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   888) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   896) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   904) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   912) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   920) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   928) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   936) -> [ 1250 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 1250 ps]  RD @ (7,   944) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   952) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   960) -> [ 1250 ps] ACT @ (0,     1) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   968) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   976) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   984) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   992) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,  1000) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,  1008) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,  1016) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     8) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    16) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,    24) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    32) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    40) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    48) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    56) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,    64) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    72) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    80) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    88) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    96) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   104) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   112) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   120) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   128) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   136) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   144) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   152) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   160) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   168) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   176) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   184) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   192) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   200) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   208) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   216) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   224) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   232) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   240) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   248) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   256) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   264) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   272) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   280) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   288) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   296) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   304) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   312) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   320) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   328) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   336) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   344) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   352) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   360) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   368) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   376) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   384) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   392) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   400) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   408) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   416) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   424) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   432) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   440) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   448) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   456) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   464) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   472) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   480) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   488) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   496) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   504) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   512) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   520) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   528) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   536) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   544) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   552) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   560) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   568) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   576) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   584) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   592) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   600) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   608) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   616) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   624) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   632) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   640) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   648) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   656) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   664) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   672) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   680) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   688) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   696) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   704) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   712) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   720) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   728) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   736) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   744) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   752) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   760) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   768) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   776) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   784) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   792) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   800) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   808) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   816) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   824) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   832) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   840) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   848) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   856) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   864) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   872) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   880) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   888) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   896) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   904) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   912) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   920) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   928) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   936) -> [ 1250 ps] NOP -> [ 1250 ps] PRE @ (1) -> 
[ 1250 ps] NOP -> [ 1250 ps]  RD @ (0,   944) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   952) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   960) -> [ 1250 ps] ACT @ (1,     1) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   968) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   976) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   984) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   992) -> 
[ 1250 ps] NOP -> 
--------------------------------
DONE TEST 1: MIDDLE ROW
Number of Operations: 2304
Time Started: 106780 ns
Time Done: 118830 ns
Average Rate: 5 ns/request
--------------------------------


[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,  1000) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,  1008) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,  1016) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 32767) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> FAILED: Address = 1151, expected data = cbe09c97cbdf8e97cbde8097cbdd7297cbdc6497cbdb5697cbda4897cbd93a97cbd82c97cbd71e97cbd61297cbd50497cbd3f697cbd2e897cbd1da97cbd0cc97, read data = 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000123456789 @ 118875000.0 ps
[ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   800) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   808) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   816) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   824) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   832) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   840) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   848) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   856) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   864) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   872) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   880) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   888) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   896) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   904) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   912) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   920) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   928) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   936) -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (1) -> [ 1250 ps]  WR @ (0,   944) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   952) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   960) -> [ 2500 ps] ACT @ (1, 32767) -> 
[ 2500 ps]  WR @ (0,   968) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   976) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   984) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   992) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,  1000) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,  1008) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,  1016) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    16) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    40) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    56) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    80) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,    96) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   120) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   136) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   160) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   176) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   200) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   216) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   240) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   256) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   280) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   296) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   320) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   336) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   360) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   376) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   400) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   416) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   440) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   456) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   480) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   496) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   520) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   536) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   560) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   576) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   600) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   616) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   640) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   656) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   680) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   696) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   720) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   736) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   760) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   776) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   800) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   808) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   816) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   824) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   832) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   840) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   848) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   856) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   864) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   872) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   880) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   888) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   896) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   904) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   912) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   920) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   928) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   936) -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (2) -> [ 1250 ps]  WR @ (1,   944) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   952) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,   960) -> [ 2500 ps] ACT @ (2, 32767) -> [ 2500 ps]  WR @ (1,   968) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   976) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   984) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,   992) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (1,  1000) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,  1008) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (1,  1016) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,     8) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,    32) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,    48) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,    72) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,    88) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   112) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   128) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   152) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   168) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   192) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   208) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   232) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   248) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   272) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   288) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   312) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   328) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   352) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   368) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   392) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   408) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   432) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   448) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   472) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   488) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   512) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   528) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   552) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   568) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   592) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   608) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   632) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   648) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   672) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   688) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   712) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   728) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   752) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   768) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   792) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   800) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   808) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   816) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   824) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   832) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   840) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   848) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   856) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   864) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   872) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   880) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   888) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   896) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   904) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   912) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   920) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   928) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   936) -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps]  WR @ (2,   944) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   952) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   960) -> [ 2500 ps] ACT @ (3, 32767) -> [ 2500 ps]  WR @ (2,   968) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   976) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,   984) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (2,   992) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,  1000) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,  1008) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (2,  1016) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,    24) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,    40) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,    64) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,    80) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   104) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   120) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   144) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   160) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   184) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   200) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   224) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   240) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   264) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   280) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   304) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   320) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   344) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   360) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   384) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   400) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   424) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   440) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   464) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   480) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   504) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   520) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   544) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   560) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   584) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   600) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   624) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   640) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   664) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   680) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   704) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   720) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   744) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   760) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   784) -> 
[ 2500 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps]  WR @ (3,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   800) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] REF -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] NOP -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 32767) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   808) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   816) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   824) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   832) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   840) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   848) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   856) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   864) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   872) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   880) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   888) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   896) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   904) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   912) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   920) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   928) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   936) -> [ 2500 ps] ACT @ (4, 32767) -> [ 2500 ps]  WR @ (3,   944) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   952) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   960) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   968) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   976) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   984) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   992) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,  1000) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,  1008) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,  1016) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    16) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    40) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    56) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    80) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    96) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   120) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   136) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   160) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   176) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   200) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   216) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   240) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   256) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   280) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   296) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   320) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   336) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   360) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   376) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   400) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   416) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   440) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   456) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   480) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   496) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   520) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   536) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   560) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   576) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   600) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   616) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   640) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   656) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   680) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   696) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   720) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   736) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   760) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   776) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   800) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   808) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   816) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   824) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   832) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   840) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   848) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   856) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   864) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   872) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   880) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   888) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   896) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   904) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   912) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   920) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   928) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   936) -> [ 2500 ps] ACT @ (5, 32767) -> 
[ 2500 ps]  WR @ (4,   944) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   952) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   960) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   968) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   976) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   984) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   992) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,  1000) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,  1008) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,  1016) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,    16) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,    32) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,    56) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,    72) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,    96) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   112) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   136) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   152) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   176) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   192) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   216) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   232) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   256) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   272) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   296) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   312) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   336) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   352) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   376) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   392) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   416) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   432) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   456) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   472) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   496) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   512) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   536) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   552) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   576) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   592) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   616) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   632) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   656) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   672) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   696) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   712) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   736) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   752) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   776) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   792) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   800) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   808) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   816) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   824) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   832) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   840) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   848) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   856) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   864) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   872) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   880) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   888) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   896) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   904) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   912) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   920) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   928) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   936) -> 
[ 2500 ps] ACT @ (6, 32767) -> [ 2500 ps]  WR @ (5,   944) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   952) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,   960) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   968) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   976) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   984) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,   992) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (5,  1000) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,  1008) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (5,  1016) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,     8) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,    32) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,    48) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,    72) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,    88) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   112) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   128) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   152) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   168) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   192) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   208) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   232) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   248) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   272) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   288) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   312) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   328) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   352) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   368) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   392) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   408) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   432) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   448) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   472) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   488) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   512) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   528) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   552) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   568) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   592) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   608) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   632) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   648) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   672) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   688) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   712) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   728) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   752) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   768) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   792) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   800) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   808) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   816) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   824) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   832) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   840) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   848) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   856) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   864) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   872) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   880) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   888) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   896) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   904) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   912) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   920) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   928) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   936) -> [ 2500 ps] ACT @ (7, 32767) -> [ 2500 ps]  WR @ (6,   944) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   952) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   960) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   968) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,   976) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   984) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,   992) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,  1000) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (6,  1008) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (6,  1016) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,     8) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,    24) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,    48) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,    64) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,    88) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   104) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   128) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   144) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   168) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   184) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   208) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   224) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   248) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   264) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   288) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   304) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   328) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   344) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   368) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   384) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   408) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   424) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   448) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   464) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   488) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   504) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   528) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   544) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   568) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   584) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   608) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   624) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   648) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   664) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   688) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   704) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   728) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   744) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   768) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   784) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   800) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   808) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   816) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   824) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   832) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   840) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   848) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   856) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   864) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   872) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   880) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   888) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   896) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   904) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   912) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   920) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   928) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   936) -> [ 2500 ps] ACT @ (0, 32768) -> [ 2500 ps]  WR @ (7,   944) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   952) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   960) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   968) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   976) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   984) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   992) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,  1000) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,  1008) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,  1016) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   184) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   800) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   808) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   816) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   824) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   832) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   840) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   848) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   856) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   864) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   872) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   880) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   888) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   896) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   904) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   912) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   920) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   928) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   936) -> [ 2500 ps] ACT @ (1, 32768) -> [ 2500 ps]  WR @ (0,   944) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   952) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   960) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   968) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   976) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   984) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   992) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,  1000) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,  1008) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,  1016) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 32767) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     8) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    16) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    24) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,    32) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    40) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    48) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    56) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    64) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,    72) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    80) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    88) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    96) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   104) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   112) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   120) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   128) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   136) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   144) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   152) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   160) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   168) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   176) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   184) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   192) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   200) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   208) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   216) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   224) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   232) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   240) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   248) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   256) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   264) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   272) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   280) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   288) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   296) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   304) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   312) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   320) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   328) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   336) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   344) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   352) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   360) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   368) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   376) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   384) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   392) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   400) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   408) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   416) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   424) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   432) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   440) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   448) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   456) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   464) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   472) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   480) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   488) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   496) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   504) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   512) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   520) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   528) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   536) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   544) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   552) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   560) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   568) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   576) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   584) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   592) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   600) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   608) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   616) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   624) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   632) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   640) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   648) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   656) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   664) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   672) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   680) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   688) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   696) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   704) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   712) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   720) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   728) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   736) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   744) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   752) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   760) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   768) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   776) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   784) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   792) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   800) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   808) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   816) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   824) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   832) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   840) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   848) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   856) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   864) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   872) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   880) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   888) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   896) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   904) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   912) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   920) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   928) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   936) -> 
[ 1250 ps] NOP -> [ 1250 ps] PRE @ (1) -> [ 1250 ps] NOP -> [ 1250 ps]  RD @ (0,   944) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   952) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   960) -> 
[ 1250 ps] ACT @ (1, 32767) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   968) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   976) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   984) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   992) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,  1000) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,  1008) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,  1016) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,     8) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    16) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    24) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,    32) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    40) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    48) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    56) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    64) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,    72) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    80) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    88) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,    96) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   104) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   112) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   120) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   128) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   136) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   144) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   152) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   160) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   168) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   176) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   184) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   192) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   200) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   208) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   216) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   224) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   232) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   240) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   248) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   256) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   264) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   272) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   280) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   288) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   296) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   304) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   312) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   320) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   328) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   336) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   344) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   352) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   360) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   368) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   376) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   384) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   392) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   400) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   408) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   416) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   424) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   432) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   440) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   448) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   456) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   464) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   472) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   480) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   488) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   496) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   504) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   512) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   520) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   528) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   536) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   544) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   552) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   560) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   568) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   576) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   584) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   592) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   600) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   608) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   616) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   624) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   632) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   640) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   648) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   656) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   664) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   672) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   680) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   688) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   696) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   704) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   712) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   720) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   728) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   736) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   744) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   752) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   760) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   768) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   776) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   784) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   792) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   800) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   808) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   816) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   824) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   832) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   840) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   848) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   856) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   864) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   872) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   880) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   888) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   896) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   904) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   912) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   920) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   928) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   936) -> 
[ 1250 ps] ACT @ (2, 32767) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   944) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   952) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   960) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   968) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   976) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,   984) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (1,   992) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,  1000) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,  1008) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (1,  1016) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,     8) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,    16) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,    24) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,    32) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,    40) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,    48) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,    56) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,    64) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,    72) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,    80) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,    88) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,    96) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   104) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   112) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   120) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   128) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   136) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   144) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   152) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   160) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   168) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   176) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   184) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   192) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   200) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   208) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   216) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   224) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   232) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   240) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   248) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   256) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   264) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   272) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   280) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   288) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   296) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   304) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   312) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   320) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   328) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   336) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   344) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   352) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   360) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   368) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   376) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   384) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   392) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   400) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   408) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   416) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   424) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   432) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   440) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   448) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   456) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   464) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   472) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   480) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   488) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   496) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   504) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   512) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   520) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   528) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   536) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   544) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   552) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   560) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   568) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   576) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   584) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   592) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   600) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   608) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   616) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   624) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   632) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   640) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   648) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   656) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   664) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   672) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   680) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   688) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   696) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   704) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   712) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   720) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   728) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   736) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   744) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   752) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   760) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   768) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   776) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   784) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   792) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   800) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   808) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   816) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   824) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   832) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   840) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   848) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   856) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   864) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   872) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   880) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   888) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   896) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   904) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   912) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   920) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   928) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   936) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   944) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   952) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   960) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,   968) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   976) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   984) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,   992) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,  1000) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (2,  1008) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (2,  1016) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,     8) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,    16) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,    24) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,    32) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,    40) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,    48) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,    56) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,    64) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,    72) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,    80) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,    88) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,    96) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   104) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   112) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   120) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   128) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   136) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   144) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   152) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   160) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   168) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   176) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   184) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   192) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   200) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   208) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   216) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   224) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   232) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   240) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   248) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   256) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   264) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   272) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   280) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   288) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   296) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   304) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   312) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   320) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   328) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   336) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   344) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   352) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   360) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   368) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   376) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   384) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   392) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   400) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   408) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   416) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   424) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   432) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   440) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   448) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   456) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   464) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   472) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   480) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   488) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   496) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   504) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   512) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   520) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   528) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   536) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   544) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   552) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   560) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   568) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   576) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   584) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   592) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   600) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   608) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   616) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   624) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   632) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   640) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   648) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   656) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   664) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   672) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   680) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   688) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   696) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   704) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   712) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   720) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   728) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   736) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   744) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   752) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   760) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   768) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   776) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   784) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   792) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   800) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   808) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   816) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   824) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   832) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   840) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   848) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   856) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   864) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   872) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   880) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   888) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   896) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   904) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   912) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   920) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   928) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   936) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   944) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   952) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   960) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   968) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   976) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   984) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   992) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,  1000) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,  1008) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,  1016) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,     8) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    16) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    24) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    32) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,    40) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    48) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    56) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    64) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    72) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,    80) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    88) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    96) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   104) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   112) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   120) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   128) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   136) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   144) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   152) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   160) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   168) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   176) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   184) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   192) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   200) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   208) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   216) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   224) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   232) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   240) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   248) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   256) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   264) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   272) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   280) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   288) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   296) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   304) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   312) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   320) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   328) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   336) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   344) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   352) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   360) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   368) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   376) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   384) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   392) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   400) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   408) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   416) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   424) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   432) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   440) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   448) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   456) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   464) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   472) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   480) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   488) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   496) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   504) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   512) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   520) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   528) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   536) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   544) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   552) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   560) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   568) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   576) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   584) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   592) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   600) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   608) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   616) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   624) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   632) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   640) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   648) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   656) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   664) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   672) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   680) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   688) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   696) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   704) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   712) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   720) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   728) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   736) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   744) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   752) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   760) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   768) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   776) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   784) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   792) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   800) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   808) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   816) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   824) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   832) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   840) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   848) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   856) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   864) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   872) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   880) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   888) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   896) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   904) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   912) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   920) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   928) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   936) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   944) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   952) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   960) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   968) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   976) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   984) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   992) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,  1000) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,  1008) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,  1016) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,     8) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,    16) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,    24) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,    32) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,    40) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,    48) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,    56) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,    64) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,    72) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,    80) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,    88) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,    96) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   104) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   112) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   120) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   128) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   136) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   144) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   152) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   160) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   168) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   176) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   184) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   192) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   200) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   208) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   216) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   224) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   232) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   240) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   248) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   256) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   264) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   272) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   280) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   288) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   296) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   304) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   312) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   320) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   328) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   336) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   344) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   352) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   360) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   368) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   376) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   384) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   392) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   400) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   408) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   416) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   424) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   432) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   440) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   448) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   456) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   464) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   472) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   480) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   488) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   496) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   504) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   512) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   520) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   528) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   536) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   544) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   552) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   560) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   568) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   576) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   584) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   592) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   600) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   608) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   616) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   624) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   632) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   640) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   648) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   656) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   664) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   672) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   680) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   688) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   696) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   704) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   712) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   720) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   728) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   736) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   744) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   752) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   760) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   768) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   776) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   784) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   792) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   800) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   808) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   816) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   824) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   832) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   840) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   848) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   856) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   864) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   872) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   880) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   888) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   896) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   904) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   912) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   920) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   928) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   936) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   944) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   952) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   960) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   968) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,   976) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   984) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,   992) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,  1000) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (5,  1008) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (5,  1016) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,     8) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,    16) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,    24) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,    32) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,    40) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,    48) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,    56) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,    64) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,    72) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,    80) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,    88) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,    96) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   104) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   112) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   120) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   128) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   136) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   144) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   152) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   160) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   168) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   176) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   184) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   192) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   200) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   208) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   216) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   224) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   232) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   240) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   248) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   256) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   264) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   272) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   280) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   288) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   296) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   304) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   312) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   320) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   328) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   336) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   344) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   352) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   360) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   368) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   376) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   384) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   392) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   400) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   408) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   416) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   424) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   432) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   440) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   448) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   456) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   464) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   472) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   480) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   488) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   496) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   504) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   512) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   520) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   528) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   536) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   544) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   552) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   560) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   568) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   576) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   584) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   592) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   600) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   608) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   616) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   624) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   632) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   640) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   648) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   656) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   664) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   672) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   680) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   688) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   696) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   704) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   712) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   720) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   728) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   736) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   744) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   752) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   760) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   768) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   776) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   784) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   792) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   800) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   808) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   816) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   824) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   832) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   840) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   848) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   856) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   864) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   872) -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps]  RD @ (6,   880) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   888) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] REF -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (6, 32767) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   896) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   904) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   912) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   920) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   928) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   936) -> [ 1250 ps] ACT @ (7, 32767) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   944) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   952) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   960) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   968) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   976) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (6,   984) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,   992) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,  1000) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,  1008) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (6,  1016) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,     8) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,    16) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,    24) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,    32) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,    40) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,    48) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,    56) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,    64) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,    72) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,    80) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,    88) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,    96) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   104) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   112) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   120) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   128) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   136) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   144) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   152) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   160) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   168) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   176) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   184) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   192) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   200) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   208) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   216) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   224) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   232) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   240) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   248) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   256) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   264) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   272) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   280) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   288) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   296) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   304) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   312) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   320) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   328) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   336) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   344) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   352) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   360) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   368) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   376) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   384) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   392) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   400) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   408) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   416) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   424) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   432) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   440) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   448) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   456) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   464) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   472) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   480) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   488) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   496) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   504) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   512) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   520) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   528) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   536) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   544) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   552) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   560) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   568) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   576) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   584) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   592) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   600) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   608) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   616) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   624) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   632) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   640) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   648) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   656) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   664) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   672) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   680) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   688) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   696) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   704) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   712) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   720) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   728) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   736) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   744) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   752) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   760) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   768) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   776) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   784) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   792) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   800) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   808) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   816) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   824) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   832) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   840) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   848) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   856) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   864) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   872) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   880) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   888) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   896) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   904) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   912) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   920) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   928) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   936) -> [ 1250 ps] ACT @ (0, 32768) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   944) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   952) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   960) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   968) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   976) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   984) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   992) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,  1000) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,  1008) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,  1016) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     8) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,    16) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    24) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    32) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    40) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    48) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,    56) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    64) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    72) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    80) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    88) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,    96) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   104) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   112) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   120) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   128) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   136) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   144) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   152) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   160) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   168) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   176) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   184) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   192) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   200) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   208) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   216) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   224) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   232) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   240) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   248) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   256) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   264) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   272) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   280) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   288) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   296) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   304) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   312) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   320) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   328) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   336) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   344) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   352) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   360) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   368) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   376) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   384) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   392) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   400) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   408) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   416) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   424) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   432) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   440) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   448) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   456) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   464) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   472) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   480) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   488) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   496) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   504) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   512) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   520) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   528) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   536) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   544) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   552) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   560) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   568) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   576) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   584) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   592) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   600) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   608) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   616) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   624) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   632) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   640) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   648) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   656) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   664) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   672) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   680) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   688) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   696) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   704) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   712) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   720) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   728) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   736) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   744) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   752) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   760) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   768) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   776) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   784) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   792) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   800) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   808) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   816) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   824) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   832) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   840) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   848) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   856) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   864) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   872) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   880) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   888) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   896) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   904) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   912) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   920) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   928) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   936) -> [ 1250 ps] ACT @ (1, 32768) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   944) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   952) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   960) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   968) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   976) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   984) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   992) -> [ 1250 ps] NOP -> 
--------------------------------
DONE TEST 1: LAST ROW
Number of Operations: 2304
Time Started: 118830 ns
Time Done: 131320 ns
Average Rate: 5 ns/request
--------------------------------


[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,  1000) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,  1008) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,  1016) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (5,  2852) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (1) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (4,  2852) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (1,  1773) -> 
FAILED: Address = 33554559, expected data = 286d5d50286c4f50286b4150286a33502869255028681750286709502865fb502864ed502863df502862d3502861c5502860b750285fa950285e9b50285d8d50, read data = 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000123456789 @ 131365000.0 ps
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   960) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  1773) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (1) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   960) -> [ 2500 ps] ACT @ (1,   694) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (5) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (5, 65150) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   694) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   960) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (5) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 65150) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (5, 64071) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   952) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (5) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (5, 62992) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 64071) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   952) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (1) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (1, 61913) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 62992) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   952) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (1) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 61913) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (1, 60834) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   952) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (5) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (5, 59754) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 60834) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   952) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (5) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 59754) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (5, 58675) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   952) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (5) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (5, 57596) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 58675) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   952) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (1) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (1, 56517) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 57596) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   952) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (1) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 56517) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (1, 55438) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   944) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (5) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (5, 54358) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 55438) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   944) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (5) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 54358) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (5, 53279) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   944) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (5) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (5, 52200) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 53279) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   944) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (1) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (1, 51121) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 52200) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   944) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (1) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 51121) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (1, 50042) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   944) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 48962) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 50042) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   944) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   936) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 47883) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   936) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 45725) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 46804) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   936) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   936) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 43566) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 44646) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   936) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   936) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 42487) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   936) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 40329) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 41408) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   936) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   928) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 38170) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 39250) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   928) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   928) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 37091) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   928) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 34933) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 36012) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   928) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   928) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 32774) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 33854) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   928) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   928) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 30616) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 31695) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   920) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   920) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 29537) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   920) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 27378) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 28458) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   920) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   920) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 25220) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 26299) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   920) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   920) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 24141) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   912) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 21982) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 23062) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   912) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   912) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 19824) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 20903) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   912) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   912) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 18745) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   912) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 16586) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 17666) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   912) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   912) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 14428) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 15507) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   904) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   904) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 13349) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   904) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 11190) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 12270) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   904) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   904) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  9032) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 10111) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   904) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   904) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  7953) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   896) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  5794) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  6874) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   896) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   896) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  3636) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  4715) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   896) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   896) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,  2557) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   896) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,   398) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  1478) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   896) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   896) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 63776) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 64855) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   888) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   888) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 61617) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 62697) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   888) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   888) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 60538) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   888) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 58380) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 59459) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   888) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   888) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 56221) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 57301) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   880) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   880) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 55142) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   880) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 52984) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 54063) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   880) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   880) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 50825) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 51905) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   880) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   880) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 49746) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   880) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 47588) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 48667) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   872) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   872) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 45429) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 46509) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   872) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   872) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 44350) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   872) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 42192) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 43271) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   872) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   872) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 40033) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 41113) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   872) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   864) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 38954) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   864) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 36796) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 37875) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   864) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   864) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 34637) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 35717) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   864) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   864) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 33558) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   864) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 31400) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 32479) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   856) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   856) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 29241) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 30321) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   856) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   856) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 27083) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 28162) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   856) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   856) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 26004) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   856) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 23845) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 24925) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   856) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   848) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 21687) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 22766) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   848) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   848) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 20608) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   848) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 18449) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 19529) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   848) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   848) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 16291) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 17370) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   848) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   840) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 15212) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   840) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 13053) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 14133) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   840) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   840) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 10895) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 11974) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   840) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   840) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  9816) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   840) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  7657) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  8737) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   840) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   832) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,  5499) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  6578) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   832) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   832) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  4420) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   832) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  2261) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  3341) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   832) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   832) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   103) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  1182) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   832) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   832) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 64560) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   824) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 62401) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 63481) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   824) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   824) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 60243) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 61322) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   824) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   824) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 58084) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 59164) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   824) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   824) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 57005) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   816) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 54847) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 55926) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   816) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   816) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 52688) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 53768) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   816) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   816) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 51609) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   816) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 49451) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 50530) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   816) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   816) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 47292) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 48372) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   808) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   808) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 46213) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   808) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 44055) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 45134) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   808) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   808) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 41896) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 42976) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   808) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   808) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 40817) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   800) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 38659) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 39738) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   800) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   800) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] REF -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 37580) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 36500) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   800) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   800) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 35421) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   800) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 33263) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 34342) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   800) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   800) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 31104) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 32184) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   792) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 30025) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   792) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 27867) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 28946) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 25708) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 26788) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   792) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   792) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 23550) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 24629) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 22471) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 20312) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 21392) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   784) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 18154) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 19233) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   784) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 17075) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   784) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 14916) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 15996) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   776) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 12758) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 13837) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   776) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 11679) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  9520) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 10600) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   776) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  7362) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  8441) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  6283) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  4124) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  5204) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   768) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,  1966) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  3045) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   887) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   768) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 64264) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 65344) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   760) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 62106) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 63185) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 61027) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 58868) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 59948) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   760) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   760) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 56710) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 57789) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   760) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 54551) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 55631) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   752) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 53472) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   752) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 51314) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 52393) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   752) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 49155) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 50235) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   752) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   752) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 48076) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   744) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 45918) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 46997) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 43759) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 44839) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   744) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   744) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 42680) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   744) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 40522) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 41601) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   744) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 38363) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 39443) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   736) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 37284) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   736) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 35126) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 36205) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 32967) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 34047) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   736) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   736) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 31888) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   728) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 29730) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 30809) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   728) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 27571) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 28651) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   728) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   728) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 26492) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   728) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 24334) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 25413) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   728) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 22175) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 23255) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   720) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 20017) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 21096) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   720) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 18938) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 16779) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 17859) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   720) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   720) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 14621) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 15700) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 13542) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 11383) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 12463) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   712) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  9225) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 10304) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   712) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   712) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  8146) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  5987) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,  7067) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   704) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  3829) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  4908) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   704) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  2750) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,   591) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  1671) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   704) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   704) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 63969) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 65048) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   696) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 62890) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 60731) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 61811) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   696) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 58573) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 59652) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   696) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 57494) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   696) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 55335) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 56415) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   688) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 53177) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 54256) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   688) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 51018) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 52098) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   688) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   688) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 49939) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   688) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 47781) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 48860) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 45622) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 46702) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   680) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 44543) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   680) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 42385) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 43464) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   680) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 40226) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 41306) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   680) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   672) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 39147) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   672) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 36989) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 38068) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   672) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 34830) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 35910) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   672) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   672) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 33751) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   672) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 31593) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 32672) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 29434) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 30514) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   664) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 28355) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   664) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 26197) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 27276) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   664) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 24038) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 25118) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   664) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   656) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 22959) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   656) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 20801) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 21880) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 18642) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 19722) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   656) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 16484) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 17563) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   656) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   656) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 15405) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 13246) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 14326) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   648) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 11088) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 12167) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   648) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 10009) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  7850) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  8930) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   648) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   640) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  5692) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  6771) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  4613) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  2454) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  3534) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   640) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  1375) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   640) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   640) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 64753) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 62594) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 63674) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   632) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 60436) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 61515) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 59357) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 57198) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 58278) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   632) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   624) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 55040) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 56119) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   624) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 53961) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 51802) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 52882) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   624) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 49644) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 50723) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   624) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   624) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 47485) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 48565) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   616) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 46406) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   616) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 44248) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 45327) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   616) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 42089) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 43169) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   616) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   616) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 41010) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   616) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 38852) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 39931) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 36693) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 37773) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   608) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 35614) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   608) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 33456) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 34535) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   608) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   608) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 31297) -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 32377) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   600) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] REF -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 30218) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   600) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 28060) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 29139) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   600) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 25901) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 26981) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   600) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   600) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 24822) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   600) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 22664) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 23743) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 20505) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 21585) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   592) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 19426) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   592) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 17268) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 18347) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   592) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   592) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 15109) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 16189) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   584) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 12951) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 14030) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 11872) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  9713) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 10793) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   584) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   584) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  7555) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  8634) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   584) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  6476) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  4317) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  5397) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   576) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  2159) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  3238) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   576) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,  1080) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 64457) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,     1) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   576) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   568) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 62299) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 63378) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 61220) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 59061) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 60141) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   568) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   568) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 56903) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 57982) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   568) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 55824) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 53665) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 54745) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   560) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 51507) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 52586) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 50428) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 48269) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 49349) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   560) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   552) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 46111) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 47190) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   552) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 43952) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 45032) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   552) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   552) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 42873) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   552) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 40715) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 41794) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   552) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 38556) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 39636) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   544) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 37477) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   544) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 35319) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 36398) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   544) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 33160) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 34240) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   544) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   544) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 32081) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   536) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 29923) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 31002) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 27764) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 28844) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   536) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   536) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 26685) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   536) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 24527) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 25606) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   536) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 22368) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 23448) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   528) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 21289) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   528) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 19131) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 20210) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   528) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 16972) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 18052) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   528) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   528) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 15893) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   520) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 13735) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 14814) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   520) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 11576) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 12656) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   520) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  9418) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 10497) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   520) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  8339) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   520) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  6180) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  7260) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   512) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,  4022) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  5101) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   512) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  2943) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,   784) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  1864) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   512) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   512) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 64162) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 65241) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 63083) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 60924) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 62004) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   504) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 58766) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 59845) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   504) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 57687) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   504) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 55528) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 56608) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   496) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 53370) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 54449) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   496) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 52291) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 50132) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 51212) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   496) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   496) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 47974) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 49053) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 46895) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 44736) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 45816) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   488) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 42578) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 43657) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   488) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 40419) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 41499) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   488) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   480) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 39340) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   480) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 37182) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 38261) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 35023) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 36103) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   480) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   480) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 33944) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   480) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 31786) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 32865) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   480) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 29627) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 30707) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   472) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 28548) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   472) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 26390) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 27469) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   472) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 24231) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 25311) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   472) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   464) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 23152) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   464) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 20994) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 22073) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 18835) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 19915) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   464) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   464) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 17756) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   464) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 15598) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 16677) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   464) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 13439) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 14519) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   456) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 12360) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   456) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 10202) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 11281) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  8043) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,  9123) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   456) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   448) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  5885) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  6964) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   448) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  4806) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  2647) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  3727) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   448) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   489) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  1568) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   448) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   448) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 64946) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 62787) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 63867) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   440) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 60629) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 61708) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   440) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 59550) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 57391) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 58471) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   440) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   440) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 55233) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 56312) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 54154) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 51995) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 53075) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   432) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 49837) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 50916) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   432) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   432) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 48758) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 46599) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 47679) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   424) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 44441) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 45520) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   424) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 43362) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 41203) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 42283) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   424) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   424) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 39045) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 40124) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   416) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 36886) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 37966) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   416) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 35807) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   416) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 33649) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 34728) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   416) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   416) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 31490) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 32570) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   408) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 30411) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   408) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 28253) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 29332) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   408) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 26094) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 27174) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   408) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   408) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] NOP -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 25015) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   408) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 23936) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   400) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] REF -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 22857) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 20698) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 21778) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   400) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 19619) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   400) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 17461) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 18540) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   400) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   400) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 15302) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 16382) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   392) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 14223) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   392) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 12065) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 13144) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   392) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  9906) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 10986) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   392) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   392) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  8827) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   392) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,  6669) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  7748) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   384) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  4510) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  5590) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   384) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  2352) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  3431) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   384) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  1273) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 64650) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   194) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   384) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   376) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 62492) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 63571) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 61413) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 59254) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 60334) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   376) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   376) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 57096) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 58175) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   376) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 56017) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 53858) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 54938) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   368) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 51700) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 52779) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   368) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 50621) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 48462) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 49542) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   368) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   360) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 46304) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 47383) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   360) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 45225) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 43066) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 44146) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   360) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 40908) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 41987) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   360) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 39829) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 37670) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 38750) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   352) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 35512) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 36591) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   352) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 33353) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 34433) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   352) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   352) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 32274) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   344) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 30116) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 31195) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 27957) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 29037) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   344) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 26878) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   344) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 24720) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 25799) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   344) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   344) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 22561) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 23641) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   336) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 21482) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   336) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 19324) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 20403) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   336) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 17165) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 18245) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   336) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   336) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 16086) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   328) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 13928) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 15007) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 11769) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 12849) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   328) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 10690) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   328) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  8532) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  9611) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   328) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   328) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  6373) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  7453) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   320) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  5294) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   320) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  3136) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  4215) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,   977) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,  2057) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   320) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   320) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 64355) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 65434) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   312) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 63276) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 61117) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 62197) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   312) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 58959) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 60038) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   312) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 57880) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   312) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 55721) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 56801) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   304) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 53563) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 54642) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 52484) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 50325) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 51405) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   304) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   304) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 48167) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 49246) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   304) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 47088) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 44929) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 46009) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   296) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 42771) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 43850) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   296) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 41692) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   296) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 39533) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 40613) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   288) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 37375) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 38454) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   288) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 36296) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 34137) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 35217) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   288) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   288) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 31979) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 33058) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   288) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 29820) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 30900) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   280) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 28741) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   280) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 26583) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 27662) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   280) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 24424) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 25504) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   280) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   272) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 23345) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   272) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 21187) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 22266) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 19028) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 20108) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   272) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   272) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 17949) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   272) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 15791) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 16870) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   272) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 13632) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 14712) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   264) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 12553) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   264) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 10395) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 11474) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   264) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  8236) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  9316) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   264) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   264) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  7157) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   256) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,  4999) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  6078) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   256) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  2840) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  3920) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   256) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  1761) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   256) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 65139) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,   682) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   256) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 62980) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 64060) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   248) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 60822) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 61901) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   248) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 59743) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 57584) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 58664) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   248) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   248) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 55426) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 56505) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 54347) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 52188) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 53268) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   240) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 50030) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 51109) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   240) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   240) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 48951) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 46792) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 47872) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   232) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 44634) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 45713) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   232) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 43555) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 41396) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 42476) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   232) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   232) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 39238) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 40317) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 38159) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 36000) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 37080) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   224) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 33842) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 34921) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   224) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   224) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 32763) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 30604) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 31684) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   216) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 28446) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 29525) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 26287) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 27367) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   216) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   216) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 25208) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   216) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 23050) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 24129) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   208) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 20891) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 21971) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   208) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 19812) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   208) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 17654) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 18733) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] NOP -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   208) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] REF -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 16575) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 15495) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   208) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   200) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 14416) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   200) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 12258) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 13337) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   200) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 10099) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 11179) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   200) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   200) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  9020) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   200) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  6862) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  7941) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  4703) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,  5783) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   192) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  3624) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   192) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  1466) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  2545) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   192) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 64843) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   387) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   192) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   184) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 63764) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   184) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 61606) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 62685) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   184) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 59447) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 60527) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   184) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 57289) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 58368) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   184) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 56210) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 54051) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 55131) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   176) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 51893) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 52972) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   176) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 50814) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 48655) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 49735) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   176) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   168) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 46497) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 47576) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 45418) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 43259) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 44339) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   168) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 41101) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 42180) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   168) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   168) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 40022) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 37863) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 38943) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   160) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 35705) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 36784) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   160) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 34626) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 32467) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 33547) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   160) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   152) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 30309) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 31388) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 29230) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 27071) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 28151) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   152) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 24913) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 25992) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   152) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   152) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 22754) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 23834) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   144) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 21675) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   144) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 19517) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 20596) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 17358) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 18438) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   144) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   144) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 16279) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   136) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 14121) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 15200) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   136) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 11962) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 13042) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   136) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 10883) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   136) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,  8725) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  9804) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   136) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   136) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  6566) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  7646) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   128) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  5487) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   128) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  3329) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  4408) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   128) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  1170) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  2250) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   128) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   128) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,    91) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   128) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 63469) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 64548) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 61310) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 62390) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   120) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 60231) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   120) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 58073) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 59152) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,   120) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   120) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 55914) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 56994) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   112) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 53756) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 54835) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   112) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 52677) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 50518) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 51598) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   112) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   112) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 48360) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 49439) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   112) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 47281) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 45122) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 46202) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   104) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 42964) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 44043) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,   104) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 41885) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,   104) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 39726) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 40806) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    96) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 37568) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 38647) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 36489) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 34330) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 35410) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    96) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,    96) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 32172) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 33251) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,    96) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 31093) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 28934) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 30014) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    88) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 26776) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 27855) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    88) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 25697) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 23538) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 24618) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    88) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    80) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 21380) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 22459) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    80) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 19221) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 20301) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    80) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 18142) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    80) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 15984) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 17063) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    80) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 13825) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 14905) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    72) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 12746) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    72) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 10588) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 11667) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    72) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  8429) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  9509) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    72) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,    72) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  7350) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    64) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  5192) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  6271) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  3033) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,  4113) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    64) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    64) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  1954) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    64) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 65332) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,   875) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    64) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 63173) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 64253) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    56) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 62094) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,    56) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 59936) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 61015) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    56) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 57777) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 58857) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    56) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    56) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 56698) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    48) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 54540) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 55619) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 52381) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 53461) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    48) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 50223) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 51302) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    48) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    48) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 49144) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 46985) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 48065) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,    40) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 44827) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 45906) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 43748) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 41589) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 42669) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    40) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    40) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 39431) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 40510) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    32) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 38352) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 36193) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 37273) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    32) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 34035) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 35114) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    32) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 32956) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    32) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 30797) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 31877) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    24) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 28639) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 29718) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    24) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 27560) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 25401) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 26481) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    24) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    24) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 23243) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 24322) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 22164) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 20005) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 21085) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,    16) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 17847) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 18926) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 15688) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 16768) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,    16) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,     8) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 14609) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,     8) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 12451) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 13530) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,     8) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 10292) -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 11372) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     8) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,     8) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] REF -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] NOP -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  9213) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (4,     8) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  7055) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  8134) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  4896) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  5976) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  3817) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  1659) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  2738) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (4,     0) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   580) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (0,     0) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 65036) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,  1016) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 62879) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 63957) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,  1016) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 61799) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 62878) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,  1016) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 61799) -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 60720) -> [ 2500 ps]  WR @ (3,  1016) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 59641) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 60720) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,  1016) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 59640) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 58562) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,  1016) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 57483) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 58561) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,  1016) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 56403) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 57482) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,  1016) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 56403) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 55324) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,  1008) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 54245) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 55324) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,  1008) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 54244) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 53166) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,  1008) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 52087) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 53165) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,  1008) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 51007) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 52086) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,  1008) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 51007) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 49928) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,  1008) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 48849) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 49928) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,  1008) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 48848) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 47770) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,  1000) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 46690) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 47769) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,  1000) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 46690) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 45611) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,  1000) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 44532) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 45611) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,  1000) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 43453) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 44532) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,  1000) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 43452) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 42374) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,  1000) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 41294) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 42373) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,  1000) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 41294) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 40215) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,  1000) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 39136) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 40215) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   992) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 38057) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 39136) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   992) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 38056) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 36978) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   992) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 35898) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 36977) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   992) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 35898) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 34819) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   992) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 33740) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 34819) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   992) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 32661) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 33740) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   992) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 32660) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 31582) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   984) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 30502) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 31581) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   984) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 30502) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 29423) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   984) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 28344) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 29423) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   984) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 27265) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 28344) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   984) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 27264) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 26186) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   984) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 25106) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 26185) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   984) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 25106) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 24027) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   984) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 22948) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 24027) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   976) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 21869) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 22948) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   976) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 21868) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 20790) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   976) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 19710) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 20789) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   976) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 19710) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 18631) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   976) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 17552) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 18631) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   976) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 16473) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 17552) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   976) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 16472) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 15394) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   976) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 14314) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 15393) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   968) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 14314) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 13235) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   968) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 12156) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 13235) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   968) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 12155) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 11077) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   968) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,  9998) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 11076) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   968) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  8918) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7,  9997) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   968) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3,  8918) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  7839) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   968) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  6760) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3,  7839) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   960) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7,  6759) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,  5681) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   960) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  4602) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7,  5680) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   960) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  3522) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7,  4601) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   960) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3,  3522) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  2443) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   960) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  1364) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3,  2443) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   960) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7,  1363) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   285) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   960) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 64742) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7,   284) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   960) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 63662) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 64741) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   952) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 63662) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 62583) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   952) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 61504) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 62583) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   952) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 61503) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 60425) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   952) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 59346) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 60424) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   952) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 58266) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 59345) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   952) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 58266) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 57187) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   952) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 56108) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 57187) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   944) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 56107) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 55029) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   944) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 53950) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 55028) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   944) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 52870) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 53949) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   944) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 52870) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 51791) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   944) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 50712) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 51791) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   944) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 50711) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 49633) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   944) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 49632) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   944) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 47474) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 48553) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   936) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   936) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 45315) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 46395) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   936) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   936) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 43157) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 44236) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   936) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   936) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 42078) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   936) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 39919) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 40999) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   936) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   928) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 37761) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 38840) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   928) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   928) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 36682) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   928) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 34523) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 35603) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   928) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   928) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 32365) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 33444) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   928) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   920) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 31286) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   920) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 29127) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 30207) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   920) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   920) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 26969) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 28048) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   920) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   920) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 25890) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   920) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 23731) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 24811) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   920) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   912) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 21573) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 22652) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   912) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   912) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 20494) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   912) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 18335) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 19415) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   912) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   912) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 16177) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 17256) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   912) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   904) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 15098) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   904) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 12939) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 14019) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   904) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   904) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 10781) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 11860) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   904) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   904) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7,  8622) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3,  9702) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   904) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   904) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7,  7543) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   896) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3,  5385) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7,  6464) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   896) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   896) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7,  3226) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3,  4306) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   896) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   896) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7,  2147) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   896) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 65525) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7,  1068) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   896) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   888) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 63366) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 64446) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   888) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   888) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 62287) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   888) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 60129) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 61208) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   888) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   888) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 57970) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 59050) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   888) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   888) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 56891) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   880) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 54733) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 55812) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   880) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   880) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 52574) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 53654) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   880) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   880) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 51495) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   880) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 49337) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 50416) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   880) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   880) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 47178) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 48258) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   872) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   872) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 46099) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   872) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 43941) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 45020) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   872) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   872) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 41782) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 42862) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   872) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   872) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 39624) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 40703) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   864) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   864) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 38545) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   864) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 36386) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 37466) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   864) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   864) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 34228) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 35307) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   864) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   864) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 33149) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   864) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 30990) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 32070) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   856) -> [ 2500 ps] NOP -> 
[ 1250 ps] NOP -> [ 1250 ps]  WR @ (7,   856) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 29911) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   856) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] REF -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 28832) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   856) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 27753) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   856) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 25594) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 26674) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   856) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   856) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 23436) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 24515) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   848) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   848) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 22357) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   848) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 20198) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 21278) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   848) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   848) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 18040) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 19119) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   848) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   848) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 16961) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   848) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 14802) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 15882) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   840) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   840) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 12644) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 13723) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   840) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   840) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 11565) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   840) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7,  9406) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 10486) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   840) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   840) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3,  7248) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7,  8327) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   840) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   832) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7,  5089) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3,  6169) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   832) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   832) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7,  4010) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   832) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3,  1852) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7,  2931) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   832) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   832) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 65229) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3,   773) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   832) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   824) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 64150) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   824) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 61992) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 63071) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   824) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   824) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 59833) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 60913) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   824) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   824) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 58754) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   824) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 56596) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 57675) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   824) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   816) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 54437) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 55517) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   816) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   816) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 53358) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   816) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 51200) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 52279) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   816) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   816) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 49041) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 50121) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   816) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   808) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 47962) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   808) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 45804) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 46883) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   808) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   808) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 43645) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 44725) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   808) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   808) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 42566) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   808) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 40408) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 41487) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   808) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   800) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 38249) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 39329) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   800) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   800) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 36091) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 37170) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   800) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   800) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 35012) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   800) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 32853) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 33933) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   800) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   800) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 30695) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 31774) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   792) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   792) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 29616) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   792) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 27457) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 28537) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   792) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   792) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 25299) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 26378) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   792) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   792) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 24220) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   784) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 22061) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 23141) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   784) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 19903) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 20982) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   784) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   784) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 18824) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   784) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 16665) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 17745) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   784) -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   784) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 14507) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 15586) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   776) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 13428) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (3,   776) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 11269) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 12349) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   776) -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   776) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3,  9111) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 10190) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps]  WR @ (7,   776) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   776) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3,  8032) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   768) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7,  5873) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3,  6953) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (3,   768) -> [ 2500 ps] NOP -> [ 2500 ps]  WR @ (7,   768) -> 
[ 2500 ps] ACT @ (5,  2852) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  2852) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (1,  1773) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   960) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,  1773) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   960) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (5) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (5, 65150) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   694) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   960) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (5) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 65150) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (5, 64071) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   952) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (5) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 64071) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (5, 62992) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   952) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (1) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (1, 61913) -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 62992) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   952) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (1) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 61913) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (1, 60834) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   952) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (5) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (5, 59754) -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 60834) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   952) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (5) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 59754) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (5, 58675) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   952) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (5) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 58675) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (5, 57596) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   952) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (1) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (1, 56517) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 57596) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   952) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (1) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 56517) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (1, 55438) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   944) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (5) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (5, 54358) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 55438) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   944) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (5) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 54358) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (5, 53279) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   944) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (5) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 53279) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (5, 52200) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   944) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (1) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (1, 51121) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 52200) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   944) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (1) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 51121) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (1, 50042) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   944) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 48962) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 50042) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   944) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   936) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 47883) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   936) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 45725) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 46804) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   936) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   936) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 44646) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 43566) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   936) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   936) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 42487) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   936) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 40329) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 41408) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   936) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   928) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 39250) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 38170) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   928) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   928) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 37091) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   928) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 34933) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 36012) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   928) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   928) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 33854) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 32774) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   928) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   928) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 30616) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 31695) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   920) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   920) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 29537) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   920) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 27378) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 28458) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   920) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   920) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 26299) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 25220) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   920) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   920) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 24141) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   912) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 21982) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 23062) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   912) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   912) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 20903) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 19824) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   912) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   912) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 18745) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   912) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 16586) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 17666) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   912) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   912) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 15507) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 14428) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   904) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   904) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 13349) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   904) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 11190) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 12270) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   904) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   904) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 10111) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  9032) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   904) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   904) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  7953) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   896) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  5794) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  6874) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   896) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   896) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4,  4715) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  3636) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   896) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   896) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  2557) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   896) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,   398) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  1478) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   896) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   896) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 64855) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 63776) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   888) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   888) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 61617) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 62697) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   888) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   888) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 60538) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   888) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 58380) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 59459) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   888) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   888) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 57301) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 56221) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   880) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   880) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 55142) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   880) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 52984) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 54063) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   880) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   880) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 51905) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 50825) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   880) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   880) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 49746) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   880) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 47588) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 48667) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   872) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   872) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 46509) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 45429) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   872) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   872) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 44350) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   872) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 42192) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 43271) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   872) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   872) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 41113) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 40033) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   872) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   864) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 38954) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   864) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 36796) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 37875) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   864) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   864) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 35717) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 34637) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   864) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   864) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 33558) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   864) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 31400) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 32479) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   856) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   856) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 30321) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 29241) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   856) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   856) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 27083) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 28162) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   856) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   856) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 26004) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   856) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 23845) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 24925) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   856) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   848) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 22766) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 21687) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   848) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   848) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 20608) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   848) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 18449) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 19529) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   848) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   848) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 17370) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 16291) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   848) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   840) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 15212) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   840) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 13053) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 14133) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   840) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   840) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 11974) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 10895) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   840) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   840) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  9816) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   840) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  7657) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  8737) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   840) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   832) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4,  6578) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  5499) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   832) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   832) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  4420) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   832) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  2261) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  3341) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   832) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   832) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4,  1182) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   103) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   832) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   832) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 64560) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   824) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 62401) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 63481) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   824) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   824) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 61322) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 60243) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   824) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   824) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 58084) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 59164) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   824) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   824) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 57005) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   816) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 54847) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 55926) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   816) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   816) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 53768) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 52688) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   816) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   816) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 51609) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   816) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 49451) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 50530) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   816) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   816) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 48372) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 47292) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   808) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   808) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] REF -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 46213) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   808) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 44055) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 45134) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   808) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   808) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 42976) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 41896) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   808) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   808) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 40817) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   800) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 38659) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 39738) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   800) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   800) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 37580) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 36500) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   800) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   800) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 35421) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   800) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 33263) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 34342) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   800) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   800) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 32184) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 31104) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   792) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   792) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 30025) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   792) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 27867) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 28946) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   792) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   792) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 26788) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 25708) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   792) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   792) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 23550) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 24629) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   792) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   784) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 22471) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   784) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 20312) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 21392) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   784) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   784) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 19233) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 18154) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   784) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   784) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 17075) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   784) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 14916) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 15996) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   776) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   776) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 13837) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 12758) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   776) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   776) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 11679) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   776) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  9520) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 10600) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   776) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   776) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4,  8441) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  7362) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   776) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   768) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  6283) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   768) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  4124) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  5204) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   768) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   768) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4,  3045) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  1966) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   768) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   768) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   887) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   768) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 64264) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 65344) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   760) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   760) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 63185) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 62106) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   760) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   760) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 61027) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   760) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 58868) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 59948) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   760) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   760) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 57789) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 56710) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   760) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   752) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 54551) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 55631) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   752) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   752) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 53472) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   752) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 51314) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 52393) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   752) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   752) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 50235) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 49155) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   752) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   752) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 48076) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   744) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 45918) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 46997) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   744) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   744) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 44839) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 43759) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   744) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   744) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 42680) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   744) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 40522) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 41601) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   744) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   736) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 39443) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 38363) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   736) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   736) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 37284) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   736) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 35126) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 36205) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   736) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   736) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 34047) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 32967) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   736) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   736) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 31888) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   728) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 29730) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 30809) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   728) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   728) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 28651) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 27571) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   728) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   728) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 26492) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   728) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 24334) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 25413) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   728) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   720) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 23255) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 22175) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   720) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   720) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 20017) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 21096) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   720) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   720) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 18938) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   720) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 16779) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 17859) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   720) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   720) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 15700) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 14621) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   712) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   712) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 13542) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   712) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 11383) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 12463) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   712) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   712) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 10304) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  9225) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   712) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   712) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  8146) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   704) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  5987) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  7067) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   704) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   704) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4,  4908) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  3829) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   704) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   704) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  2750) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   704) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,   591) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  1671) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   704) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   704) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 65048) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 63969) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   696) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   696) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 62890) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   696) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 60731) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 61811) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   696) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   696) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 59652) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 58573) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   696) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   696) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 57494) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   696) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 55335) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 56415) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   688) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   688) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 54256) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 53177) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   688) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   688) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 51018) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 52098) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   688) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   688) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 49939) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   688) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 47781) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 48860) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   680) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   680) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 46702) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 45622) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   680) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   680) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 44543) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   680) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 42385) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 43464) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   680) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   680) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 41306) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 40226) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   680) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   672) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 39147) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   672) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 36989) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 38068) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   672) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   672) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 35910) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 34830) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   672) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   672) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 33751) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   672) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 31593) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 32672) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   664) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   664) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 30514) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 29434) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   664) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   664) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 28355) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   664) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 26197) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 27276) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   664) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   664) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 25118) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 24038) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   664) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   656) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 22959) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   656) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 20801) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 21880) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   656) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   656) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 19722) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 18642) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   656) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   656) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 16484) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 17563) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   656) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   656) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 15405) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   648) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 13246) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 14326) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   648) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   648) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 12167) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 11088) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   648) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   648) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 10009) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   648) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  7850) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  8930) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   648) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   640) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4,  6771) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  5692) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   640) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   640) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  4613) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   640) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  2454) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  3534) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   640) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   640) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4,  1375) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   296) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   640) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   640) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 64753) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   632) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 62594) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 63674) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   632) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   632) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 61515) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 60436) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   632) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   632) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 59357) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   632) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 57198) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 58278) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   632) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   624) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 56119) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 55040) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   624) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   624) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 53961) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   624) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 51802) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 52882) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   624) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   624) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 50723) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 49644) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   624) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   624) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 47485) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 48565) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   616) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   616) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 46406) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   616) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 44248) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 45327) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   616) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   616) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 43169) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 42089) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   616) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   616) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 41010) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   616) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 38852) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 39931) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   608) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   608) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 37773) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 36693) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   608) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   608) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 35614) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   608) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 33456) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 34535) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   608) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   608) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 32377) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 31297) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   600) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   600) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 30218) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   600) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 28060) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 29139) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   600) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   600) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 26981) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 25901) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   600) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   600) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 24822) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   600) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 22664) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 23743) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   592) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   592) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 21585) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 20505) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   592) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   592) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 19426) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   592) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 17268) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 18347) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   592) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   592) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 16189) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 15109) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   584) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   584) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 12951) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 14030) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   584) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   584) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 11872) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   584) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  9713) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 10793) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   584) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   584) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4,  8634) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  7555) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   584) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   576) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  6476) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   576) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  4317) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  5397) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   576) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   576) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4,  3238) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  2159) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   576) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   576) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  1080) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   576) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 64457) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,     1) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   576) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   568) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 63378) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 62299) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   568) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   568) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 61220) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   568) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 59061) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 60141) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   568) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   568) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 57982) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 56903) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   568) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   560) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 55824) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   560) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 53665) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 54745) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   560) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   560) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 52586) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 51507) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   560) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   560) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 50428) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   560) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 48269) -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 49349) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   560) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   552) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 47190) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 46111) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   552) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   552) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 43952) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 45032) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   552) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   552) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 42873) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   552) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 40715) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 41794) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   552) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   544) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 39636) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 38556) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   544) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   544) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 37477) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   544) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 35319) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 36398) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   544) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   544) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 34240) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 33160) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   544) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   544) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 32081) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   536) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 29923) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 31002) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   536) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   536) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 28844) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 27764) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   536) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   536) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 26685) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   536) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 24527) -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 25606) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   536) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   528) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 23448) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 22368) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   528) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   528) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] NOP -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 21289) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   528) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 20210) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   528) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] REF -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 19131) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   528) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 16972) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 18052) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   528) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   528) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 15893) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   520) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 13735) -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 14814) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   520) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   520) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 12656) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 11576) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   520) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   520) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (0,  9418) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 10497) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   520) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   520) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  8339) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   520) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  6180) -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  7260) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   512) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   512) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4,  5101) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,  4022) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   512) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   512) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  2943) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   512) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,   784) -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  1864) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   512) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   512) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 65241) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 64162) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   504) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   504) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 63083) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   504) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 60924) -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 62004) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   504) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   504) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 59845) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 58766) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   504) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   504) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 57687) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   504) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 55528) -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 56608) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   496) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   496) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 54449) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 53370) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   496) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   496) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 52291) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   496) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 50132) -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 51212) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   496) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   496) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 49053) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 47974) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   488) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   488) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 46895) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   488) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 44736) -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 45816) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   488) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   488) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 43657) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 42578) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   488) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   488) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (4, 40419) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 41499) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   488) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   480) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 39340) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   480) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 37182) -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 38261) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   480) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   480) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 36103) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 35023) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   480) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   480) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 33944) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   480) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 31786) -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 32865) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   480) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   472) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 30707) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 29627) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   472) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   472) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 28548) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   472) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 26390) -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 27469) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   472) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   472) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 25311) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 24231) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   472) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   464) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 23152) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   464) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 20994) -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 22073) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   464) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   464) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 19915) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 18835) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   464) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   464) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 17756) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   464) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 15598) -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 16677) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   464) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   456) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 14519) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 13439) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   456) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   456) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 12360) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   456) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 10202) -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 11281) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   456) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   456) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0,  9123) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  8043) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   456) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   448) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (0,  5885) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  6964) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   448) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   448) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  4806) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   448) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  2647) -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  3727) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   448) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   448) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4,  1568) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0,   489) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   448) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   448) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 64946) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   440) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 62787) -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 63867) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   440) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   440) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 61708) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 60629) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   440) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   440) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 59550) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   440) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 57391) -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 58471) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   440) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   440) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 56312) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 55233) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   432) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   432) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 54154) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   432) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 51995) -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 53075) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   432) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   432) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 50916) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 49837) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   432) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   432) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 48758) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   424) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 46599) -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 47679) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   424) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   424) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 45520) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 44441) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   424) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   424) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 43362) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   424) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 41203) -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 42283) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   424) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   424) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 40124) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 39045) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   416) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   416) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (4, 36886) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 37966) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   416) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   416) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 35807) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   416) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 33649) -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 34728) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   416) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   416) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 32570) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 31490) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   408) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   408) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 30411) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   408) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 28253) -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 29332) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   408) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   408) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 27174) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 26094) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   408) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   408) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 25015) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   408) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 22857) -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 23936) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   400) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   400) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 21778) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 20698) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   400) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   400) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 19619) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   400) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 17461) -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 18540) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   400) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   400) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 16382) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 15302) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   392) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   392) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 14223) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   392) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 12065) -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 13144) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   392) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   392) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 10986) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  9906) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   392) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   392) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  8827) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   392) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  6669) -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  7748) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   384) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   384) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0,  5590) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  4510) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   384) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   384) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (0,  2352) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  3431) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   384) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   384) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  1273) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   384) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 64650) -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   194) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   384) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   376) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 63571) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 62492) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   376) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   376) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 61413) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   376) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 59254) -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 60334) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   376) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   376) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 58175) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 57096) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   376) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   368) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 56017) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   368) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 53858) -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 54938) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   368) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   368) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 52779) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 51700) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   368) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   368) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 50621) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   368) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 48462) -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 49542) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   368) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   360) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 47383) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 46304) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   360) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   360) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 45225) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   360) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 43066) -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 44146) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   360) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   360) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 41987) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 40908) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   360) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   352) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 39829) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   352) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 37670) -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 38750) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   352) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   352) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 36591) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 35512) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   352) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   352) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (4, 33353) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 34433) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   352) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   352) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 32274) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   344) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 30116) -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 31195) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   344) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   344) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 29037) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 27957) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   344) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   344) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 26878) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   344) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 24720) -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 25799) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   344) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   344) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 23641) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 22561) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   336) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   336) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 21482) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   336) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 19324) -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 20403) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   336) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   336) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 18245) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 17165) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   336) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   336) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 16086) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   328) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 13928) -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 15007) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   328) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   328) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 12849) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 11769) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   328) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   328) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 10690) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   328) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  8532) -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  9611) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   328) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   328) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0,  7453) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  6373) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   320) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   320) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  5294) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   320) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  3136) -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  4215) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   320) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   320) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0,  2057) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,   977) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   320) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   320) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (0, 64355) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 65434) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   312) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   312) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 63276) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   312) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 61117) -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 62197) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   312) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   312) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 60038) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 58959) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   312) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   312) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 57880) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   312) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 55721) -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 56801) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   304) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   304) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 54642) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 53563) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   304) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   304) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 52484) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   304) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 50325) -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 51405) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   304) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   304) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 49246) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 48167) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   304) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   296) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 47088) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   296) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 44929) -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 46009) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   296) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   296) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 43850) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 42771) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   296) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   296) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 41692) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   296) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 39533) -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 40613) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   288) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   288) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 38454) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 37375) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   288) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   288) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 36296) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   288) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 34137) -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 35217) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   288) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   288) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 33058) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 31979) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   288) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   280) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (4, 29820) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 30900) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   280) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   280) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 28741) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   280) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 26583) -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 27662) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   280) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   280) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 25504) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 24424) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   280) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   272) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 23345) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   272) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 21187) -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 22266) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   272) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   272) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 20108) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 19028) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   272) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   272) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 17949) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   272) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 15791) -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 16870) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   272) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   264) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 14712) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 13632) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   264) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   264) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 12553) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   264) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 10395) -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 11474) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   264) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   264) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0,  9316) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  8236) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   264) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   264) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  7157) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   256) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  4999) -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  6078) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   256) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   256) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0,  3920) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  2840) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   256) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   256) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  1761) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   256) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 65139) -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,   682) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   256) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   248) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 64060) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 62980) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   248) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   248) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (0, 60822) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 61901) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (4,   248) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   248) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 59743) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,   248) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 58664) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   248) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] REF -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 57584) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   248) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 55426) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 56505) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   240) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   240) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 54347) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   240) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 52188) -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 53268) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   240) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   240) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (4, 51109) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 50030) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   240) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   240) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 48951) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   232) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 46792) -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 47872) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   232) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   232) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (4, 45713) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 44634) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   232) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   232) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 43555) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   232) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 41396) -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 42476) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   232) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   232) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (4, 40317) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 39238) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   224) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   224) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 38159) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   224) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 36000) -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 37080) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   224) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   224) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (4, 34921) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 33842) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   224) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   224) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 32763) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   216) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 30604) -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 31684) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   216) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   216) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (4, 29525) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 28446) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   216) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   216) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 26287) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 27367) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   216) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   216) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 25208) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   216) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 23050) -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 24129) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   208) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   208) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (0, 21971) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 20891) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   208) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   208) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 19812) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   208) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 17654) -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 18733) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   208) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   208) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (0, 16575) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 15495) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   208) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   200) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 14416) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   200) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 12258) -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 13337) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   200) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   200) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (0, 11179) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 10099) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   200) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   200) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  9020) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   200) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  6862) -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  7941) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   192) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   192) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (0,  5783) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  4703) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   192) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   192) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  3624) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   192) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  1466) -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  2545) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   192) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   192) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (0,   387) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 64843) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   192) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   184) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 63764) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   184) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 61606) -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 62685) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   184) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   184) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (0, 60527) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 59447) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   184) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   184) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 57289) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 58368) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   184) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   176) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 56210) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   176) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 54051) -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 55131) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   176) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   176) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (4, 52972) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 51893) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   176) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   176) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 50814) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   176) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 48655) -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 49735) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   176) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   168) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (4, 47576) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 46497) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   168) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   168) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 45418) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   168) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 43259) -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 44339) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   168) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   168) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (4, 42180) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 41101) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   168) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   168) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 40022) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   160) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 37863) -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 38943) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   160) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   160) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (4, 36784) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 35705) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   160) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   160) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 34626) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   160) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 32467) -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 33547) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   160) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   152) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (4, 31388) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 30309) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   152) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   152) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 29230) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   152) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 27071) -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 28151) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   152) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   152) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (4, 25992) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 24913) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   152) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   152) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 22754) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 23834) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   144) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   144) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 21675) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   144) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 19517) -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 20596) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   144) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   144) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (0, 18438) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 17358) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   144) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   144) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 16279) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   136) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 14121) -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 15200) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   136) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   136) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (0, 13042) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 11962) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   136) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   136) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 10883) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   136) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  8725) -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  9804) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   136) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   136) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (0,  7646) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  6566) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   128) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   128) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  5487) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   128) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  3329) -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  4408) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   128) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   128) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (0,  2250) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  1170) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   128) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   128) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,    91) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   128) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 63469) -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 64548) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   120) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   120) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (0, 62390) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 61310) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   120) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   120) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 60231) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   120) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 58073) -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 59152) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   120) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   120) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (0, 56994) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 55914) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   112) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   112) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 53756) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 54835) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   112) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   112) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 52677) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   112) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 50518) -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 51598) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   112) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   112) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (4, 49439) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 48360) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   112) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   104) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 47281) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   104) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 45122) -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 46202) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   104) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   104) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (4, 44043) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 42964) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,   104) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   104) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 41885) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,   104) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 39726) -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 40806) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    96) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    96) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (4, 38647) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 37568) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    96) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    96) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 36489) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    96) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 34330) -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 35410) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    96) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    96) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (4, 33251) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 32172) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    96) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    88) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 31093) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    88) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 28934) -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 30014) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    88) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    88) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (4, 27855) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 26776) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    88) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    88) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 25697) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    88) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 23538) -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 24618) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    88) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    80) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (4, 22459) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 21380) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    80) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    80) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 19221) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 20301) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    80) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    80) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 18142) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    80) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 15984) -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 17063) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    80) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    72) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (0, 14905) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 13825) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    72) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    72) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 12746) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    72) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 10588) -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 11667) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    72) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    72) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (0,  9509) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  8429) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    72) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    72) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  7350) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    64) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  5192) -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  6271) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    64) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    64) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (0,  4113) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  3033) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    64) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    64) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  1954) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    64) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 65332) -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,   875) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    64) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    56) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (0, 64253) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 63173) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    56) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    56) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 62094) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    56) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 59936) -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 61015) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    56) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    56) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (0, 58857) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 57777) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    56) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    56) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 56698) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    48) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 54540) -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 55619) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    48) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    48) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (0, 53461) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 52381) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    48) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    48) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (0, 50223) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 51302) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    48) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    48) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 49144) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    40) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 46985) -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 48065) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    40) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    40) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (4, 45906) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 44827) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    40) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    40) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 43748) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    40) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 41589) -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 42669) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    40) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    40) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (4, 40510) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 39431) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    32) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    32) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 38352) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    32) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 36193) -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 37273) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    32) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    32) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (4, 35114) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 34035) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    32) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    32) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 32956) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    32) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 30797) -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 31877) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    24) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    24) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (4, 29718) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 28639) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    24) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    24) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 27560) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    24) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 25401) -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 26481) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    24) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    24) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (4, 24322) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 23243) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    16) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    16) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 22164) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    16) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 20005) -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 21085) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    16) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    16) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (4, 18926) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 17847) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,    16) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    16) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 15688) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 16768) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,    16) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,     8) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 14609) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,     8) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 12451) -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 13530) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,     8) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     8) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (0, 11372) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 10292) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     8) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,     8) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  9213) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,     8) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  7055) -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  8134) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (0,  5976) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  4896) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  3817) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,     0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  1659) -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4,  2738) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (4,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (0,     0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   580) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (0,     0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 65036) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,  1016) -> 
[ 1250 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 62879) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 63957) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,  1016) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 61799) -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 62878) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,  1016) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 61799) -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,  1016) -> [ 1250 ps] ACT @ (4, 60720) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 59641) -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 60720) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,  1016) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 59640) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 58562) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,  1016) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (7, 58561) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 57483) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,  1016) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 56403) -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 57482) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,  1016) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 56403) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 55324) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,  1008) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 54245) -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 55324) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,  1008) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 54244) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 53166) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,  1008) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (7, 53165) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 52087) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,  1008) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 51007) -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 52086) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,  1008) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 51007) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 49928) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,  1008) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 48849) -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 49928) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,  1008) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 48848) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 47770) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,  1000) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 46690) -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 47769) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,  1000) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 46690) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 45611) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,  1000) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (3, 45611) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 44532) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,  1000) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 43453) -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 44532) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,  1000) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 43452) -> [ 1250 ps] NOP -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 42374) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,  1000) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 42373) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,  1000) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] REF -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 41294) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 41294) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,  1000) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (4, 39136) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 40215) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   992) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 38057) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 39136) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   992) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 38056) -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   992) -> [ 1250 ps] ACT @ (0, 36978) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 35898) -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 36977) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   992) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 35898) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 34819) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   992) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (3, 34819) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 33740) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   992) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 32661) -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 33740) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   992) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 32660) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 31582) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   984) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 30502) -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 31581) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   984) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 30502) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 29423) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   984) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (3, 29423) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 28344) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   984) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 27265) -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 28344) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   984) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 27264) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 26186) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   984) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 25106) -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 26185) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   984) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 25106) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 24027) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   984) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (3, 24027) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 22948) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   976) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 21869) -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 22948) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   976) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 21868) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 20790) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   976) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 19710) -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 20789) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   976) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 19710) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 18631) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   976) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (3, 18631) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 17552) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   976) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 16473) -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 17552) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   976) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 16472) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 15394) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   976) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 14314) -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 15393) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   968) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 14314) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 13235) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   968) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 12156) -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 13235) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   968) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 12155) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 11077) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   968) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] ACT @ (7, 11076) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  9998) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   968) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  8918) -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7,  9997) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   968) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3,  8918) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  7839) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   968) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  6760) -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3,  7839) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   960) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7,  6759) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  5681) -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   960) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (7,  5680) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  4602) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   960) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  3522) -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7,  4601) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   960) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3,  3522) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4,  2443) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   960) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,  1364) -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3,  2443) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   960) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7,  1363) -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0,   285) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   960) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (7,   284) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 64742) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   960) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 63662) -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 64741) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   952) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 63662) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 62583) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   952) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 61504) -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 62583) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   952) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 61503) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 60425) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   952) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (7, 60424) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 59346) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   952) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (4, 58266) -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 59345) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   952) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 58266) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 57187) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   952) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (0, 56108) -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 57187) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   944) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 56107) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 55029) -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   944) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (7, 55028) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 53950) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   944) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 52870) -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 53949) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   944) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (4) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 52870) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (4, 51791) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   944) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 50712) -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 51791) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   944) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 50711) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (0, 49633) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   944) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 49632) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   944) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 47474) -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 48553) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   936) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   936) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (3, 46395) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 45315) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   936) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   936) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (3, 43157) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 44236) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   936) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   936) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 42078) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   936) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 39919) -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 40999) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   936) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   928) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (7, 38840) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 37761) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   928) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   928) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 36682) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   928) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 34523) -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 35603) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   928) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   928) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (7, 33444) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 32365) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   928) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   920) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 31286) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   920) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 29127) -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 30207) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   920) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   920) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (7, 28048) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 26969) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   920) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   920) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 25890) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   920) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 23731) -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 24811) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   920) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   912) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (7, 22652) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 21573) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   912) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   912) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 20494) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   912) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 18335) -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 19415) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   912) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   912) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (7, 17256) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 16177) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   912) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   904) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 15098) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   904) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 12939) -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 14019) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   904) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   904) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (7, 11860) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 10781) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   904) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   904) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (7,  8622) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3,  9702) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   904) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   904) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7,  7543) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   896) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3,  5385) -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7,  6464) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   896) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   896) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (3,  4306) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7,  3226) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   896) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   896) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7,  2147) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   896) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 65525) -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7,  1068) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   896) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   888) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (3, 64446) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 63366) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   888) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   888) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 62287) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   888) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 60129) -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 61208) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   888) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   888) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (3, 59050) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 57970) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   888) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   888) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 56891) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   880) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 54733) -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 55812) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   880) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   880) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (3, 53654) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 52574) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   880) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   880) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 51495) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   880) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 49337) -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 50416) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   880) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   880) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (3, 48258) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 47178) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   872) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   872) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 46099) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   872) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 43941) -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 45020) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   872) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   872) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (3, 42862) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 41782) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   872) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   872) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (3, 39624) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 40703) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   864) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   864) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 38545) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   864) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 36386) -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 37466) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   864) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   864) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (7, 35307) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 34228) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   864) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   864) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 33149) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   864) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 30990) -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 32070) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   856) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   856) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (7, 29911) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 28832) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   856) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   856) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 27753) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   856) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 25594) -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 26674) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   856) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   856) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (7, 24515) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 23436) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   848) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   848) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 22357) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   848) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 20198) -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 21278) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   848) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   848) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (7, 19119) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 18040) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   848) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   848) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 16961) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   848) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 14802) -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 15882) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   840) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   840) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (7, 13723) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 12644) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   840) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   840) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 11565) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   840) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7,  9406) -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 10486) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   840) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   840) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (7,  8327) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3,  7248) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   840) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   832) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (7,  5089) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3,  6169) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   832) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   832) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7,  4010) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   832) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3,  1852) -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7,  2931) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   832) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   832) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (3,   773) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 65229) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   832) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   824) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 64150) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   824) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 61992) -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 63071) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   824) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   824) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (3, 60913) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 59833) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   824) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   824) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 58754) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   824) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 56596) -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 57675) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   824) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   816) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (3, 55517) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 54437) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   816) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   816) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 53358) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   816) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 51200) -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 52279) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   816) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   816) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (3, 50121) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 49041) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   816) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   808) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 47962) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   808) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 45804) -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 46883) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   808) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   808) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (3, 44725) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 43645) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   808) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   808) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 42566) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (7,   808) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (3, 40408) -> [ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 41487) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   808) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   800) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (3, 39329) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (7, 38249) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   800) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   800) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] ACT @ (3, 36091) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 37170) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   800) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   800) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 35012) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   800) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 32853) -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 33933) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   800) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   800) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (7, 31774) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 30695) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   792) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   792) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 29616) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   792) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 27457) -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 28537) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   792) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   792) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (7, 26378) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 25299) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   792) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   792) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 24220) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   784) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 22061) -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 23141) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   784) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   784) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (7, 20982) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 19903) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   784) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   784) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 18824) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   784) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 16665) -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 17745) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   784) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   784) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (7, 15586) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 14507) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   776) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   776) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 13428) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   776) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7, 11269) -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3, 12349) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   776) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   776) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (7) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] ACT @ (7, 10190) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] ACT @ (3,  9111) -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   776) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   776) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3,  8032) -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
--------------------------------
DONE TEST 2: RANDOM
Number of Operations: 2304
Time Started: 131320 ns
Time Done: 219740 ns
Average Rate: 38 ns/request
--------------------------------


[ 2500 ps] NOP -> 
[ 1250 ps]  RD @ (3,   768) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (7) -> 
[ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] ACT @ (7,  5873) -> [ 1250 ps] PRE @ (3) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] ACT @ (3,  6953) -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps]  RD @ (3,   768) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps]  RD @ (7,   768) -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
FAILED: Address = 18962385, expected data = 8fb2fe1f8fb1f01f8fb0e21f8fafd41f8faec61f8fadb81f8facaa1f8fab9c1f8faa8e1f8fa9801f8fa8741f8fa7661f8fa6581f8fa54a1f8fa43c1f8fa32e1f, read data = 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000123456789 @ 219830000.0 ps
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] PRE @ (0) -> [ 1250 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 1250 ps] REF -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 1250 ps] NOP -> [ 1250 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> [ 2500 ps] NOP -> 
[ 2500 ps] NOP -> 

------- SUMMARY -------
Number of Writes = 4608
Number of Reads = 4608
Number of Success = 4604
Number of Fails = 4
Number of Injected Errors = 4



TEST CALIBRATION
[-]: write_test_address_counter = 500
[-]: read_test_address_counter = 200
[-]: correct_read_data = 349
[-]: wrong_read_data = 0
$stop called at time : 221935 ns : File "/home/ajacobo/Desktop/UberDDR3/testbench/ddr3_dimm_micron_sim.sv" Line 748
run: Time (s): cpu = 00:00:27 ; elapsed = 00:40:01 . Memory (MB): peak = 2856.785 ; gain = 8.004 ; free physical = 1542 ; free virtual = 10604
## quit
INFO: xsimkernel Simulation Memory Usage: 236636 KB (Peak: 294432 KB), Simulation CPU Usage: 2397120 ms
INFO: [Common 17-206] Exiting xsim at Wed Jan 29 19:24:55 2025...
