// {C} Copyright 2020 Pensando Systems Inc. All rights reserved

#include "platform/elba/elba_txs_scheduler.hpp"
#include "platform/elba/elba_common.hpp"
#include "platform/elba/elba_state.hpp"
#include "nic/sdk/lib/utils/utils.hpp"
#include "platform/utils/mpartition.hpp"
#include "gen/platform/mem_regions.hpp"

#include "third-party/asic/elba/model/elb_psp/elb_psp_csr.h"
#include "third-party/asic/elba/model/utils/elb_blk_reg_model.h"
#include "third-party/asic/elba/model/elb_top/elb_top_csr.h"
#include "third-party/asic/elba/model/elb_txs/elb_txs_csr.h"
#include "third-party/asic/elba/verif/apis/elb_txs_api.h"
#include "third-party/asic/elba/model/elb_wa/elb_wa_csr.h"

namespace sdk {
namespace platform {
namespace elba {

extern "C" uint32_t
elba_get_coreclk_freq (platform_type_t platform_type)
{
   return CORECLK_FREQ_ASIC_10;
}

extern "C" void
elba_txs_timer_init_hsh_depth (uint32_t key_lines)
{
    uint64_t timer_key_hbm_base_addr;
    elb_top_csr_t & elb0 = ELB_BLK_REG_MODEL_ACCESS(elb_top_csr_t, 0, 0);
    elb_txs_csr_t *txs_csr = &elb0.txs.txs;

    timer_key_hbm_base_addr =
        g_elba_state_pd->mempartition()->start_addr(MEM_REGION_TIMERS_NAME);

    txs_csr->cfg_timer_static.read();
    SDK_TRACE_DEBUG("hbm_base 0x%llx",
                    (uint64_t)txs_csr->cfg_timer_static.hbm_base());
    SDK_TRACE_DEBUG("timer hash depth %u",
                    txs_csr->cfg_timer_static.tmr_hsh_depth());
    SDK_TRACE_DEBUG("timer wheel depth %u",
                    txs_csr->cfg_timer_static.tmr_wheel_depth());
    txs_csr->cfg_timer_static.hbm_base(timer_key_hbm_base_addr);
    txs_csr->cfg_timer_static.tmr_hsh_depth(key_lines - 1);
    txs_csr->cfg_timer_static.tmr_wheel_depth(ELBA_TIMER_WHEEL_DEPTH - 1);
    txs_csr->cfg_timer_static.write();
}

// pre init and call timer hbm and sram init
static void
elba_txs_timer_init_pre (uint32_t key_lines, asic_cfg_t *elba_cfg)
{
    elb_top_csr_t & elb0 = ELB_BLK_REG_MODEL_ACCESS(elb_top_csr_t, 0, 0);
    elb_txs_csr_t *txs_csr = &elb0.txs.txs;

    // Set timer_hsh_depth to actual value + 1
    // Per Cino we need to add 1 for an ASIC bug workaround
    elba_txs_timer_init_hsh_depth(key_lines + 1);

    // timer hbm and sram init

    // sram_hw_init is not implemented in the C++ model, so skip it there
    SDK_ASSERT(elba_cfg);
    txs_csr->cfw_timer_glb.read();
    if (elba_cfg->platform != platform_type_t::PLATFORM_TYPE_SIM) {
        SDK_TRACE_DEBUG("timer sram init");
        txs_csr->cfw_timer_glb.sram_hw_init(1);
    }

    // skip hbm init in model (C++ and RTL) as memory is 0 there and this
    // takes a long time
    if (elba_cfg->platform != platform_type_t::PLATFORM_TYPE_SIM &&
          elba_cfg->platform != platform_type_t::PLATFORM_TYPE_RTL) {
        SDK_TRACE_DEBUG("timer hbm init");
        txs_csr->cfw_timer_glb.hbm_hw_init(1);
    }
    txs_csr->cfw_timer_glb.write();

    SDK_TRACE_DEBUG("Done timer pre init");
}

// This is called after hbm and sram init
static void
elba_txs_timer_init_post (uint32_t key_lines, asic_cfg_t *elba_cfg)
{
    elb_top_csr_t & elb0 = ELB_BLK_REG_MODEL_ACCESS(elb_top_csr_t, 0, 0);
    elb_txs_csr_t *txs_csr = &elb0.txs.txs;
    uint32_t elba_coreclk_freq;

    // 0 the last element of sram
    // Per Cino this is needed for an ASIC bug workaround
    txs_csr->dhs_tmr_cnt_sram.entry[ELBA_TIMER_WHEEL_DEPTH - 1].read();
    txs_csr->dhs_tmr_cnt_sram.entry[ELBA_TIMER_WHEEL_DEPTH - 1].slow_cbcnt(0);
    txs_csr->dhs_tmr_cnt_sram.entry[ELBA_TIMER_WHEEL_DEPTH - 1].slow_bcnt(0);
    txs_csr->dhs_tmr_cnt_sram.entry[ELBA_TIMER_WHEEL_DEPTH - 1].slow_lcnt(0);
    txs_csr->dhs_tmr_cnt_sram.entry[ELBA_TIMER_WHEEL_DEPTH - 1].fast_cbcnt(0);
    txs_csr->dhs_tmr_cnt_sram.entry[ELBA_TIMER_WHEEL_DEPTH - 1].fast_bcnt(0);
    txs_csr->dhs_tmr_cnt_sram.entry[ELBA_TIMER_WHEEL_DEPTH - 1].fast_lcnt(0);
    txs_csr->dhs_tmr_cnt_sram.entry[ELBA_TIMER_WHEEL_DEPTH - 1].write();

    // Set timer_hsh_depth back to original size
    // Per Cino this is needed for an ASIC bug workaround
    elba_txs_timer_init_hsh_depth(key_lines);

    elba_coreclk_freq =
        (uint32_t)(elba_get_coreclk_freq(elba_cfg->platform) / 1000000);

    // Set the tick resolution
    txs_csr->cfg_fast_timer.read();
    txs_csr->cfg_fast_timer.tick(elba_coreclk_freq);
    txs_csr->cfg_fast_timer.write();

    txs_csr->cfg_slow_timer.read();
    txs_csr->cfg_slow_timer.tick(elba_coreclk_freq * 1000);
    txs_csr->cfg_slow_timer.write();

    // Timer doorbell config
    txs_csr->cfg_fast_timer_dbell.read();
    txs_csr->cfg_fast_timer_dbell.addr_update(DB_IDX_UPD_PIDX_INC |
                                              DB_SCHED_UPD_EVAL);
    txs_csr->cfg_fast_timer_dbell.write();

    txs_csr->cfg_slow_timer_dbell.read();
    txs_csr->cfg_slow_timer_dbell.addr_update(DB_IDX_UPD_PIDX_INC |
                                              DB_SCHED_UPD_EVAL);
    txs_csr->cfg_slow_timer_dbell.write();

    // Enable slow and fast timers
    txs_csr->cfw_timer_glb.read();
    txs_csr->cfw_timer_glb.ftmr_enable(1);
    txs_csr->cfw_timer_glb.stmr_enable(1);
    txs_csr->cfw_timer_glb.write();

    SDK_TRACE_DEBUG("Done timer post init");
}

sdk_ret_t
elba_txs_scheduler_init (uint32_t admin_cos, asic_cfg_t *elba_cfg)
{

    elb_top_csr_t       &elb0 = ELB_BLK_REG_MODEL_ACCESS(elb_top_csr_t, 0, 0);
    elb_txs_csr_t       &txs_csr = elb0.txs.txs;
    elb_psp_csr_t       &psp_pt_csr = elb0.pt.pt.psp,
                        &psp_pr_csr = elb0.pr.pr.psp;
    uint64_t            txs_sched_hbm_base_addr;
    uint16_t            dtdm_lo_map, dtdm_hi_map;

    txs_csr.cfw_timer_glb.read();
    txs_csr.cfw_timer_glb.ftmr_enable(0);
    txs_csr.cfw_timer_glb.stmr_enable(0);
    txs_csr.cfw_timer_glb.hbm_hw_init(0);
    txs_csr.cfw_timer_glb.sram_hw_init(0);
    txs_csr.cfw_timer_glb.show();
    txs_csr.cfw_timer_glb.write();

    txs_csr.cfw_scheduler_glb.read();
    txs_csr.cfw_scheduler_glb.hbm_hw_init(0);
    txs_csr.cfw_scheduler_glb.sram_hw_init(0);
    txs_csr.cfw_scheduler_glb.show();
    txs_csr.cfw_scheduler_glb.write();

    txs_sched_hbm_base_addr =
        g_elba_state_pd->mempartition()->start_addr(MEM_REGION_TX_SCHEDULER_NAME);

    // Update HBM base addr.
    txs_csr.cfw_scheduler_static.read();
    txs_csr.cfw_scheduler_static.hbm_base(txs_sched_hbm_base_addr);

    // Init sram.
    txs_csr.cfw_scheduler_glb.read();
    // skip init on RTL/Model.
    SDK_ASSERT(elba_cfg);
    if (elba_cfg->platform != platform_type_t::PLATFORM_TYPE_SIM &&
        elba_cfg->platform != platform_type_t::PLATFORM_TYPE_RTL) {
        txs_csr.cfw_scheduler_glb.hbm_hw_init(1);
    }
    txs_csr.cfw_scheduler_glb.sram_hw_init(1);

    // Disabling scheduler bypass/collapse setting for QoS functionality to work.
    // txs_csr.cfw_scheduler_glb.enable_set_byp(0); TODO_ELBA

    txs_csr.cfw_scheduler_static.write();
    txs_csr.cfw_scheduler_glb.write();

    //TxDMA
    psp_pt_csr.cfg_profile.read();
    psp_pt_csr.cfg_profile.collapse_enable(0);
    psp_pt_csr.cfg_profile.write();

    // RxDMA
    psp_pr_csr.cfg_profile.read();
    psp_pr_csr.cfg_profile.collapse_enable(0);
    psp_pr_csr.cfg_profile.write();

    // init timer
    elba_txs_timer_init_pre(ELBA_TIMER_NUM_KEY_CACHE_LINES, elba_cfg);

    dtdm_hi_map = 0;
    dtdm_lo_map = 0;

    // Asic polling routine to check if init is done and kickstart scheduler.
    elb_txs_init_done(0, 0);

    //Init PSP block to enable mapping tm_oq value in PHV.
    psp_pt_csr.cfg_npv_values.read();
    psp_pt_csr.cfg_npv_values.tm_oq_map_enable(1);
    psp_pt_csr.cfg_npv_values.write();

    //Program one-to-one mapping from cos to tm_oq.
    for (int i = 0; i < NUM_MAX_COSES ; i++) {
        psp_pt_csr.cfg_npv_cos_to_tm_oq_map[i].tm_oq(i);
        psp_pt_csr.cfg_npv_cos_to_tm_oq_map[i].write();
    }

    // init timer post init done
    elba_txs_timer_init_post(ELBA_TIMER_NUM_KEY_CACHE_LINES, elba_cfg);
    if(elba_cfg->completion_func) {
        elba_cfg->completion_func(sdk_status_t::SDK_STATUS_SCHEDULER_INIT_DONE);
    }
    SDK_TRACE_DEBUG("Set hbm base addr for TXS sched to 0x%lx, dtdm_lo_map 0x%lx, dtdm_hi_map 0x%lx",
                    txs_sched_hbm_base_addr, dtdm_lo_map, dtdm_hi_map);
    return SDK_RET_OK;
}

sdk_ret_t
elba_txs_scheduler_lif_params_update (uint32_t hw_lif_id,
                                      elba_txs_sched_lif_params_t *txs_hw_params)
{

    uint16_t      lif_cos_bmp = 0x0;
    lif_cos_bmp = txs_hw_params->cos_bmp;
    if ((hw_lif_id >= ELBA_TXS_MAX_TABLE_ENTRIES) ||
        (txs_hw_params->sched_table_offset >= ELBA_TXS_MAX_TABLE_ENTRIES)) {
        SDK_TRACE_ERR("Invalid parameters to function %u,%u",
                       hw_lif_id, txs_hw_params->sched_table_offset);
        return SDK_RET_INVALID_ARG;
    }

    SDK_TRACE_DEBUG("Programmed sched-table-offset %u and entries-per-cos %u"
                    "and cos-bmp 0x%lx for hw-lif-id %u",
                    txs_hw_params->sched_table_offset,
                    txs_hw_params->num_entries_per_cos,
                    lif_cos_bmp, hw_lif_id);

    return SDK_RET_OK;
}

sdk_ret_t
elba_txs_policer_lif_params_update (uint32_t hw_lif_id,
                                    elba_txs_policer_lif_params_t *txs_hw_params)
{
    elb_top_csr_t &elb0 = ELB_BLK_REG_MODEL_ACCESS(elb_top_csr_t, 0, 0);
    elb_txs_csr_t &txs_csr = elb0.txs.txs;

    if ((hw_lif_id >= ELBA_TXS_MAX_TABLE_ENTRIES) ||
        (txs_hw_params->sched_table_end_offset >= ELBA_TXS_MAX_TABLE_ENTRIES)) {
        SDK_TRACE_ERR("Invalid parameters to function %u,%u",
                      hw_lif_id, txs_hw_params->sched_table_end_offset);
        return SDK_RET_INVALID_ARG;
    }

    // Program mapping from rate-limiter-table entry (indexed by hw-lif-id) to scheduler table entries.
    // The scheduler table entries (also called Rate-limiter-group, RLG)  will be paused when rate-limiter entry goes red.
    txs_csr.dhs_sch_rlid_map_sram.entry[hw_lif_id].read();
    txs_csr.dhs_sch_rlid_map_sram.entry[hw_lif_id].write();

    SDK_TRACE_DEBUG("Programmed sched-table-start-offset %u and sched-table-end-offset %u"
                    "for hw-lif-id %u", txs_hw_params->sched_table_start_offset,
                     txs_hw_params->sched_table_end_offset, hw_lif_id);

    return SDK_RET_OK;
}

sdk_ret_t
elba_txs_scheduler_tx_alloc (elba_txs_sched_lif_params_t *tx_params,
                             uint32_t *alloc_offset, uint32_t *alloc_units)
{
    sdk_ret_t     ret = SDK_RET_OK;
    uint32_t      total_qcount = 0;

    *alloc_offset = INVALID_INDEXER_INDEX;
    *alloc_units = 0;
    // Sched table can hold 8K queues per index and mandates new index for each cos.
    total_qcount = tx_params->total_qcount;
    *alloc_units  =  (total_qcount / ELBA_TXS_SCHEDULER_NUM_QUEUES_PER_ENTRY);
    *alloc_units +=
        ((total_qcount % ELBA_TXS_SCHEDULER_NUM_QUEUES_PER_ENTRY) ? 1 : 0);
    *alloc_units *=   sdk::lib::count_bits_set(tx_params->cos_bmp);

    if (*alloc_units > 0) {
        //Allocate consecutive alloc_unit num of entries in sched table.
        *alloc_offset = g_elba_state_pd->txs_scheduler_map_idxr()->Alloc(*alloc_units);
        if (*alloc_offset < 0) {
            ret = SDK_RET_NO_RESOURCE;
        }
    }

    return ret;
}

sdk_ret_t
elba_txs_scheduler_tx_dealloc (uint32_t alloc_offset, uint32_t alloc_units)
{
    sdk_ret_t     ret = SDK_RET_OK;
    g_elba_state_pd->txs_scheduler_map_idxr()->Free(alloc_offset, alloc_units);
    return ret;
}

extern "C" sdk_ret_t
elba_txs_scheduler_stats_get (elba_txs_scheduler_stats_t *scheduler_stats)
{
    return SDK_RET_OK;
}

}    // namespace elba
}    // namespace platform
}    // namespace sdk
