
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/OneDrive/LogicDesignLab/Lab3/Lab3-3/pa.fromHdl.tcl
# create_project -name Lab3-3 -dir "D:/OneDrive/LogicDesignLab/Lab3/Lab3-3/planAhead_run_1" -part xc6slx16csg324-3
create_project: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 411.656 ; gain = 53.703
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "BCD_99_Up_Counter.ucf" [current_fileset -constrset]
Adding file 'D:/OneDrive/LogicDesignLab/Lab3/Lab3-3/BCD_99_Up_Counter.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {scan_ctl.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {freq_div.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {bcd_display.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {bcd_cnt.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {BCD_99_Up_Counter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top BCD_99_Up_Counter $srcset
# add_files [list {BCD_99_Up_Counter.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/OneDrive/LogicDesignLab/Lab3/Lab3-3/scan_ctl.v" into library work
Analyzing Verilog file "D:/OneDrive/LogicDesignLab/Lab3/Lab3-3/freq_div.v" into library work
Analyzing Verilog file "D:/OneDrive/LogicDesignLab/Lab3/Lab3-3/bcd_display.v" into library work
Analyzing Verilog file "D:/OneDrive/LogicDesignLab/Lab3/Lab3-3/bcd_cnt.v" into library work
Analyzing Verilog file "D:/OneDrive/LogicDesignLab/Lab3/Lab3-3/BCD_99_Up_Counter.v" into library work
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/OneDrive/LogicDesignLab/Lab3/Lab3-3/BCD_99_Up_Counter.ucf]
Finished Parsing UCF File [D:/OneDrive/LogicDesignLab/Lab3/Lab3-3/BCD_99_Up_Counter.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: ec49400b
open_rtl_design: Time (s): elapsed = 00:00:31 . Memory (MB): peak = 603.445 ; gain = 191.789
update_compile_order -fileset sim_1
startgroup
set_property package_pin R10 [get_ports clk]
endgroup
startgroup
set_property package_pin N3 [get_ports rst_n]
endgroup
startgroup
set_property package_pin V8 [get_ports {control[0]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {control[1]}]
endgroup
startgroup
set_property package_pin V6 [get_ports {control[2]}]
endgroup
startgroup
set_property package_pin T6 [get_ports {control[3]}]
endgroup
set_property package_pin "" [get_ports [list  {display[0]}]]
startgroup
set_property package_pin P6 [get_ports {display[14]}]
endgroup
startgroup
set_property package_pin N4 [get_ports {display[13]}]
endgroup
startgroup
set_property package_pin V5 [get_ports {display[12]}]
endgroup
startgroup
set_property package_pin T5 [get_ports {display[11]}]
endgroup
startgroup
set_property package_pin U7 [get_ports {display[10]}]
endgroup
startgroup
set_property package_pin R3 [get_ports {display[9]}]
endgroup
startgroup
set_property package_pin N5 [get_ports {display[8]}]
endgroup
startgroup
set_property package_pin R5 [get_ports {display[7]}]
endgroup
startgroup
set_property package_pin T3 [get_ports {display[6]}]
endgroup
startgroup
set_property package_pin T4 [get_ports {display[5]}]
endgroup
startgroup
set_property package_pin V4 [get_ports {display[4]}]
endgroup
startgroup
set_property package_pin V7 [get_ports {display[3]}]
endgroup
startgroup
set_property package_pin R7 [get_ports {display[2]}]
endgroup
startgroup
set_property package_pin T7 [get_ports {display[1]}]
endgroup
startgroup
set_property package_pin U5 [get_ports {display[0]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat Mar 21 23:29:23 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
