/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2017-2021, The Linux Foundation. All rights reserved.
 * Copyright (c) 2022-2023 Qualcomm Innovation Center, Inc. All rights reserved.
 */

#ifndef _CAM_CSIPHY_DEV_H_
#define _CAM_CSIPHY_DEV_H_

#include <linux/delay.h>
#include <linux/io.h>
#include <linux/of.h>
#include <linux/module.h>
#include <linux/irqreturn.h>
#include <linux/iommu.h>
#include <linux/timer.h>
#include <linux/kernel.h>
#include <linux/platform_device.h>
#include <media/v4l2-event.h>
#include <media/v4l2-ioctl.h>
#include <media/v4l2-subdev.h>
#include <media/cam_defs.h>
#include <cam_sensor_cmn_header.h>
#include <cam_req_mgr_interface.h>
#include <cam_subdev.h>
#include <cam_io_util.h>
#include <cam_cpas_api.h>
#include "cam_soc_util.h"
#include "cam_debug_util.h"
#include "cam_context.h"

#define MAX_CSIPHY                  8

#define CSIPHY_NUM_CLK_MAX          16

#define MAX_LANES                   5
#define MAX_SETTINGS_PER_LANE       50
#define MAX_DATA_RATES              25
#define MAX_DATA_RATE_REGS          30

#define CAMX_CSIPHY_DEV_NAME "cam-csiphy-driver"
#define CAM_CSIPHY_RX_CLK_SRC "cphy_rx_src_clk"

#define CSIPHY_DEFAULT_PARAMS            BIT(0)
#define CSIPHY_LANE_ENABLE               BIT(1)
#define CSIPHY_SETTLE_CNT_LOWER_BYTE     BIT(2)
#define CSIPHY_SETTLE_CNT_HIGHER_BYTE    BIT(3)
#define CSIPHY_2PH_REGS                  BIT(4)
#define CSIPHY_3PH_REGS                  BIT(5)
#define CSIPHY_SKEW_CAL                  BIT(6)
#define CSIPHY_2PH_COMBO_REGS            BIT(7)
#define CSIPHY_3PH_COMBO_REGS            BIT(8)
#define CSIPHY_2PH_3PH_COMBO_REGS        BIT(9)
#define CSIPHY_AUXILIARY_SETTING         BIT(10)
#define CSIPHY_CDR_LN_SETTINGS           BIT(11)
#define CSIPHY_SHORT_CHANNEL_PARAMS      BIT(12)
#define CSIPHY_STANDARD_CHANNEL_PARAMS   BIT(13)

#define CSIPHY_MAX_INSTANCES_PER_PHY     3

#define CAM_CSIPHY_MAX_DPHY_LANES            4
#define CAM_CSIPHY_MAX_CPHY_LANES            3
#define CAM_CSIPHY_MAX_CPHY_DPHY_COMBO_LN    3
#define CAM_CSIPHY_MAX_DATARATE_VARIANTS     3

#define DPHY_LANE_0    BIT(0)
#define CPHY_LANE_0    BIT(1)
#define DPHY_LANE_1    BIT(2)
#define CPHY_LANE_1    BIT(3)
#define DPHY_LANE_2    BIT(4)
#define CPHY_LANE_2    BIT(5)
#define DPHY_LANE_3    BIT(6)
#define DPHY_CLK_LN    BIT(7)

/* Lane info packing for scm call */
#define LANE_0_SEL                   BIT(0)
#define LANE_1_SEL                   BIT(1)
#define LANE_2_SEL                   BIT(2)
#define LANE_3_SEL                   BIT(3)
#define CPHY_LANE_SELECTION_SHIFT    16
#define DPHY_LANE_SELECTION_SHIFT    24
#define MAX_SUPPORTED_PHY_IDX        7

/* PRBS Pattern Macros */
#define PREAMBLE_PATTERN_SET_CHECKER    BIT(4)
#define PREAMBLE_PATTERN_BIST_DONE      BIT(0)
#define PREAMBLE_MAX_ERR_COUNT_ALLOWED  2

enum cam_csiphy_state {
	CAM_CSIPHY_INIT,
	CAM_CSIPHY_ACQUIRE,
	CAM_CSIPHY_START,
};

enum cam_csiphy_datarate_channel {
	CAM_CSIPHY_DATARATE_SHORT_CHANNEL,
	CAM_CSIPHY_DATARATE_STANDARD_CHANNEL,
};

/**
 * enum cam_csiphy_common_reg_program
 * @CAM_CSIPHY_PRGM_ALL              : Programs common registers for all CSIPHYs
 * @CAM_CSIPHY_PRGM_INDVDL           : Programs common registers only for the given CSIPHY
 */
enum cam_csiphy_common_reg_program {
	CAM_CSIPHY_PRGM_ALL = 0,
	CAM_CSIPHY_PRGM_INDVDL,
};

/**
 * struct cam_csiphy_secure_info
 *
 * This is an internal struct that is a reflection of the one
 * passed over from csid
 *
 * @phy_lane_sel_mask: This value to be filled completely by csiphy
 * @lane_assign:       Lane_cfg value sent over from csid is
 *                     equivalent to lane_assign here
 * @vc_mask:           Virtual channel masks (Unused for mobile usecase)
 * @csid_hw_idx_mask:  Bit position denoting CSID(s) in use for secure
 *                     session
 * @cdm_hw_idx_mask:   Bit position denoting CDM in use for secure
 *                     session
 */
struct cam_csiphy_secure_info {
	uint32_t phy_lane_sel_mask;
	uint32_t lane_assign;
	uint64_t vc_mask;
	uint32_t csid_hw_idx_mask;
	uint32_t cdm_hw_idx_mask;
};

/**
 * struct cam_csiphy_aon_sel_params_t
 * @aon_cam_sel_offset : AON Cam Select Register offset in cpas top
 * @cam_sel_mask       : Camera select mask.
 * @mclk_sel_mask      : MCLK select mask.
 */
struct cam_csiphy_aon_sel_params_t {
	uint32_t aon_cam_sel_offset[MAX_AON_CAM];
	uint32_t cam_sel_mask;
	uint32_t mclk_sel_mask;
};

/**
 * struct cam_cphy_dphy_status_reg_params_t
 * @csiphy_3ph_status0_offset              : CSIPhy 3ph status addr
 * @csiphy_2ph_status0_offset              : CSIPhy 2ph status addr
 * @cphy_lane_status                       : CPHY Lane status6 register offsets for each lane
 * @csiphy_3ph_status_size                 : CSIPhy 3ph status registers size
 * @csiphy_2ph_status_size                 : CSIPhy 2ph status registers size
 */
struct cam_cphy_dphy_status_reg_params_t {
	uint32_t csiphy_3ph_status0_offset;
	uint32_t csiphy_2ph_status0_offset;
	uint32_t cphy_lane_status[CAM_CSIPHY_MAX_CPHY_LANES];
	uint16_t csiphy_3ph_status_size;
	uint16_t csiphy_2ph_status_size;
};

/**
 * struct csiphy_reg_parms_t
 * @mipi_csiphy_glbl_irq_cmd_addr     : CSIPhy irq addr
 * @mipi_csiphy_interrupt_status0_addr: CSIPhy interrupt status addr
 * @mipi_csiphy_interrupt_clear0_addr : CSIPhy interrupt clear addr
 * @status_reg_params                 : Parameters to read cphy/dphy
 *                                      specific status registers
 * @size_offset_betn_lanes            : Size Offset between consecutive
 *                                      2ph or 3ph lanes
 * @csiphy_interrupt_status_size      : Number of interrupt status registers
 * @csiphy_num_common_status_regs     : Number of common status registers
 * @csiphy_common_reg_array_size      : CSIPhy common array size
 * @csiphy_reset_enter_array_size     : CSIPhy reset array size
 * @csiphy_reset_exit_array_size      : CSIPhy reset release array size
 * @csiphy_2ph_config_array_size      : 2ph settings size
 * @csiphy_3ph_config_array_size      : 3ph settings size
 * @csiphy_2ph_3ph_config_array_size  : Size of the 2ph-3ph combo settings array
 * @csiphy_2ph_combo_config_array_size: Size of the 2ph-2ph combo settings array
 * @csiphy_3ph_combo_config_array_size: Size of the 3ph-3ph combo settings array
 * @aon_sel_params                    : aon selection parameters
 */
struct csiphy_reg_parms_t {
/*MIPI CSI PHY registers*/
	uint32_t mipi_csiphy_glbl_irq_cmd_addr;
	uint32_t mipi_csiphy_interrupt_status0_addr;
	uint32_t mipi_csiphy_interrupt_clear0_addr;
	struct cam_cphy_dphy_status_reg_params_t *status_reg_params;
	uint32_t size_offset_betn_lanes;
	uint32_t csiphy_interrupt_status_size;
	uint32_t csiphy_num_common_status_regs;
	uint32_t csiphy_common_reg_array_size;
	uint32_t csiphy_reset_enter_array_size;
	uint32_t csiphy_reset_exit_array_size;
	uint32_t csiphy_2ph_config_array_size;
	uint32_t csiphy_3ph_config_array_size;
	uint32_t csiphy_2ph_3ph_config_array_size;
	uint32_t csiphy_2ph_combo_config_array_size;
	uint32_t csiphy_3ph_combo_config_array_size;
	struct cam_csiphy_aon_sel_params_t *aon_sel_params;
};

/**
 * struct csiphy_intf_params
 * @device_hdl     : Device Handle
 * @session_hdl    : Session Handle
 */
struct csiphy_hdl_tbl {
	int32_t device_hdl;
	int32_t session_hdl;
};

/**
 * struct csiphy_reg_t
 * @reg_addr              : Register address
 * @reg_data              : Register data
 * @delay                 : Delay in us
 * @csiphy_param_type     : CSIPhy parameter type
 */
struct csiphy_reg_t {
	int32_t  reg_addr;
	int32_t  reg_data;
	int32_t  delay;
	uint32_t csiphy_param_type;
};

struct csiphy_device;

/*
 * struct data_rate_reg_info_t
 * @bandwidth                 : max bandwidth supported by this reg settings
 * @data_rate_reg_array_size  : data rate settings size
 * @data_rate_reg_array       : array of data rate specific reg value pairs
 */
struct data_rate_reg_info_t {
	uint64_t bandwidth;
	ssize_t  data_rate_reg_array_size;
	struct csiphy_reg_t *data_rate_reg_array[MAX_CSIPHY][CAM_CSIPHY_MAX_DATARATE_VARIANTS];
};

/**
 * struct data_rate_settings_t
 * @num_data_rate_settings: Number of valid settings
 *                           present in the data rate settings array
 * @data_rate_settings    : Array of regsettings which are specific to
 *                           data rate
 */
struct data_rate_settings_t {
	ssize_t num_data_rate_settings;
	struct data_rate_reg_info_t *data_rate_settings;
};

struct bist_reg_settings_t {
	uint32_t error_status_val_3ph;
	uint32_t error_status_val_2ph;
	uint32_t set_status_update_3ph_base_offset;
	uint32_t set_status_update_2ph_base_offset;
	uint32_t bist_status_3ph_base_offset;
	uint32_t bist_status_2ph_base_offset;
	uint32_t bist_sensor_data_3ph_status_base_offset;
	uint32_t bist_counter_3ph_base_offset;
	uint32_t bist_counter_2ph_base_offset;
	uint32_t number_of_counters;
	ssize_t num_status_reg;
	ssize_t num_3ph_bist_settings;
	struct csiphy_reg_t *bist_3ph_settings_arry;
	ssize_t num_2ph_bist_settings;
	struct csiphy_reg_t *bist_2ph_settings_arry;
	struct csiphy_reg_t *bist_status_arr;
};

/**
 * struct csiphy_ctrl_t
 * @csiphy_reg                : Register address
 * @csiphy_common_reg         : Common register set
 * @csiphy_irq_reg            : Irq register set
 * @csiphy_reset_enter_regs   : Reset register set
 * @csiphy_reset_exit_regs    : Reset release registers
 * @csiphy_lane_config_reg    : Lane select register
 * @csiphy_bist_reg           : Bist register set
 * @csiphy_2ph_reg            : 2phase register set
 * @csiphy_2ph_combo_mode_reg : 2ph-2ph combo register set
 * @csiphy_3ph_reg            : 3phase register set
 * @csiphy_3ph_combo_reg      : 3ph-3ph combo register set
 * @csiphy_2ph_3ph_mode_reg   : 2ph-3ph combo register set
 * @getclockvoting            : function pointer which is used to find the clock
 *                               voting for the sensor output data rate
 * @data_rate_settings_table  : Table which maintains the resgister settings specific to data rate
 */
struct csiphy_ctrl_t {
	struct csiphy_reg_parms_t *csiphy_reg;
	struct csiphy_reg_t *csiphy_common_reg;
	struct csiphy_reg_t *csiphy_irq_reg;
	struct csiphy_reg_t *csiphy_reset_enter_regs;
	struct csiphy_reg_t *csiphy_reset_exit_regs;
	struct csiphy_reg_t *csiphy_lane_config_reg;
	struct bist_reg_settings_t *csiphy_bist_reg;
	struct csiphy_reg_t *csiphy_2ph_reg;
	struct csiphy_reg_t *csiphy_2ph_combo_mode_reg;
	struct csiphy_reg_t *csiphy_3ph_reg;
	struct csiphy_reg_t *csiphy_3ph_combo_reg;
	struct csiphy_reg_t *csiphy_2ph_3ph_mode_reg;
	enum   cam_vote_level (*getclockvoting)(struct csiphy_device *phy_dev, int32_t index);
	struct data_rate_settings_t *data_rates_settings_table;
};

/**
 * cam_csiphy_param            :  Provides cmdbuffer structure
 * @lane_assign                :  Lanes the sensor will be using(One Lane idx in one Nibble)
 * @lane_cnt                   :  Total number of lanes to be enabled
 * @secure_mode                :  To identify whether stream is secure/nonsecure
 * @lane_enable                :  Data Lane selection
 * @settle_time                :  Settling time in ms
 * @data_rate                  :  Data rate in mbps
 * @csiphy_3phase              :  To identify DPHY or CPHY
 * @mipi_flags                 :  MIPI phy flags
 * @csiphy_cpas_cp_reg_mask    :  CP reg mask for phy instance
 * @csiphy_phy_lane_sel_mask   :  Generic format for CP information for PHY and lane
 * @hdl_data                   :  CSIPHY handle table
 * @secure_info                :  All domain-id security related information packed in proper
 *                                format for mink call
 * @secure_info_updated        :  If all information in the secure_info struct above
 *                                is passed and formatted properly from CSID driver
 * @conn_csid_idx              : Connected CSID core idx (Primary csid in case of dual ife)
 * @use_hw_client_voting       : Whether to use hw client voting for clk on chipsets with cesta
 * @is_drv_config_en           : If drv is configured in CSID
 * @channel_type              : Channel type for different channel settings
 */
struct cam_csiphy_param {
	uint16_t                         lane_assign;
	uint8_t                          lane_cnt;
	uint8_t                          secure_mode;
	uint32_t                         lane_enable;
	uint64_t                         settle_time;
	uint64_t                         data_rate;
	int                              csiphy_3phase;
	uint16_t                         mipi_flags;
	uint64_t                         csiphy_cpas_cp_reg_mask;
	uint64_t                         csiphy_phy_lane_sel_mask;
	struct csiphy_hdl_tbl            hdl_data;
	struct cam_csiphy_secure_info    secure_info;
	bool                             secure_info_updated;
	int32_t                          conn_csid_idx;
	bool                             use_hw_client_voting;
	bool                             is_drv_config_en;
	uint32_t                         channel_type;
};

struct csiphy_work_queue {
	struct csiphy_device *csiphy_dev;
	int32_t acquire_idx;
	struct work_struct work;
};

/**
 * struct cam_csiphy_dev_cdr_sweep_params
 *
 * @cdr_tolerance       : cdr tolerance
 * @tolerance_op_type   : if tolerance needs to be added/subtracted
 * @cdr_config_ptr      : Ptr to the cmd buffer, in which
 *                        configured CDR values will be
 *                        published
 * @cdr_sweep_enabled   : cdr sweep enabled
 */
struct cam_csiphy_dev_cdr_sweep_params {
	uint32_t  cdr_tolerance;
	uint32_t  tolerance_op_type;
	uint32_t *cdr_config_ptr;
	bool      cdr_sweep_enabled;
};

/**
 * struct cam_csiphy_dev_aux_setting_params
 *
 * @aux_config_ptr      : Ptr to the cmd buffer, in which
 *                        auxiliary settings that are enabled for different
 *                        data rates will be published
 * @aux_mem_update_en   : Set if aux mem buffer provided
 */
struct cam_csiphy_dev_aux_setting_params {
	uint32_t *aux_config_ptr;
	bool      aux_mem_update_en;
};

/**
 * struct csiphy_device
 * @device_name                : Device name
 * @mutex                      : ioctl operation mutex
 * @hw_version                 : Hardware Version
 * @clk_lane                   : Clock lane
 * @acquire_count              : Acquire device count
 * @start_dev_count            : Start count
 * @csiphy_max_clk             : Max timer clock rate
 * @cpas_handle                : CPAS handle
 * @session_max_device_support : Max number of devices supported in a session
 * @combo_mode                 : Info regarding combo_mode is enable / disable
 * @cphy_dphy_combo_mode       : Info regarding 2ph/3ph combo modes
 * @rx_clk_src_idx             : Phy src clk index
 * @is_divisor_32_comp         : 32 bit hw compatibility
 * @curr_data_rate_idx         : Index of the datarate array which is being used currently by phy
 * @csiphy_state               : CSIPhy state
 * @ctrl_reg                   : CSIPhy control registers
 * @csiphy_3p_clk_info         : 3Phase clock information
 * @csiphy_3p_clk              : 3Phase clocks structure
 * @ref_count                  : Reference count
 * @v4l2_dev_str               : V4L2 related data
 * @csiphy_info                : Sensor specific csiphy info
 * @soc_info                   : SOC information
 * @current_data_rate          : Data rate in mbps
 * @csiphy_cpas_cp_reg_mask    : Secure csiphy lane mask
 * @ops                        : KMD operations
 * @crm_cb                     : Callback API pointers
 * @cdr_params                 : CDR sweep params
 * @aux_params                 : AUX settings buffer params
 * @prgm_cmn_reg_across_csiphy : Flag to decide if com settings need to be programmed for all PHYs
 * @en_common_status_reg_dump  : Debugfs flag to enable common status register dump
 * @en_lane_status_reg_dump    : Debugfs flag to enable cphy/dphy lane status dump
 * @en_full_phy_reg_dump       : Debugfs flag to enable the dump for all the Phy registers
 * @skip_aux_settings          : Debugfs flag to ignore calls to update aux settings
 * @domain_id_security         : Flag to determine if target has domain-id based security
 * @preamble_enable            : To enable preamble pattern
 */
struct csiphy_device {
	char                                     device_name[CAM_CTX_DEV_NAME_MAX_LENGTH];
	struct mutex                             mutex;
	uint32_t                                 hw_version;
	uint32_t                                 clk_lane;
	uint32_t                                 acquire_count;
	uint32_t                                 start_dev_count;
	uint32_t                                 csiphy_max_clk;
	uint32_t                                 cpas_handle;
	uint8_t                                  session_max_device_support;
	uint8_t                                  combo_mode;
	uint8_t                                  cphy_dphy_combo_mode;
	uint8_t                                  rx_clk_src_idx;
	uint8_t                                  is_divisor_32_comp;
	uint8_t                                  curr_data_rate_idx;
	enum cam_csiphy_state                    csiphy_state;
	struct csiphy_ctrl_t                    *ctrl_reg;
	struct msm_cam_clk_info                  csiphy_3p_clk_info[2];
	struct clk                              *csiphy_3p_clk[2];
	int32_t                                  ref_count;
	struct cam_subdev                        v4l2_dev_str;
	struct cam_csiphy_param                  csiphy_info[
					CSIPHY_MAX_INSTANCES_PER_PHY];
	struct cam_hw_soc_info                   soc_info;
	uint64_t                                 current_data_rate;
	uint64_t                                 csiphy_cpas_cp_reg_mask[
					CSIPHY_MAX_INSTANCES_PER_PHY];
	struct cam_req_mgr_kmd_ops               ops;
	struct cam_req_mgr_crm_cb               *crm_cb;
	struct cam_csiphy_dev_cdr_sweep_params   cdr_params;
	struct cam_csiphy_dev_aux_setting_params aux_params;
	bool                                     prgm_cmn_reg_across_csiphy;
	bool                                     en_common_status_reg_dump;
	bool                                     en_lane_status_reg_dump;
	bool                                     en_full_phy_reg_dump;
	bool                                     skip_aux_settings;
	bool                                     domain_id_security;
	uint16_t                                 preamble_enable;
};

/**
 * @brief : API to register CSIPHY hw to platform framework.
 * @return struct platform_device pointer on on success, or ERR_PTR() on error.
 */
int32_t cam_csiphy_init_module(void);

/**
 * @brief : API to remove CSIPHY Hw from platform framework.
 */
void cam_csiphy_exit_module(void);

enum cam_vote_level get_clk_voting_dynamic(
	struct csiphy_device *csiphy_dev, int32_t index);

#endif /* _CAM_CSIPHY_DEV_H_ */
