module reg_file(A1, A2, A3, WD3, WE3, clk, rst, RD1, RD2);
    input  [31:0] WD3;
    input         clk, rst, WE3;
    input  [4:0]  A1, A2, A3;
    output [31:0] RD1, RD2;

    reg [31:0] Registers [31:0];

   
    assign RD1 = (!rst) ? 32'h00000000 : (A1 == 5'b0) ? 32'h00000000 : Registers[A1];
    assign RD2 = (!rst) ? 32'h00000000 : (A2 == 5'b0) ? 32'h00000000 : Registers[A2];

    always @(posedge clk) begin
        if (WE3 && (A3 != 5'b0))   
            Registers[A3] <= WD3;
    end
endmodule
