<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml sp605_ddr_test.twx sp605_ddr_test.ncd -o
sp605_ddr_test.twr sp605_ddr_test.pcf

</twCmdLine><twDesign>sp605_ddr_test.ncd</twDesign><twDesignPath>sp605_ddr_test.ncd</twDesignPath><twPCF>sp605_ddr_test.pcf</twPCF><twPcfPath>sp605_ddr_test.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg484"><twDevName>xc6slx45t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="1.575" period="2.500" constraintValue="2.500" deviceLimit="0.925" freqLimit="1081.081" physResource="u_mig_39_2/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="u_mig_39_2/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="u_mig_39_2/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="8" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="1.575" period="2.500" constraintValue="2.500" deviceLimit="0.925" freqLimit="1081.081" physResource="u_mig_39_2/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="u_mig_39_2/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="u_mig_39_2/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="u_mig_39_2/memc3_infrastructure_inst/u_pll_adv/CLKIN1" logResource="u_mig_39_2/memc3_infrastructure_inst/u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="u_mig_39_2/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_u_mig_39_2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP         &quot;u_mig_39_2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_SYS_CLK3         / 0.25 HIGH 50%;</twConstName><twItemCnt>24181</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1637</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>14.165</twMinPer></twConstHead><twPathRptBanner iPaths="104" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2 (SLICE_X1Y117.BX), 104 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.835</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twSrc><twDest BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twDest><twTotPathDel>14.058</twTotPathDel><twClkSkew dest = "0.236" src = "0.249">0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.174" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.094</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X27Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mig_39_2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y122.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>N97</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y106.D3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">4.834</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y106.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y106.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.328</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y106.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y106.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y106.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1040&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y109.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.079</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1040</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2030_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y115.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2030_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y115.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y117.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y117.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twBEL></twPathDel><twLogDel>1.589</twLogDel><twRouteDel>12.469</twRouteDel><twTotDel>14.058</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">u_mig_39_2/c3_mcb_drp_clk</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.805</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twSrc><twDest BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twDest><twTotPathDel>13.088</twTotPathDel><twClkSkew dest = "0.236" src = "0.249">0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.174" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.094</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X27Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mig_39_2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y122.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>N97</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y106.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">5.011</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y106.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y105.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.283</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y105.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1040&lt;1&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y109.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.586</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2030_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y115.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2030_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y115.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y117.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y117.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twBEL></twPathDel><twLogDel>1.441</twLogDel><twRouteDel>11.647</twRouteDel><twTotDel>13.088</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">u_mig_39_2/c3_mcb_drp_clk</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.637</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34</twSrc><twDest BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twDest><twTotPathDel>12.263</twTotPathDel><twClkSkew dest = "0.489" src = "0.495">0.006</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.174" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.094</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X18Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mig_39_2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y87.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y104.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.703</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y106.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.622</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y106.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y106.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y106.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1040&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y109.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.079</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1040</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2030_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y115.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2030_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y115.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y117.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y117.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twBEL></twPathDel><twLogDel>1.631</twLogDel><twRouteDel>10.632</twRouteDel><twTotDel>12.263</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">u_mig_39_2/c3_mcb_drp_clk</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="246" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (SLICE_X35Y113.CE), 246 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.907</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5</twSrc><twDest BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5</twDest><twTotPathDel>13.963</twTotPathDel><twClkSkew dest = "0.474" src = "0.510">0.036</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.174" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.094</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X27Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mig_39_2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;5&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y124.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">5.129</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y124.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;7&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut&lt;5&gt;</twBEL><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y122.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N95</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y122.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.262</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N97</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1731_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y122.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1731_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N97</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1731_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y113.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.473</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1731_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y113.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;6&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5</twBEL></twPathDel><twLogDel>2.043</twLogDel><twRouteDel>11.920</twRouteDel><twTotDel>13.963</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">u_mig_39_2/c3_mcb_drp_clk</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.271</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5</twSrc><twDest BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5</twDest><twTotPathDel>13.599</twTotPathDel><twClkSkew dest = "0.474" src = "0.510">0.036</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.174" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.094</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X27Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mig_39_2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;5&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y124.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">5.129</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y124.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;7&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut&lt;5&gt;</twBEL><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y122.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N95</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y122.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.262</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N97</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1731_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y122.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1731_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N97</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1731_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y113.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.473</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1731_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y113.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;6&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5</twBEL></twPathDel><twLogDel>1.848</twLogDel><twRouteDel>11.751</twRouteDel><twTotDel>13.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">u_mig_39_2/c3_mcb_drp_clk</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.308</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5</twSrc><twDest BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5</twDest><twTotPathDel>13.562</twTotPathDel><twClkSkew dest = "0.474" src = "0.510">0.036</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.174" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.094</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X27Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mig_39_2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;5&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y124.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">5.129</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y124.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;7&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut&lt;5&gt;</twBEL><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y122.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N95</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y122.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.262</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N97</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1731_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y122.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1731_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N97</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1731_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y113.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.473</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1731_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y113.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;6&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5</twBEL></twPathDel><twLogDel>1.998</twLogDel><twRouteDel>11.564</twRouteDel><twTotDel>13.562</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">u_mig_39_2/c3_mcb_drp_clk</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="246" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (SLICE_X35Y113.CE), 246 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.972</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5</twSrc><twDest BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6</twDest><twTotPathDel>13.898</twTotPathDel><twClkSkew dest = "0.474" src = "0.510">0.036</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.174" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.094</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X27Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mig_39_2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;5&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y124.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">5.129</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y124.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;7&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut&lt;5&gt;</twBEL><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y122.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N95</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y122.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.262</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N97</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1731_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y122.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1731_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N97</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1731_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y113.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.473</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1731_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y113.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;6&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6</twBEL></twPathDel><twLogDel>1.978</twLogDel><twRouteDel>11.920</twRouteDel><twTotDel>13.898</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">u_mig_39_2/c3_mcb_drp_clk</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.336</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5</twSrc><twDest BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6</twDest><twTotPathDel>13.534</twTotPathDel><twClkSkew dest = "0.474" src = "0.510">0.036</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.174" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.094</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X27Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mig_39_2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;5&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y124.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">5.129</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y124.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;7&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut&lt;5&gt;</twBEL><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y122.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N95</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y122.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.262</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N97</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1731_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y122.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1731_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N97</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1731_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y113.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.473</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1731_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y113.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;6&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6</twBEL></twPathDel><twLogDel>1.783</twLogDel><twRouteDel>11.751</twRouteDel><twTotDel>13.534</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">u_mig_39_2/c3_mcb_drp_clk</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.373</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5</twSrc><twDest BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6</twDest><twTotPathDel>13.497</twTotPathDel><twClkSkew dest = "0.474" src = "0.510">0.036</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.174" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.094</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X27Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mig_39_2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;5&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y124.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">5.129</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y124.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;7&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut&lt;5&gt;</twBEL><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y122.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N95</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y122.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.262</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N97</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1731_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y122.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1731_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N97</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1731_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y113.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.473</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1731_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y113.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;6&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6</twBEL></twPathDel><twLogDel>1.933</twLogDel><twRouteDel>11.564</twRouteDel><twTotDel>13.497</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">u_mig_39_2/c3_mcb_drp_clk</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_mig_39_2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        &quot;u_mig_39_2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_SYS_CLK3
        / 0.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase (SLICE_X0Y106.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.412</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twSrc><twDest BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twDest><twTotPathDel>0.412</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">u_mig_39_2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y106.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.022</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y106.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/Mmux_state[3]_AddressPhase_MUX_2406_o11</twBEL><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.022</twRouteDel><twTotDel>0.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">u_mig_39_2/c3_mcb_drp_clk</twDestClk><twPctLog>94.7</twPctLog><twPctRoute>5.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6 (SLICE_X0Y93.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.422</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6</twSrc><twDest BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6</twDest><twTotPathDel>0.422</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">u_mig_39_2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y93.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y93.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6-In1</twBEL><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.032</twRouteDel><twTotDel>0.422</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">u_mig_39_2/c3_mcb_drp_clk</twDestClk><twPctLog>92.4</twPctLog><twPctRoute>7.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0 (SLICE_X0Y105.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.424</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0</twSrc><twDest BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0</twDest><twTotPathDel>0.424</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">u_mig_39_2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt&lt;2&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y105.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y105.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt&lt;2&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/Mcount_bit_cnt_xor&lt;0&gt;11_INV_0</twBEL><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.034</twRouteDel><twTotDel>0.424</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">u_mig_39_2/c3_mcb_drp_clk</twDestClk><twPctLog>92.0</twPctLog><twPctRoute>8.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_u_mig_39_2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        &quot;u_mig_39_2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_SYS_CLK3
        / 0.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tbcper_I" slack="18.270" period="20.000" constraintValue="20.000" deviceLimit="1.730" freqLimit="578.035" physResource="u_mig_39_2/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="u_mig_39_2/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="u_mig_39_2/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tmcbcper_UICLK" slack="19.000" period="20.000" constraintValue="20.000" deviceLimit="1.000" freqLimit="1000.000" physResource="u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" logResource="u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="u_mig_39_2/c3_mcb_drp_clk"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;3&gt;/CLK" logResource="u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CK" locationPin="SLICE_X0Y116.CLK" clockNet="u_mig_39_2/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_u_mig_39_2_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;u_mig_39_2_memc3_infrastructure_inst_clk_2x_180&quot; TS_SYS_CLK3 / 2         PHASE 1.25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.249</twMinPer></twConstHead><twPinLimitRpt anchorID="40"><twPinLimitBanner>Component Switching Limit Checks: TS_u_mig_39_2_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        &quot;u_mig_39_2_memc3_infrastructure_inst_clk_2x_180&quot; TS_SYS_CLK3 / 2
        PHASE 1.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="41" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="1.251" period="2.500" constraintValue="2.500" deviceLimit="1.249" freqLimit="800.641" physResource="u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="u_mig_39_2/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="42" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_u_mig_39_2_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;u_mig_39_2_memc3_infrastructure_inst_clk_2x_0&quot; TS_SYS_CLK3 / 2 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.249</twMinPer></twConstHead><twPinLimitRpt anchorID="43"><twPinLimitBanner>Component Switching Limit Checks: TS_u_mig_39_2_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        &quot;u_mig_39_2_memc3_infrastructure_inst_clk_2x_0&quot; TS_SYS_CLK3 / 2 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="44" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="1.251" period="2.500" constraintValue="2.500" deviceLimit="1.249" freqLimit="800.641" physResource="u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="u_mig_39_2/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="45" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_u_mig_39_2_memc3_infrastructure_inst_ipu_clk_in = PERIOD TIMEGRP         &quot;u_mig_39_2_memc3_infrastructure_inst_ipu_clk_in&quot; TS_SYS_CLK3 / 0.4         HIGH 50%;</twConstName><twItemCnt>17810</twItemCnt><twErrCntSetup>51</twErrCntSetup><twErrCntEndPt>51</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2860</twEndPtCnt><twPathErrCnt>51</twPathErrCnt><twMinPer>14.460</twMinPer></twConstHead><twPathRptBanner iPaths="25" iCriticalPaths="1" sType="EndPoint">Paths for end point UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (SLICE_X59Y70.A5), 25 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.392</twSlack><twSrc BELType="FF">ctrl_sm</twSrc><twDest BELType="FF">UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twDest><twTotPathDel>2.571</twTotPathDel><twClkSkew dest = "1.773" src = "1.887">0.114</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.158" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.207</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ctrl_sm</twSrc><twDest BELType='FF'>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X57Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X57Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ctrl_sm</twComp><twBEL>ctrl_sm</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y71.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>ctrl_sm</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y71.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ctrl_sm</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y71.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.126</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/write</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ctrl_sm</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_35_o_MUX_92_o15</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y70.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_35_o_MUX_92_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;0&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_35_o_MUX_92_o16</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y70.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_35_o_MUX_92_o</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y70.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/full</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_35_o_MUX_92_o_rt</twBEL><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twLogDel>1.395</twLogDel><twRouteDel>1.176</twRouteDel><twTotDel>2.571</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ipu_clk</twDestClk><twPctLog>54.3</twPctLog><twPctRoute>45.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.227</twSlack><twSrc BELType="FF">UUT/vin_subsys_i/dvp2axis_i/o_tvalid</twSrc><twDest BELType="FF">UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twDest><twTotPathDel>3.174</twTotPathDel><twClkSkew dest = "0.234" src = "0.246">0.012</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.158" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.087</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UUT/vin_subsys_i/dvp2axis_i/o_tvalid</twSrc><twDest BELType='FF'>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X56Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipu_clk</twSrcClk><twPathDel><twSite>SLICE_X56Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_i/o_tvalid</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_i/o_tvalid</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y71.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_i/o_tvalid</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y71.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ctrl_sm</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y71.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.126</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/write</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ctrl_sm</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_35_o_MUX_92_o15</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y70.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_35_o_MUX_92_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;0&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_35_o_MUX_92_o16</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y70.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_35_o_MUX_92_o</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y70.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/full</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_35_o_MUX_92_o_rt</twBEL><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twLogDel>1.451</twLogDel><twRouteDel>1.723</twRouteDel><twTotDel>3.174</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ipu_clk</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.385</twSlack><twSrc BELType="FF">UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twSrc><twDest BELType="FF">UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twDest><twTotPathDel>3.028</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.158" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.087</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twSrc><twDest BELType='FF'>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X59Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipu_clk</twSrcClk><twPathDel><twSite>SLICE_X59Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/full</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y71.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/full</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y71.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ctrl_sm</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y71.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.126</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/write</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ctrl_sm</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_35_o_MUX_92_o15</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y70.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_35_o_MUX_92_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;0&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_35_o_MUX_92_o16</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y70.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_35_o_MUX_92_o</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y70.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/full</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_35_o_MUX_92_o_rt</twBEL><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twLogDel>1.395</twLogDel><twRouteDel>1.633</twRouteDel><twTotDel>3.028</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ipu_clk</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="1" sType="EndPoint">Paths for end point UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA (SLICE_X52Y68.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.390</twSlack><twSrc BELType="FF">ctrl_sm</twSrc><twDest BELType="RAM">UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA</twDest><twTotPathDel>2.572</twTotPathDel><twClkSkew dest = "1.776" src = "1.887">0.111</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.158" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.207</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ctrl_sm</twSrc><twDest BELType='RAM'>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X57Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ctrl_sm</twComp><twBEL>ctrl_sm</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y71.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>ctrl_sm</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y71.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ctrl_sm</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y70.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/write</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;24&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y68.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y68.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;17&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>1.305</twRouteDel><twTotDel>2.572</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ipu_clk</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.229</twSlack><twSrc BELType="FF">UUT/vin_subsys_i/dvp2axis_i/o_tvalid</twSrc><twDest BELType="RAM">UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA</twDest><twTotPathDel>3.175</twTotPathDel><twClkSkew dest = "0.237" src = "0.246">0.009</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.158" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.087</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UUT/vin_subsys_i/dvp2axis_i/o_tvalid</twSrc><twDest BELType='RAM'>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipu_clk</twSrcClk><twPathDel><twSite>SLICE_X56Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_i/o_tvalid</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_i/o_tvalid</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y71.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_i/o_tvalid</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y71.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ctrl_sm</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y70.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/write</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;24&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y68.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y68.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;17&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA</twBEL></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.852</twRouteDel><twTotDel>3.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ipu_clk</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.373</twSlack><twSrc BELType="FF">UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twSrc><twDest BELType="RAM">UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA</twDest><twTotPathDel>3.029</twTotPathDel><twClkSkew dest = "0.237" src = "0.248">0.011</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.158" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.087</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twSrc><twDest BELType='RAM'>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X59Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipu_clk</twSrcClk><twPathDel><twSite>SLICE_X59Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/full</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y71.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/full</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y71.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ctrl_sm</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y70.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/write</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;24&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y68.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y68.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;17&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>1.762</twRouteDel><twTotDel>3.029</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ipu_clk</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="1" sType="EndPoint">Paths for end point UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1 (SLICE_X52Y68.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.390</twSlack><twSrc BELType="FF">ctrl_sm</twSrc><twDest BELType="RAM">UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1</twDest><twTotPathDel>2.572</twTotPathDel><twClkSkew dest = "1.776" src = "1.887">0.111</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.158" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.207</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ctrl_sm</twSrc><twDest BELType='RAM'>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X57Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ctrl_sm</twComp><twBEL>ctrl_sm</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y71.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>ctrl_sm</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y71.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ctrl_sm</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y70.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/write</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;24&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y68.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y68.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;17&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>1.305</twRouteDel><twTotDel>2.572</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ipu_clk</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.229</twSlack><twSrc BELType="FF">UUT/vin_subsys_i/dvp2axis_i/o_tvalid</twSrc><twDest BELType="RAM">UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1</twDest><twTotPathDel>3.175</twTotPathDel><twClkSkew dest = "0.237" src = "0.246">0.009</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.158" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.087</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UUT/vin_subsys_i/dvp2axis_i/o_tvalid</twSrc><twDest BELType='RAM'>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipu_clk</twSrcClk><twPathDel><twSite>SLICE_X56Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_i/o_tvalid</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_i/o_tvalid</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y71.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_i/o_tvalid</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y71.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ctrl_sm</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y70.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/write</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;24&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y68.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y68.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;17&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1</twBEL></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.852</twRouteDel><twTotDel>3.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ipu_clk</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.373</twSlack><twSrc BELType="FF">UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twSrc><twDest BELType="RAM">UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1</twDest><twTotPathDel>3.029</twTotPathDel><twClkSkew dest = "0.237" src = "0.248">0.011</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.158" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.087</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twSrc><twDest BELType='RAM'>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X59Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipu_clk</twSrcClk><twPathDel><twSite>SLICE_X59Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/full</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y71.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/full</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y71.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ctrl_sm</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y70.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/write</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;24&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y68.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y68.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;17&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>1.762</twRouteDel><twTotDel>3.029</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ipu_clk</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_mig_39_2_memc3_infrastructure_inst_ipu_clk_in = PERIOD TIMEGRP
        &quot;u_mig_39_2_memc3_infrastructure_inst_ipu_clk_in&quot; TS_SYS_CLK3 / 0.4
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1 (SLICE_X56Y67.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.320</twSlack><twSrc BELType="FF">UUT/vin_subsys_i/dvp2axis_i/o_tdata_7</twSrc><twDest BELType="RAM">UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1</twDest><twTotPathDel>0.324</twTotPathDel><twClkSkew dest = "0.041" src = "0.037">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UUT/vin_subsys_i/dvp2axis_i/o_tdata_7</twSrc><twDest BELType='RAM'>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ipu_clk</twSrcClk><twPathDel><twSite>SLICE_X57Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_i/o_tdata&lt;7&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_i/o_tdata_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y67.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.130</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_i/o_tdata&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y67.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.004</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;11&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1</twBEL></twPathDel><twLogDel>0.194</twLogDel><twRouteDel>0.130</twRouteDel><twTotDel>0.324</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ipu_clk</twDestClk><twPctLog>59.9</twPctLog><twPctRoute>40.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT (SLICE_X59Y121.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.326</twSlack><twSrc BELType="FF">chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twSrc><twDest BELType="FF">chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twDest><twTotPathDel>0.328</twTotPathDel><twClkSkew dest = "0.033" src = "0.031">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twSrc><twDest BELType='FF'>chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ipu_clk</twSrcClk><twPathDel><twSite>SLICE_X58Y121.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y121.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y121.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT</twComp><twBEL>chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twBEL></twPathDel><twLogDel>0.069</twLogDel><twRouteDel>0.259</twRouteDel><twTotDel>0.328</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ipu_clk</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT (SLICE_X57Y125.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.360</twSlack><twSrc BELType="FF">chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twSrc><twDest BELType="FF">chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT</twDest><twTotPathDel>0.362</twTotPathDel><twClkSkew dest = "0.042" src = "0.040">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twSrc><twDest BELType='FF'>chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ipu_clk</twSrcClk><twPathDel><twSite>SLICE_X56Y125.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y125.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y125.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT</twComp><twBEL>chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT</twBEL></twPathDel><twLogDel>0.103</twLogDel><twRouteDel>0.259</twRouteDel><twTotDel>0.362</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ipu_clk</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="70"><twPinLimitBanner>Component Switching Limit Checks: TS_u_mig_39_2_memc3_infrastructure_inst_ipu_clk_in = PERIOD TIMEGRP
        &quot;u_mig_39_2_memc3_infrastructure_inst_ipu_clk_in&quot; TS_SYS_CLK3 / 0.4
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="71" type="MINPERIOD" name="Tdspper_BREG_PREG" slack="8.044" period="12.500" constraintValue="12.500" deviceLimit="4.456" freqLimit="224.417" physResource="Maddsub_ccol[11]_PWR_1_o_MuLt_27_OUT/CLK" logResource="Maddsub_ccol[11]_PWR_1_o_MuLt_27_OUT/CLK" locationPin="DSP48_X1Y22.CLK" clockNet="ipu_clk"/><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="9.376" period="12.500" constraintValue="12.500" deviceLimit="3.124" freqLimit="320.102" physResource="UUT/pix_o_fifo/fifo_1clk/ram/Mram_ram1/CLKA" logResource="UUT/pix_o_fifo/fifo_1clk/ram/Mram_ram1/CLKA" locationPin="RAMB16_X3Y30.CLKA" clockNet="ipu_clk"/><twPinLimit anchorID="73" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="9.376" period="12.500" constraintValue="12.500" deviceLimit="3.124" freqLimit="320.102" physResource="UUT/pix_o_fifo/fifo_1clk/ram/Mram_ram1/CLKB" logResource="UUT/pix_o_fifo/fifo_1clk/ram/Mram_ram1/CLKB" locationPin="RAMB16_X3Y30.CLKB" clockNet="ipu_clk"/></twPinLimitRpt></twConst><twConst anchorID="74" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_u_mig_39_2_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;u_mig_39_2_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYS_CLK3 / 0.5         HIGH 50%;</twConstName><twItemCnt>34329</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7420</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.133</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X46Y71.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.291</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_24_1</twSrc><twDest BELType="FF">UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twTotPathDel>1.873</twTotPathDel><twClkSkew dest = "1.770" src = "1.899">0.129</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.158" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.207</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_24_1</twSrc><twDest BELType='FF'>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">ipu_clk</twSrcClk><twPathDel><twSite>SLICE_X37Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_24_4</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_24_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.245</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_24_1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y71.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twBEL></twPathDel><twLogDel>0.628</twLogDel><twRouteDel>1.245</twRouteDel><twTotDel>1.873</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">c3_clk0</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18 (SLICE_X54Y69.C5), 6 paths
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.341</twSlack><twSrc BELType="RAM">UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA</twSrc><twDest BELType="FF">UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18</twDest><twTotPathDel>1.834</twTotPathDel><twClkSkew dest = "1.774" src = "1.892">0.118</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.158" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.207</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA</twSrc><twDest BELType='FF'>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">ipu_clk</twSrcClk><twPathDel><twSite>SLICE_X56Y69.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;23&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y69.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;18&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18_dpot</twBEL><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18</twBEL></twPathDel><twLogDel>1.251</twLogDel><twRouteDel>0.583</twRouteDel><twTotDel>1.834</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">c3_clk0</twDestClk><twPctLog>68.2</twPctLog><twPctRoute>31.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.226</twSlack><twSrc BELType="FF">UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0</twSrc><twDest BELType="FF">UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18</twDest><twTotPathDel>3.651</twTotPathDel><twClkSkew dest = "0.569" src = "0.608">0.039</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.151" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.084</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0</twSrc><twDest BELType='FF'>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X56Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;0&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1&lt;0&gt;_inv</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[4]_GND_23_o_add_0_OUT_xor&lt;0&gt;11_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y69.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.042</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1&lt;0&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y69.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;23&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y69.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;18&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18_dpot</twBEL><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18</twBEL></twPathDel><twLogDel>1.308</twLogDel><twRouteDel>2.343</twRouteDel><twTotDel>3.651</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">c3_clk0</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.750</twSlack><twSrc BELType="FF">UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twSrc><twDest BELType="FF">UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18</twDest><twTotPathDel>3.132</twTotPathDel><twClkSkew dest = "0.569" src = "0.603">0.034</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.151" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.084</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twSrc><twDest BELType='FF'>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X57Y59.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;4&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y69.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.556</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y69.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;23&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y69.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;18&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18_dpot</twBEL><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18</twBEL></twPathDel><twLogDel>0.993</twLogDel><twRouteDel>2.139</twRouteDel><twTotDel>3.132</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">c3_clk0</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19 (SLICE_X55Y69.D6), 6 paths
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.376</twSlack><twSrc BELType="RAM">UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1</twSrc><twDest BELType="FF">UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19</twDest><twTotPathDel>1.799</twTotPathDel><twClkSkew dest = "1.774" src = "1.892">0.118</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.158" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.207</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1</twSrc><twDest BELType='FF'>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">ipu_clk</twSrcClk><twPathDel><twSite>SLICE_X56Y69.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;23&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y69.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;19&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19_dpot</twBEL><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19</twBEL></twPathDel><twLogDel>1.176</twLogDel><twRouteDel>0.623</twRouteDel><twTotDel>1.799</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">c3_clk0</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.263</twSlack><twSrc BELType="FF">UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0</twSrc><twDest BELType="FF">UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19</twDest><twTotPathDel>3.614</twTotPathDel><twClkSkew dest = "0.569" src = "0.608">0.039</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.151" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.084</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0</twSrc><twDest BELType='FF'>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X56Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;0&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1&lt;0&gt;_inv</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[4]_GND_23_o_add_0_OUT_xor&lt;0&gt;11_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y69.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.042</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1&lt;0&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;23&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y69.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;19&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19_dpot</twBEL><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19</twBEL></twPathDel><twLogDel>1.231</twLogDel><twRouteDel>2.383</twRouteDel><twTotDel>3.614</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">c3_clk0</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.787</twSlack><twSrc BELType="FF">UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twSrc><twDest BELType="FF">UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19</twDest><twTotPathDel>3.095</twTotPathDel><twClkSkew dest = "0.569" src = "0.603">0.034</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.151" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.084</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twSrc><twDest BELType='FF'>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X57Y59.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;4&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y69.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.556</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;23&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y69.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;19&gt;</twComp><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19_dpot</twBEL><twBEL>UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19</twBEL></twPathDel><twLogDel>0.916</twLogDel><twRouteDel>2.179</twRouteDel><twTotDel>3.095</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">c3_clk0</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_mig_39_2_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;u_mig_39_2_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYS_CLK3 / 0.5
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UUT/fhd_rotate_i/axi_intf_top_i/axi_intf_wrap_i/axis_reg_aw_ch/m_tdata_7 (SLICE_X31Y51.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.195</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_infrastructure_inst/rst0_sync_r_24_58</twSrc><twDest BELType="FF">UUT/fhd_rotate_i/axi_intf_top_i/axi_intf_wrap_i/axis_reg_aw_ch/m_tdata_7</twDest><twTotPathDel>0.199</twTotPathDel><twClkSkew dest = "0.042" src = "0.038">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/rst0_sync_r_24_58</twSrc><twDest BELType='FF'>UUT/fhd_rotate_i/axi_intf_top_i/axi_intf_wrap_i/axis_reg_aw_ch/m_tdata_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X31Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/rst0_sync_r&lt;24&gt;_60</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/rst0_sync_r_24_58</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/rst0_sync_r&lt;24&gt;_58</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y51.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>UUT/fhd_rotate_i/axi_intf_top_i/axi_intf_wrap_i/axis_reg_aw_ch/m_tdata&lt;9&gt;</twComp><twBEL>UUT/fhd_rotate_i/axi_intf_top_i/axi_intf_wrap_i/axis_reg_aw_ch/m_tdata_7</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.132</twRouteDel><twTotDel>0.199</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">c3_clk0</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UUT/fhd_rotate_i/axi_intf_top_i/axi_intf_wrap_i/M_AXI_awaddr_int_r_10 (SLICE_X29Y29.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.198</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_infrastructure_inst/rst0_sync_r_24_18</twSrc><twDest BELType="FF">UUT/fhd_rotate_i/axi_intf_top_i/axi_intf_wrap_i/M_AXI_awaddr_int_r_10</twDest><twTotPathDel>0.203</twTotPathDel><twClkSkew dest = "0.078" src = "0.073">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/rst0_sync_r_24_18</twSrc><twDest BELType='FF'>UUT/fhd_rotate_i/axi_intf_top_i/axi_intf_wrap_i/M_AXI_awaddr_int_r_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X27Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/rst0_sync_r&lt;24&gt;_20</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/rst0_sync_r_24_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/rst0_sync_r&lt;24&gt;_18</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y29.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>UUT/fhd_rotate_i/axi_intf_top_i/axi_intf_wrap_i/M_AXI_awaddr_int_r&lt;11&gt;</twComp><twBEL>UUT/fhd_rotate_i/axi_intf_top_i/axi_intf_wrap_i/M_AXI_awaddr_int_r_10</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.203</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">c3_clk0</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UUT/fhd_rotate_i/axi_intf_top_i/axi_intf_wrap_i/axis_reg_aw_ch/m_tdata_8 (SLICE_X31Y51.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.198</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_infrastructure_inst/rst0_sync_r_24_58</twSrc><twDest BELType="FF">UUT/fhd_rotate_i/axi_intf_top_i/axi_intf_wrap_i/axis_reg_aw_ch/m_tdata_8</twDest><twTotPathDel>0.202</twTotPathDel><twClkSkew dest = "0.042" src = "0.038">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/rst0_sync_r_24_58</twSrc><twDest BELType='FF'>UUT/fhd_rotate_i/axi_intf_top_i/axi_intf_wrap_i/axis_reg_aw_ch/m_tdata_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X31Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/rst0_sync_r&lt;24&gt;_60</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/rst0_sync_r_24_58</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/rst0_sync_r&lt;24&gt;_58</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y51.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>UUT/fhd_rotate_i/axi_intf_top_i/axi_intf_wrap_i/axis_reg_aw_ch/m_tdata&lt;9&gt;</twComp><twBEL>UUT/fhd_rotate_i/axi_intf_top_i/axi_intf_wrap_i/axis_reg_aw_ch/m_tdata_8</twBEL></twPathDel><twLogDel>0.070</twLogDel><twRouteDel>0.132</twRouteDel><twTotDel>0.202</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">c3_clk0</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="95"><twPinLimitBanner>Component Switching Limit Checks: TS_u_mig_39_2_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;u_mig_39_2_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYS_CLK3 / 0.5
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="96" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="UUT/fhd_rotate_i/axi_intf_top_i/axi_intf_wrap_i/wr_fifo/ram/Mram_ram1/CLKA" logResource="UUT/fhd_rotate_i/axi_intf_top_i/axi_intf_wrap_i/wr_fifo/ram/Mram_ram1/CLKA" locationPin="RAMB16_X1Y28.CLKA" clockNet="c3_clk0"/><twPinLimit anchorID="97" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="UUT/fhd_rotate_i/axi_intf_top_i/axi_intf_wrap_i/wr_fifo/ram/Mram_ram1/CLKB" logResource="UUT/fhd_rotate_i/axi_intf_top_i/axi_intf_wrap_i/wr_fifo/ram/Mram_ram1/CLKB" locationPin="RAMB16_X1Y28.CLKB" clockNet="c3_clk0"/><twPinLimit anchorID="98" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="UUT/fhd_rotate_i/axi_intf_top_i/axi_intf_wrap_i/wr_fifo/ram/Mram_ram2/CLKA" logResource="UUT/fhd_rotate_i/axi_intf_top_i/axi_intf_wrap_i/wr_fifo/ram/Mram_ram2/CLKA" locationPin="RAMB16_X0Y28.CLKA" clockNet="c3_clk0"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="99"><twConstRollup name="TS_SYS_CLK3" fullName="TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="2.800" actualRollup="5.784" errors="0" errorRollup="51" items="0" itemsRollup="76320"/><twConstRollup name="TS_u_mig_39_2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_u_mig_39_2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP         &quot;u_mig_39_2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_SYS_CLK3         / 0.25 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="14.165" actualRollup="N/A" errors="0" errorRollup="0" items="24181" itemsRollup="0"/><twConstRollup name="TS_u_mig_39_2_memc3_infrastructure_inst_clk_2x_180" fullName="TS_u_mig_39_2_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;u_mig_39_2_memc3_infrastructure_inst_clk_2x_180&quot; TS_SYS_CLK3 / 2         PHASE 1.25 ns HIGH 50%;" type="child" depth="1" requirement="2.500" prefType="period" actual="1.249" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_mig_39_2_memc3_infrastructure_inst_clk_2x_0" fullName="TS_u_mig_39_2_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;u_mig_39_2_memc3_infrastructure_inst_clk_2x_0&quot; TS_SYS_CLK3 / 2 HIGH         50%;" type="child" depth="1" requirement="2.500" prefType="period" actual="1.249" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_mig_39_2_memc3_infrastructure_inst_ipu_clk_in" fullName="TS_u_mig_39_2_memc3_infrastructure_inst_ipu_clk_in = PERIOD TIMEGRP         &quot;u_mig_39_2_memc3_infrastructure_inst_ipu_clk_in&quot; TS_SYS_CLK3 / 0.4         HIGH 50%;" type="child" depth="1" requirement="12.500" prefType="period" actual="14.460" actualRollup="N/A" errors="51" errorRollup="0" items="17810" itemsRollup="0"/><twConstRollup name="TS_u_mig_39_2_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_u_mig_39_2_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;u_mig_39_2_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYS_CLK3 / 0.5         HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="9.133" actualRollup="N/A" errors="0" errorRollup="0" items="34329" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="100">1</twUnmetConstCnt><twDataSheet anchorID="101" twNameLen="15"><twClk2SUList anchorID="102" twDestWidth="12"><twDest>c3_sys_clk_n</twDest><twClk2SU><twSrc>c3_sys_clk_n</twSrc><twRiseRise>14.165</twRiseRise></twClk2SU><twClk2SU><twSrc>c3_sys_clk_p</twSrc><twRiseRise>14.165</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="103" twDestWidth="12"><twDest>c3_sys_clk_p</twDest><twClk2SU><twSrc>c3_sys_clk_n</twSrc><twRiseRise>14.165</twRiseRise></twClk2SU><twClk2SU><twSrc>c3_sys_clk_p</twSrc><twRiseRise>14.165</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="104"><twErrCnt>51</twErrCnt><twScore>11865</twScore><twSetupScore>11865</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>76320</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>13973</twConnCnt></twConstCov><twStats anchorID="105"><twMinPer>14.460</twMinPer><twFootnote number="1" /><twMaxFreq>69.156</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Aug 17 12:47:33 2019 </twTimestamp></twFoot><twClientInfo anchorID="106"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 334 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
