#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001b2358a0590 .scope module, "IRC_Testbench" "IRC_Testbench" 2 1;
 .timescale 0 0;
v000001b23589cf50_0 .var "ACK", 0 0;
v000001b23589cff0_0 .var "CLK", 0 0;
v000001b235912f20_0 .var "INT", 3 0;
v000001b235911d00_0 .net "IRQ", 0 0, v000001b23589d590_0;  1 drivers
v000001b235912660_0 .net "NEXT_ID", 3 0, v000001b23589ccd0_0;  1 drivers
v000001b235911e40_0 .net "NEXT_ON", 0 0, v000001b23589c9b0_0;  1 drivers
v000001b235912520_0 .net "RESET_ON", 0 0, v000001b23589d090_0;  1 drivers
v000001b2359118a0_0 .var "RST", 0 0;
v000001b235912ca0_0 .var "TRIG_DMAD", 0 0;
v000001b235912d40_0 .var "TRIG_DMAF", 0 0;
v000001b235911940_0 .var "TRIG_IRQ0", 0 0;
v000001b2359114e0_0 .var "TRIG_RSTB", 0 0;
v000001b235912de0_0 .var "TRIG_STOF", 0 0;
v000001b235911580_0 .var "TRIG_STUF", 0 0;
E_000001b23589f040 .event posedge, v000001b23589d450_0;
S_000001b2358a2860 .scope module, "dut" "IRC" 2 21, 3 17 0, S_000001b2358a0590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 4 "INT";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 1 "IRQ";
    .port_info 4 /OUTPUT 4 "NEXT_ID";
    .port_info 5 /OUTPUT 1 "NEXT_ON";
    .port_info 6 /OUTPUT 1 "RESET_ON";
    .port_info 7 /INPUT 1 "ACK";
    .port_info 8 /INPUT 1 "TRIG_DMAD";
    .port_info 9 /INPUT 1 "TRIG_DMAF";
    .port_info 10 /INPUT 1 "TRIG_STOF";
    .port_info 11 /INPUT 1 "TRIG_STUF";
    .port_info 12 /INPUT 1 "TRIG_RSTB";
    .port_info 13 /INPUT 1 "TRIG_IRQ0";
P_000001b2358b0620 .param/l "INT_ID_DMAD" 0 3 22, C4<0100>;
P_000001b2358b0658 .param/l "INT_ID_DMAF" 0 3 23, C4<0101>;
P_000001b2358b0690 .param/l "INT_ID_EXT0" 0 3 18, C4<0000>;
P_000001b2358b06c8 .param/l "INT_ID_EXT1" 0 3 19, C4<0001>;
P_000001b2358b0700 .param/l "INT_ID_EXT2" 0 3 20, C4<0010>;
P_000001b2358b0738 .param/l "INT_ID_EXT3" 0 3 21, C4<0011>;
P_000001b2358b0770 .param/l "INT_ID_IRQ0" 0 3 33, C4<1111>;
P_000001b2358b07a8 .param/l "INT_ID_RSTB" 0 3 26, C4<1000>;
P_000001b2358b07e0 .param/l "INT_ID_SFT0" 0 3 27, C4<1001>;
P_000001b2358b0818 .param/l "INT_ID_SFT1" 0 3 28, C4<1010>;
P_000001b2358b0850 .param/l "INT_ID_SFT2" 0 3 29, C4<1011>;
P_000001b2358b0888 .param/l "INT_ID_SFT3" 0 3 30, C4<1100>;
P_000001b2358b08c0 .param/l "INT_ID_SFT4" 0 3 31, C4<1101>;
P_000001b2358b08f8 .param/l "INT_ID_SFT5" 0 3 32, C4<1110>;
P_000001b2358b0930 .param/l "INT_ID_STOF" 0 3 24, C4<0110>;
P_000001b2358b0968 .param/l "INT_ID_STUF" 0 3 25, C4<0111>;
v000001b23589cb90_0 .net "ACK", 0 0, v000001b23589cf50_0;  1 drivers
v000001b23589d450_0 .net "CLK", 0 0, v000001b23589cff0_0;  1 drivers
v000001b23589cc30_0 .net "INT", 3 0, v000001b235912f20_0;  1 drivers
v000001b23589d590_0 .var "IRQ", 0 0;
v000001b23589ccd0_0 .var "NEXT_ID", 3 0;
v000001b23589c9b0_0 .var "NEXT_ON", 0 0;
v000001b23589d090_0 .var "RESET_ON", 0 0;
v000001b23589d1d0_0 .net "RST", 0 0, v000001b2359118a0_0;  1 drivers
v000001b23589c7d0_0 .var "RST_SYNC1", 0 0;
v000001b23589ca50_0 .var "RST_SYNC2", 0 0;
v000001b23589d130_0 .net "TRIG_DMAD", 0 0, v000001b235912ca0_0;  1 drivers
v000001b23589caf0_0 .net "TRIG_DMAF", 0 0, v000001b235912d40_0;  1 drivers
v000001b23589d270_0 .net "TRIG_IRQ0", 0 0, v000001b235911940_0;  1 drivers
v000001b23589d310_0 .net "TRIG_RSTB", 0 0, v000001b2359114e0_0;  1 drivers
v000001b23589cd70_0 .net "TRIG_STOF", 0 0, v000001b235912de0_0;  1 drivers
v000001b23589d3b0_0 .net "TRIG_STUF", 0 0, v000001b235911580_0;  1 drivers
v000001b23589c690_0 .net *"_ivl_10", 0 0, L_000001b2359123e0;  1 drivers
v000001b23589ce10_0 .net *"_ivl_13", 0 0, L_000001b2359116c0;  1 drivers
v000001b23589c870_0 .net *"_ivl_16", 0 0, L_000001b235912340;  1 drivers
v000001b23589ceb0_0 .net *"_ivl_7", 0 0, L_000001b235912e80;  1 drivers
E_000001b23589e740 .event posedge, v000001b23589d270_0;
E_000001b23589f0c0 .event posedge, v000001b23589d310_0;
E_000001b23589e240 .event posedge, v000001b23589d3b0_0;
E_000001b23589ec00 .event posedge, v000001b23589cd70_0;
E_000001b23589e640 .event posedge, v000001b23589caf0_0;
E_000001b23589e940 .event posedge, v000001b23589d130_0;
E_000001b23589ea00 .event posedge, L_000001b235912340, L_000001b2359116c0, L_000001b2359123e0, L_000001b235912e80;
E_000001b23589ef00 .event posedge, v000001b23589cb90_0;
E_000001b23589e3c0/0 .event negedge, v000001b23589d1d0_0;
E_000001b23589e3c0/1 .event posedge, v000001b23589d450_0;
E_000001b23589e3c0 .event/or E_000001b23589e3c0/0, E_000001b23589e3c0/1;
L_000001b235912e80 .part v000001b235912f20_0, 0, 1;
L_000001b2359123e0 .part v000001b235912f20_0, 1, 1;
L_000001b2359116c0 .part v000001b235912f20_0, 2, 1;
L_000001b235912340 .part v000001b235912f20_0, 3, 1;
S_000001b2358a29f0 .scope task, "handle_ack" "handle_ack" 3 73, 3 73 0, S_000001b2358a2860;
 .timescale 0 0;
TD_IRC_Testbench.dut.handle_ack ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b23589ccd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b23589c9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b23589d590_0, 0;
    %end;
S_000001b2358568e0 .scope task, "handle_reset" "handle_reset" 3 61, 3 61 0, S_000001b2358a2860;
 .timescale 0 0;
TD_IRC_Testbench.dut.handle_reset ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b23589ccd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b23589c9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b23589d090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b23589d590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b23589c7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b23589ca50_0, 0;
    %end;
S_000001b235856a70 .scope task, "handle_trigger" "handle_trigger" 3 82, 3 82 0, S_000001b2358a2860;
 .timescale 0 0;
v000001b23589d4f0_0 .var "trig_id", 3 0;
TD_IRC_Testbench.dut.handle_trigger ;
    %load/vec4 v000001b23589c9b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v000001b23589d090_0;
    %nor/r;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001b23589d4f0_0;
    %assign/vec4 v000001b23589ccd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b23589c9b0_0, 0;
    %load/vec4 v000001b23589d4f0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_2.3, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b23589d590_0, 0;
T_2.3 ;
T_2.0 ;
    %end;
    .scope S_000001b2358a2860;
T_3 ;
    %wait E_000001b23589e3c0;
    %load/vec4 v000001b23589d1d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %fork TD_IRC_Testbench.dut.handle_reset, S_000001b2358568e0;
    %join;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b23589c7d0_0, 0;
    %load/vec4 v000001b23589c7d0_0;
    %assign/vec4 v000001b23589ca50_0, 0;
    %load/vec4 v000001b23589ca50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.4, 4;
    %load/vec4 v000001b23589d090_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b23589ccd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b23589c9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b23589d090_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001b2358a2860;
T_4 ;
    %wait E_000001b23589ef00;
    %fork TD_IRC_Testbench.dut.handle_ack, S_000001b2358a29f0;
    %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b2358a2860;
T_5 ;
    %wait E_000001b23589ea00;
    %vpi_call 3 119 "$display", "INT=%b", v000001b23589cc30_0 {0 0 0};
    %load/vec4 v000001b23589cc30_0;
    %dup/vec4;
    %pushi/vec4 1, 14, 4;
    %cmp/z;
    %jmp/1 T_5.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 12, 4;
    %cmp/z;
    %jmp/1 T_5.1, 4;
    %dup/vec4;
    %pushi/vec4 4, 8, 4;
    %cmp/z;
    %jmp/1 T_5.2, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/z;
    %jmp/1 T_5.3, 4;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b23589d4f0_0, 0, 4;
    %fork TD_IRC_Testbench.dut.handle_trigger, S_000001b235856a70;
    %join;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b23589d4f0_0, 0, 4;
    %fork TD_IRC_Testbench.dut.handle_trigger, S_000001b235856a70;
    %join;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001b23589d4f0_0, 0, 4;
    %fork TD_IRC_Testbench.dut.handle_trigger, S_000001b235856a70;
    %join;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001b23589d4f0_0, 0, 4;
    %fork TD_IRC_Testbench.dut.handle_trigger, S_000001b235856a70;
    %join;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001b2358a2860;
T_6 ;
    %wait E_000001b23589e940;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001b23589d4f0_0, 0, 4;
    %fork TD_IRC_Testbench.dut.handle_trigger, S_000001b235856a70;
    %join;
    %jmp T_6;
    .thread T_6;
    .scope S_000001b2358a2860;
T_7 ;
    %wait E_000001b23589e640;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001b23589d4f0_0, 0, 4;
    %fork TD_IRC_Testbench.dut.handle_trigger, S_000001b235856a70;
    %join;
    %jmp T_7;
    .thread T_7;
    .scope S_000001b2358a2860;
T_8 ;
    %wait E_000001b23589ec00;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001b23589d4f0_0, 0, 4;
    %fork TD_IRC_Testbench.dut.handle_trigger, S_000001b235856a70;
    %join;
    %jmp T_8;
    .thread T_8;
    .scope S_000001b2358a2860;
T_9 ;
    %wait E_000001b23589e240;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001b23589d4f0_0, 0, 4;
    %fork TD_IRC_Testbench.dut.handle_trigger, S_000001b235856a70;
    %join;
    %jmp T_9;
    .thread T_9;
    .scope S_000001b2358a2860;
T_10 ;
    %wait E_000001b23589f0c0;
    %fork TD_IRC_Testbench.dut.handle_reset, S_000001b2358568e0;
    %join;
    %jmp T_10;
    .thread T_10;
    .scope S_000001b2358a2860;
T_11 ;
    %wait E_000001b23589e740;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001b23589d4f0_0, 0, 4;
    %fork TD_IRC_Testbench.dut.handle_trigger, S_000001b235856a70;
    %join;
    %jmp T_11;
    .thread T_11;
    .scope S_000001b2358a0590;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b23589cff0_0, 0, 1;
T_12.0 ;
    %delay 5, 0;
    %load/vec4 v000001b23589cff0_0;
    %inv;
    %store/vec4 v000001b23589cff0_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_000001b2358a0590;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2359118a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b235912f20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b23589cf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b235912ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b235912d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b235912de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b235911580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b2359114e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b235911940_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 62 "$display", "[Test] Reset Handling" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b2359118a0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2359118a0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b23589cf50_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b23589cf50_0, 0, 1;
    %vpi_call 2 72 "$display", "[Test] External Interrupt" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b235912f20_0, 0, 4;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b23589cf50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b23589cf50_0, 0, 1;
    %delay 30, 0;
    %vpi_call 2 81 "$display", "[Test] Internal Trigger" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b235912ca0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b235912ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b23589cf50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b23589cf50_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 91 "$display", "[Test] IRQ Trigger" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b235911940_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b235911940_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b23589cf50_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b23589cf50_0, 0, 1;
    %delay 15, 0;
    %vpi_call 2 102 "$display", "[Test] Multiple INT Changes" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b235912f20_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001b235912f20_0, 0, 4;
    %delay 2, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001b235912f20_0, 0, 4;
    %delay 3, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001b235912f20_0, 0, 4;
    %delay 25, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b23589cf50_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b23589cf50_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 116 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_000001b2358a0590;
T_14 ;
    %wait E_000001b23589f040;
    %vpi_call 2 121 "$display", "%t - IRQ: %b, NEXT_ID: %b, NEXT_ON: %b, RESET_ON: %b", $time, v000001b235911d00_0, v000001b235912660_0, v000001b235911e40_0, v000001b235912520_0 {0 0 0};
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test\irc.test.v";
    ".\src\irc.v";
