<?xml version="1.0" encoding="UTF-8"?>
	<spirit:component xmlns:kactus2="http://funbase.cs.tut.fi/" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5/index.xsd">
		<spirit:vendor>org.example</spirit:vendor>
		<spirit:library>example_lib</spirit:library>
		<spirit:name>pmudvc</spirit:name>
		<spirit:version>example_version</spirit:version>
<spirit:memoryMaps>
<spirit:memoryMap>
<spirit:name>some_register_map</spirit:name>
<spirit:displayName>RDL Example Registers</spirit:displayName>
<spirit:addressBlock>
<spirit:name>some_register_map</spirit:name>
<spirit:displayName>ASR Module Registers</spirit:displayName>
<spirit:description>This address map contains some example registers to show how RDL can be utilized in various situations.</spirit:description>
<spirit:baseAddress>0xD4050000</spirit:baseAddress>
<spirit:range>0x2000</spirit:range>
<spirit:width>32</spirit:width>
<spirit:usage> </spirit:usage>
<spirit:volatile>true</spirit:volatile>
<spirit:register>
<spirit:name>DVCR</spirit:name>
<spirit:description>Dynamic Voltage Change Control Register</spirit:description>
<spirit:addressOffset>0X2000</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VC_EN</spirit:name>
<spirit:description>voltage change enable in active mode  1 = voltage change is allowed in active mode  0 = voltage change is not allowed</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DV_LPM_AVC_EN16</spirit:name>
<spirit:description>automatic voltage change enable in low power mode  0 = automatic voltage change is disabled for every component  1 = automatic voltage change is enabled.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DVC_AP</spirit:name>
<spirit:description>&lt;var Processor: Application MP&gt;  Dynamic Voltage Change Register</spirit:description>
<spirit:addressOffset>0X2020</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>C2_VL3:0</spirit:name>
<spirit:description>cluster2 voltage level in active mode  required voltage level by &lt;var processor: application mp&gt; in m0/m1* mode  this voltage level can be dynamically changed due to a frequency change.</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PERI_VL3:0</spirit:name>
<spirit:description>peripheral voltage level in d0 active mode</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C1_VL3:0</spirit:name>
<spirit:description>cluster1 voltage level in active mode  required voltage level by &lt;var processor: application mp&gt; in m0/m1* mode  this voltage level can be dynamically changed due to a frequency change.</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DV_VC_REQ27</spirit:name>
<spirit:description>voltage change request in active mode  voltage change request for &lt;var processor: application mp&gt; in m0/m1* power mode  software can write 1 to this bit to trigger a voltage change request. hardware will automaticly clear this bit when dvc is done. writes of 0 to this bit are ignored.</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C0_VL3:0</spirit:name>
<spirit:description>cluster0 voltage level in active mode  required voltage level by &lt;var processor: application mp&gt; in m0/m1* mode  this voltage level can be dynamically changed due to a frequency change.</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C2_LPM_AVC_EN</spirit:name>
<spirit:description>cluster2 automatic voltage change enable in low power mode  this field is used for the &lt;var processor: application mp&gt;  0 = automatic voltage change is disabled  1 =  automatic voltage change is enabled  when &lt;var processor: application mp&gt; enters into m2* mode,  hardware automatically triggers a voltage change request.</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C1_LPM_AVC_EN</spirit:name>
<spirit:description>cluster1 automatic voltage change enable in low power mode  this field is used for the &lt;var processor: application mp&gt;  0 = automatic voltage change is disabled  1 =  automatic voltage change is enabled  when &lt;var processor: application mp&gt; enters into m2* mode,  hardware automatically triggers a voltage change request.</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C0_LPM_AVC_EN</spirit:name>
<spirit:description>cluster0 automatic voltage change enable in low power mode  this field is used for the &lt;var processor: application mp&gt;  0 = automatic voltage change is disabled  1 =  automatic voltage change is enabled  when &lt;var processor: application mp&gt; enters into m2* mode,  hardware automatically triggers a voltage change request.</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DV_LPM_VL3:034</spirit:name>
<spirit:description>required voltage level by &lt;var processor: application mp&gt; in m2* low power mode</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DVC_APSUB</spirit:name>
<spirit:description>AP Subsystem Dynamic Voltage Change Register</spirit:description>
<spirit:addressOffset>0X202C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>UDR_AP_SLP_AVC_EN</spirit:name>
<spirit:description>automatic voltage change enable in udr ap_sleep mode(ap_d2 mode)  0 =  automatic voltage change is disabled  1 = automatic voltage change is enabled  when the ap subsystem enters into udr ap_sleep mode,  hardware automatically triggers a voltage change.</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>UDR_AP_SLP_VL</spirit:name>
<spirit:description>required voltage level in udr ap_sleep mode</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>NUDR_AP_SLP_AVC_EN</spirit:name>
<spirit:description>automatic voltage change enable in non-udr ap_sleep mode(ap_d1 mode)  0 =  automatic voltage change is disabled  1 = automatic voltage change is enabled  when the ap subsystem enters into non-udr ap_sleep mode,  hardware automatically triggers a voltage change.</spirit:description>
<spirit:bitOffset>23</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>NUDR_AP_SLP_VL</spirit:name>
<spirit:description>required voltage level in non-udr ap_sleep mode</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_IDLE_DDROFF_AVC_EN</spirit:name>
<spirit:description>automatic voltage change enable in ap_idle_ddroff mode(ap_d1pp mode)  0 = automatic voltage change is disabled  1 = automatic voltage change is enabled  when the ap subsystem enters into ap_idle_ddroff mode,  hardware automatically triggers a voltage change request.</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_IDLE_DDROFF_VL</spirit:name>
<spirit:description>required voltage level in ap_idle_ddroff mode( (ap_idle with ddr in self-refresh mode)</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_IDLE_DDRON_AVC_EN</spirit:name>
<spirit:description>automatic voltage change enable in ap_idle_ddron mode(ap_d1p mode)  0 = automatic voltage change is disabled  1 = automatic voltage change is enabled  when the ap subsystem enters into ap_idle_ddron mode,  hardware automatically triggers a voltage change request.</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_IDLE_DDRON_VL</spirit:name>
<spirit:description>required voltage level in ap_idle_ddron mode (ap_idle with ddr on mode)</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DVC_CHIP</spirit:name>
<spirit:description>Chip Top Dynamic Voltage Change Register</spirit:description>
<spirit:addressOffset>0X2030</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>UDR_SLP_AVC_EN</spirit:name>
<spirit:description>automatic voltage change enable in udr chip sleep mode(d2 mode) with vctcxo on  0 = automatic voltage change is disabled  1 = automatic voltage change is enabled  when udr chip sleep mode is entered,  hardware automatically triggers a voltage change request.</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>UDR_SLP_VL</spirit:name>
<spirit:description>required voltage level in udr chip sleep mode with vctcxo on</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>NUDR_SLP_AVC_EN</spirit:name>
<spirit:description>automatic voltage change enable in non-udr chip sleep mode(d1 mode) with vctcxo on  0 = automatic voltage change is disabled  1 = automatic voltage change is enabled  when non-udr chip sleep mode is entered,  hardware automatically triggers a voltage change request.</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>NUDR_SLP_VL</spirit:name>
<spirit:description>required voltage level in non-udr chip sleep mode with vctcxo on</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DVC_STATUS</spirit:name>
<spirit:description>Dynamic Voltage Change Status Register</spirit:description>
<spirit:addressOffset>0X2040</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DV_CAUSE73</spirit:name>
<spirit:description>dvc cause  this field is the cause of the current ongoing dvc. it is only valid when the &lt;dynamic voltage change status&gt; field is 1.   0x1 = &lt;var processor: application mp&gt; software-triggered dvc   0x8 = hw-dfc triggered dvc &lt;p&gt;0x2=rsvd. &lt;p&gt;0x4=rsvd.   others = lpm entry/exit trigger dvc</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DV_TVL3:075</spirit:name>
<spirit:description>target voltage level of vcc_main</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DV_CVL3:077</spirit:name>
<spirit:description>current voltage level of vcc_main</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DV_DVC_STATUS79</spirit:name>
<spirit:description>voltage change status  the voltage change may be triggered in active state or entering low power mode.  0 = there is no voltage change or a voltage change has finished  1 = voltage change is in progress</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DVC_IMR</spirit:name>
<spirit:description> DVC Interrupt Mask Register</spirit:description>
<spirit:addressOffset>0X2050</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>AP_VC_DONE_INTR_MASK</spirit:name>
<spirit:description>ap software triggered dvc done interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DVC_ISR</spirit:name>
<spirit:description> DVC Interrupt Status Register</spirit:description>
<spirit:addressOffset>0X2054</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>AP_VC_DONE_INTR_ISR</spirit:name>
<spirit:description>ap software triggered dvc done interrupt status   read 0 indicates no interrupt active. software write 0 to this bit to clear this interrupt  read 1 indicates interrupt is active. software write 1 has no effect to this bit's value</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DVC_DEBUG</spirit:name>
<spirit:description> DVC Debug Register</spirit:description>
<spirit:addressOffset>0X2058</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>TOP_REDUN_FUSE_LOAD_DONE_MASK</spirit:name>
<spirit:description>top redundacy fuse load done check mask.   0x1=mask.</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CNT_DIS_FOR_VL_DWN</spirit:name>
<spirit:description>enable/disable dvc stable timer counting when voltage change from high to low   0x0 = enabled   0x1 = disabled</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>M_DVC_CHECK_MASK</spirit:name>
<spirit:description>dvc check mask in main  state machine  0 = dvc status check is enabled  1 = dvc status check is masked</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DVC_EXTRA_STR</spirit:name>
<spirit:description>DVC Extra Stable Time Register</spirit:description>
<spirit:addressOffset>0X205C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DVC_EXTRA_STR</spirit:name>
<spirit:description>extra stable time needed for dvc except voltage ramp up time in vctcxo cycles.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>16</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>VL01STR</spirit:name>
<spirit:description>Voltage Level 0 to Level 1 Stable Time Register</spirit:description>
<spirit:addressOffset>0X2060</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VL56_ST121</spirit:name>
<spirit:description>voltage level 0 to level 1 stable time  this field determines the wait time for a voltage change from level 0 to level 1 in vctcxo cycles.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>16</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>VL12STR</spirit:name>
<spirit:description>Voltage Level 1 to Level 2 Stable Time Register</spirit:description>
<spirit:addressOffset>0X2064</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VL56_ST130</spirit:name>
<spirit:description>voltage level 1 to level 2 stable time  this field determines the wait time for a voltage change from level 1 to level 2 in vctcxo cycles.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>16</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>VL23STR</spirit:name>
<spirit:description>Voltage Level 2 to Level 3 Stable Time Register</spirit:description>
<spirit:addressOffset>0X2068</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VL56_ST138</spirit:name>
<spirit:description>voltage level 2 to level 3 stable time  this field determines the wait time for a voltage change from level 2 to level 3 in vctcxo cycles.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>16</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>VL34STR</spirit:name>
<spirit:description>Voltage Level 3 to Level 4 Stable Time Register</spirit:description>
<spirit:addressOffset>0X206C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VL56_ST147</spirit:name>
<spirit:description>voltage level 3 to level 4 stable time  this field determines the wait time for a voltage change from level 3 to level 4 in vctcxo cycles.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>16</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>VL45STR</spirit:name>
<spirit:description>Voltage Level 4 to Level  5 Stable Time Register</spirit:description>
<spirit:addressOffset>0X2070</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VL78_ST155</spirit:name>
<spirit:description>voltage level 4 to level 5 stable time  this field determines the wait time for a voltage change from level 4 to level 5 in vctcxo cycles.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>16</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>VL56STR</spirit:name>
<spirit:description>Voltage Level 5 to Level  6 Stable Time Register</spirit:description>
<spirit:addressOffset>0X2074</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VL78_ST163</spirit:name>
<spirit:description>voltage level 5 to level 6 stable time  this field determines the wait time for a voltage change from level 5 to level 6 in vctcxo cycles.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>16</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>VL67STR</spirit:name>
<spirit:description>Voltage Level 6 to Level  7 Stable Time Register</spirit:description>
<spirit:addressOffset>0X2078</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VL78_ST171</spirit:name>
<spirit:description>voltage level 6 to level 7 stable time  this field determines the wait time for a voltage change from level 6 to level 7 in vctcxo cycles.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>16</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>VL78STR</spirit:name>
<spirit:description>Voltage Level 7 to Level  8 Stable Time Register</spirit:description>
<spirit:addressOffset>0X207C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VL78_ST179</spirit:name>
<spirit:description>voltage level 7 to level 8 stable time  this field determines the wait time for a voltage change from level 7 to level 8 in vctcxo cycles.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>16</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>VL89STR</spirit:name>
<spirit:description>Voltage Level 8 to Level 9 Stable Time Register</spirit:description>
<spirit:addressOffset>0X2080</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VL89_ST</spirit:name>
<spirit:description>voltage level 8 to level 9 stable time  this field determines the wait time for a voltage change from level 8 to level 9 in vctcxo cycles.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>16</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>VL910STR</spirit:name>
<spirit:description>Voltage Level 9 to Level  10 Stable Time Register</spirit:description>
<spirit:addressOffset>0X2084</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VL910_ST</spirit:name>
<spirit:description>voltage level 9 to level 10 stable time  this field determines the wait time for a voltage change from level 9 to level 10 in vctcxo cycles.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>16</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>VL1011STR</spirit:name>
<spirit:description>Voltage Level 10 to Level 11 Stable Time Register</spirit:description>
<spirit:addressOffset>0X2088</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VL1011_ST</spirit:name>
<spirit:description>voltage level 10 to level 11 stable time  this field determines the wait time for a voltage change from level 10 to level 11 in vctcxo cycles.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>16</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>VL1112STR</spirit:name>
<spirit:description>Voltage Level 11 to Level  12 Stable Time Register</spirit:description>
<spirit:addressOffset>0X208C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VL1112_ST</spirit:name>
<spirit:description>voltage level 11 to level 12 stable time  this field determines the wait time for a voltage change from level 11 to level 12 in vctcxo cycles.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>16</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>VL1213STR</spirit:name>
<spirit:description>Voltage Level 12 to Level  13 Stable Time Register</spirit:description>
<spirit:addressOffset>0X2090</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VL1213_ST</spirit:name>
<spirit:description>voltage level 12 to level 13 stable time  this field determines the wait time for a voltage change from level 12 to level 13 in vctcxo cycles.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>16</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>VL1314STR</spirit:name>
<spirit:description>Voltage Level 13 to Level  14 Stable Time Register</spirit:description>
<spirit:addressOffset>0X2094</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VL1314_ST</spirit:name>
<spirit:description>voltage level 13 to level 14 stable time  this field determines the wait time for a voltage change from level 13 to level 14 in vctcxo cycles.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>16</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>VL1415STR</spirit:name>
<spirit:description>Voltage Level 14 to Level  15 Stable Time Register</spirit:description>
<spirit:addressOffset>0X2098</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VL1415_ST</spirit:name>
<spirit:description>voltage level 14 to level 15 stable time  this field determines the wait time for a voltage change from level 14 to level 15 in vctcxo cycles.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>16</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
</spirit:addressBlock>
</spirit:memoryMap>
</spirit:memoryMaps>
</spirit:component>