                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.5.0 #9253 (Apr  4 2022) (Linux)
                              4 ; This file was generated Mon Apr  4 14:10:37 2022
                              5 ;--------------------------------------------------------
                              6 	.cs08
                              7 	.module labs
                              8 	.optsdcc -ms08
                              9 	
                             10 	.area HOME    (CODE)
                             11 	.area GSINIT0 (CODE)
                             12 	.area GSINIT  (CODE)
                             13 	.area GSFINAL (CODE)
                             14 	.area CSEG    (CODE)
                             15 	.area XINIT   (CODE)
                             16 	.area CONST   (CODE)
                             17 	.area DSEG    (PAG)
                             18 	.area OSEG    (PAG, OVR)
                             19 	.area XSEG
                             20 	.area XISEG
                             21 ;--------------------------------------------------------
                             22 ; Public variables in this module
                             23 ;--------------------------------------------------------
                             24 	.globl _labs_PARM_1
                             25 	.globl _labs
                             26 ;--------------------------------------------------------
                             27 ; ram data
                             28 ;--------------------------------------------------------
                             29 	.area DSEG    (PAG)
                             30 ;--------------------------------------------------------
                             31 ; overlayable items in ram 
                             32 ;--------------------------------------------------------
                             33 	.area	OSEG    (PAG, OVR)
   0000                      34 _labs_sloc0_1_0:
   0000                      35 	.ds 4
                             36 ;--------------------------------------------------------
                             37 ; absolute ram data
                             38 ;--------------------------------------------------------
                             39 	.area IABS    (ABS)
                             40 	.area IABS    (ABS)
                             41 ;--------------------------------------------------------
                             42 ; absolute external ram data
                             43 ;--------------------------------------------------------
                             44 	.area XABS    (ABS)
                             45 ;--------------------------------------------------------
                             46 ; external initialized ram data
                             47 ;--------------------------------------------------------
                             48 	.area XISEG
                             49 ;--------------------------------------------------------
                             50 ; extended address mode data
                             51 ;--------------------------------------------------------
                             52 	.area XSEG
   0000                      53 _labs_PARM_1:
   0000                      54 	.ds 4
                             55 ;--------------------------------------------------------
                             56 ; global & static initialisations
                             57 ;--------------------------------------------------------
                             58 	.area HOME    (CODE)
                             59 	.area GSINIT  (CODE)
                             60 	.area GSFINAL (CODE)
                             61 	.area GSINIT  (CODE)
                             62 ;--------------------------------------------------------
                             63 ; Home
                             64 ;--------------------------------------------------------
                             65 	.area HOME    (CODE)
                             66 	.area HOME    (CODE)
                             67 ;--------------------------------------------------------
                             68 ; code
                             69 ;--------------------------------------------------------
                             70 	.area CSEG    (CODE)
                             71 ;------------------------------------------------------------
                             72 ;Allocation info for local variables in function 'labs'
                             73 ;------------------------------------------------------------
                             74 ;j                         Allocated with name '_labs_PARM_1'
                             75 ;sloc0                     Allocated with name '_labs_sloc0_1_0'
                             76 ;------------------------------------------------------------
                             77 ;../labs.c:63: long int labs(long int j)
                             78 ;	-----------------------------------------
                             79 ;	 function labs
                             80 ;	-----------------------------------------
                             81 ;	Register assignment is optimal.
                             82 ;	Stack space usage: 0 bytes.
   0000                      83 _labs:
                             84 ;../labs.c:65: return (j < 0) ? -j : j;
   0000 C6r00r00      [ 4]   85 	lda	_labs_PARM_1
   0003 A0 00         [ 2]   86 	sub	#0x00
   0005 90 1A         [ 3]   87 	bge	00103$
   0007 4F            [ 1]   88 	clra
   0008 C0r00r03      [ 4]   89 	sub	(_labs_PARM_1 + 3)
   000B B7*03         [ 3]   90 	sta	*(_labs_sloc0_1_0 + 3)
   000D 4F            [ 1]   91 	clra
   000E C2r00r02      [ 4]   92 	sbc	(_labs_PARM_1 + 2)
   0011 B7*02         [ 3]   93 	sta	*(_labs_sloc0_1_0 + 2)
   0013 4F            [ 1]   94 	clra
   0014 C2r00r01      [ 4]   95 	sbc	(_labs_PARM_1 + 1)
   0017 B7*01         [ 3]   96 	sta	*(_labs_sloc0_1_0 + 1)
   0019 4F            [ 1]   97 	clra
   001A C2r00r00      [ 4]   98 	sbc	_labs_PARM_1
   001D B7*00         [ 3]   99 	sta	*_labs_sloc0_1_0
   001F 20 0A         [ 3]  100 	bra	00104$
   0021                     101 00103$:
   0021 32r00r00      [ 5]  102 	ldhx	_labs_PARM_1
   0024 35*00         [ 4]  103 	sthx	*_labs_sloc0_1_0
   0026 32r00r02      [ 5]  104 	ldhx	(_labs_PARM_1 + 2)
   0029 35*02         [ 4]  105 	sthx	*(_labs_sloc0_1_0 + 2)
   002B                     106 00104$:
   002B 4E*00*00      [ 6]  107 	mov	*_labs_sloc0_1_0,*___SDCC_hc08_ret3
   002E 4E*01*00      [ 6]  108 	mov	*(_labs_sloc0_1_0 + 1),*___SDCC_hc08_ret2
   0031 BE*02         [ 3]  109 	ldx	*(_labs_sloc0_1_0 + 2)
   0033 B6*03         [ 3]  110 	lda	*(_labs_sloc0_1_0 + 3)
   0035 81            [ 6]  111 	rts
                            112 	.area CSEG    (CODE)
                            113 	.area CONST   (CODE)
                            114 	.area XINIT   (CODE)
                            115 	.area CABS    (ABS,CODE)
