<html><body>
<pre>
 
cpldfit:  version P.68d                             Xilinx Inc.
                                  Fitter Report
Design Name: ramcon                              Date: 11-22-2015, 12:26PM
Device Used: XC95144XL-10-TQ100
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
55 /144 ( 38%) 349 /720  ( 48%) 136/432 ( 31%)   44 /144 ( 31%) 73 /81  ( 90%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           5/18       22/54       78/90      10/11
FB2           7/18       21/54       20/90      10/10*
FB3           9/18       24/54       29/90       9/10
FB4          14/18       22/54       46/90      10/10*
FB5           1/18        9/54        3/90      10/10*
FB6           9/18       18/54       89/90       9/10
FB7           0/18        0/54        0/90       7/10
FB8          10/18       20/54       84/90       8/10
             -----       -----       -----      -----    
             55/144     136/432     349/720     73/81 

* - Resource is exhausted

** Global Control Resources **

Signal 'CLK_RAMC' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Signal 'RESET' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   40          40    |  I/O              :    66      73
Output        :   31          31    |  GCK/IO           :     2       3
Bidirectional :    0           0    |  GTS/IO           :     4       4
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     73          73

** Power Data **

There are 55 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'ramcon.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'CLK_RAMC' based upon the LOC
   constraint 'P22'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'TBI40' based upon the LOC
   constraint 'P27'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:936 - The output buffer 'ARAM<12>_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:1007 - Removing unused input(s) 'D30<28>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'D30<29>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'D30<30>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'D30<31>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'OE_FLASH'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'TBI40'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'WE_FLASH'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
*************************  Summary of Mapped Logic  ************************

** 31 Outputs **

Signal                        Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                          Pts   Inps          No.  Type    Use     Mode Rate State
SEL16M                        1     6     FB2_9   4    GTS/I/O O       STD  FAST 
ARAM<2>                       4     8     FB2_11  6    I/O     O       STD  FAST RESET
ARAM<5>                       5     8     FB2_12  7    I/O     O       STD  FAST RESET
ARAM<3>                       4     8     FB2_14  8    I/O     O       STD  FAST RESET
ARAM<4>                       4     8     FB2_15  9    I/O     O       STD  FAST RESET
CLKEN                         0     0     FB2_17  10   I/O     O       STD  FAST 
TCI40                         7     13    FB3_2   23   GCK/I/O O       STD  FAST 
BA0                           1     1     FB4_2   87   I/O     O       STD  FAST RESET
ARAM<11>                      2     7     FB4_5   89   I/O     O       STD  FAST RESET
BA1                           1     1     FB4_6   90   I/O     O       STD  FAST RESET
ARAM<9>                       2     7     FB4_8   91   I/O     O       STD  FAST RESET
ARAM<10>                      5     7     FB4_9   92   I/O     O       STD  FAST RESET
ARAM<8>                       4     8     FB4_11  93   I/O     O       STD  FAST RESET
ARAM<0>                       4     8     FB4_12  94   I/O     O       STD  FAST RESET
ARAM<7>                       4     8     FB4_14  95   I/O     O       STD  FAST RESET
ARAM<1>                       5     8     FB4_15  96   I/O     O       STD  FAST RESET
ARAM<6>                       4     8     FB4_17  97   I/O     O       STD  FAST RESET
UDQ1                          15    10    FB6_2   74   I/O     O       STD  FAST RESET
LDQ0                          15    10    FB6_5   76   I/O     O       STD  FAST RESET
UDQ0                          2     6     FB6_6   77   I/O     O       STD  FAST RESET
CE_B0                         13    12    FB6_8   78   I/O     O       STD  FAST RESET
CE_B1                         13    12    FB6_9   79   I/O     O       STD  FAST RESET
WE                            7     6     FB6_11  80   I/O     O       STD  FAST RESET
CAS                           6     6     FB6_12  81   I/O     O       STD  FAST RESET
CLK_RAM                       9     7     FB6_14  82   I/O     O       STD  FAST 
RAS                           9     6     FB6_15  85   I/O     O       STD  FAST RESET
LE_RAM                        0     0     FB8_6   65   I/O     O       STD  FAST 
OERAM_40                      5     11    FB8_8   66   I/O     O       STD  FAST RESET
OE40_RAM                      5     12    FB8_9   67   I/O     O       STD  FAST RESET
TA40                          8     11    FB8_11  68   I/O     O       STD  FAST RESET
LDQ1                          15    10    FB8_17  73   I/O     O       STD  FAST RESET

** 24 Buried Nodes **

Signal                        Total Total Loc     Pwr  Reg Init
Name                          Pts   Inps          Mode State
CQ<1>                         16    20    FB1_2   STD  RESET
CQ<3>                         11    18    FB1_4   STD  RESET
CQ<4>                         15    20    FB1_10  STD  RESET
CQ<2>                         11    17    FB1_11  STD  RESET
CQ<0>                         25    22    FB1_16  STD  RESET
$OpTx$DEC_UDQ0_OBUF$1         2     6     FB2_18  STD  
TRANSFER_FB                   2     8     FB3_11  STD  RESET
RQ<0>                         2     2     FB3_12  STD  RESET
RQ<6>                         3     8     FB3_13  STD  RESET
RQ<5>                         3     7     FB3_14  STD  RESET
RQ<4>                         3     6     FB3_15  STD  RESET
RQ<3>                         3     5     FB3_16  STD  RESET
RQ<2>                         3     4     FB3_17  STD  RESET
RQ<1>                         3     3     FB3_18  STD  RESET
$OpTx$FX_DC$36                2     2     FB4_10  STD  
TRANSFER_FB/TRANSFER_FB_RSTF  3     7     FB4_13  STD  
RQ<7>/RQ<7>_RSTF              3     7     FB4_16  STD  
NQ<0>/NQ<0>_RSTF__$INT        6     7     FB4_18  STD  
RQ<7>                         3     9     FB5_18  STD  RESET
CQ<5>                         5     11    FB8_1   STD  RESET
NQ<0>                         7     8     FB8_3   STD  RESET
NQ<2>                         13    10    FB8_4   STD  RESET
NQ<1>                         13    9     FB8_7   STD  RESET
$OpTx$DEC_UDQ0_OBUF$0         13    10    FB8_14  STD  

** 42 Inputs **

Signal                        Loc     Pin  Pin     Pin     
Name                                  No.  Type    Use     
C4MHZ                         FB1_2   11   I/O     I
RW_40                         FB1_3   12   I/O     I
INIT                          FB1_5   13   I/O     I
A40<30>                       FB1_8   15   I/O     I
A40<29>                       FB1_9   16   I/O     I
A40<28>                       FB1_11  17   I/O     I
A40<27>                       FB1_12  18   I/O     I
A40<26>                       FB1_14  19   I/O     I
A40<25>                       FB1_15  20   I/O     I
CLK_RAMC                      FB1_17  22   GCK/I/O GCK/I
RESET                         FB2_2   99   GSR/I/O GSR/I
TT40_1                        FB2_5   1    GTS/I/O I
SCLK                          FB2_6   2    GTS/I/O I
ICACHE                        FB2_8   3    GTS/I/O I
A40<24>                       FB3_5   24   I/O     I
A40<23>                       FB3_6   25   I/O     I
A40<22>                       FB3_9   28   I/O     I
A40<21>                       FB3_11  29   I/O     I
A40<20>                       FB3_12  30   I/O     I
A40<19>                       FB3_14  32   I/O     I
A40<18>                       FB3_15  33   I/O     I
A40<17>                       FB3_17  34   I/O     I
A40<16>                       FB5_2   35   I/O     I
A40<15>                       FB5_5   36   I/O     I
A40<14>                       FB5_6   37   I/O     I
A40<13>                       FB5_8   39   I/O     I
A40<12>                       FB5_9   40   I/O     I
A40<11>                       FB5_11  41   I/O     I
A40<10>                       FB5_12  42   I/O     I
A40<9>                        FB5_14  43   I/O     I
A40<8>                        FB5_15  46   I/O     I
A40<7>                        FB5_17  49   I/O     I
A40<6>                        FB7_2   50   I/O     I
A40<5>                        FB7_5   52   I/O     I
A40<4>                        FB7_6   53   I/O     I
A40<3>                        FB7_8   54   I/O     I
A40<2>                        FB7_9   55   I/O     I
A40<1>                        FB7_11  56   I/O     I
A40<0>                        FB7_12  58   I/O     I
TS40                          FB8_12  70   I/O     I

Signal                        Loc     Pin  Pin     Pin     
Name                                  No.  Type    Use     
SIZ40<1>                      FB8_14  71   I/O     I
SIZ40<0>                      FB8_15  72   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               22/32
Number of signals used by logic mapping into function block:  22
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB1_1         (b)     (b)
CQ<1>                16      11<-   0   0     FB1_2   11    I/O     I
(unused)              0       0   /\5   0     FB1_3   12    I/O     I
CQ<3>                11       7<- /\1   0     FB1_4         (b)     (b)
(unused)              0       0   /\5   0     FB1_5   13    I/O     I
(unused)              0       0   /\2   3     FB1_6   14    I/O     (b)
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0   \/1   4     FB1_8   15    I/O     I
(unused)              0       0   \/5   0     FB1_9   16    I/O     I
CQ<4>                15      10<-   0   0     FB1_10        (b)     (b)
CQ<2>                11      10<- /\4   0     FB1_11  17    I/O     I
(unused)              0       0   /\5   0     FB1_12  18    I/O     I
(unused)              0       0   /\5   0     FB1_13        (b)     (b)
(unused)              0       0   \/5   0     FB1_14  19    I/O     I
(unused)              0       0   \/5   0     FB1_15  20    I/O     I
CQ<0>                25      20<-   0   0     FB1_16        (b)     (b)
(unused)              0       0   /\5   0     FB1_17  22    GCK/I/O GCK/I
(unused)              0       0   /\5   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$36     9: NQ<0>             16: RQ<6> 
  2: CQ<0>             10: NQ<1>             17: RQ<7> 
  3: CQ<1>             11: NQ<2>             18: RW_40 
  4: CQ<2>             12: RQ<2>             19: SCLK 
  5: CQ<3>             13: RQ<3>             20: SIZ40<0> 
  6: CQ<4>             14: RQ<4>             21: SIZ40<1> 
  7: CQ<5>             15: RQ<5>             22: TRANSFER_FB 
  8: INIT             

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
CQ<1>                .XXXXXX.XXXXXXXXXXXXXX.................. 20
CQ<3>                .XXXXXX.XXXXXXXXXXX..X.................. 18
CQ<4>                .XXXXXX.XXXXXXXXXXXXXX.................. 20
CQ<2>                .XXXXXX.XXXXXXXXX..XX................... 17
CQ<0>                XXXXXXXXXXXXXXXXXXXXXX.................. 22
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               21/33
Number of signals used by logic mapping into function block:  21
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   99    GSR/I/O GSR/I
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   1     GTS/I/O I
(unused)              0       0     0   5     FB2_6   2     GTS/I/O I
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   3     GTS/I/O I
SEL16M                1       0     0   4     FB2_9   4     GTS/I/O O
(unused)              0       0     0   5     FB2_10        (b)     
ARAM<2>               4       0     0   1     FB2_11  6     I/O     O
ARAM<5>               5       0     0   0     FB2_12  7     I/O     O
(unused)              0       0     0   5     FB2_13        (b)     
ARAM<3>               4       0     0   1     FB2_14  8     I/O     O
ARAM<4>               4       0     0   1     FB2_15  9     I/O     O
(unused)              0       0     0   5     FB2_16        (b)     
CLKEN                 0       0     0   5     FB2_17  10    I/O     O
$OpTx$DEC_UDQ0_OBUF$1
                      2       0     0   3     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$DEC_UDQ0_OBUF$0   8: A40<27>           15: A40<7> 
  2: A40<13>                 9: A40<28>           16: CQ<0> 
  3: A40<14>                10: A40<29>           17: CQ<1> 
  4: A40<15>                11: A40<30>           18: CQ<2> 
  5: A40<16>                12: A40<4>            19: CQ<3> 
  6: A40<25>                13: A40<5>            20: CQ<4> 
  7: A40<26>                14: A40<6>            21: CQ<5> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
SEL16M               .....XXXXXX............................. 6
ARAM<2>              .X.........X...XXXXXX................... 8
ARAM<5>              ....X.........XXXXXXX................... 8
ARAM<3>              ..X.........X..XXXXXX................... 8
ARAM<4>              ...X.........X.XXXXXX................... 8
CLKEN                ........................................ 0
$OpTx$DEC_UDQ0_OBUF$1 
                     X..............X.XXXX................... 6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               24/30
Number of signals used by logic mapping into function block:  24
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/1   4     FB3_1         (b)     (b)
TCI40                 7       2<-   0   0     FB3_2   23    GCK/I/O O
(unused)              0       0   /\1   4     FB3_3         (b)     (b)
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   24    I/O     I
(unused)              0       0     0   5     FB3_6   25    I/O     I
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   27    GCK/I/O 
(unused)              0       0     0   5     FB3_9   28    I/O     I
(unused)              0       0     0   5     FB3_10        (b)     
TRANSFER_FB           2       0     0   3     FB3_11  29    I/O     I
RQ<0>                 2       0     0   3     FB3_12  30    I/O     I
RQ<6>                 3       0     0   2     FB3_13        (b)     (b)
RQ<5>                 3       0     0   2     FB3_14  32    I/O     I
RQ<4>                 3       0     0   2     FB3_15  33    I/O     I
RQ<3>                 3       0     0   2     FB3_16        (b)     (b)
RQ<2>                 3       0     0   2     FB3_17  34    I/O     I
RQ<1>                 3       0     0   2     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A40<19>            9: A40<27>           17: RQ<2> 
  2: A40<20>           10: A40<28>           18: RQ<3> 
  3: A40<21>           11: A40<29>           19: RQ<4> 
  4: A40<22>           12: A40<30>           20: RQ<5> 
  5: A40<23>           13: C4MHZ             21: RQ<7>/RQ<7>_RSTF 
  6: A40<24>           14: ICACHE            22: TRANSFER_FB/TRANSFER_FB_RSTF 
  7: A40<25>           15: RQ<0>             23: TS40 
  8: A40<26>           16: RQ<1>             24: TT40_1 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
TCI40                XXXXXXXXXXXX.X.......................... 13
TRANSFER_FB          .......XXXXX.........XXX................ 8
RQ<0>                ............X.......X................... 2
RQ<6>                ............X.XXXXXXX................... 8
RQ<5>                ............X.XXXXX.X................... 7
RQ<4>                ............X.XXXX..X................... 6
RQ<3>                ............X.XXX...X................... 5
RQ<2>                ............X.XX....X................... 4
RQ<1>                ............X.X.....X................... 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               22/32
Number of signals used by logic mapping into function block:  22
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
BA0                   1       0     0   4     FB4_2   87    I/O     O
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
ARAM<11>              2       0     0   3     FB4_5   89    I/O     O
BA1                   1       0     0   4     FB4_6   90    I/O     O
(unused)              0       0     0   5     FB4_7         (b)     
ARAM<9>               2       0     0   3     FB4_8   91    I/O     O
ARAM<10>              5       0     0   0     FB4_9   92    I/O     O
$OpTx$FX_DC$36        2       0     0   3     FB4_10        (b)     (b)
ARAM<8>               4       0     0   1     FB4_11  93    I/O     O
ARAM<0>               4       0     0   1     FB4_12  94    I/O     O
TRANSFER_FB/TRANSFER_FB_RSTF
                      3       0     0   2     FB4_13        (b)     (b)
ARAM<7>               4       0     0   1     FB4_14  95    I/O     O
ARAM<1>               5       0     0   0     FB4_15  96    I/O     O
RQ<7>/RQ<7>_RSTF      3       0     0   2     FB4_16        (b)     (b)
ARAM<6>               4       0   \/1   0     FB4_17  97    I/O     O
NQ<0>/NQ<0>_RSTF__$INT
                      6       1<-   0   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A40<10>            9: A40<22>           16: CQ<0> 
  2: A40<11>           10: A40<23>           17: CQ<1> 
  3: A40<12>           11: A40<24>           18: CQ<2> 
  4: A40<17>           12: A40<2>            19: CQ<3> 
  5: A40<18>           13: A40<3>            20: CQ<4> 
  6: A40<19>           14: A40<8>            21: CQ<5> 
  7: A40<20>           15: A40<9>            22: RESET 
  8: A40<21>          

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
BA0                  .........X.............................. 1
ARAM<11>             ........X......XXXXXX................... 7
BA1                  ..........X............................. 1
ARAM<9>              ......X........XXXXXX................... 7
ARAM<10>             .......X.......XXXXXX................... 7
$OpTx$FX_DC$36       ................XX...................... 2
ARAM<8>              X....X.........XXXXXX................... 8
ARAM<0>              .X.........X...XXXXXX................... 8
TRANSFER_FB/TRANSFER_FB_RSTF 
                     ...............XXXXXXX.................. 7
ARAM<7>              ....X.........XXXXXXX................... 8
ARAM<1>              ..X.........X..XXXXXX................... 8
RQ<7>/RQ<7>_RSTF     ...............XXXXXXX.................. 7
ARAM<6>              ...X.........X.XXXXXX................... 8
NQ<0>/NQ<0>_RSTF__$INT 
                     ...............XXXXXXX.................. 7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               9/45
Number of signals used by logic mapping into function block:  9
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB5_1         (b)     
(unused)              0       0     0   5     FB5_2   35    I/O     I
(unused)              0       0     0   5     FB5_3         (b)     
(unused)              0       0     0   5     FB5_4         (b)     
(unused)              0       0     0   5     FB5_5   36    I/O     I
(unused)              0       0     0   5     FB5_6   37    I/O     I
(unused)              0       0     0   5     FB5_7         (b)     
(unused)              0       0     0   5     FB5_8   39    I/O     I
(unused)              0       0     0   5     FB5_9   40    I/O     I
(unused)              0       0     0   5     FB5_10        (b)     
(unused)              0       0     0   5     FB5_11  41    I/O     I
(unused)              0       0     0   5     FB5_12  42    I/O     I
(unused)              0       0     0   5     FB5_13        (b)     
(unused)              0       0     0   5     FB5_14  43    I/O     I
(unused)              0       0     0   5     FB5_15  46    I/O     I
(unused)              0       0     0   5     FB5_16        (b)     
(unused)              0       0     0   5     FB5_17  49    I/O     I
RQ<7>                 3       0     0   2     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: C4MHZ              4: RQ<2>              7: RQ<5> 
  2: RQ<0>              5: RQ<3>              8: RQ<6> 
  3: RQ<1>              6: RQ<4>              9: RQ<7>/RQ<7>_RSTF 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
RQ<7>                XXXXXXXXX............................... 9
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               18/36
Number of signals used by logic mapping into function block:  18
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB6_1         (b)     (b)
UDQ1                 15      10<-   0   0     FB6_2   74    I/O     O
(unused)              0       0   \/5   0     FB6_3         (b)     (b)
(unused)              0       0   \/5   0     FB6_4         (b)     (b)
LDQ0                 15      10<-   0   0     FB6_5   76    I/O     O
UDQ0                  2       0   \/3   0     FB6_6   77    I/O     O
(unused)              0       0   \/5   0     FB6_7         (b)     (b)
CE_B0                13       8<-   0   0     FB6_8   78    I/O     O
CE_B1                13       8<-   0   0     FB6_9   79    I/O     O
(unused)              0       0   /\5   0     FB6_10        (b)     (b)
WE                    7       5<- /\3   0     FB6_11  80    I/O     O
CAS                   6       6<- /\5   0     FB6_12  81    I/O     O
(unused)              0       0   /\5   0     FB6_13        (b)     (b)
CLK_RAM               9       5<- /\1   0     FB6_14  82    I/O     O
RAS                   9       9<- /\5   0     FB6_15  85    I/O     O
(unused)              0       0   /\5   0     FB6_16        (b)     (b)
(unused)              0       0   /\4   1     FB6_17  86    I/O     (b)
(unused)              0       0   \/5   0     FB6_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$DEC_UDQ0_OBUF$1   7: A40<28>           13: CQ<2> 
  2: A40<0>                  8: A40<29>           14: CQ<3> 
  3: A40<1>                  9: A40<30>           15: CQ<4> 
  4: A40<25>                10: CLK_RAMC          16: CQ<5> 
  5: A40<26>                11: CQ<0>             17: SIZ40<0> 
  6: A40<27>                12: CQ<1>             18: SIZ40<1> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
UDQ1                 .XX.......XXXXXXXX...................... 10
LDQ0                 .XX.......XXXXXXXX...................... 10
UDQ0                 X..........XXXXX........................ 6
CE_B0                ...XXXXXX.XXXXXX........................ 12
CE_B1                ...XXXXXX.XXXXXX........................ 12
WE                   ..........XXXXXX........................ 6
CAS                  ..........XXXXXX........................ 6
CLK_RAM              .........XXXXXXX........................ 7
RAS                  ..........XXXXXX........................ 6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB7_1         (b)     
(unused)              0       0     0   5     FB7_2   50    I/O     I
(unused)              0       0     0   5     FB7_3         (b)     
(unused)              0       0     0   5     FB7_4         (b)     
(unused)              0       0     0   5     FB7_5   52    I/O     I
(unused)              0       0     0   5     FB7_6   53    I/O     I
(unused)              0       0     0   5     FB7_7         (b)     
(unused)              0       0     0   5     FB7_8   54    I/O     I
(unused)              0       0     0   5     FB7_9   55    I/O     I
(unused)              0       0     0   5     FB7_10        (b)     
(unused)              0       0     0   5     FB7_11  56    I/O     I
(unused)              0       0     0   5     FB7_12  58    I/O     I
(unused)              0       0     0   5     FB7_13        (b)     
(unused)              0       0     0   5     FB7_14  59    I/O     
(unused)              0       0     0   5     FB7_15  60    I/O     
(unused)              0       0     0   5     FB7_16        (b)     
(unused)              0       0     0   5     FB7_17  61    I/O     
(unused)              0       0     0   5     FB7_18        (b)     
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               20/34
Number of signals used by logic mapping into function block:  20
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
CQ<5>                 5       0     0   0     FB8_1         (b)     (b)
(unused)              0       0   \/5   0     FB8_2   63    I/O     (b)
NQ<0>                 7       5<- \/3   0     FB8_3         (b)     (b)
NQ<2>                13       8<-   0   0     FB8_4         (b)     (b)
(unused)              0       0   /\5   0     FB8_5   64    I/O     (b)
LE_RAM                0       0   \/4   1     FB8_6   65    I/O     O
NQ<1>                13       8<-   0   0     FB8_7         (b)     (b)
OERAM_40              5       4<- /\4   0     FB8_8   66    I/O     O
OE40_RAM              5       4<- /\4   0     FB8_9   67    I/O     O
(unused)              0       0   /\4   1     FB8_10        (b)     (b)
TA40                  8       3<-   0   0     FB8_11  68    I/O     O
(unused)              0       0   /\3   2     FB8_12  70    I/O     I
(unused)              0       0   \/5   0     FB8_13        (b)     (b)
$OpTx$DEC_UDQ0_OBUF$0
                     13       8<-   0   0     FB8_14  71    I/O     I
(unused)              0       0   /\3   2     FB8_15  72    I/O     I
(unused)              0       0   \/5   0     FB8_16        (b)     (b)
LDQ1                 15      10<-   0   0     FB8_17  73    I/O     O
(unused)              0       0   /\5   0     FB8_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A40<0>             8: CQ<0>             15: NQ<0>/NQ<0>_RSTF__$INT 
  2: A40<1>             9: CQ<1>             16: NQ<1> 
  3: A40<26>           10: CQ<2>             17: NQ<2> 
  4: A40<27>           11: CQ<3>             18: RW_40 
  5: A40<28>           12: CQ<4>             19: SIZ40<0> 
  6: A40<29>           13: CQ<5>             20: SIZ40<1> 
  7: A40<30>           14: NQ<0>            

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
CQ<5>                .......XXXXXXX.XX.XX.................... 11
NQ<0>                .......XXXXXXXX......................... 8
NQ<2>                .......XXXXXXXXXX....................... 10
LE_RAM               ........................................ 0
NQ<1>                .......XXXXXXXXX........................ 9
OERAM_40             ..XXXXX.XXXXX....X...................... 11
OE40_RAM             ..XXXXXXXXXXX....X...................... 12
TA40                 ..XXXXXXXXXXX........................... 11
$OpTx$DEC_UDQ0_OBUF$0 
                     XX.....XXXXXX.....XX.................... 10
LDQ1                 XX.....XXXXXX.....XX.................... 10
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$DEC_UDQ0_OBUF$0 <= ((CQ(2) AND NOT CQ(1) AND NOT CQ(5))
	OR (CQ(2) AND NOT CQ(4) AND NOT CQ(5))
	OR (NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5))
	OR (NOT CQ(2) AND CQ(0) AND CQ(1) AND NOT CQ(3) AND CQ(4))
	OR (NOT CQ(2) AND NOT CQ(3) AND CQ(4) AND A40(0) AND NOT SIZ40(1) AND 
	SIZ40(0))
	OR (CQ(2) AND CQ(0) AND CQ(3) AND NOT CQ(5))
	OR (CQ(2) AND NOT CQ(0) AND NOT CQ(3) AND NOT CQ(5))
	OR (NOT CQ(0) AND NOT CQ(1) AND NOT CQ(3) AND NOT CQ(5))
	OR (NOT CQ(3) AND NOT CQ(5) AND NOT A40(1) AND SIZ40(1) AND NOT SIZ40(0))
	OR (NOT CQ(3) AND NOT CQ(5) AND NOT A40(1) AND NOT SIZ40(1) AND SIZ40(0))
	OR (NOT CQ(3) AND NOT CQ(5) AND A40(0) AND NOT SIZ40(1) AND SIZ40(0))
	OR (NOT CQ(2) AND NOT CQ(3) AND CQ(4) AND NOT A40(1) AND SIZ40(1) AND 
	NOT SIZ40(0))
	OR (NOT CQ(2) AND NOT CQ(3) AND CQ(4) AND NOT A40(1) AND NOT SIZ40(1) AND 
	SIZ40(0)));


$OpTx$DEC_UDQ0_OBUF$1 <= (($OpTx$DEC_UDQ0_OBUF$0)
	OR (NOT CQ(2) AND CQ(0) AND NOT CQ(3) AND CQ(4) AND CQ(5)));


$OpTx$FX_DC$36 <= NOT (CQ(2)
	 XOR 
$OpTx$FX_DC$36 <= NOT (CQ(1));

FDCPE_ARAM0: FDCPE port map (ARAM(0),ARAM_D(0),CLK_RAMC,NOT RESET,'0');
ARAM_D(0) <= ((CQ(2) AND CQ(0) AND CQ(1) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND 
	A40(11))
	OR (CQ(2) AND CQ(0) AND CQ(1) AND NOT CQ(3) AND CQ(4) AND NOT CQ(5) AND 
	A40(2))
	OR (CQ(2) AND NOT CQ(0) AND NOT CQ(1) AND CQ(3) AND CQ(4) AND NOT CQ(5) AND 
	A40(11))
	OR (NOT CQ(2) AND NOT CQ(0) AND CQ(1) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND 
	A40(2)));

FDCPE_ARAM1: FDCPE port map (ARAM(1),ARAM_D(1),CLK_RAMC,NOT RESET,'0');
ARAM_D(1) <= ((CQ(2) AND CQ(0) AND CQ(1) AND NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5))
	OR (CQ(2) AND CQ(0) AND CQ(1) AND NOT CQ(3) AND NOT CQ(5) AND 
	A40(3))
	OR (CQ(2) AND CQ(0) AND CQ(1) AND NOT CQ(4) AND NOT CQ(5) AND 
	A40(12))
	OR (CQ(2) AND NOT CQ(0) AND NOT CQ(1) AND CQ(3) AND CQ(4) AND NOT CQ(5) AND 
	A40(12))
	OR (NOT CQ(2) AND NOT CQ(0) AND CQ(1) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND 
	A40(3)));

FDCPE_ARAM2: FDCPE port map (ARAM(2),ARAM_D(2),CLK_RAMC,NOT RESET,'0');
ARAM_D(2) <= ((CQ(2) AND CQ(0) AND CQ(1) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND 
	A40(13))
	OR (CQ(2) AND CQ(0) AND CQ(1) AND NOT CQ(3) AND CQ(4) AND NOT CQ(5) AND 
	A40(4))
	OR (CQ(2) AND NOT CQ(0) AND NOT CQ(1) AND CQ(3) AND CQ(4) AND NOT CQ(5) AND 
	A40(13))
	OR (NOT CQ(2) AND NOT CQ(0) AND CQ(1) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND 
	A40(4)));

FDCPE_ARAM3: FDCPE port map (ARAM(3),ARAM_D(3),CLK_RAMC,NOT RESET,'0');
ARAM_D(3) <= ((CQ(2) AND CQ(0) AND CQ(1) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND 
	A40(14))
	OR (CQ(2) AND CQ(0) AND CQ(1) AND NOT CQ(3) AND CQ(4) AND NOT CQ(5) AND 
	A40(5))
	OR (CQ(2) AND NOT CQ(0) AND NOT CQ(1) AND CQ(3) AND CQ(4) AND NOT CQ(5) AND 
	A40(14))
	OR (NOT CQ(2) AND NOT CQ(0) AND CQ(1) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND 
	A40(5)));

FDCPE_ARAM4: FDCPE port map (ARAM(4),ARAM_D(4),CLK_RAMC,NOT RESET,'0');
ARAM_D(4) <= ((CQ(2) AND CQ(0) AND CQ(1) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND 
	A40(15))
	OR (CQ(2) AND CQ(0) AND CQ(1) AND NOT CQ(3) AND CQ(4) AND NOT CQ(5) AND 
	A40(6))
	OR (CQ(2) AND NOT CQ(0) AND NOT CQ(1) AND CQ(3) AND CQ(4) AND NOT CQ(5) AND 
	A40(15))
	OR (NOT CQ(2) AND NOT CQ(0) AND CQ(1) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND 
	A40(6)));

FDCPE_ARAM5: FDCPE port map (ARAM(5),ARAM_D(5),CLK_RAMC,NOT RESET,'0');
ARAM_D(5) <= ((CQ(2) AND CQ(0) AND CQ(1) AND NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5))
	OR (CQ(2) AND CQ(0) AND CQ(1) AND NOT CQ(3) AND NOT CQ(5) AND 
	A40(7))
	OR (CQ(2) AND CQ(0) AND CQ(1) AND NOT CQ(4) AND NOT CQ(5) AND 
	A40(16))
	OR (CQ(2) AND NOT CQ(0) AND NOT CQ(1) AND CQ(3) AND CQ(4) AND NOT CQ(5) AND 
	A40(16))
	OR (NOT CQ(2) AND NOT CQ(0) AND CQ(1) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND 
	A40(7)));

FDCPE_ARAM6: FDCPE port map (ARAM(6),ARAM_D(6),CLK_RAMC,NOT RESET,'0');
ARAM_D(6) <= ((CQ(2) AND CQ(0) AND CQ(1) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND 
	A40(17))
	OR (CQ(2) AND CQ(0) AND CQ(1) AND NOT CQ(3) AND CQ(4) AND NOT CQ(5) AND 
	A40(8))
	OR (CQ(2) AND NOT CQ(0) AND NOT CQ(1) AND CQ(3) AND CQ(4) AND NOT CQ(5) AND 
	A40(17))
	OR (NOT CQ(2) AND NOT CQ(0) AND CQ(1) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND 
	A40(8)));

FDCPE_ARAM7: FDCPE port map (ARAM(7),ARAM_D(7),CLK_RAMC,NOT RESET,'0');
ARAM_D(7) <= ((CQ(2) AND CQ(0) AND CQ(1) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND 
	A40(18))
	OR (CQ(2) AND CQ(0) AND CQ(1) AND NOT CQ(3) AND CQ(4) AND NOT CQ(5) AND 
	A40(9))
	OR (CQ(2) AND NOT CQ(0) AND NOT CQ(1) AND CQ(3) AND CQ(4) AND NOT CQ(5) AND 
	A40(18))
	OR (NOT CQ(2) AND NOT CQ(0) AND CQ(1) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND 
	A40(9)));

FDCPE_ARAM8: FDCPE port map (ARAM(8),ARAM_D(8),CLK_RAMC,NOT RESET,'0');
ARAM_D(8) <= ((A40(19) AND CQ(2) AND CQ(0) AND CQ(1) AND CQ(3) AND 
	NOT CQ(4) AND NOT CQ(5))
	OR (A40(19) AND CQ(2) AND NOT CQ(0) AND NOT CQ(1) AND CQ(3) AND 
	CQ(4) AND NOT CQ(5))
	OR (CQ(2) AND CQ(0) AND CQ(1) AND NOT CQ(3) AND CQ(4) AND NOT CQ(5) AND 
	A40(10))
	OR (NOT CQ(2) AND NOT CQ(0) AND CQ(1) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND 
	A40(10)));

FDCPE_ARAM9: FDCPE port map (ARAM(9),ARAM_D(9),CLK_RAMC,NOT RESET,'0');
ARAM_D(9) <= ((A40(20) AND CQ(2) AND CQ(0) AND CQ(1) AND CQ(3) AND 
	NOT CQ(4) AND NOT CQ(5))
	OR (A40(20) AND CQ(2) AND NOT CQ(0) AND NOT CQ(1) AND CQ(3) AND 
	CQ(4) AND NOT CQ(5)));

FDCPE_ARAM10: FDCPE port map (ARAM(10),ARAM_D(10),CLK_RAMC,NOT RESET,'0');
ARAM_D(10) <= ((A40(21) AND CQ(2) AND CQ(0) AND CQ(1) AND CQ(3) AND 
	NOT CQ(5))
	OR (CQ(2) AND CQ(0) AND CQ(1) AND CQ(3) AND CQ(4) AND NOT CQ(5))
	OR (NOT CQ(2) AND CQ(0) AND CQ(1) AND NOT CQ(3) AND CQ(4) AND CQ(5))
	OR (NOT CQ(2) AND CQ(0) AND NOT CQ(1) AND NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5))
	OR (A40(21) AND CQ(2) AND NOT CQ(0) AND NOT CQ(1) AND CQ(3) AND 
	CQ(4) AND NOT CQ(5)));

FDCPE_ARAM11: FDCPE port map (ARAM(11),ARAM_D(11),CLK_RAMC,NOT RESET,'0');
ARAM_D(11) <= ((A40(22) AND CQ(2) AND CQ(0) AND CQ(1) AND CQ(3) AND 
	NOT CQ(4) AND NOT CQ(5))
	OR (A40(22) AND CQ(2) AND NOT CQ(0) AND NOT CQ(1) AND CQ(3) AND 
	CQ(4) AND NOT CQ(5)));

FDCPE_BA0: FDCPE port map (BA0,A40(23),CLK_RAMC,'0',NOT RESET);

FDCPE_BA1: FDCPE port map (BA1,A40(24),CLK_RAMC,'0',NOT RESET);

FDCPE_CAS: FDCPE port map (CAS,CAS_D,CLK_RAMC,'0',NOT RESET);
CAS_D <= ((CLK_RAM_OBUF.EXP)
	OR (CQ(2) AND CQ(5))
	OR (CQ(3) AND CQ(5))
	OR (NOT CQ(4) AND CQ(5))
	OR (CQ(2) AND CQ(0) AND CQ(1) AND NOT CQ(3))
	OR (NOT CQ(2) AND NOT CQ(0) AND CQ(1) AND NOT CQ(4)));

FDCPE_CE_B0: FDCPE port map (CE_B0,CE_B0_D,CLK_RAMC,'0',NOT RESET);
CE_B0_D <= ((UDQ0_OBUF.EXP)
	OR (CQ(2) AND CQ(5))
	OR (CQ(3) AND CQ(5))
	OR (NOT CQ(4) AND CQ(5))
	OR (CQ(0) AND CQ(1) AND CQ(5))
	OR (CQ(1) AND NOT CQ(3) AND NOT CQ(4))
	OR (A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
	NOT A40(26) AND NOT A40(25) AND NOT CQ(2) AND CQ(3))
	OR (A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
	NOT A40(26) AND NOT A40(25) AND CQ(1) AND NOT CQ(5))
	OR (A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
	NOT A40(26) AND NOT A40(25) AND NOT CQ(1) AND CQ(5))
	OR (A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
	NOT A40(26) AND NOT A40(25) AND NOT CQ(0) AND CQ(4) AND NOT CQ(5))
	OR (A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
	NOT A40(26) AND NOT A40(25) AND NOT CQ(3) AND CQ(4) AND NOT CQ(5)));

FDCPE_CE_B1: FDCPE port map (CE_B1,CE_B1_D,CLK_RAMC,'0',NOT RESET);
CE_B1_D <= ((WE_OBUF.EXP)
	OR (CQ(2) AND CQ(5))
	OR (CQ(3) AND CQ(5))
	OR (NOT CQ(4) AND CQ(5))
	OR (CQ(0) AND CQ(1) AND CQ(5))
	OR (CQ(1) AND NOT CQ(3) AND NOT CQ(4))
	OR (A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
	NOT A40(26) AND A40(25) AND NOT CQ(2) AND CQ(3))
	OR (A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
	NOT A40(26) AND A40(25) AND CQ(1) AND NOT CQ(5))
	OR (A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
	NOT A40(26) AND A40(25) AND NOT CQ(1) AND CQ(5))
	OR (A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
	NOT A40(26) AND A40(25) AND NOT CQ(0) AND CQ(4) AND NOT CQ(5))
	OR (A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
	NOT A40(26) AND A40(25) AND NOT CQ(3) AND CQ(4) AND NOT CQ(5)));


CLKEN <= '1';


CLK_RAM <= NOT (((CLK_RAMC)
	OR (NOT CQ(0) AND NOT CQ(1) AND CQ(5))
	OR (CQ(2) AND CQ(0) AND CQ(1) AND CQ(3) AND CQ(4))
	OR (NOT CQ(2) AND CQ(0) AND NOT CQ(1) AND CQ(4) AND NOT CQ(5))
	OR (NOT CQ(2) AND NOT CQ(0) AND CQ(1) AND CQ(4) AND NOT CQ(5))
	OR (NOT CQ(2) AND NOT CQ(0) AND NOT CQ(1) AND CQ(3) AND NOT CQ(4))
	OR (CQ(2) AND CQ(5))
	OR (CQ(3) AND CQ(5))
	OR (NOT CQ(4) AND CQ(5))));

FDCPE_CQ0: FDCPE port map (CQ(0),CQ_D(0),CLK_RAMC,NOT RESET,'0');
CQ_D(0) <= ((EXP18_.EXP)
	OR (CQ(2) AND NOT CQ(0) AND CQ(1) AND CQ(4) AND NOT CQ(5) AND 
	NOT SIZ40(0))
	OR (CQ(2) AND NOT CQ(0) AND NOT CQ(1) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5))
	OR (CQ(2) AND NOT CQ(1) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND NOT NQ(1))
	OR (CQ(2) AND NOT CQ(1) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND NOT NQ(2))
	OR (NOT CQ(2) AND NOT CQ(1) AND NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND INIT)
	OR (EXP21_.EXP)
	OR (CQ(2) AND NOT CQ(0) AND CQ(1) AND CQ(4) AND NOT CQ(5) AND 
	NOT SIZ40(1))
	OR (NOT CQ(2) AND CQ(0) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND 
	NOT SIZ40(1))
	OR (NOT CQ(2) AND CQ(0) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND 
	NOT SIZ40(0))
	OR (CQ(2) AND CQ(0) AND NOT CQ(1) AND NOT CQ(5) AND NOT NQ(1) AND NOT NQ(2) AND 
	NOT NQ(0))
	OR (CQ(0) AND NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND NOT NQ(1) AND NOT NQ(2) AND 
	NOT NQ(0))
	OR (CQ(3) AND CQ(4) AND NOT CQ(5) AND $OpTx$FX_DC$36)
	OR (NOT CQ(3) AND CQ(4) AND NOT CQ(5) AND NOT $OpTx$FX_DC$36)
	OR (NOT CQ(2) AND CQ(1) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5))
	OR (NOT CQ(2) AND NOT CQ(1) AND NOT CQ(3) AND CQ(4) AND CQ(5))
	OR (CQ(0) AND NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND $OpTx$FX_DC$36));

FDCPE_CQ1: FDCPE port map (CQ(1),CQ_D(1),CLK_RAMC,NOT RESET,'0');
CQ_D(1) <= ((NOT CQ(2) AND NOT CQ(0) AND CQ(1) AND NOT CQ(5))
	OR (NOT CQ(0) AND CQ(1) AND CQ(3) AND NOT CQ(5))
	OR (CQ(2) AND CQ(1) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5))
	OR (NOT CQ(2) AND CQ(0) AND CQ(3) AND CQ(4) AND NOT CQ(5))
	OR (NOT CQ(2) AND CQ(0) AND NOT CQ(3) AND CQ(4) AND CQ(5))
	OR (CQ(3).EXP)
	OR (CQ(2) AND CQ(0) AND NOT CQ(3) AND CQ(4) AND NOT CQ(5))
	OR (NOT CQ(2) AND CQ(0) AND NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5))
	OR (CQ(2) AND NOT CQ(0) AND NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND NOT RQ(3) AND 
	NOT RQ(6) AND NOT RQ(7) AND RW_40 AND TRANSFER_FB AND NOT SCLK)
	OR (CQ(2) AND NOT CQ(0) AND NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND NOT RQ(5) AND 
	NOT RQ(6) AND NOT RQ(7) AND RW_40 AND TRANSFER_FB AND NOT SCLK)
	OR (CQ(2) AND NOT CQ(0) AND NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND NOT RQ(2) AND 
	NOT RQ(6) AND NOT RQ(7) AND RW_40 AND TRANSFER_FB AND NOT SCLK)
	OR (NOT CQ(0) AND CQ(1) AND NOT CQ(4) AND NOT CQ(5))
	OR (NOT CQ(0) AND CQ(1) AND NOT CQ(5) AND SIZ40(1) AND SIZ40(0))
	OR (NOT CQ(2) AND CQ(0) AND NOT CQ(1) AND CQ(3) AND NOT CQ(5) AND 
	NOT SIZ40(1))
	OR (NOT CQ(2) AND CQ(0) AND NOT CQ(1) AND CQ(3) AND NOT CQ(5) AND 
	NOT SIZ40(0))
	OR (NOT CQ(2) AND CQ(1) AND NOT CQ(3) AND CQ(4) AND CQ(5) AND NOT NQ(1) AND 
	NOT NQ(2) AND NOT NQ(0)));

FTCPE_CQ2: FTCPE port map (CQ(2),CQ_T(2),CLK_RAMC,NOT RESET,'0');
CQ_T(2) <= ((EXP17_.EXP)
	OR (CQ(2) AND NOT CQ(0) AND CQ(1) AND CQ(3) AND NOT CQ(4))
	OR (CQ(2) AND NOT CQ(0) AND CQ(1) AND NOT CQ(3) AND CQ(4))
	OR (NOT CQ(2) AND NOT CQ(0) AND CQ(1) AND CQ(3) AND CQ(4) AND NOT CQ(5))
	OR (NOT CQ(0) AND CQ(1) AND NOT CQ(3) AND CQ(4) AND CQ(5) AND NQ(1))
	OR (NOT CQ(0) AND CQ(1) AND NOT CQ(3) AND CQ(4) AND CQ(5) AND NQ(2))
	OR (CQ(2) AND CQ(5)));

FDCPE_CQ3: FDCPE port map (CQ(3),CQ_D(3),CLK_RAMC,NOT RESET,'0');
CQ_D(3) <= ((EXP13_.EXP)
	OR (CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND NOT NQ(2))
	OR (CQ(2) AND NOT CQ(0) AND NOT CQ(1) AND NOT CQ(4) AND NOT CQ(5) AND RQ(6))
	OR (CQ(2) AND NOT CQ(0) AND NOT CQ(1) AND NOT CQ(4) AND NOT CQ(5) AND RQ(7))
	OR (CQ(0) AND CQ(3) AND NOT CQ(5) AND NOT NQ(1) AND NOT NQ(2) AND NOT NQ(0))
	OR (CQ(2) AND NOT CQ(0) AND NOT CQ(1) AND NOT CQ(4) AND NOT CQ(5) AND NOT RW_40 AND 
	TRANSFER_FB AND SCLK)
	OR (NOT CQ(2) AND CQ(3) AND NOT CQ(5))
	OR (CQ(1) AND CQ(3) AND NOT CQ(5))
	OR (NOT CQ(0) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5))
	OR (CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND NOT NQ(1)));

FDCPE_CQ4: FDCPE port map (CQ(4),CQ_D(4),CLK_RAMC,NOT RESET,'0');
CQ_D(4) <= ((EXP14_.EXP)
	OR (NOT CQ(2) AND NOT CQ(1) AND NOT CQ(3) AND CQ(4))
	OR (NOT CQ(2) AND NOT CQ(0) AND NOT CQ(1) AND CQ(3) AND NOT CQ(5))
	OR (NOT CQ(2) AND NOT CQ(1) AND CQ(3) AND NOT CQ(5) AND NOT SIZ40(1))
	OR (NOT CQ(2) AND NOT CQ(1) AND CQ(3) AND NOT CQ(5) AND NOT SIZ40(0))
	OR (CQ(4) AND NOT CQ(5) AND NOT NQ(1) AND NOT NQ(2) AND NOT NQ(0))
	OR (NOT CQ(2) AND NOT CQ(3) AND CQ(4) AND NOT NQ(1) AND NOT NQ(2) AND NOT NQ(0))
	OR (CQ(2) AND NOT CQ(0) AND NOT CQ(1) AND NOT CQ(3) AND NOT CQ(5) AND NOT RQ(3) AND 
	NOT RQ(6) AND NOT RQ(7) AND NOT RW_40 AND TRANSFER_FB AND SCLK)
	OR (CQ(2) AND NOT CQ(0) AND NOT CQ(1) AND NOT CQ(3) AND NOT CQ(5) AND NOT RQ(5) AND 
	NOT RQ(6) AND NOT RQ(7) AND NOT RW_40 AND TRANSFER_FB AND SCLK)
	OR (CQ(2) AND NOT CQ(0) AND NOT CQ(1) AND NOT CQ(3) AND NOT CQ(5) AND NOT RQ(2) AND 
	NOT RQ(6) AND NOT RQ(7) AND NOT RW_40 AND TRANSFER_FB AND SCLK)
	OR (NOT CQ(2) AND CQ(4) AND NOT CQ(5))
	OR (NOT CQ(0) AND CQ(4) AND NOT CQ(5))
	OR (CQ(1) AND CQ(4) AND NOT CQ(5))
	OR (NOT CQ(3) AND CQ(4) AND NOT CQ(5))
	OR (NOT CQ(2) AND CQ(0) AND NOT CQ(3) AND CQ(4)));

FDCPE_CQ5: FDCPE port map (CQ(5),CQ_D(5),CLK_RAMC,NOT RESET,'0');
CQ_D(5) <= ((NOT CQ(2) AND CQ(0) AND NOT CQ(3) AND CQ(4) AND CQ(5))
	OR (NOT CQ(2) AND NOT CQ(0) AND NOT CQ(1) AND NOT CQ(3) AND CQ(4))
	OR (CQ(2) AND NOT CQ(0) AND CQ(1) AND NOT CQ(3) AND CQ(4) AND NOT CQ(5) AND 
	NOT SIZ40(1))
	OR (CQ(2) AND NOT CQ(0) AND CQ(1) AND NOT CQ(3) AND CQ(4) AND NOT CQ(5) AND 
	NOT SIZ40(0))
	OR (NOT CQ(2) AND NOT CQ(3) AND CQ(4) AND CQ(5) AND NOT NQ(1) AND NOT NQ(2) AND 
	NOT NQ(0)));































































FDCPE_LDQ0: FDCPE port map (LDQ0,LDQ0_D,CLK_RAMC,'0',NOT RESET);
LDQ0_D <= ((EXP25_.EXP)
	OR (CQ(2) AND NOT CQ(1) AND NOT CQ(5))
	OR (CQ(2) AND NOT CQ(4) AND NOT CQ(5))
	OR (NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5))
	OR (NOT CQ(2) AND CQ(0) AND CQ(1) AND NOT CQ(3) AND CQ(4))
	OR (NOT CQ(2) AND NOT CQ(3) AND CQ(4) AND NOT A40(0) AND NOT SIZ40(1) AND 
	SIZ40(0))
	OR (NOT CQ(3) AND NOT CQ(5) AND NOT A40(1) AND SIZ40(1) AND NOT SIZ40(0))
	OR (NOT CQ(3) AND NOT CQ(5) AND NOT A40(1) AND NOT SIZ40(1) AND SIZ40(0))
	OR (NOT CQ(3) AND NOT CQ(5) AND NOT A40(0) AND NOT SIZ40(1) AND SIZ40(0))
	OR (NOT CQ(2) AND NOT CQ(3) AND CQ(4) AND NOT A40(1) AND SIZ40(1) AND 
	NOT SIZ40(0))
	OR (NOT CQ(2) AND NOT CQ(3) AND CQ(4) AND NOT A40(1) AND NOT SIZ40(1) AND 
	SIZ40(0)));

FDCPE_LDQ1: FDCPE port map (LDQ1,LDQ1_D,CLK_RAMC,'0',NOT RESET);
LDQ1_D <= ((CQ(2) AND NOT CQ(1) AND NOT CQ(5))
	OR (CQ(2) AND NOT CQ(4) AND NOT CQ(5))
	OR (NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5))
	OR (NOT CQ(2) AND CQ(0) AND CQ(1) AND NOT CQ(3) AND CQ(4))
	OR (NOT CQ(2) AND NOT CQ(3) AND CQ(4) AND A40(1) AND NOT SIZ40(1) AND 
	SIZ40(0))
	OR (CQ(2) AND CQ(0) AND CQ(3) AND NOT CQ(5))
	OR (CQ(2) AND NOT CQ(0) AND NOT CQ(3) AND NOT CQ(5))
	OR (NOT CQ(0) AND NOT CQ(1) AND NOT CQ(3) AND NOT CQ(5))
	OR (NOT CQ(2) AND CQ(0) AND NOT CQ(3) AND CQ(4) AND CQ(5))
	OR (NOT CQ(2) AND CQ(1) AND NOT CQ(3) AND CQ(4) AND CQ(5))
	OR (NOT CQ(3) AND NOT CQ(5) AND A40(1) AND SIZ40(1) AND NOT SIZ40(0))
	OR (NOT CQ(3) AND NOT CQ(5) AND A40(1) AND NOT SIZ40(1) AND SIZ40(0))
	OR (NOT CQ(3) AND NOT CQ(5) AND NOT A40(0) AND NOT SIZ40(1) AND SIZ40(0))
	OR (NOT CQ(2) AND NOT CQ(3) AND CQ(4) AND A40(1) AND SIZ40(1) AND 
	NOT SIZ40(0))
	OR (NOT CQ(2) AND NOT CQ(3) AND CQ(4) AND NOT A40(0) AND NOT SIZ40(1) AND 
	SIZ40(0)));


LE_RAM <= '0';


NQ(0)/NQ(0)_RSTF__$INT <= ((RESET AND NOT CQ(2) AND CQ(0) AND CQ(1) AND NOT CQ(3) AND NOT CQ(4) AND 
	NOT CQ(5))
	OR (RESET AND CQ(2) AND CQ(0) AND NOT CQ(1) AND CQ(3) AND NOT CQ(5))
	OR (RESET AND CQ(2) AND CQ(0) AND NOT CQ(1) AND NOT CQ(4) AND NOT CQ(5))
	OR (RESET AND CQ(2) AND NOT CQ(0) AND NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5))
	OR (RESET AND NOT CQ(0) AND NOT CQ(1) AND NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5))
	OR (RESET AND NOT CQ(2) AND NOT CQ(0) AND CQ(1) AND NOT CQ(3) AND CQ(4) AND 
	CQ(5)));

FDCPE_NQ0: FDCPE port map (NQ(0),NQ_D(0),CLK_RAMC,NOT NQ(0)/NQ(0)_RSTF__$INT,'0');
NQ_D(0) <= ((CQ(2) AND CQ(0) AND NOT CQ(1) AND CQ(3) AND NOT CQ(5) AND NOT NQ(0))
	OR (CQ(0) AND NOT CQ(1) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND NOT NQ(0))
	OR (CQ(2) AND NOT CQ(0) AND CQ(1) AND NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND 
	NOT NQ(0))
	OR (NOT CQ(2) AND CQ(0) AND CQ(1) AND NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND 
	NOT NQ(0))
	OR (NOT CQ(2) AND NOT CQ(0) AND CQ(1) AND NOT CQ(3) AND CQ(4) AND CQ(5) AND 
	NOT NQ(0))
	OR (CQ(2) AND CQ(0) AND NOT CQ(1) AND NOT CQ(4) AND NOT CQ(5) AND NOT NQ(0)));

FDCPE_NQ1: FDCPE port map (NQ(1),NQ_D(1),CLK_RAMC,NOT NQ(0)/NQ(0)_RSTF__$INT,'0');
NQ_D(1) <= ((CQ(2) AND CQ(0) AND NOT CQ(1) AND CQ(3) AND NOT CQ(5) AND NOT NQ(1) AND 
	NQ(0))
	OR (CQ(0) AND NOT CQ(1) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND NOT NQ(1) AND 
	NQ(0))
	OR (NOT CQ(2) AND CQ(0) AND CQ(1) AND NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND 
	NQ(1) AND NOT NQ(0))
	OR (NOT CQ(2) AND NOT CQ(0) AND CQ(1) AND NOT CQ(3) AND CQ(4) AND CQ(5) AND 
	NQ(1) AND NOT NQ(0))
	OR (CQ(2) AND NOT CQ(0) AND CQ(1) AND NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND 
	NQ(1) AND NOT NQ(0))
	OR (CQ(2) AND NOT CQ(0) AND CQ(1) AND NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND 
	NOT NQ(1) AND NQ(0))
	OR (NOT CQ(2) AND CQ(0) AND CQ(1) AND NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND 
	NOT NQ(1) AND NQ(0))
	OR (NOT CQ(2) AND NOT CQ(0) AND CQ(1) AND NOT CQ(3) AND CQ(4) AND CQ(5) AND 
	NOT NQ(1) AND NQ(0))
	OR (CQ(2) AND CQ(0) AND NOT CQ(1) AND CQ(3) AND NOT CQ(5) AND NQ(1) AND 
	NOT NQ(0))
	OR (CQ(2) AND CQ(0) AND NOT CQ(1) AND NOT CQ(4) AND NOT CQ(5) AND NQ(1) AND 
	NOT NQ(0))
	OR (CQ(2) AND CQ(0) AND NOT CQ(1) AND NOT CQ(4) AND NOT CQ(5) AND NOT NQ(1) AND 
	NQ(0))
	OR (CQ(0) AND NOT CQ(1) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND NQ(1) AND 
	NOT NQ(0)));

FDCPE_NQ2: FDCPE port map (NQ(2),NQ_D(2),CLK_RAMC,NOT NQ(0)/NQ(0)_RSTF__$INT,'0');
NQ_D(2) <= ((NOT CQ(0) AND NOT CQ(1))
	OR (CQ(1) AND CQ(3))
	OR (NOT CQ(1) AND CQ(5))
	OR (NOT NQ(1) AND NOT NQ(2))
	OR (NOT NQ(2) AND NOT NQ(0))
	OR (CQ(2) AND CQ(0) AND CQ(1))
	OR (NOT CQ(2) AND NOT CQ(1) AND NOT CQ(3))
	OR (NQ(1) AND NQ(2) AND NQ(0))
	OR (NOT CQ(4) AND CQ(5))
	OR (CQ(2) AND NOT CQ(3) AND CQ(4))
	OR (NOT CQ(2) AND CQ(0) AND CQ(4))
	OR (NOT CQ(2) AND NOT CQ(0) AND NOT CQ(5)));

FDCPE_OE40_RAM: FDCPE port map (OE40_RAM,OE40_RAM_D,CLK_RAMC,'0',NOT RESET);
OE40_RAM_D <= ((CQ(2) AND CQ(5))
	OR (CQ(3) AND CQ(5))
	OR (NOT CQ(4) AND CQ(5))
	OR (A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
	NOT A40(26) AND NOT CQ(3) AND CQ(4) AND NOT CQ(5) AND NOT RW_40)
	OR (A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
	NOT A40(26) AND NOT CQ(0) AND NOT CQ(1) AND CQ(5) AND NOT RW_40));

FDCPE_OERAM_40: FDCPE port map (OERAM_40,OERAM_40_D,CLK_RAMC,'0',NOT RESET);
OERAM_40_D <= ((CQ(2) AND CQ(5))
	OR (NOT CQ(4) AND CQ(5))
	OR (A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
	NOT A40(26) AND NOT CQ(2) AND CQ(3) AND RW_40)
	OR (A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
	NOT A40(26) AND CQ(1) AND CQ(3) AND CQ(4) AND RW_40)
	OR (CQ(3) AND CQ(5)));

FDCPE_RAS: FDCPE port map (RAS,RAS_D,CLK_RAMC,'0',NOT RESET);
RAS_D <= ((EXP31_.EXP)
	OR (CQ(2) AND CQ(5))
	OR (CQ(3) AND CQ(5))
	OR (NOT CQ(4) AND CQ(5))
	OR (CQ(0) AND CQ(1) AND CQ(5))
	OR (CQ(2) AND CQ(0) AND CQ(1) AND NOT CQ(4)));

FTCPE_RQ0: FTCPE port map (RQ(0),'1',C4MHZ,RQ(7)/RQ(7)_RSTF,'0');

FTCPE_RQ1: FTCPE port map (RQ(1),RQ(0),C4MHZ,RQ(7)/RQ(7)_RSTF,'0');

FTCPE_RQ2: FTCPE port map (RQ(2),RQ_T(2),C4MHZ,RQ(7)/RQ(7)_RSTF,'0');
RQ_T(2) <= (RQ(0) AND RQ(1));

FTCPE_RQ3: FTCPE port map (RQ(3),RQ_T(3),C4MHZ,RQ(7)/RQ(7)_RSTF,'0');
RQ_T(3) <= (RQ(0) AND RQ(2) AND RQ(1));

FTCPE_RQ4: FTCPE port map (RQ(4),RQ_T(4),C4MHZ,RQ(7)/RQ(7)_RSTF,'0');
RQ_T(4) <= (RQ(3) AND RQ(0) AND RQ(2) AND RQ(1));

FTCPE_RQ5: FTCPE port map (RQ(5),RQ_T(5),C4MHZ,RQ(7)/RQ(7)_RSTF,'0');
RQ_T(5) <= (RQ(3) AND RQ(0) AND RQ(2) AND RQ(4) AND RQ(1));

FTCPE_RQ6: FTCPE port map (RQ(6),RQ_T(6),C4MHZ,RQ(7)/RQ(7)_RSTF,'0');
RQ_T(6) <= (RQ(3) AND RQ(5) AND RQ(0) AND RQ(2) AND RQ(4) AND RQ(1));

FTCPE_RQ7: FTCPE port map (RQ(7),RQ_T(7),C4MHZ,RQ(7)/RQ(7)_RSTF,'0');
RQ_T(7) <= (RQ(3) AND RQ(5) AND RQ(0) AND RQ(2) AND RQ(4) AND RQ(6) AND 
	RQ(1));


RQ(7)/RQ(7)_RSTF <= ((NOT RESET)
	OR (CQ(0) AND CQ(1) AND NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5))
	OR (CQ(2) AND NOT CQ(0) AND NOT CQ(1) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5)));


SEL16M <= (NOT A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
	NOT A40(26) AND NOT A40(25));

FDCPE_TA40: FDCPE port map (TA40_I,TA40,CLK_RAMC,'0',NOT RESET);
TA40 <= ((CQ(2) AND NOT CQ(1) AND CQ(3) AND NOT CQ(5))
	OR (NOT CQ(2) AND CQ(0) AND NOT CQ(3) AND CQ(4) AND CQ(5))
	OR (NOT CQ(2) AND CQ(1) AND NOT CQ(3) AND CQ(4) AND CQ(5))
	OR (CQ(2) AND NOT CQ(4) AND NOT CQ(5))
	OR (NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5))
	OR (CQ(2) AND NOT CQ(0) AND NOT CQ(1) AND NOT CQ(5))
	OR (NOT CQ(0) AND CQ(1) AND NOT CQ(4) AND NOT CQ(5)));
TA40 <= TA40_I when TA40_OE = '1' else 'Z';
TA40_OE <= (A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
	NOT A40(26));


TCI40 <= ((NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND NOT A40(26) AND 
	NOT A40(25) AND NOT A40(22) AND NOT A40(21) AND ICACHE AND NOT A40(24))
	OR (NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND NOT A40(26) AND 
	NOT A40(25) AND A40(22) AND A40(21) AND A40(20) AND A40(19) AND ICACHE AND 
	NOT A40(24))
	OR (A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
	NOT A40(26))
	OR (NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND NOT A40(26) AND 
	NOT A40(25) AND A40(22) AND A40(24) AND NOT A40(23))
	OR (NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND NOT A40(26) AND 
	NOT A40(25) AND A40(21) AND A40(24) AND NOT A40(23))
	OR (NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND NOT A40(26) AND 
	NOT A40(25) AND ICACHE AND NOT A40(24) AND NOT A40(23))
	OR (NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND NOT A40(26) AND 
	NOT A40(25) AND NOT A40(22) AND NOT A40(21) AND A40(24) AND A40(23)));

FDCPE_TRANSFER_FB: FDCPE port map (TRANSFER_FB,'1',TRANSFER_FB_C,TRANSFER_FB/TRANSFER_FB_RSTF,'0');
TRANSFER_FB_C <= (A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
	NOT A40(26) AND NOT TT40_1 AND NOT TS40);


TRANSFER_FB/TRANSFER_FB_RSTF <= ((NOT RESET)
	OR (CQ(2) AND CQ(0) AND CQ(1) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5))
	OR (CQ(2) AND NOT CQ(0) AND NOT CQ(1) AND CQ(3) AND CQ(4) AND NOT CQ(5)));

FDCPE_UDQ0: FDCPE port map (UDQ0,UDQ0_D,CLK_RAMC,'0',NOT RESET);
UDQ0_D <= (($OpTx$DEC_UDQ0_OBUF$1)
	OR (NOT CQ(2) AND CQ(1) AND NOT CQ(3) AND CQ(4) AND CQ(5)));

FDCPE_UDQ1: FDCPE port map (UDQ1,UDQ1_D,CLK_RAMC,'0',NOT RESET);
UDQ1_D <= ((EXP32_.EXP)
	OR (CQ(2) AND NOT CQ(1) AND NOT CQ(5))
	OR (CQ(2) AND NOT CQ(4) AND NOT CQ(5))
	OR (NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5))
	OR (NOT CQ(2) AND CQ(0) AND CQ(1) AND NOT CQ(3) AND CQ(4))
	OR (NOT CQ(2) AND NOT CQ(3) AND CQ(4) AND A40(0) AND NOT SIZ40(1) AND 
	SIZ40(0))
	OR (NOT CQ(3) AND NOT CQ(5) AND A40(1) AND SIZ40(1) AND NOT SIZ40(0))
	OR (NOT CQ(3) AND NOT CQ(5) AND A40(1) AND NOT SIZ40(1) AND SIZ40(0))
	OR (NOT CQ(3) AND NOT CQ(5) AND A40(0) AND NOT SIZ40(1) AND SIZ40(0))
	OR (NOT CQ(2) AND NOT CQ(3) AND CQ(4) AND A40(1) AND SIZ40(1) AND 
	NOT SIZ40(0))
	OR (NOT CQ(2) AND NOT CQ(3) AND CQ(4) AND A40(1) AND NOT SIZ40(1) AND 
	SIZ40(0)));

FDCPE_WE: FDCPE port map (WE,WE_D,CLK_RAMC,'0',NOT RESET);
WE_D <= ((CQ(2) AND NOT CQ(1) AND NOT CQ(5))
	OR (NOT CQ(2) AND CQ(1) AND NOT CQ(5))
	OR (NOT CQ(2) AND CQ(4) AND NOT CQ(5))
	OR (NOT CQ(2) AND NOT CQ(0) AND NOT CQ(3) AND CQ(4))
	OR (NOT CQ(2) AND NOT CQ(1) AND NOT CQ(3) AND CQ(4))
	OR (NOT CQ(0) AND NOT CQ(5))
	OR (CQ(3) AND NOT CQ(4) AND NOT CQ(5)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC95144XL-10-TQ100


   --------------------------------------------------  
  /100 98  96  94  92  90  88  86  84  82  80  78  76  \
 |   99  97  95  93  91  89  87  85  83  81  79  77    |
 | 1                                               75  | 
 | 2                                               74  | 
 | 3                                               73  | 
 | 4                                               72  | 
 | 5                                               71  | 
 | 6                                               70  | 
 | 7                                               69  | 
 | 8                                               68  | 
 | 9                                               67  | 
 | 10                                              66  | 
 | 11                                              65  | 
 | 12                                              64  | 
 | 13              XC95144XL-10-TQ100              63  | 
 | 14                                              62  | 
 | 15                                              61  | 
 | 16                                              60  | 
 | 17                                              59  | 
 | 18                                              58  | 
 | 19                                              57  | 
 | 20                                              56  | 
 | 21                                              55  | 
 | 22                                              54  | 
 | 23                                              53  | 
 | 24                                              52  | 
 | 25                                              51  | 
 |   27  29  31  33  35  37  39  41  43  45  47  49    |
  \26  28  30  32  34  36  38  40  42  44  46  48  50  /
   --------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 TT40_1                           51 VCC                           
  2 SCLK                             52 A40<5>                        
  3 ICACHE                           53 A40<4>                        
  4 SEL16M                           54 A40<3>                        
  5 VCC                              55 A40<2>                        
  6 ARAM<2>                          56 A40<1>                        
  7 ARAM<5>                          57 VCC                           
  8 ARAM<3>                          58 A40<0>                        
  9 ARAM<4>                          59 KPR                           
 10 CLKEN                            60 KPR                           
 11 C4MHZ                            61 KPR                           
 12 RW_40                            62 GND                           
 13 INIT                             63 KPR                           
 14 KPR                              64 KPR                           
 15 A40<30>                          65 LE_RAM                        
 16 A40<29>                          66 OERAM_40                      
 17 A40<28>                          67 OE40_RAM                      
 18 A40<27>                          68 TA40                          
 19 A40<26>                          69 GND                           
 20 A40<25>                          70 TS40                          
 21 GND                              71 SIZ40<1>                      
 22 CLK_RAMC                         72 SIZ40<0>                      
 23 TCI40                            73 LDQ1                          
 24 A40<24>                          74 UDQ1                          
 25 A40<23>                          75 GND                           
 26 VCC                              76 LDQ0                          
 27 KPR                              77 UDQ0                          
 28 A40<22>                          78 CE_B0                         
 29 A40<21>                          79 CE_B1                         
 30 A40<20>                          80 WE                            
 31 GND                              81 CAS                           
 32 A40<19>                          82 CLK_RAM                       
 33 A40<18>                          83 TDO                           
 34 A40<17>                          84 GND                           
 35 A40<16>                          85 RAS                           
 36 A40<15>                          86 KPR                           
 37 A40<14>                          87 BA0                           
 38 VCC                              88 VCC                           
 39 A40<13>                          89 ARAM<11>                      
 40 A40<12>                          90 BA1                           
 41 A40<11>                          91 ARAM<9>                       
 42 A40<10>                          92 ARAM<10>                      
 43 A40<9>                           93 ARAM<8>                       
 44 GND                              94 ARAM<0>                       
 45 TDI                              95 ARAM<7>                       
 46 A40<8>                           96 ARAM<1>                       
 47 TMS                              97 ARAM<6>                       
 48 TCK                              98 VCC                           
 49 A40<7>                           99 RESET                         
 50 A40<6>                          100 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95144xl-10-TQ100
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
