INFO-FLOW: Workspace /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1 opened at Mon Dec 12 20:35:26 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.16 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.2 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.47 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-i 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.12 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.131 MB.
INFO: [HLS 200-10] Analyzing design file 'src/hls/matmul.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/hls/matmul.cpp as C++
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang src/hls/matmul.cpp -foptimization-record-file=/home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/clang.matmul.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/matmul.pp.0.cpp > /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/clang.matmul.cpp.out.log 2> /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/clang.matmul.cpp.err.log 
Command       ap_eval done; 0.25 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top nn_inference -name=nn_inference 
INFO-FLOW: Setting directive 'TOP' name=nn_inference 
INFO-FLOW: Setting directive 'TOP' name=nn_inference 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=nn_inference 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/matmul.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/.systemc_flag -fix-errors /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.03 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/matmul.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/all.directive.json -fix-errors /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.23 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/matmul.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.38 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/matmul.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/clang-tidy.matmul.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/clang-tidy.matmul.pp.0.cpp.out.log 2> /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/clang-tidy.matmul.pp.0.cpp.err.log 
Command         ap_eval done; 2.35 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 2.38 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.matmul.pp.0.cpp.diag.yml /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.matmul.pp.0.cpp.out.log 2> /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.matmul.pp.0.cpp.err.log 
Command       ap_eval done; 1.82 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/clang.matmul.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/matmul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/matmul.bc > /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/clang.matmul.pp.0.cpp.out.log 2> /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/clang.matmul.pp.0.cpp.err.log 
Command       ap_eval done; 2.18 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 13.03 seconds. CPU system time: 0.67 seconds. Elapsed time: 13.33 seconds; current allocated memory: 94.381 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/matmul.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/matmul.g.bc -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.ld.0.bc > /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.26 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.26 sec.
Execute       run_link_or_opt -opt -out /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command         ap_eval done; 0.35 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.35 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.63 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.63 sec.
Execute       run_link_or_opt -opt -out /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=nn_inference -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=nn_inference -reflow-float-conversion -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.03 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.03 sec.
Execute       run_link_or_opt -out /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.32 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.32 sec.
Execute       run_link_or_opt -opt -out /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=nn_inference 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=nn_inference -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command         ap_eval done; 0.28 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.28 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=nn_inference -mllvm -hls-db-dir -mllvm /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.lto.bc > /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 4.81 sec.
INFO: [HLS 214-188] Unrolling loop 'prod' (src/hls/matmul.cpp:25:13) in function 'hwmm_layer1' partially with a factor of 2 (src/hls/matmul.cpp:25:13)
INFO: [HLS 214-178] Inlining function 'float_to_fixed(float*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'nn_inference(float*)' (src/hls/matmul.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float*)' (src/hls/matmul.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float*)' (src/hls/matmul.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float*)' (src/hls/matmul.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float*)' (src/hls/matmul.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [2], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2])' into 'nn_inference(float*)' (src/hls/matmul.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'nn_inference(float*)' (src/hls/matmul.cpp:124:0)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.03 seconds. CPU system time: 0.65 seconds. Elapsed time: 9.93 seconds; current allocated memory: 96.715 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.716 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top nn_inference -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.0.bc -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 110.047 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.1.bc -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:897: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 127.234 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.g.1.bc to /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.o.1.bc -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_5_1' (src/hls/matmul.cpp:5) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (src/hls/matmul.cpp:23) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (src/hls/matmul.cpp:77) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col' (src/hls/matmul.cpp:40) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (src/hls/matmul.cpp:92) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col' (src/hls/matmul.cpp:59) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (src/hls/matmul.cpp:108) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (src/hls/matmul.cpp:40) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (src/hls/matmul.cpp:59) in function 'nn_inference' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod' (src/hls/matmul.cpp:42) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod' (src/hls/matmul.cpp:61) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'temp_output.V' (src/hls/matmul.cpp:133) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2.V' (src/hls/matmul.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3.V' (src/hls/matmul.cpp:135) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_output3.V.0' (src/hls/matmul.cpp:135) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_output3.V.0' (src/hls/matmul.cpp:135) in dimension 1 completely.
Command         transform done; 0.56 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/hls/matmul.cpp:5:26) in function 'nn_inference'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/hls/matmul.cpp:79:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/hls/matmul.cpp:94:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/hls/matmul.cpp:136:18) to (src/hls/matmul.cpp:148:2) in function 'nn_inference'... converting 3 basic blocks.
Command         transform done; 0.31 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 171.280 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.o.2.bc -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'col' (src/hls/matmul.cpp:21:19) in function 'nn_inference' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'fp_input_img.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'fp_input_img.V' (src/hls/matmul.cpp:6:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0].V' (src/hls/matmul.cpp:29:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0].V' (src/hls/matmul.cpp:80:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0].V' (src/hls/matmul.cpp:48:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0].V' (src/hls/matmul.cpp:95:17)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i7.i1.i6' in function 'nn_inference' and propagating its result(s) since all actual argument(s) to the function are constants.
Command         transform done; 0.66 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 179.163 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.82 sec.
Command     elaborate done; 25.08 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
Execute       ap_set_top_model nn_inference 
Execute       get_model_list nn_inference -filter all-wo-channel -topdown 
Execute       preproc_iomode -model nn_inference 
Execute       get_model_list nn_inference -filter all-wo-channel 
INFO-FLOW: Model list for configure: nn_inference
INFO-FLOW: Configuring Module : nn_inference ...
Execute       set_default_model nn_inference 
Execute       apply_spec_resource_limit nn_inference 
INFO-FLOW: Model list for preprocess: nn_inference
INFO-FLOW: Preprocessing Module: nn_inference ...
Execute       set_default_model nn_inference 
Execute       cdfg_preprocess -model nn_inference 
Execute       rtl_gen_preprocess nn_inference 
INFO-FLOW: Model list for synthesis: nn_inference
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model nn_inference 
Execute       schedule -model nn_inference 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'fp_input_img_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_5_1'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop1'
INFO: [SCHED 204-61] Pipelining loop 'col'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'col'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop1'
INFO: [SCHED 204-61] Pipelining loop 'col'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'col'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.97 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 183.008 MB.
Execute       syn_report -verbosereport -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.39 sec.
Execute       db_write -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.sched.adb -f 
INFO-FLOW: Finish scheduling nn_inference.
Execute       set_default_model nn_inference 
Execute       bind -model nn_inference 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.37 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 187.482 MB.
Execute       syn_report -verbosereport -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.93 sec.
Execute       db_write -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.bind.adb -f 
INFO-FLOW: Finish binding nn_inference.
Execute       get_model_list nn_inference -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess nn_inference 
INFO-FLOW: Model list for RTL generation: nn_inference
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model nn_inference -top_prefix  -sub_prefix nn_inference_ -mg_file /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7ns_38_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_38_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_32s_39_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_32s_40_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_32s_40_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
Command       create_rtl_model done; 0.43 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.43 seconds; current allocated memory: 195.769 MB.
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.rtl_wrap.cfg.tcl 
Execute       gen_rtl nn_inference -istop -style xilinx -f -lang vhdl -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/syn/vhdl/nn_inference 
Command       gen_rtl done; 0.48 sec.
Execute       gen_rtl nn_inference -istop -style xilinx -f -lang vlog -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/syn/verilog/nn_inference 
Command       gen_rtl done; 0.25 sec.
Execute       syn_report -csynth -model nn_inference -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/syn/report/nn_inference_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       syn_report -rtlxml -model nn_inference -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/syn/report/nn_inference_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.23 sec.
Execute       syn_report -verbosereport -model nn_inference -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.04 sec.
Execute       db_write -model nn_inference -f -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.adb 
Command       db_write done; 0.29 sec.
Execute       gen_tb_info nn_inference -p /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference 
Execute       export_constraint_db -f -tool general -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.constraint.tcl 
Execute       syn_report -designview -model nn_inference -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.design.xml 
Command       syn_report done; 0.45 sec.
Execute       syn_report -csynthDesign -model nn_inference -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model nn_inference -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model nn_inference -o /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks nn_inference 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain nn_inference 
INFO-FLOW: Model list for RTL component generation: nn_inference
INFO-FLOW: Handling components in module [nn_inference] ... 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.compgen.tcl 
INFO-FLOW: Found component nn_inference_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model nn_inference_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component nn_inference_dcmp_64ns_64ns_1_2_no_dsp_1.
INFO-FLOW: Append model nn_inference_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: Found component nn_inference_mul_7s_32s_39_1_1.
INFO-FLOW: Append model nn_inference_mul_7s_32s_39_1_1
INFO-FLOW: Found component nn_inference_mul_8s_32s_40_1_1.
INFO-FLOW: Append model nn_inference_mul_8s_32s_40_1_1
INFO-FLOW: Found component nn_inference_mul_32s_7s_38_1_1.
INFO-FLOW: Append model nn_inference_mul_32s_7s_38_1_1
INFO-FLOW: Found component nn_inference_mul_32s_7ns_38_1_1.
INFO-FLOW: Append model nn_inference_mul_32s_7ns_38_1_1
INFO-FLOW: Found component nn_inference_mul_32s_7s_39_1_1.
INFO-FLOW: Append model nn_inference_mul_32s_7s_39_1_1
INFO-FLOW: Found component nn_inference_mul_9s_32s_40_1_1.
INFO-FLOW: Append model nn_inference_mul_9s_32s_40_1_1
INFO-FLOW: Found component nn_inference_weights_layer1_weights_V.
INFO-FLOW: Append model nn_inference_weights_layer1_weights_V
INFO-FLOW: Found component nn_inference_layer2_weights_V_0.
INFO-FLOW: Append model nn_inference_layer2_weights_V_0
INFO-FLOW: Found component nn_inference_layer2_weights_V_1.
INFO-FLOW: Append model nn_inference_layer2_weights_V_1
INFO-FLOW: Found component nn_inference_layer2_weights_V_2.
INFO-FLOW: Append model nn_inference_layer2_weights_V_2
INFO-FLOW: Found component nn_inference_layer2_weights_V_3.
INFO-FLOW: Append model nn_inference_layer2_weights_V_3
INFO-FLOW: Found component nn_inference_layer2_weights_V_4.
INFO-FLOW: Append model nn_inference_layer2_weights_V_4
INFO-FLOW: Found component nn_inference_layer2_weights_V_5.
INFO-FLOW: Append model nn_inference_layer2_weights_V_5
INFO-FLOW: Found component nn_inference_layer2_weights_V_6.
INFO-FLOW: Append model nn_inference_layer2_weights_V_6
INFO-FLOW: Found component nn_inference_layer2_weights_V_7.
INFO-FLOW: Append model nn_inference_layer2_weights_V_7
INFO-FLOW: Found component nn_inference_layer2_weights_V_8.
INFO-FLOW: Append model nn_inference_layer2_weights_V_8
INFO-FLOW: Found component nn_inference_layer2_weights_V_9.
INFO-FLOW: Append model nn_inference_layer2_weights_V_9
INFO-FLOW: Found component nn_inference_layer2_weights_V_10.
INFO-FLOW: Append model nn_inference_layer2_weights_V_10
INFO-FLOW: Found component nn_inference_layer2_weights_V_11.
INFO-FLOW: Append model nn_inference_layer2_weights_V_11
INFO-FLOW: Found component nn_inference_layer2_weights_V_12.
INFO-FLOW: Append model nn_inference_layer2_weights_V_12
INFO-FLOW: Found component nn_inference_layer2_weights_V_13.
INFO-FLOW: Append model nn_inference_layer2_weights_V_13
INFO-FLOW: Found component nn_inference_layer2_weights_V_14.
INFO-FLOW: Append model nn_inference_layer2_weights_V_14
INFO-FLOW: Found component nn_inference_layer2_weights_V_15.
INFO-FLOW: Append model nn_inference_layer2_weights_V_15
INFO-FLOW: Found component nn_inference_layer2_weights_V_16.
INFO-FLOW: Append model nn_inference_layer2_weights_V_16
INFO-FLOW: Found component nn_inference_layer2_weights_V_17.
INFO-FLOW: Append model nn_inference_layer2_weights_V_17
INFO-FLOW: Found component nn_inference_layer2_weights_V_18.
INFO-FLOW: Append model nn_inference_layer2_weights_V_18
INFO-FLOW: Found component nn_inference_layer2_weights_V_19.
INFO-FLOW: Append model nn_inference_layer2_weights_V_19
INFO-FLOW: Found component nn_inference_layer2_weights_V_20.
INFO-FLOW: Append model nn_inference_layer2_weights_V_20
INFO-FLOW: Found component nn_inference_layer2_weights_V_21.
INFO-FLOW: Append model nn_inference_layer2_weights_V_21
INFO-FLOW: Found component nn_inference_layer2_weights_V_22.
INFO-FLOW: Append model nn_inference_layer2_weights_V_22
INFO-FLOW: Found component nn_inference_layer2_weights_V_23.
INFO-FLOW: Append model nn_inference_layer2_weights_V_23
INFO-FLOW: Found component nn_inference_layer2_weights_V_24.
INFO-FLOW: Append model nn_inference_layer2_weights_V_24
INFO-FLOW: Found component nn_inference_layer2_weights_V_25.
INFO-FLOW: Append model nn_inference_layer2_weights_V_25
INFO-FLOW: Found component nn_inference_layer2_weights_V_26.
INFO-FLOW: Append model nn_inference_layer2_weights_V_26
INFO-FLOW: Found component nn_inference_layer2_weights_V_27.
INFO-FLOW: Append model nn_inference_layer2_weights_V_27
INFO-FLOW: Found component nn_inference_layer2_weights_V_28.
INFO-FLOW: Append model nn_inference_layer2_weights_V_28
INFO-FLOW: Found component nn_inference_layer2_weights_V_29.
INFO-FLOW: Append model nn_inference_layer2_weights_V_29
INFO-FLOW: Found component nn_inference_layer2_weights_V_30.
INFO-FLOW: Append model nn_inference_layer2_weights_V_30
INFO-FLOW: Found component nn_inference_layer2_weights_V_31.
INFO-FLOW: Append model nn_inference_layer2_weights_V_31
INFO-FLOW: Found component nn_inference_layer2_weights_V_32.
INFO-FLOW: Append model nn_inference_layer2_weights_V_32
INFO-FLOW: Found component nn_inference_layer2_weights_V_33.
INFO-FLOW: Append model nn_inference_layer2_weights_V_33
INFO-FLOW: Found component nn_inference_layer2_weights_V_34.
INFO-FLOW: Append model nn_inference_layer2_weights_V_34
INFO-FLOW: Found component nn_inference_layer2_weights_V_35.
INFO-FLOW: Append model nn_inference_layer2_weights_V_35
INFO-FLOW: Found component nn_inference_layer2_weights_V_36.
INFO-FLOW: Append model nn_inference_layer2_weights_V_36
INFO-FLOW: Found component nn_inference_layer2_weights_V_37.
INFO-FLOW: Append model nn_inference_layer2_weights_V_37
INFO-FLOW: Found component nn_inference_layer2_weights_V_38.
INFO-FLOW: Append model nn_inference_layer2_weights_V_38
INFO-FLOW: Found component nn_inference_layer2_weights_V_39.
INFO-FLOW: Append model nn_inference_layer2_weights_V_39
INFO-FLOW: Found component nn_inference_layer2_weights_V_40.
INFO-FLOW: Append model nn_inference_layer2_weights_V_40
INFO-FLOW: Found component nn_inference_layer2_weights_V_41.
INFO-FLOW: Append model nn_inference_layer2_weights_V_41
INFO-FLOW: Found component nn_inference_layer2_weights_V_42.
INFO-FLOW: Append model nn_inference_layer2_weights_V_42
INFO-FLOW: Found component nn_inference_layer2_weights_V_43.
INFO-FLOW: Append model nn_inference_layer2_weights_V_43
INFO-FLOW: Found component nn_inference_layer2_weights_V_44.
INFO-FLOW: Append model nn_inference_layer2_weights_V_44
INFO-FLOW: Found component nn_inference_layer2_weights_V_45.
INFO-FLOW: Append model nn_inference_layer2_weights_V_45
INFO-FLOW: Found component nn_inference_layer2_weights_V_46.
INFO-FLOW: Append model nn_inference_layer2_weights_V_46
INFO-FLOW: Found component nn_inference_layer2_weights_V_47.
INFO-FLOW: Append model nn_inference_layer2_weights_V_47
INFO-FLOW: Found component nn_inference_layer2_weights_V_48.
INFO-FLOW: Append model nn_inference_layer2_weights_V_48
INFO-FLOW: Found component nn_inference_layer2_weights_V_49.
INFO-FLOW: Append model nn_inference_layer2_weights_V_49
INFO-FLOW: Found component nn_inference_layer2_weights_V_50.
INFO-FLOW: Append model nn_inference_layer2_weights_V_50
INFO-FLOW: Found component nn_inference_layer2_weights_V_51.
INFO-FLOW: Append model nn_inference_layer2_weights_V_51
INFO-FLOW: Found component nn_inference_layer2_weights_V_52.
INFO-FLOW: Append model nn_inference_layer2_weights_V_52
INFO-FLOW: Found component nn_inference_layer2_weights_V_53.
INFO-FLOW: Append model nn_inference_layer2_weights_V_53
INFO-FLOW: Found component nn_inference_layer2_weights_V_54.
INFO-FLOW: Append model nn_inference_layer2_weights_V_54
INFO-FLOW: Found component nn_inference_layer2_weights_V_55.
INFO-FLOW: Append model nn_inference_layer2_weights_V_55
INFO-FLOW: Found component nn_inference_layer2_weights_V_56.
INFO-FLOW: Append model nn_inference_layer2_weights_V_56
INFO-FLOW: Found component nn_inference_layer2_weights_V_57.
INFO-FLOW: Append model nn_inference_layer2_weights_V_57
INFO-FLOW: Found component nn_inference_layer2_weights_V_58.
INFO-FLOW: Append model nn_inference_layer2_weights_V_58
INFO-FLOW: Found component nn_inference_layer2_weights_V_59.
INFO-FLOW: Append model nn_inference_layer2_weights_V_59
INFO-FLOW: Found component nn_inference_layer2_weights_V_60.
INFO-FLOW: Append model nn_inference_layer2_weights_V_60
INFO-FLOW: Found component nn_inference_layer2_weights_V_61.
INFO-FLOW: Append model nn_inference_layer2_weights_V_61
INFO-FLOW: Found component nn_inference_layer2_weights_V_62.
INFO-FLOW: Append model nn_inference_layer2_weights_V_62
INFO-FLOW: Found component nn_inference_layer2_weights_V_63.
INFO-FLOW: Append model nn_inference_layer2_weights_V_63
INFO-FLOW: Found component nn_inference_fp_input_img_V.
INFO-FLOW: Append model nn_inference_fp_input_img_V
INFO-FLOW: Found component nn_inference_temp_output_0_V.
INFO-FLOW: Append model nn_inference_temp_output_0_V
INFO-FLOW: Found component nn_inference_temp_output2_0_V.
INFO-FLOW: Append model nn_inference_temp_output2_0_V
INFO-FLOW: Append model nn_inference
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: nn_inference_fpext_32ns_64_2_no_dsp_1 nn_inference_dcmp_64ns_64ns_1_2_no_dsp_1 nn_inference_mul_7s_32s_39_1_1 nn_inference_mul_8s_32s_40_1_1 nn_inference_mul_32s_7s_38_1_1 nn_inference_mul_32s_7ns_38_1_1 nn_inference_mul_32s_7s_39_1_1 nn_inference_mul_9s_32s_40_1_1 nn_inference_weights_layer1_weights_V nn_inference_layer2_weights_V_0 nn_inference_layer2_weights_V_1 nn_inference_layer2_weights_V_2 nn_inference_layer2_weights_V_3 nn_inference_layer2_weights_V_4 nn_inference_layer2_weights_V_5 nn_inference_layer2_weights_V_6 nn_inference_layer2_weights_V_7 nn_inference_layer2_weights_V_8 nn_inference_layer2_weights_V_9 nn_inference_layer2_weights_V_10 nn_inference_layer2_weights_V_11 nn_inference_layer2_weights_V_12 nn_inference_layer2_weights_V_13 nn_inference_layer2_weights_V_14 nn_inference_layer2_weights_V_15 nn_inference_layer2_weights_V_16 nn_inference_layer2_weights_V_17 nn_inference_layer2_weights_V_18 nn_inference_layer2_weights_V_19 nn_inference_layer2_weights_V_20 nn_inference_layer2_weights_V_21 nn_inference_layer2_weights_V_22 nn_inference_layer2_weights_V_23 nn_inference_layer2_weights_V_24 nn_inference_layer2_weights_V_25 nn_inference_layer2_weights_V_26 nn_inference_layer2_weights_V_27 nn_inference_layer2_weights_V_28 nn_inference_layer2_weights_V_29 nn_inference_layer2_weights_V_30 nn_inference_layer2_weights_V_31 nn_inference_layer2_weights_V_32 nn_inference_layer2_weights_V_33 nn_inference_layer2_weights_V_34 nn_inference_layer2_weights_V_35 nn_inference_layer2_weights_V_36 nn_inference_layer2_weights_V_37 nn_inference_layer2_weights_V_38 nn_inference_layer2_weights_V_39 nn_inference_layer2_weights_V_40 nn_inference_layer2_weights_V_41 nn_inference_layer2_weights_V_42 nn_inference_layer2_weights_V_43 nn_inference_layer2_weights_V_44 nn_inference_layer2_weights_V_45 nn_inference_layer2_weights_V_46 nn_inference_layer2_weights_V_47 nn_inference_layer2_weights_V_48 nn_inference_layer2_weights_V_49 nn_inference_layer2_weights_V_50 nn_inference_layer2_weights_V_51 nn_inference_layer2_weights_V_52 nn_inference_layer2_weights_V_53 nn_inference_layer2_weights_V_54 nn_inference_layer2_weights_V_55 nn_inference_layer2_weights_V_56 nn_inference_layer2_weights_V_57 nn_inference_layer2_weights_V_58 nn_inference_layer2_weights_V_59 nn_inference_layer2_weights_V_60 nn_inference_layer2_weights_V_61 nn_inference_layer2_weights_V_62 nn_inference_layer2_weights_V_63 nn_inference_fp_input_img_V nn_inference_temp_output_0_V nn_inference_temp_output2_0_V nn_inference
INFO-FLOW: To file: write model nn_inference_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model nn_inference_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: To file: write model nn_inference_mul_7s_32s_39_1_1
INFO-FLOW: To file: write model nn_inference_mul_8s_32s_40_1_1
INFO-FLOW: To file: write model nn_inference_mul_32s_7s_38_1_1
INFO-FLOW: To file: write model nn_inference_mul_32s_7ns_38_1_1
INFO-FLOW: To file: write model nn_inference_mul_32s_7s_39_1_1
INFO-FLOW: To file: write model nn_inference_mul_9s_32s_40_1_1
INFO-FLOW: To file: write model nn_inference_weights_layer1_weights_V
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_0
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_1
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_2
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_3
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_4
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_5
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_6
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_7
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_8
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_9
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_10
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_11
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_12
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_13
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_14
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_15
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_16
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_17
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_18
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_19
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_20
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_21
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_22
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_23
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_24
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_25
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_26
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_27
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_28
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_29
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_30
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_31
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_32
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_33
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_34
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_35
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_36
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_37
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_38
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_39
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_40
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_41
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_42
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_43
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_44
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_45
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_46
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_47
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_48
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_49
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_50
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_51
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_52
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_53
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_54
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_55
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_56
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_57
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_58
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_59
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_60
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_61
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_62
INFO-FLOW: To file: write model nn_inference_layer2_weights_V_63
INFO-FLOW: To file: write model nn_inference_fp_input_img_V
INFO-FLOW: To file: write model nn_inference_temp_output_0_V
INFO-FLOW: To file: write model nn_inference_temp_output2_0_V
INFO-FLOW: To file: write model nn_inference
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): nn_inference
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_7s_32s_39_1_1_Multiplier_0'
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_8s_32s_40_1_1_Multiplier_1'
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_32s_7s_38_1_1_Multiplier_2'
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_32s_7ns_38_1_1_Multiplier_3'
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_32s_7s_39_1_1_Multiplier_4'
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_9s_32s_40_1_1_Multiplier_5'
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_weights_layer1_weights_V_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_0_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_1_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_2_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_3_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_4_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_5_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_6_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_7_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_8_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_9_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_10_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_11_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_12_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_13_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_14_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_15_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_16_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_17_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_18_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_19_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_20_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_21_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_22_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_23_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_24_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_25_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_26_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_27_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_28_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_29_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_30_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_31_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_32_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_33_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_34_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_35_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_36_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_37_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_38_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_39_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_40_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_41_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_42_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_43_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_44_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_45_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_46_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_47_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_48_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_49_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_50_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_51_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_52_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_53_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_54_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_55_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_56_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_57_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_58_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_59_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_60_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_61_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_62_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_63_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'nn_inference_fp_input_img_V_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output_0_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output2_0_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Command       ap_source done; 4.93 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=nn_inference xml_exists=0
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.rtl_wrap.cfg.tcl 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.rtl_wrap.cfg.tcl 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.rtl_wrap.cfg.tcl 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.tbgen.tcl 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.tbgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.constraint.tcl 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=77 #gSsdmPorts=6
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.tbgen.tcl 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.rtl_wrap.cfg.tcl 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.tbgen.tcl 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.constraint.tcl 
Execute       sc_get_clocks nn_inference 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/impl/misc/nn_inference_ap_dcmp_0_no_dsp_64_ip.tcl 
Execute       source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/impl/misc/nn_inference_ap_fpext_0_no_dsp_32_ip.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 8.94 seconds. CPU system time: 0.16 seconds. Elapsed time: 9.15 seconds; current allocated memory: 223.019 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for nn_inference.
INFO: [VLOG 209-307] Generating Verilog RTL for nn_inference.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/nn_inference.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model nn_inference -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.28 MHz
Command     autosyn done; 12.44 sec.
Command   csynth_design done; 37.52 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 35.97 seconds. CPU system time: 1.57 seconds. Elapsed time: 37.52 seconds; current allocated memory: 223.186 MB.
Command ap_source done; 39.16 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1 opened at Tue Dec 13 12:53:55 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.21 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       add_library done; 0.28 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.55 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.79 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-i 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     add_library done; 0.23 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.3 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Neural_net_hls/solution1/directives.tcl 
Execute     set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO-FLOW: Setting directive 'TOP' name=nn_inference 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.55 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0.29 seconds. Elapsed time: 1.55 seconds; current allocated memory: 93.248 MB.
Command ap_source done; error code: 1; 3.65 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1 opened at Tue Dec 13 12:54:53 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.01 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.17 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.24 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.45 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-i 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     add_library done; 0.17 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.23 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Neural_net_hls/solution1/directives.tcl 
Execute     set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO-FLOW: Setting directive 'TOP' name=nn_inference 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.14 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 15.08 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 14.75 seconds. CPU system time: 0.88 seconds. Elapsed time: 15.08 seconds; current allocated memory: 93.248 MB.
Command ap_source done; 16.77 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1 opened at Tue Dec 13 13:26:28 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.04 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.19 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.28 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.48 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-i 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.18 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Neural_net_hls/solution1/directives.tcl 
Execute     set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO-FLOW: Setting directive 'TOP' name=nn_inference 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.14 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 14.5 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 14.25 seconds. CPU system time: 0.87 seconds. Elapsed time: 14.5 seconds; current allocated memory: 93.248 MB.
Command ap_source done; 16.18 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1 opened at Tue Dec 13 13:27:01 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.04 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.18 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.27 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.49 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-i 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Neural_net_hls/solution1/directives.tcl 
Execute     set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO-FLOW: Setting directive 'TOP' name=nn_inference 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.33 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.65 seconds. CPU system time: 0.3 seconds. Elapsed time: 2.33 seconds; current allocated memory: 93.248 MB.
Command ap_source done; error code: 1; 4 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1 opened at Tue Dec 13 13:27:23 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.22 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.28 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.48 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-i 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.15 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.19 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Neural_net_hls/solution1/directives.tcl 
Execute     set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO-FLOW: Setting directive 'TOP' name=nn_inference 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.14 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 14.46 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 14.2 seconds. CPU system time: 0.86 seconds. Elapsed time: 14.46 seconds; current allocated memory: 93.248 MB.
Command ap_source done; 16.15 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1 opened at Tue Dec 13 13:40:00 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.02 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.18 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.24 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.45 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-i 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.16 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.2 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Neural_net_hls/solution1/directives.tcl 
Execute     set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO-FLOW: Setting directive 'TOP' name=nn_inference 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.13 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 14.51 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 14.2 seconds. CPU system time: 0.83 seconds. Elapsed time: 14.51 seconds; current allocated memory: 93.248 MB.
Command ap_source done; 16.17 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1 opened at Tue Dec 13 14:45:22 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.06 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.18 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.28 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.5 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-i 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.15 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.19 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Neural_net_hls/solution1/directives.tcl 
Execute     set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO-FLOW: Setting directive 'TOP' name=nn_inference 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.33 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.45 seconds. CPU system time: 0.38 seconds. Elapsed time: 2.33 seconds; current allocated memory: 93.248 MB.
Command ap_source done; error code: 1; 4.02 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1 opened at Tue Dec 13 14:51:17 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.98 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.17 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.19 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.4 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-i 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Neural_net_hls/solution1/directives.tcl 
Execute     set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO-FLOW: Setting directive 'TOP' name=nn_inference 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.3 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.75 seconds. CPU system time: 0.32 seconds. Elapsed time: 2.3 seconds; current allocated memory: 93.263 MB.
Command ap_source done; error code: 1; 3.89 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1 opened at Tue Dec 13 14:52:38 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.97 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.17 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.18 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.38 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-i 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.18 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Neural_net_hls/solution1/directives.tcl 
Execute     set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO-FLOW: Setting directive 'TOP' name=nn_inference 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.14 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 14.26 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 13.9 seconds. CPU system time: 0.9 seconds. Elapsed time: 14.26 seconds; current allocated memory: 93.248 MB.
Command ap_source done; 15.83 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1 opened at Tue Dec 13 15:05:31 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.18 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.23 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.42 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-i 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.18 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Neural_net_hls/solution1/directives.tcl 
Execute     set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO-FLOW: Setting directive 'TOP' name=nn_inference 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.28 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.5 seconds. CPU system time: 0.36 seconds. Elapsed time: 2.28 seconds; current allocated memory: 93.248 MB.
Command ap_source done; error code: 1; 3.9 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1 opened at Tue Dec 13 15:08:12 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.15 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.21 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.42 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.7 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-i 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     add_library done; 0.18 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.25 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Neural_net_hls/solution1/directives.tcl 
Execute     set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO-FLOW: Setting directive 'TOP' name=nn_inference 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.73 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.9 seconds. CPU system time: 0.39 seconds. Elapsed time: 2.73 seconds; current allocated memory: 93.248 MB.
Command ap_source done; error code: 1; 4.71 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1 opened at Tue Dec 13 15:10:02 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.21 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.16 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.42 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.67 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-i 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.16 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.23 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Neural_net_hls/solution1/directives.tcl 
Execute     set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO-FLOW: Setting directive 'TOP' name=nn_inference 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 4.28 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 13.14 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 13 seconds. CPU system time: 0.7 seconds. Elapsed time: 13.14 seconds; current allocated memory: 93.264 MB.
Command ap_source done; error code: 1; 15.06 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1 opened at Tue Dec 13 15:11:37 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.16 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.21 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.43 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-i 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Neural_net_hls/solution1/directives.tcl 
Execute     set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO-FLOW: Setting directive 'TOP' name=nn_inference 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 4.2 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.57 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.79 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.57 seconds; current allocated memory: 93.264 MB.
Command ap_source done; error code: 1; 6.19 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1 opened at Tue Dec 13 15:16:30 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.04 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.17 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.26 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.48 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-i 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Neural_net_hls/solution1/directives.tcl 
Execute     set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO-FLOW: Setting directive 'TOP' name=nn_inference 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.85 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 11.38 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 11.31 seconds. CPU system time: 0.66 seconds. Elapsed time: 11.38 seconds; current allocated memory: 93.264 MB.
Command ap_source done; error code: 1; 13.05 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1 opened at Tue Dec 13 15:17:06 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.98 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.17 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.2 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.4 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-i 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Neural_net_hls/solution1/directives.tcl 
Execute     set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO-FLOW: Setting directive 'TOP' name=nn_inference 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.88 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 11.54 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 11.42 seconds. CPU system time: 0.67 seconds. Elapsed time: 11.54 seconds; current allocated memory: 93.264 MB.
Command ap_source done; error code: 1; 13.13 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1 opened at Tue Dec 13 15:23:30 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.97 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.16 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.17 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.48 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-i 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Neural_net_hls/solution1/directives.tcl 
Execute     set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO-FLOW: Setting directive 'TOP' name=nn_inference 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1 opened at Tue Dec 13 15:26:17 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.98 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.17 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.37 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-i 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.12 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Neural_net_hls/solution1/directives.tcl 
Execute     set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO-FLOW: Setting directive 'TOP' name=nn_inference 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1 opened at Tue Dec 13 15:27:22 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.98 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.16 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.17 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.38 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-i 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Neural_net_hls/solution1/directives.tcl 
Execute     set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO-FLOW: Setting directive 'TOP' name=nn_inference 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.33 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.38 seconds. CPU system time: 0.53 seconds. Elapsed time: 7.33 seconds; current allocated memory: 93.248 MB.
Command ap_source done; 8.89 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1 opened at Tue Dec 13 15:28:47 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.95 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.17 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.16 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.35 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-i 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.14 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Neural_net_hls/solution1/directives.tcl 
Execute     set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO-FLOW: Setting directive 'TOP' name=nn_inference 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1 opened at Tue Dec 13 15:32:10 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.19 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.39 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-i 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.12 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Neural_net_hls/solution1/directives.tcl 
Execute     set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO-FLOW: Setting directive 'TOP' name=nn_inference 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.44 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.55 seconds. CPU system time: 0.48 seconds. Elapsed time: 7.44 seconds; current allocated memory: 93.248 MB.
Command ap_source done; 9 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1 opened at Tue Dec 13 15:33:28 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.96 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.16 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.16 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.36 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-i 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Neural_net_hls/solution1/directives.tcl 
Execute     set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO-FLOW: Setting directive 'TOP' name=nn_inference 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.49 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.78 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.84 seconds. CPU system time: 0.51 seconds. Elapsed time: 7.78 seconds; current allocated memory: 93.263 MB.
Command ap_source done; 9.32 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1 opened at Tue Dec 13 15:35:28 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.98 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.16 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.19 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.4 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-i 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Neural_net_hls/solution1/directives.tcl 
Execute     set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO-FLOW: Setting directive 'TOP' name=nn_inference 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.5 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.83 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.88 seconds. CPU system time: 0.57 seconds. Elapsed time: 7.83 seconds; current allocated memory: 93.263 MB.
Command ap_source done; 9.41 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1 opened at Tue Dec 13 15:36:26 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.19 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.39 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-i 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.11 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Neural_net_hls/solution1/directives.tcl 
Execute     set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO-FLOW: Setting directive 'TOP' name=nn_inference 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/tjaz/final_ass/FPGA_AI/Neural_net_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.43 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.57 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.62 seconds. CPU system time: 0.58 seconds. Elapsed time: 7.57 seconds; current allocated memory: 93.248 MB.
Command ap_source done; 9.12 sec.
Execute cleanup_all 
