```systemverilog
for (int i = 0; seq == null && i < rq.size(); i++) begin
```