Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Aug  2 10:02:37 2019
| Host         : travis-job-7cf25e18-509e-46f7-80f5-2d5ad3ecfe2e running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a50t-fgg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.139        0.000                      0                14436        0.035        0.000                      0                14432        0.264        0.000                       0                  4676  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_clocks_rx           {0.000 4.000}        8.000           125.000         
eth_rx_clk              {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx     {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx90   {2.000 6.000}        8.000           125.000         
  ethphy_pll_fb         {0.000 4.000}        8.000           125.000         
eth_tx_clk              {0.000 4.000}        8.000           125.000         
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     1  
  netsoc_pll_clk200           2.524        0.000                      0                   13        0.266        0.000                      0                   13        0.264        0.000                       0                    11  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                             5.845        0.000                       0                     1  
eth_rx_clk                    1.558        0.000                      0                  428        0.121        0.000                      0                  428        2.000        0.000                       0                   152  
  ethphy_pll_clk_tx                                                                                                                                                       5.845        0.000                       0                     2  
  ethphy_pll_clk_tx90                                                                                                                                                     5.845        0.000                       0                     3  
  ethphy_pll_fb                                                                                                                                                           6.751        0.000                       0                     2  
eth_tx_clk                    0.963        0.000                      0                  226        0.119        0.000                      0                  226        3.500        0.000                       0                   102  
sys_clk                       0.139        0.000                      0                13765        0.035        0.000                      0                13765        3.750        0.000                       0                  4317  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                   netsoc_pll_clk200        3.673        0.000                      0                    1                                                                        
                   eth_rx_clk               2.485        0.000                      0                    1                                                                        
                   eth_tx_clk               2.348        0.000                      0                    1                                                                        
                   sys_clk                  2.387        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.524ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.718ns (32.363%)  route 1.501ns (67.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.624     6.212    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDSE (Prop_fdse_C_Q)         0.419     6.631 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.532    netsoc_reset_counter[1]
    SLICE_X65Y56         LUT4 (Prop_lut4_I0_O)        0.299     7.831 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.600     8.430    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.506    10.861    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.351    11.212    
                         clock uncertainty           -0.053    11.159    
    SLICE_X65Y56         FDSE (Setup_fdse_C_CE)      -0.205    10.954    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.954    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  2.524    

Slack (MET) :             2.524ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.718ns (32.363%)  route 1.501ns (67.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.624     6.212    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDSE (Prop_fdse_C_Q)         0.419     6.631 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.532    netsoc_reset_counter[1]
    SLICE_X65Y56         LUT4 (Prop_lut4_I0_O)        0.299     7.831 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.600     8.430    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.506    10.861    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.351    11.212    
                         clock uncertainty           -0.053    11.159    
    SLICE_X65Y56         FDSE (Setup_fdse_C_CE)      -0.205    10.954    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.954    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  2.524    

Slack (MET) :             2.524ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.718ns (32.363%)  route 1.501ns (67.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.624     6.212    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDSE (Prop_fdse_C_Q)         0.419     6.631 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.532    netsoc_reset_counter[1]
    SLICE_X65Y56         LUT4 (Prop_lut4_I0_O)        0.299     7.831 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.600     8.430    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.506    10.861    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.351    11.212    
                         clock uncertainty           -0.053    11.159    
    SLICE_X65Y56         FDSE (Setup_fdse_C_CE)      -0.205    10.954    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.954    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  2.524    

Slack (MET) :             2.524ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.718ns (32.363%)  route 1.501ns (67.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.624     6.212    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDSE (Prop_fdse_C_Q)         0.419     6.631 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.532    netsoc_reset_counter[1]
    SLICE_X65Y56         LUT4 (Prop_lut4_I0_O)        0.299     7.831 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.600     8.430    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.506    10.861    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.351    11.212    
                         clock uncertainty           -0.053    11.159    
    SLICE_X65Y56         FDSE (Setup_fdse_C_CE)      -0.205    10.954    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.954    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  2.524    

Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.718ns (33.684%)  route 1.414ns (66.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.622     6.210    clk200_clk
    SLICE_X65Y60         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_3/Q
                         net (fo=5, routed)           1.016     7.644    clk200_rst
    SLICE_X65Y56         LUT6 (Prop_lut6_I5_O)        0.299     7.943 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.398     8.341    netsoc_ic_reset_i_1_n_0
    SLICE_X64Y56         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.506    10.861    clk200_clk
    SLICE_X64Y56         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism              0.326    11.187    
                         clock uncertainty           -0.053    11.134    
    SLICE_X64Y56         FDRE (Setup_fdre_C_D)       -0.031    11.103    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.103    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  2.762    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.419ns (30.548%)  route 0.953ns (69.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.622     6.210    clk200_clk
    SLICE_X65Y60         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_3/Q
                         net (fo=5, routed)           0.953     7.581    clk200_rst
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.506    10.861    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.326    11.187    
                         clock uncertainty           -0.053    11.134    
    SLICE_X65Y56         FDSE (Setup_fdse_C_S)       -0.604    10.530    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.530    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.419ns (30.548%)  route 0.953ns (69.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.622     6.210    clk200_clk
    SLICE_X65Y60         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_3/Q
                         net (fo=5, routed)           0.953     7.581    clk200_rst
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.506    10.861    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.326    11.187    
                         clock uncertainty           -0.053    11.134    
    SLICE_X65Y56         FDSE (Setup_fdse_C_S)       -0.604    10.530    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.530    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.419ns (30.548%)  route 0.953ns (69.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.622     6.210    clk200_clk
    SLICE_X65Y60         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_3/Q
                         net (fo=5, routed)           0.953     7.581    clk200_rst
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.506    10.861    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.326    11.187    
                         clock uncertainty           -0.053    11.134    
    SLICE_X65Y56         FDSE (Setup_fdse_C_S)       -0.604    10.530    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.530    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.419ns (30.548%)  route 0.953ns (69.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.622     6.210    clk200_clk
    SLICE_X65Y60         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_3/Q
                         net (fo=5, routed)           0.953     7.581    clk200_rst
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.506    10.861    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.326    11.187    
                         clock uncertainty           -0.053    11.134    
    SLICE_X65Y56         FDSE (Setup_fdse_C_S)       -0.604    10.530    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.530    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.746ns (45.711%)  route 0.886ns (54.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.624     6.212    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDSE (Prop_fdse_C_Q)         0.419     6.631 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.886     7.517    netsoc_reset_counter[1]
    SLICE_X65Y56         LUT2 (Prop_lut2_I1_O)        0.327     7.844 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     7.844    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.506    10.861    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.351    11.212    
                         clock uncertainty           -0.053    11.159    
    SLICE_X65Y56         FDSE (Setup_fdse_C_D)        0.075    11.234    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.234    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  3.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.030%)  route 0.190ns (50.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.591     1.871    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDSE (Prop_fdse_C_Q)         0.141     2.012 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.190     2.202    netsoc_reset_counter[0]
    SLICE_X65Y56         LUT2 (Prop_lut2_I0_O)        0.042     2.244 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.244    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.861     2.421    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.550     1.871    
    SLICE_X65Y56         FDSE (Hold_fdse_C_D)         0.107     1.978    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.184ns (48.905%)  route 0.192ns (51.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.591     1.871    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDSE (Prop_fdse_C_Q)         0.141     2.012 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.192     2.204    netsoc_reset_counter[0]
    SLICE_X65Y56         LUT4 (Prop_lut4_I1_O)        0.043     2.247 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.247    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.861     2.421    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.550     1.871    
    SLICE_X65Y56         FDSE (Hold_fdse_C_D)         0.107     1.978    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.436%)  route 0.190ns (50.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.591     1.871    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDSE (Prop_fdse_C_Q)         0.141     2.012 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.190     2.202    netsoc_reset_counter[0]
    SLICE_X65Y56         LUT1 (Prop_lut1_I0_O)        0.045     2.247 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.247    netsoc_reset_counter0[0]
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.861     2.421    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.550     1.871    
    SLICE_X65Y56         FDSE (Hold_fdse_C_D)         0.091     1.962    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.175%)  route 0.192ns (50.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.591     1.871    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDSE (Prop_fdse_C_Q)         0.141     2.012 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.192     2.204    netsoc_reset_counter[0]
    SLICE_X65Y56         LUT3 (Prop_lut3_I1_O)        0.045     2.249 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.249    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.861     2.421    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.550     1.871    
    SLICE_X65Y56         FDSE (Hold_fdse_C_D)         0.092     1.963    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.226ns (45.941%)  route 0.266ns (54.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.591     1.871    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDSE (Prop_fdse_C_Q)         0.128     1.999 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.138     2.137    netsoc_reset_counter[3]
    SLICE_X65Y56         LUT6 (Prop_lut6_I3_O)        0.098     2.235 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.128     2.363    netsoc_ic_reset_i_1_n_0
    SLICE_X64Y56         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.861     2.421    clk200_clk
    SLICE_X64Y56         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.537     1.884    
    SLICE_X64Y56         FDRE (Hold_fdre_C_D)         0.059     1.943    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.226ns (41.502%)  route 0.319ns (58.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.591     1.871    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDSE (Prop_fdse_C_Q)         0.128     1.999 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.115    netsoc_reset_counter[3]
    SLICE_X65Y56         LUT4 (Prop_lut4_I3_O)        0.098     2.213 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.203     2.415    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.861     2.421    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.550     1.871    
    SLICE_X65Y56         FDSE (Hold_fdse_C_CE)       -0.039     1.832    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.226ns (41.502%)  route 0.319ns (58.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.591     1.871    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDSE (Prop_fdse_C_Q)         0.128     1.999 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.115    netsoc_reset_counter[3]
    SLICE_X65Y56         LUT4 (Prop_lut4_I3_O)        0.098     2.213 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.203     2.415    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.861     2.421    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.550     1.871    
    SLICE_X65Y56         FDSE (Hold_fdse_C_CE)       -0.039     1.832    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.226ns (41.502%)  route 0.319ns (58.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.591     1.871    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDSE (Prop_fdse_C_Q)         0.128     1.999 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.115    netsoc_reset_counter[3]
    SLICE_X65Y56         LUT4 (Prop_lut4_I3_O)        0.098     2.213 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.203     2.415    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.861     2.421    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.550     1.871    
    SLICE_X65Y56         FDSE (Hold_fdse_C_CE)       -0.039     1.832    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.226ns (41.502%)  route 0.319ns (58.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.591     1.871    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDSE (Prop_fdse_C_Q)         0.128     1.999 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.115    netsoc_reset_counter[3]
    SLICE_X65Y56         LUT4 (Prop_lut4_I3_O)        0.098     2.213 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.203     2.415    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.861     2.421    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.550     1.871    
    SLICE_X65Y56         FDSE (Hold_fdse_C_CE)       -0.039     1.832    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.128ns (22.315%)  route 0.446ns (77.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.589     1.869    clk200_clk
    SLICE_X65Y60         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDPE (Prop_fdpe_C_Q)         0.128     1.997 r  FDPE_3/Q
                         net (fo=5, routed)           0.446     2.442    clk200_rst
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.861     2.421    clk200_clk
    SLICE_X65Y56         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.534     1.887    
    SLICE_X65Y56         FDSE (Hold_fdse_C_S)        -0.072     1.815    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.628    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y60     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y60     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X64Y56     netsoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y56     netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y56     netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y56     netsoc_reset_counter_reg[2]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y60     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y60     FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y56     netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y56     netsoc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y56     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y56     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y56     netsoc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y56     netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y56     netsoc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y56     netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y60     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y60     FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y56     netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y56     netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y56     netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y56     netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y56     netsoc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y60     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y60     FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y56     netsoc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y4     ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y4     ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y9     ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y9     ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y29    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y8     OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 1.324ns (21.207%)  route 4.919ns (78.793%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 9.448 - 8.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.630     1.630    eth_rx_clk
    SLICE_X7Y13          FDRE                                         r  ethphy_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456     2.086 r  ethphy_source_payload_data_reg[2]/Q
                         net (fo=16, routed)          1.274     3.360    p_13_in50_in
    SLICE_X8Y9           LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  ethmac_crc32_checker_crc_reg[15]_i_2/O
                         net (fo=4, routed)           0.618     4.102    ethmac_crc32_checker_crc_reg[15]_i_2_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I4_O)        0.124     4.226 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.498     4.723    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X8Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.847 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.514     5.361    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.124     5.485 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.313     5.798    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I5_O)        0.124     5.922 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.493     6.416    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I5_O)        0.124     6.540 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.551     7.090    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.214 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.659     7.874    ethmac_crc32_checker_source_source_payload_error
    SLICE_X11Y11         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.448     9.448    eth_rx_clk
    SLICE_X11Y11         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.080     9.528    
                         clock uncertainty           -0.035     9.493    
    SLICE_X11Y11         FDRE (Setup_fdre_C_D)       -0.062     9.431    ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                          9.431    
                         arrival time                          -7.874    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 1.324ns (21.389%)  route 4.866ns (78.611%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 9.450 - 8.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.630     1.630    eth_rx_clk
    SLICE_X7Y13          FDRE                                         r  ethphy_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456     2.086 r  ethphy_source_payload_data_reg[2]/Q
                         net (fo=16, routed)          1.274     3.360    p_13_in50_in
    SLICE_X8Y9           LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  ethmac_crc32_checker_crc_reg[15]_i_2/O
                         net (fo=4, routed)           0.618     4.102    ethmac_crc32_checker_crc_reg[15]_i_2_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I4_O)        0.124     4.226 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.498     4.723    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X8Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.847 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.514     5.361    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.124     5.485 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.313     5.798    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I5_O)        0.124     5.922 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.493     6.416    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I5_O)        0.124     6.540 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.551     7.090    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.214 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.606     7.821    ethmac_crc32_checker_source_source_payload_error
    SLICE_X10Y8          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.450     9.450    eth_rx_clk
    SLICE_X10Y8          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.080     9.530    
                         clock uncertainty           -0.035     9.495    
    SLICE_X10Y8          FDRE (Setup_fdre_C_D)       -0.045     9.450    ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                          9.450    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.448ns (23.093%)  route 4.822ns (76.907%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 9.445 - 8.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.630     1.630    eth_rx_clk
    SLICE_X7Y13          FDRE                                         r  ethphy_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456     2.086 r  ethphy_source_payload_data_reg[2]/Q
                         net (fo=16, routed)          1.274     3.360    p_13_in50_in
    SLICE_X8Y9           LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  ethmac_crc32_checker_crc_reg[15]_i_2/O
                         net (fo=4, routed)           0.618     4.102    ethmac_crc32_checker_crc_reg[15]_i_2_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I4_O)        0.124     4.226 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.498     4.723    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X8Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.847 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.514     5.361    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.124     5.485 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.313     5.798    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I5_O)        0.124     5.922 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.493     6.416    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I5_O)        0.124     6.540 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.551     7.090    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.214 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.562     7.777    ethmac_crc32_checker_source_source_payload_error
    SLICE_X14Y13         LUT3 (Prop_lut3_I1_O)        0.124     7.901 r  ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     7.901    ethmac_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X14Y13         FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.445     9.445    eth_rx_clk
    SLICE_X14Y13         FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.080     9.525    
                         clock uncertainty           -0.035     9.490    
    SLICE_X14Y13         FDRE (Setup_fdre_C_D)        0.077     9.567    ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                          9.567    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 1.324ns (21.697%)  route 4.778ns (78.303%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 9.449 - 8.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.630     1.630    eth_rx_clk
    SLICE_X7Y13          FDRE                                         r  ethphy_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456     2.086 r  ethphy_source_payload_data_reg[2]/Q
                         net (fo=16, routed)          1.274     3.360    p_13_in50_in
    SLICE_X8Y9           LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  ethmac_crc32_checker_crc_reg[15]_i_2/O
                         net (fo=4, routed)           0.618     4.102    ethmac_crc32_checker_crc_reg[15]_i_2_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I4_O)        0.124     4.226 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.498     4.723    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X8Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.847 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.514     5.361    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.124     5.485 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.313     5.798    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I5_O)        0.124     5.922 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.493     6.416    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I5_O)        0.124     6.540 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.551     7.090    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.214 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.518     7.733    ethmac_crc32_checker_source_source_payload_error
    SLICE_X10Y10         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.449     9.449    eth_rx_clk
    SLICE_X10Y10         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.080     9.529    
                         clock uncertainty           -0.035     9.494    
    SLICE_X10Y10         FDRE (Setup_fdre_C_D)       -0.045     9.449    ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                          9.449    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 1.324ns (21.696%)  route 4.778ns (78.304%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 9.450 - 8.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.630     1.630    eth_rx_clk
    SLICE_X7Y13          FDRE                                         r  ethphy_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456     2.086 r  ethphy_source_payload_data_reg[2]/Q
                         net (fo=16, routed)          1.274     3.360    p_13_in50_in
    SLICE_X8Y9           LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  ethmac_crc32_checker_crc_reg[15]_i_2/O
                         net (fo=4, routed)           0.618     4.102    ethmac_crc32_checker_crc_reg[15]_i_2_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I4_O)        0.124     4.226 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.498     4.723    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X8Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.847 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.514     5.361    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.124     5.485 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.313     5.798    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I5_O)        0.124     5.922 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.493     6.416    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I5_O)        0.124     6.540 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.551     7.090    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.214 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.518     7.733    ethmac_crc32_checker_source_source_payload_error
    SLICE_X10Y7          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.450     9.450    eth_rx_clk
    SLICE_X10Y7          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.080     9.530    
                         clock uncertainty           -0.035     9.495    
    SLICE_X10Y7          FDRE (Setup_fdre_C_D)       -0.031     9.464    ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                          9.464    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 1.426ns (26.000%)  route 4.059ns (74.000%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 9.448 - 8.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.567     1.567    eth_rx_clk
    SLICE_X9Y10          FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.970     2.994    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X13Y10         LUT6 (Prop_lut6_I1_O)        0.124     3.118 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.404     3.522    storage_12_reg_i_11_n_0
    SLICE_X13Y11         LUT5 (Prop_lut5_I0_O)        0.124     3.646 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.362     4.008    storage_12_reg_i_8_n_0
    SLICE_X12Y11         LUT5 (Prop_lut5_I4_O)        0.124     4.132 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.583     4.714    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X14Y12         LUT2 (Prop_lut2_I0_O)        0.119     4.833 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.494     5.327    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.355     5.682 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.550     6.232    ethmac_crc32_checker_sink_sink_ready
    SLICE_X12Y12         LUT4 (Prop_lut4_I3_O)        0.124     6.356 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=16, routed)          0.696     7.052    storage_10_reg_0_7_6_7/WE
    SLICE_X10Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.448     9.448    storage_10_reg_0_7_6_7/WCLK
    SLICE_X10Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism              0.080     9.528    
                         clock uncertainty           -0.035     9.493    
    SLICE_X10Y11         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.960    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 1.426ns (26.000%)  route 4.059ns (74.000%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 9.448 - 8.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.567     1.567    eth_rx_clk
    SLICE_X9Y10          FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.970     2.994    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X13Y10         LUT6 (Prop_lut6_I1_O)        0.124     3.118 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.404     3.522    storage_12_reg_i_11_n_0
    SLICE_X13Y11         LUT5 (Prop_lut5_I0_O)        0.124     3.646 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.362     4.008    storage_12_reg_i_8_n_0
    SLICE_X12Y11         LUT5 (Prop_lut5_I4_O)        0.124     4.132 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.583     4.714    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X14Y12         LUT2 (Prop_lut2_I0_O)        0.119     4.833 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.494     5.327    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.355     5.682 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.550     6.232    ethmac_crc32_checker_sink_sink_ready
    SLICE_X12Y12         LUT4 (Prop_lut4_I3_O)        0.124     6.356 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=16, routed)          0.696     7.052    storage_10_reg_0_7_6_7/WE
    SLICE_X10Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.448     9.448    storage_10_reg_0_7_6_7/WCLK
    SLICE_X10Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism              0.080     9.528    
                         clock uncertainty           -0.035     9.493    
    SLICE_X10Y11         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.960    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 1.426ns (26.000%)  route 4.059ns (74.000%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 9.448 - 8.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.567     1.567    eth_rx_clk
    SLICE_X9Y10          FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.970     2.994    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X13Y10         LUT6 (Prop_lut6_I1_O)        0.124     3.118 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.404     3.522    storage_12_reg_i_11_n_0
    SLICE_X13Y11         LUT5 (Prop_lut5_I0_O)        0.124     3.646 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.362     4.008    storage_12_reg_i_8_n_0
    SLICE_X12Y11         LUT5 (Prop_lut5_I4_O)        0.124     4.132 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.583     4.714    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X14Y12         LUT2 (Prop_lut2_I0_O)        0.119     4.833 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.494     5.327    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.355     5.682 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.550     6.232    ethmac_crc32_checker_sink_sink_ready
    SLICE_X12Y12         LUT4 (Prop_lut4_I3_O)        0.124     6.356 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=16, routed)          0.696     7.052    storage_10_reg_0_7_6_7/WE
    SLICE_X10Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.448     9.448    storage_10_reg_0_7_6_7/WCLK
    SLICE_X10Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism              0.080     9.528    
                         clock uncertainty           -0.035     9.493    
    SLICE_X10Y11         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.960    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 1.426ns (26.000%)  route 4.059ns (74.000%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 9.448 - 8.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.567     1.567    eth_rx_clk
    SLICE_X9Y10          FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.970     2.994    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X13Y10         LUT6 (Prop_lut6_I1_O)        0.124     3.118 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.404     3.522    storage_12_reg_i_11_n_0
    SLICE_X13Y11         LUT5 (Prop_lut5_I0_O)        0.124     3.646 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.362     4.008    storage_12_reg_i_8_n_0
    SLICE_X12Y11         LUT5 (Prop_lut5_I4_O)        0.124     4.132 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.583     4.714    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X14Y12         LUT2 (Prop_lut2_I0_O)        0.119     4.833 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.494     5.327    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.355     5.682 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.550     6.232    ethmac_crc32_checker_sink_sink_ready
    SLICE_X12Y12         LUT4 (Prop_lut4_I3_O)        0.124     6.356 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=16, routed)          0.696     7.052    storage_10_reg_0_7_6_7/WE
    SLICE_X10Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.448     9.448    storage_10_reg_0_7_6_7/WCLK
    SLICE_X10Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism              0.080     9.528    
                         clock uncertainty           -0.035     9.493    
    SLICE_X10Y11         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.960    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 1.426ns (26.000%)  route 4.059ns (74.000%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 9.448 - 8.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.567     1.567    eth_rx_clk
    SLICE_X9Y10          FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.970     2.994    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X13Y10         LUT6 (Prop_lut6_I1_O)        0.124     3.118 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.404     3.522    storage_12_reg_i_11_n_0
    SLICE_X13Y11         LUT5 (Prop_lut5_I0_O)        0.124     3.646 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.362     4.008    storage_12_reg_i_8_n_0
    SLICE_X12Y11         LUT5 (Prop_lut5_I4_O)        0.124     4.132 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.583     4.714    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X14Y12         LUT2 (Prop_lut2_I0_O)        0.119     4.833 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.494     5.327    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.355     5.682 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.550     6.232    ethmac_crc32_checker_sink_sink_ready
    SLICE_X12Y12         LUT4 (Prop_lut4_I3_O)        0.124     6.356 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=16, routed)          0.696     7.052    storage_10_reg_0_7_6_7/WE
    SLICE_X10Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.448     9.448    storage_10_reg_0_7_6_7/WCLK
    SLICE_X10Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism              0.080     9.528    
                         clock uncertainty           -0.035     9.493    
    SLICE_X10Y11         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.960    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  1.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.565     0.565    eth_rx_clk
    SLICE_X13Y9          FDRE                                         r  xilinxmultiregimpl7_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl7_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.761    xilinxmultiregimpl7_regs0[6]
    SLICE_X13Y9          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.835     0.835    eth_rx_clk
    SLICE_X13Y9          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[6]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X13Y9          FDRE (Hold_fdre_C_D)         0.076     0.641    xilinxmultiregimpl7_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.564     0.564    eth_rx_clk
    SLICE_X13Y11         FDRE                                         r  xilinxmultiregimpl7_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  xilinxmultiregimpl7_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.760    xilinxmultiregimpl7_regs0[0]
    SLICE_X13Y11         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.834     0.834    eth_rx_clk
    SLICE_X13Y11         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X13Y11         FDRE (Hold_fdre_C_D)         0.075     0.639    xilinxmultiregimpl7_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.564     0.564    eth_rx_clk
    SLICE_X13Y10         FDRE                                         r  xilinxmultiregimpl7_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  xilinxmultiregimpl7_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.760    xilinxmultiregimpl7_regs0[1]
    SLICE_X13Y10         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.834     0.834    eth_rx_clk
    SLICE_X13Y10         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[1]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X13Y10         FDRE (Hold_fdre_C_D)         0.075     0.639    xilinxmultiregimpl7_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.565     0.565    eth_rx_clk
    SLICE_X13Y9          FDRE                                         r  xilinxmultiregimpl7_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl7_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.761    xilinxmultiregimpl7_regs0[2]
    SLICE_X13Y9          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.835     0.835    eth_rx_clk
    SLICE_X13Y9          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X13Y9          FDRE (Hold_fdre_C_D)         0.075     0.640    xilinxmultiregimpl7_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.564     0.564    eth_rx_clk
    SLICE_X13Y10         FDRE                                         r  xilinxmultiregimpl7_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  xilinxmultiregimpl7_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.760    xilinxmultiregimpl7_regs0[3]
    SLICE_X13Y10         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.834     0.834    eth_rx_clk
    SLICE_X13Y10         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[3]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X13Y10         FDRE (Hold_fdre_C_D)         0.071     0.635    xilinxmultiregimpl7_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.564     0.564    eth_rx_clk
    SLICE_X13Y11         FDRE                                         r  xilinxmultiregimpl7_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  xilinxmultiregimpl7_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.760    xilinxmultiregimpl7_regs0[4]
    SLICE_X13Y11         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.834     0.834    eth_rx_clk
    SLICE_X13Y11         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[4]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X13Y11         FDRE (Hold_fdre_C_D)         0.071     0.635    xilinxmultiregimpl7_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.565     0.565    eth_rx_clk
    SLICE_X13Y9          FDRE                                         r  xilinxmultiregimpl7_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl7_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.761    xilinxmultiregimpl7_regs0[5]
    SLICE_X13Y9          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.835     0.835    eth_rx_clk
    SLICE_X13Y9          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[5]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X13Y9          FDRE (Hold_fdre_C_D)         0.071     0.636    xilinxmultiregimpl7_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ethphy_source_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.798%)  route 0.154ns (52.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.562     0.562    eth_rx_clk
    SLICE_X9Y13          FDRE                                         r  ethphy_source_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  ethphy_source_payload_data_reg[3]/Q
                         net (fo=10, routed)          0.154     0.857    storage_10_reg_0_7_0_5/DIB1
    SLICE_X10Y12         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.832     0.832    storage_10_reg_0_7_0_5/WCLK
    SLICE_X10Y12         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.234     0.598    
    SLICE_X10Y12         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     0.722    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ethmac_rx_cdc_graycounter0_q_binary_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.441%)  route 0.236ns (62.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.564     0.564    eth_rx_clk
    SLICE_X9Y10          FDRE                                         r  ethmac_rx_cdc_graycounter0_q_binary_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ethmac_rx_cdc_graycounter0_q_binary_reg[2]/Q
                         net (fo=5, routed)           0.236     0.940    ethmac_rx_cdc_graycounter0_q_binary[2]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.876     0.876    eth_rx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.622    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.805    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ethphy_source_payload_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.319%)  route 0.151ns (51.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.562     0.562    eth_rx_clk
    SLICE_X9Y13          FDRE                                         r  ethphy_source_payload_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  ethphy_source_payload_data_reg[1]/Q
                         net (fo=9, routed)           0.151     0.853    storage_10_reg_0_7_0_5/DIA1
    SLICE_X10Y12         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.832     0.832    storage_10_reg_0_7_0_5/WCLK
    SLICE_X10Y12         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.234     0.598    
    SLICE_X10Y12         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     0.718    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y2     storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y23    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y15    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y25    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y17    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y27    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X4Y11     FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X4Y11     FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X7Y13     ethphy_source_payload_data_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X10Y12    storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X10Y12    storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X10Y12    storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X10Y12    storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X10Y12    storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X10Y12    storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X10Y12    storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X10Y12    storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X10Y12    storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X10Y12    storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X10Y12    storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X10Y12    storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X10Y12    storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X10Y12    storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X10Y12    storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X10Y12    storage_10_reg_0_7_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx
  To Clock:  ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx90
  To Clock:  ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y28    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_fb
  To Clock:  ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 3.025ns (49.311%)  route 3.110ns (50.689%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 9.522 - 8.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.601     1.601    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.055 r  storage_11_reg/DOADO[12]
                         net (fo=1, routed)           1.006     5.061    ethmac_tx_converter_converter_sink_payload_data_reg[14]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     5.185 r  ODDR_2_i_9/O
                         net (fo=2, routed)           0.928     6.113    ODDR_2_i_9_n_0
    SLICE_X1Y18          LUT4 (Prop_lut4_I3_O)        0.120     6.233 r  ODDR_2_i_7/O
                         net (fo=1, routed)           0.509     6.742    ODDR_2_i_7_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.327     7.069 r  ODDR_2_i_2/O
                         net (fo=1, routed)           0.666     7.735    ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y22         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.522     9.522    eth_tx_clk
    OLOGIC_X0Y22         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.080     9.602    
                         clock uncertainty           -0.069     9.533    
    OLOGIC_X0Y22         ODDR (Setup_oddr_C_D2)      -0.834     8.699    ODDR_2
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 3.029ns (51.224%)  route 2.884ns (48.776%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 9.522 - 8.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.601     1.601    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.055 r  storage_11_reg/DOADO[16]
                         net (fo=1, routed)           1.105     5.160    ethmac_tx_converter_converter_sink_payload_data_reg[20]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124     5.284 r  ODDR_2_i_8/O
                         net (fo=2, routed)           0.796     6.079    ODDR_2_i_8_n_0
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.119     6.198 r  ODDR_2_i_4/O
                         net (fo=1, routed)           0.408     6.606    ODDR_2_i_4_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I3_O)        0.332     6.938 r  ODDR_2_i_1/O
                         net (fo=1, routed)           0.576     7.514    ethmac_tx_gap_inserter_source_payload_data[0]
    OLOGIC_X0Y22         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.522     9.522    eth_tx_clk
    OLOGIC_X0Y22         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.080     9.602    
                         clock uncertainty           -0.069     9.533    
    OLOGIC_X0Y22         ODDR (Setup_oddr_C_D1)      -0.834     8.699    ODDR_2
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -7.514    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 1.641ns (27.298%)  route 4.370ns (72.702%))
  Logic Levels:           8  (LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 9.483 - 8.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.628     1.628    eth_tx_clk
    SLICE_X6Y15          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.478     2.106 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.837     2.943    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X5Y15          LUT4 (Prop_lut4_I0_O)        0.295     3.238 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.263     3.501    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124     3.625 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.307     3.932    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X5Y16          LUT3 (Prop_lut3_I0_O)        0.124     4.056 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.428     4.484    ethmac_padding_inserter_source_valid
    SLICE_X5Y16          LUT3 (Prop_lut3_I0_O)        0.124     4.608 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.421     5.029    ethmac_crc32_inserter_source_valid
    SLICE_X3Y16          LUT4 (Prop_lut4_I1_O)        0.124     5.153 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.348     5.501    ethmac_preamble_inserter_sink_ready
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.619     6.245    ethmac_tx_converter_converter_mux0
    SLICE_X5Y16          LUT6 (Prop_lut6_I1_O)        0.124     6.369 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.455     6.824    storage_11_reg_i_46_n_0
    SLICE_X6Y15          LUT4 (Prop_lut4_I1_O)        0.124     6.948 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.692     7.640    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.483     9.483    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.080     9.563    
                         clock uncertainty           -0.069     9.494    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     8.928    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -7.640    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 1.641ns (27.342%)  route 4.361ns (72.658%))
  Logic Levels:           8  (LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 9.483 - 8.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.628     1.628    eth_tx_clk
    SLICE_X6Y15          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.478     2.106 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.837     2.943    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X5Y15          LUT4 (Prop_lut4_I0_O)        0.295     3.238 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.263     3.501    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124     3.625 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.307     3.932    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X5Y16          LUT3 (Prop_lut3_I0_O)        0.124     4.056 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.428     4.484    ethmac_padding_inserter_source_valid
    SLICE_X5Y16          LUT3 (Prop_lut3_I0_O)        0.124     4.608 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.421     5.029    ethmac_crc32_inserter_source_valid
    SLICE_X3Y16          LUT4 (Prop_lut4_I1_O)        0.124     5.153 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.348     5.501    ethmac_preamble_inserter_sink_ready
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.482     6.108    ethmac_tx_converter_converter_mux0
    SLICE_X6Y15          LUT3 (Prop_lut3_I2_O)        0.124     6.232 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.548     6.780    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y15          LUT3 (Prop_lut3_I1_O)        0.124     6.904 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.726     7.630    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.483     9.483    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.080     9.563    
                         clock uncertainty           -0.069     9.494    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.928    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -7.630    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 3.022ns (52.149%)  route 2.773ns (47.851%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 9.527 - 8.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.601     1.601    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.055 r  storage_11_reg/DOADO[18]
                         net (fo=1, routed)           1.158     5.213    ethmac_tx_converter_converter_sink_payload_data_reg[22]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124     5.337 r  ODDR_4_i_7/O
                         net (fo=2, routed)           0.782     6.119    ODDR_4_i_7_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.118     6.237 r  ODDR_4_i_4/O
                         net (fo=1, routed)           0.303     6.540    ODDR_4_i_4_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.326     6.866 r  ODDR_4_i_1/O
                         net (fo=1, routed)           0.529     7.396    ethmac_tx_gap_inserter_source_payload_data[2]
    OLOGIC_X0Y18         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.527     9.527    eth_tx_clk
    OLOGIC_X0Y18         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.080     9.607    
                         clock uncertainty           -0.069     9.538    
    OLOGIC_X0Y18         ODDR (Setup_oddr_C_D1)      -0.834     8.704    ODDR_4
  -------------------------------------------------------------------
                         required time                          8.704    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.922ns  (logic 1.641ns (27.708%)  route 4.281ns (72.292%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 9.483 - 8.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.628     1.628    eth_tx_clk
    SLICE_X6Y15          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.478     2.106 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.837     2.943    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X5Y15          LUT4 (Prop_lut4_I0_O)        0.295     3.238 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.263     3.501    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124     3.625 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.307     3.932    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X5Y16          LUT3 (Prop_lut3_I0_O)        0.124     4.056 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.428     4.484    ethmac_padding_inserter_source_valid
    SLICE_X5Y16          LUT3 (Prop_lut3_I0_O)        0.124     4.608 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.421     5.029    ethmac_crc32_inserter_source_valid
    SLICE_X3Y16          LUT4 (Prop_lut4_I1_O)        0.124     5.153 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.348     5.501    ethmac_preamble_inserter_sink_ready
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.482     6.108    ethmac_tx_converter_converter_mux0
    SLICE_X6Y15          LUT3 (Prop_lut3_I2_O)        0.124     6.232 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.362     6.594    ethmac_tx_converter_converter_mux__0
    SLICE_X6Y16          LUT5 (Prop_lut5_I2_O)        0.124     6.718 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.833     7.551    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.483     9.483    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.080     9.563    
                         clock uncertainty           -0.069     9.494    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     8.928    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.391ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.909ns  (logic 1.641ns (27.771%)  route 4.268ns (72.229%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 9.483 - 8.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.628     1.628    eth_tx_clk
    SLICE_X6Y15          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.478     2.106 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.837     2.943    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X5Y15          LUT4 (Prop_lut4_I0_O)        0.295     3.238 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.263     3.501    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124     3.625 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.307     3.932    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X5Y16          LUT3 (Prop_lut3_I0_O)        0.124     4.056 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.428     4.484    ethmac_padding_inserter_source_valid
    SLICE_X5Y16          LUT3 (Prop_lut3_I0_O)        0.124     4.608 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.421     5.029    ethmac_crc32_inserter_source_valid
    SLICE_X3Y16          LUT4 (Prop_lut4_I1_O)        0.124     5.153 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.348     5.501    ethmac_preamble_inserter_sink_ready
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.482     6.108    ethmac_tx_converter_converter_mux0
    SLICE_X6Y15          LUT3 (Prop_lut3_I2_O)        0.124     6.232 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.571     6.803    ethmac_tx_converter_converter_mux__0
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124     6.927 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.611     7.537    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.483     9.483    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.080     9.563    
                         clock uncertainty           -0.069     9.494    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     8.928    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 1.641ns (27.898%)  route 4.241ns (72.102%))
  Logic Levels:           8  (LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 9.483 - 8.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.628     1.628    eth_tx_clk
    SLICE_X6Y15          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.478     2.106 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.837     2.943    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X5Y15          LUT4 (Prop_lut4_I0_O)        0.295     3.238 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.263     3.501    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124     3.625 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.307     3.932    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X5Y16          LUT3 (Prop_lut3_I0_O)        0.124     4.056 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.428     4.484    ethmac_padding_inserter_source_valid
    SLICE_X5Y16          LUT3 (Prop_lut3_I0_O)        0.124     4.608 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.421     5.029    ethmac_crc32_inserter_source_valid
    SLICE_X3Y16          LUT4 (Prop_lut4_I1_O)        0.124     5.153 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.348     5.501    ethmac_preamble_inserter_sink_ready
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.482     6.108    ethmac_tx_converter_converter_mux0
    SLICE_X6Y15          LUT3 (Prop_lut3_I2_O)        0.124     6.232 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.465     6.697    ethmac_tx_converter_converter_mux__0
    SLICE_X4Y15          LUT4 (Prop_lut4_I0_O)        0.124     6.821 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.690     7.511    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.483     9.483    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.080     9.563    
                         clock uncertainty           -0.069     9.494    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.928    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -7.511    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 2.826ns (49.952%)  route 2.831ns (50.048%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 9.530 - 8.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.601     1.601    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      2.454     4.055 r  storage_11_reg/DOADO[23]
                         net (fo=1, routed)           1.174     5.229    ethmac_tx_converter_converter_sink_payload_data_reg[27]
    SLICE_X8Y18          LUT6 (Prop_lut6_I1_O)        0.124     5.353 r  ODDR_5_i_7/O
                         net (fo=2, routed)           0.704     6.057    ODDR_5_i_7_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I1_O)        0.124     6.181 r  ODDR_5_i_5/O
                         net (fo=1, routed)           0.436     6.616    ODDR_5_i_5_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.124     6.740 r  ODDR_5_i_2/O
                         net (fo=1, routed)           0.518     7.258    ethmac_tx_gap_inserter_source_payload_data[7]
    OLOGIC_X0Y14         ODDR                                         r  ODDR_5/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.530     9.530    eth_tx_clk
    OLOGIC_X0Y14         ODDR                                         r  ODDR_5/C
                         clock pessimism              0.080     9.610    
                         clock uncertainty           -0.069     9.541    
    OLOGIC_X0Y14         ODDR (Setup_oddr_C_D2)      -0.834     8.707    ODDR_5
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 3.022ns (53.485%)  route 2.628ns (46.515%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 9.527 - 8.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.601     1.601    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.055 r  storage_11_reg/DOADO[14]
                         net (fo=1, routed)           1.023     5.078    ethmac_tx_converter_converter_sink_payload_data_reg[16]
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124     5.202 r  ODDR_4_i_8/O
                         net (fo=2, routed)           0.658     5.861    ODDR_4_i_8_n_0
    SLICE_X4Y18          LUT4 (Prop_lut4_I3_O)        0.118     5.979 r  ODDR_4_i_6/O
                         net (fo=1, routed)           0.443     6.422    ODDR_4_i_6_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.326     6.748 r  ODDR_4_i_2/O
                         net (fo=1, routed)           0.503     7.251    ethmac_tx_gap_inserter_source_payload_data[6]
    OLOGIC_X0Y18         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.527     9.527    eth_tx_clk
    OLOGIC_X0Y18         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.080     9.607    
                         clock uncertainty           -0.069     9.538    
    OLOGIC_X0Y18         ODDR (Setup_oddr_C_D2)      -0.834     8.704    ODDR_4
  -------------------------------------------------------------------
                         required time                          8.704    
                         arrival time                          -7.251    
  -------------------------------------------------------------------
                         slack                                  1.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.589     0.589    eth_tx_clk
    SLICE_X7Y15          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.785    xilinxmultiregimpl4_regs0[4]
    SLICE_X7Y15          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.858     0.858    eth_tx_clk
    SLICE_X7Y15          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.269     0.589    
    SLICE_X7Y15          FDRE (Hold_fdre_C_D)         0.078     0.667    xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.589     0.589    eth_tx_clk
    SLICE_X7Y15          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.785    xilinxmultiregimpl4_regs0[3]
    SLICE_X7Y15          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.858     0.858    eth_tx_clk
    SLICE_X7Y15          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.269     0.589    
    SLICE_X7Y15          FDRE (Hold_fdre_C_D)         0.076     0.665    xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.589     0.589    eth_tx_clk
    SLICE_X5Y14          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.785    xilinxmultiregimpl4_regs0[6]
    SLICE_X5Y14          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.859     0.859    eth_tx_clk
    SLICE_X5Y14          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.270     0.589    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.076     0.665    xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.589     0.589    eth_tx_clk
    SLICE_X5Y14          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.785    xilinxmultiregimpl4_regs0[0]
    SLICE_X5Y14          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.859     0.859    eth_tx_clk
    SLICE_X5Y14          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.270     0.589    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.075     0.664    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.589     0.589    eth_tx_clk
    SLICE_X7Y15          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.785    xilinxmultiregimpl4_regs0[1]
    SLICE_X7Y15          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.858     0.858    eth_tx_clk
    SLICE_X7Y15          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.269     0.589    
    SLICE_X7Y15          FDRE (Hold_fdre_C_D)         0.075     0.664    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.589     0.589    eth_tx_clk
    SLICE_X7Y15          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.785    xilinxmultiregimpl4_regs0[2]
    SLICE_X7Y15          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.858     0.858    eth_tx_clk
    SLICE_X7Y15          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.269     0.589    
    SLICE_X7Y15          FDRE (Hold_fdre_C_D)         0.071     0.660    xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.589     0.589    eth_tx_clk
    SLICE_X5Y14          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.785    xilinxmultiregimpl4_regs0[5]
    SLICE_X5Y14          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.859     0.859    eth_tx_clk
    SLICE_X5Y14          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.270     0.589    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.071     0.660    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.360%)  route 0.126ns (37.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.593     0.593    eth_tx_clk
    SLICE_X2Y11          FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.164     0.757 f  ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.126     0.883    ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X3Y11          LUT6 (Prop_lut6_I3_O)        0.045     0.928 r  liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.928    liteethmacgap_state_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.864     0.864    eth_tx_clk
    SLICE_X3Y11          FDRE                                         r  liteethmacgap_state_reg/C
                         clock pessimism             -0.258     0.606    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.091     0.697    liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_gap_inserter_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.212ns (56.611%)  route 0.162ns (43.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.593     0.593    eth_tx_clk
    SLICE_X2Y11          FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.164     0.757 r  ethmac_tx_gap_inserter_counter_reg[2]/Q
                         net (fo=3, routed)           0.162     0.919    ethmac_tx_gap_inserter_counter_reg__0[2]
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.048     0.967 r  ethmac_tx_gap_inserter_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     0.967    p_0_in__6[3]
    SLICE_X2Y11          FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.864     0.864    eth_tx_clk
    SLICE_X2Y11          FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[3]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.131     0.724    ethmac_tx_gap_inserter_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.337%)  route 0.299ns (61.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.562     0.562    eth_tx_clk
    SLICE_X9Y15          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  ethmac_tx_cdc_graycounter1_q_binary_reg[4]/Q
                         net (fo=6, routed)           0.076     0.779    ethmac_tx_cdc_graycounter1_q_binary_reg__0[4]
    SLICE_X8Y15          LUT6 (Prop_lut6_I5_O)        0.045     0.824 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.223     1.047    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.869     0.869    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism             -0.254     0.615    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.798    storage_11_reg
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y3   storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y37  ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y22  ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y13  ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y18  ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y14  ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X4Y12   FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X4Y12   FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X4Y17   liteethmaccrc32inserter_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X4Y17   liteethmaccrc32inserter_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y11   liteethmacgap_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y18   liteethmacpaddinginserter_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y14   xilinxmultiregimpl4_regs0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y14   xilinxmultiregimpl4_regs0_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y14   xilinxmultiregimpl4_regs0_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y14   xilinxmultiregimpl4_regs1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y14   xilinxmultiregimpl4_regs1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y14   xilinxmultiregimpl4_regs1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y16   ethmac_crc32_inserter_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y16   ethmac_crc32_inserter_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y11   liteethmacgap_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y15   xilinxmultiregimpl4_regs0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y15   xilinxmultiregimpl4_regs0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y15   xilinxmultiregimpl4_regs0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y15   xilinxmultiregimpl4_regs0_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y15   xilinxmultiregimpl4_regs1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y15   xilinxmultiregimpl4_regs1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y15   xilinxmultiregimpl4_regs1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y15   xilinxmultiregimpl4_regs1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y16   ethmac_crc32_inserter_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 0.419ns (4.690%)  route 8.514ns (95.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        1.619     1.619    sys_clk
    SLICE_X65Y63         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDPE (Prop_fdpe_C_Q)         0.419     2.038 r  FDPE_1/Q
                         net (fo=2272, routed)        8.514    10.552    sys_rst
    SLICE_X38Y10         FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4318, routed)        1.446    11.446    sys_clk
    SLICE_X38Y10         FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[5]/C
                         clock pessimism              0.000    11.446    
                         clock uncertainty           -0.057    11.390    
    SLICE_X38Y10         FDRE (Setup_fdre_C_R)       -0.699    10.691    netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         10.691    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 0.419ns (4.690%)  route 8.514ns (95.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        1.619     1.619    sys_clk
    SLICE_X65Y63         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDPE (Prop_fdpe_C_Q)         0.419     2.038 r  FDPE_1/Q
                         net (fo=2272, routed)        8.514    10.552    sys_rst
    SLICE_X38Y10         FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4318, routed)        1.446    11.446    sys_clk
    SLICE_X38Y10         FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[6]/C
                         clock pessimism              0.000    11.446    
                         clock uncertainty           -0.057    11.390    
    SLICE_X38Y10         FDRE (Setup_fdre_C_R)       -0.699    10.691    netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.691    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_a7ddrphy_bitslip0_r_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 0.419ns (4.605%)  route 8.680ns (95.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 11.523 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        1.619     1.619    sys_clk
    SLICE_X65Y63         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDPE (Prop_fdpe_C_Q)         0.419     2.038 r  FDPE_1/Q
                         net (fo=2272, routed)        8.680    10.718    sys_rst
    SLICE_X65Y2          FDRE                                         r  netsoc_a7ddrphy_bitslip0_r_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4318, routed)        1.523    11.523    sys_clk
    SLICE_X65Y2          FDRE                                         r  netsoc_a7ddrphy_bitslip0_r_reg[10]/C
                         clock pessimism              0.000    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X65Y2          FDRE (Setup_fdre_C_R)       -0.604    10.863    netsoc_a7ddrphy_bitslip0_r_reg[10]
  -------------------------------------------------------------------
                         required time                         10.863    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_a7ddrphy_bitslip0_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 0.419ns (4.605%)  route 8.680ns (95.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 11.523 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        1.619     1.619    sys_clk
    SLICE_X65Y63         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDPE (Prop_fdpe_C_Q)         0.419     2.038 r  FDPE_1/Q
                         net (fo=2272, routed)        8.680    10.718    sys_rst
    SLICE_X65Y2          FDRE                                         r  netsoc_a7ddrphy_bitslip0_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4318, routed)        1.523    11.523    sys_clk
    SLICE_X65Y2          FDRE                                         r  netsoc_a7ddrphy_bitslip0_r_reg[2]/C
                         clock pessimism              0.000    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X65Y2          FDRE (Setup_fdre_C_R)       -0.604    10.863    netsoc_a7ddrphy_bitslip0_r_reg[2]
  -------------------------------------------------------------------
                         required time                         10.863    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_a7ddrphy_bitslip0_r_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 0.419ns (4.605%)  route 8.680ns (95.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 11.523 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        1.619     1.619    sys_clk
    SLICE_X65Y63         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDPE (Prop_fdpe_C_Q)         0.419     2.038 r  FDPE_1/Q
                         net (fo=2272, routed)        8.680    10.718    sys_rst
    SLICE_X65Y2          FDRE                                         r  netsoc_a7ddrphy_bitslip0_r_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4318, routed)        1.523    11.523    sys_clk
    SLICE_X65Y2          FDRE                                         r  netsoc_a7ddrphy_bitslip0_r_reg[6]/C
                         clock pessimism              0.000    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X65Y2          FDRE (Setup_fdre_C_R)       -0.604    10.863    netsoc_a7ddrphy_bitslip0_r_reg[6]
  -------------------------------------------------------------------
                         required time                         10.863    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_netsoc_sdram_bandwidth_nreads_status_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 0.419ns (4.646%)  route 8.600ns (95.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        1.619     1.619    sys_clk
    SLICE_X65Y63         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDPE (Prop_fdpe_C_Q)         0.419     2.038 r  FDPE_1/Q
                         net (fo=2272, routed)        8.600    10.638    sys_rst
    SLICE_X53Y18         FDRE                                         r  netsoc_netsoc_sdram_bandwidth_nreads_status_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4318, routed)        1.445    11.445    sys_clk
    SLICE_X53Y18         FDRE                                         r  netsoc_netsoc_sdram_bandwidth_nreads_status_reg[11]/C
                         clock pessimism              0.000    11.445    
                         clock uncertainty           -0.057    11.389    
    SLICE_X53Y18         FDRE (Setup_fdre_C_R)       -0.604    10.785    netsoc_netsoc_sdram_bandwidth_nreads_status_reg[11]
  -------------------------------------------------------------------
                         required time                         10.785    
                         arrival time                         -10.638    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_netsoc_sdram_bandwidth_nreads_status_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 0.419ns (4.646%)  route 8.600ns (95.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        1.619     1.619    sys_clk
    SLICE_X65Y63         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDPE (Prop_fdpe_C_Q)         0.419     2.038 r  FDPE_1/Q
                         net (fo=2272, routed)        8.600    10.638    sys_rst
    SLICE_X53Y18         FDRE                                         r  netsoc_netsoc_sdram_bandwidth_nreads_status_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4318, routed)        1.445    11.445    sys_clk
    SLICE_X53Y18         FDRE                                         r  netsoc_netsoc_sdram_bandwidth_nreads_status_reg[3]/C
                         clock pessimism              0.000    11.445    
                         clock uncertainty           -0.057    11.389    
    SLICE_X53Y18         FDRE (Setup_fdre_C_R)       -0.604    10.785    netsoc_netsoc_sdram_bandwidth_nreads_status_reg[3]
  -------------------------------------------------------------------
                         required time                         10.785    
                         arrival time                         -10.638    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_netsoc_sdram_bandwidth_nwrites_status_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 0.419ns (4.646%)  route 8.600ns (95.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        1.619     1.619    sys_clk
    SLICE_X65Y63         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDPE (Prop_fdpe_C_Q)         0.419     2.038 r  FDPE_1/Q
                         net (fo=2272, routed)        8.600    10.638    sys_rst
    SLICE_X53Y18         FDRE                                         r  netsoc_netsoc_sdram_bandwidth_nwrites_status_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4318, routed)        1.445    11.445    sys_clk
    SLICE_X53Y18         FDRE                                         r  netsoc_netsoc_sdram_bandwidth_nwrites_status_reg[10]/C
                         clock pessimism              0.000    11.445    
                         clock uncertainty           -0.057    11.389    
    SLICE_X53Y18         FDRE (Setup_fdre_C_R)       -0.604    10.785    netsoc_netsoc_sdram_bandwidth_nwrites_status_reg[10]
  -------------------------------------------------------------------
                         required time                         10.785    
                         arrival time                         -10.638    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_netsoc_sdram_bandwidth_nwrites_status_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 0.419ns (4.646%)  route 8.600ns (95.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        1.619     1.619    sys_clk
    SLICE_X65Y63         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDPE (Prop_fdpe_C_Q)         0.419     2.038 r  FDPE_1/Q
                         net (fo=2272, routed)        8.600    10.638    sys_rst
    SLICE_X53Y18         FDRE                                         r  netsoc_netsoc_sdram_bandwidth_nwrites_status_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4318, routed)        1.445    11.445    sys_clk
    SLICE_X53Y18         FDRE                                         r  netsoc_netsoc_sdram_bandwidth_nwrites_status_reg[11]/C
                         clock pessimism              0.000    11.445    
                         clock uncertainty           -0.057    11.389    
    SLICE_X53Y18         FDRE (Setup_fdre_C_R)       -0.604    10.785    netsoc_netsoc_sdram_bandwidth_nwrites_status_reg[11]
  -------------------------------------------------------------------
                         required time                         10.785    
                         arrival time                         -10.638    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_netsoc_sdram_bandwidth_nwrites_status_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 0.419ns (4.646%)  route 8.600ns (95.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        1.619     1.619    sys_clk
    SLICE_X65Y63         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDPE (Prop_fdpe_C_Q)         0.419     2.038 r  FDPE_1/Q
                         net (fo=2272, routed)        8.600    10.638    sys_rst
    SLICE_X53Y18         FDRE                                         r  netsoc_netsoc_sdram_bandwidth_nwrites_status_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4318, routed)        1.445    11.445    sys_clk
    SLICE_X53Y18         FDRE                                         r  netsoc_netsoc_sdram_bandwidth_nwrites_status_reg[19]/C
                         clock pessimism              0.000    11.445    
                         clock uncertainty           -0.057    11.389    
    SLICE_X53Y18         FDRE (Setup_fdre_C_R)       -0.604    10.785    netsoc_netsoc_sdram_bandwidth_nwrites_status_reg[19]
  -------------------------------------------------------------------
                         required time                         10.785    
                         arrival time                         -10.638    
  -------------------------------------------------------------------
                         slack                                  0.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 lm32_cpu/multiplier/product_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.182%)  route 0.228ns (61.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        0.560     0.560    lm32_cpu/multiplier/out
    SLICE_X29Y51         FDRE                                         r  lm32_cpu/multiplier/product_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  lm32_cpu/multiplier/product_reg[4]__0/Q
                         net (fo=1, routed)           0.228     0.929    lm32_cpu/multiplier/product_reg[4]__0_n_0
    SLICE_X30Y47         FDRE                                         r  lm32_cpu/multiplier/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        0.835     0.835    lm32_cpu/multiplier/out
    SLICE_X30Y47         FDRE                                         r  lm32_cpu/multiplier/result_reg[4]/C
                         clock pessimism              0.000     0.835    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.059     0.894    lm32_cpu/multiplier/result_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/pc_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/pc_w_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.482%)  route 0.196ns (60.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        0.560     0.560    lm32_cpu/instruction_unit/out
    SLICE_X40Y51         FDRE                                         r  lm32_cpu/instruction_unit/pc_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  lm32_cpu/instruction_unit/pc_m_reg[2]/Q
                         net (fo=2, routed)           0.196     0.884    lm32_cpu/instruction_unit/pc_m[2]
    SLICE_X40Y49         FDRE                                         r  lm32_cpu/instruction_unit/pc_w_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        0.836     0.836    lm32_cpu/instruction_unit/out
    SLICE_X40Y49         FDRE                                         r  lm32_cpu/instruction_unit/pc_w_reg[2]/C
                         clock pessimism              0.000     0.836    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.012     0.848    lm32_cpu/instruction_unit/pc_w_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/byte_enable_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/d_sel_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.454%)  route 0.214ns (50.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        0.564     0.564    lm32_cpu/load_store_unit/out
    SLICE_X34Y45         FDRE                                         r  lm32_cpu/load_store_unit/byte_enable_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  lm32_cpu/load_store_unit/byte_enable_m_reg[1]/Q
                         net (fo=9, routed)           0.214     0.941    lm32_cpu/load_store_unit/dcache/byte_enable_m_reg[3][1]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.986 r  lm32_cpu/load_store_unit/dcache/d_sel_o[1]_i_1/O
                         net (fo=1, routed)           0.000     0.986    lm32_cpu/load_store_unit/dcache_n_135
    SLICE_X42Y44         FDRE                                         r  lm32_cpu/load_store_unit/d_sel_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        0.835     0.835    lm32_cpu/load_store_unit/out
    SLICE_X42Y44         FDRE                                         r  lm32_cpu/load_store_unit/d_sel_o_reg[1]/C
                         clock pessimism             -0.005     0.830    
    SLICE_X42Y44         FDRE (Hold_fdre_C_D)         0.120     0.950    lm32_cpu/load_store_unit/d_sel_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/pc_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/pc_m_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.337%)  route 0.237ns (62.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        0.560     0.560    lm32_cpu/instruction_unit/out
    SLICE_X40Y50         FDRE                                         r  lm32_cpu/instruction_unit/pc_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  lm32_cpu/instruction_unit/pc_x_reg[4]/Q
                         net (fo=2, routed)           0.237     0.937    lm32_cpu/instruction_unit/pc_x_reg_n_0_[4]
    SLICE_X41Y49         FDRE                                         r  lm32_cpu/instruction_unit/pc_m_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        0.836     0.836    lm32_cpu/instruction_unit/out
    SLICE_X41Y49         FDRE                                         r  lm32_cpu/instruction_unit/pc_m_reg[4]/C
                         clock pessimism              0.000     0.836    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.060     0.896    lm32_cpu/instruction_unit/pc_m_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 lm32_cpu/mc_arithmetic/a_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/result_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.213ns (51.364%)  route 0.202ns (48.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        0.566     0.566    lm32_cpu/mc_arithmetic/out
    SLICE_X38Y48         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  lm32_cpu/mc_arithmetic/a_reg[9]/Q
                         net (fo=2, routed)           0.202     0.931    lm32_cpu/mc_arithmetic/result_x_reg[30]_0[8]
    SLICE_X35Y47         LUT3 (Prop_lut3_I0_O)        0.049     0.980 r  lm32_cpu/mc_arithmetic/result_x[9]_i_1/O
                         net (fo=1, routed)           0.000     0.980    lm32_cpu/mc_arithmetic/result_x[9]_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  lm32_cpu/mc_arithmetic/result_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        0.834     0.834    lm32_cpu/mc_arithmetic/out
    SLICE_X35Y47         FDRE                                         r  lm32_cpu/mc_arithmetic/result_x_reg[9]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.107     0.936    lm32_cpu/mc_arithmetic/result_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache_refill_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.844%)  route 0.219ns (63.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        0.568     0.568    lm32_cpu/instruction_unit/out
    SLICE_X49Y44         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.128     0.696 r  lm32_cpu/instruction_unit/icache_refill_data_reg[30]/Q
                         net (fo=1, routed)           0.219     0.915    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/icache_refill_data_reg[31][30]
    RAMB36_X1Y9          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        0.881     0.881    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X1Y9          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.254     0.627    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.242     0.869    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        0.553     0.553    sys_clk
    SLICE_X39Y26         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.230     0.923    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X38Y26         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        0.819     0.819    storage_1_reg_0_15_6_9/WCLK
    SLICE_X38Y26         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X38Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.876    storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        0.553     0.553    sys_clk
    SLICE_X39Y26         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.230     0.923    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X38Y26         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        0.819     0.819    storage_1_reg_0_15_6_9/WCLK
    SLICE_X38Y26         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X38Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.876    storage_1_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        0.553     0.553    sys_clk
    SLICE_X39Y26         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.230     0.923    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X38Y26         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        0.819     0.819    storage_1_reg_0_15_6_9/WCLK
    SLICE_X38Y26         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X38Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.876    storage_1_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        0.553     0.553    sys_clk
    SLICE_X39Y26         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.230     0.923    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X38Y26         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, routed)        0.819     0.819    storage_1_reg_0_15_6_9/WCLK
    SLICE_X38Y26         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X38Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.876    storage_1_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y21   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y22   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y8   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y8   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y9   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y9   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10  mem_grain2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10  mem_grain2_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   mem_1_reg_2_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y16  storage_13_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y16  storage_13_reg_0_1_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y16  storage_13_reg_0_1_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y16  storage_13_reg_0_1_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y16  storage_13_reg_0_1_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y16  storage_13_reg_0_1_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y16  storage_13_reg_0_1_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y16  storage_13_reg_0_1_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y17  storage_13_reg_0_1_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y17  storage_13_reg_0_1_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  storage_13_reg_0_1_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  storage_13_reg_0_1_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  storage_13_reg_0_1_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  storage_13_reg_0_1_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  storage_13_reg_0_1_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  storage_13_reg_0_1_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  storage_13_reg_0_1_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  storage_13_reg_0_1_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y19  storage_13_reg_0_1_30_32/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y19  storage_13_reg_0_1_30_32/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.673ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X65Y60         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    H4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     2.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.280 r  BUFG_3/O
                         net (fo=9, routed)           0.589     3.869    clk200_clk
    SLICE_X65Y60         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.869    
                         clock uncertainty           -0.125     3.744    
    SLICE_X65Y60         FDPE (Setup_fdpe_C_D)       -0.005     3.739    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.739    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.673    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.485ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.591ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.075     0.075    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X4Y11          FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         0.591     2.591    eth_rx_clk
    SLICE_X4Y11          FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.591    
                         clock uncertainty           -0.025     2.566    
    SLICE_X4Y11          FDPE (Setup_fdpe_C_D)       -0.005     2.561    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.561    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.485    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.348ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.590ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.075     0.075    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X4Y12          FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, routed)         0.590     2.590    eth_tx_clk
    SLICE_X4Y12          FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     2.590    
                         clock uncertainty           -0.161     2.428    
    SLICE_X4Y12          FDPE (Setup_fdpe_C_D)       -0.005     2.423    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.423    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.348    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X65Y63         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4318, routed)        0.587     2.587    sys_clk
    SLICE_X65Y63         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.587    
                         clock uncertainty           -0.129     2.457    
    SLICE_X65Y63         FDPE (Setup_fdpe_C_D)       -0.005     2.452    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.452    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.387    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.386 (r) | FAST    |     2.866 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.181 (r) | FAST    |     4.901 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.109 (f) | FAST    |     4.901 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.154 (r) | FAST    |     4.874 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.082 (f) | FAST    |     4.874 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.192 (r) | FAST    |     4.912 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.120 (f) | FAST    |     4.912 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.159 (r) | FAST    |     4.879 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.087 (f) | FAST    |     4.879 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.152 (r) | FAST    |     4.871 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.080 (f) | FAST    |     4.871 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.179 (r) | FAST    |     4.898 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.107 (f) | FAST    |     4.898 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.878 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.878 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.188 (r) | FAST    |     4.907 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.116 (f) | FAST    |     4.907 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.145 (r) | FAST    |     4.857 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.073 (f) | FAST    |     4.857 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.116 (r) | FAST    |     4.833 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.044 (f) | FAST    |     4.833 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.119 (r) | FAST    |     4.833 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.047 (f) | FAST    |     4.833 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.115 (r) | FAST    |     4.833 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.043 (f) | FAST    |     4.833 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.121 (r) | FAST    |     4.834 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.049 (f) | FAST    |     4.834 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.146 (r) | FAST    |     4.859 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.074 (f) | FAST    |     4.859 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.112 (r) | FAST    |     4.831 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.040 (f) | FAST    |     4.831 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.851 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.851 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.804 (r) | SLOW    |     0.409 (r) | FAST    |                   |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.804 (f) | SLOW    |     0.409 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.796 (r) | SLOW    |     0.415 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.796 (f) | SLOW    |     0.415 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.799 (r) | SLOW    |     0.414 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.799 (f) | SLOW    |     0.414 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.786 (r) | SLOW    |     0.425 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.786 (f) | SLOW    |     0.425 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.804 (r) | SLOW    |     0.408 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.804 (f) | SLOW    |     0.408 (f) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     2.108 (r) | SLOW    |    -0.149 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     2.529 (r) | SLOW    |    -0.492 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     2.267 (r) | SLOW    |    -0.317 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.278 (r) | SLOW    |    -0.293 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.475 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.389 (r) | SLOW    |      2.499 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.384 (r) | SLOW    |      2.490 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.362 (r) | SLOW    |      2.470 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.423 (r) | SLOW    |      2.527 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.390 (r) | SLOW    |      2.502 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.423 (r) | SLOW    |      2.527 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.406 (r) | SLOW    |      2.510 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.432 (r) | SLOW    |      2.537 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.387 (r) | SLOW    |      2.499 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.378 (r) | SLOW    |      2.489 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.424 (r) | SLOW    |      2.529 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.386 (r) | SLOW    |      2.493 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.426 (r) | SLOW    |      2.530 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.381 (r) | SLOW    |      2.492 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.389 (r) | SLOW    |      2.500 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.474 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.415 (r) | SLOW    |      2.519 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.413 (r) | SLOW    |      2.516 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.522 (r) | SLOW    |      2.472 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.531 (r) | SLOW    |      2.481 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.392 (r) | SLOW    |      2.496 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.433 (r) | SLOW    |      2.539 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.306 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.188 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.307 (r) | SLOW    |      2.156 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.305 (r) | SLOW    |      2.184 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.191 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.305 (r) | SLOW    |      2.186 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.155 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.290 (r) | SLOW    |      2.184 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.223 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.293 (r) | SLOW    |      2.213 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.223 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.293 (r) | SLOW    |      2.212 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.290 (r) | SLOW    |      2.183 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.226 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.292 (r) | SLOW    |      2.193 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.425 (r) | SLOW    |      2.529 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.366 (r) | SLOW    |      2.475 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.453 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.410 (r) | SLOW    |      2.513 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.929 (r) | SLOW    |      2.756 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.922 (r) | SLOW    |      2.797 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.930 (r) | SLOW    |      2.760 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.796 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     11.289 (r) | SLOW    |      4.981 (r) | FAST    | ethphy_pll_clk_tx90  |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     11.289 (f) | SLOW    |      4.981 (f) | FAST    | ethphy_pll_clk_tx90  |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.854 (r) | SLOW    |      1.847 (r) | FAST    |                      |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.854 (f) | SLOW    |      1.847 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.837 (r) | SLOW    |      1.836 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.837 (f) | SLOW    |      1.836 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.851 (r) | SLOW    |      1.846 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.851 (f) | SLOW    |      1.846 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.844 (r) | SLOW    |      1.840 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.844 (f) | SLOW    |      1.840 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.847 (r) | SLOW    |      1.841 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.847 (f) | SLOW    |      1.841 (f) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      7.081 (r) | SLOW    |      1.808 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      6.442 (r) | SLOW    |      1.572 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.375 (r) | SLOW    |      1.901 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      7.057 (r) | SLOW    |      1.825 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.466 (r) | SLOW    |      1.576 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      6.295 (r) | SLOW    |      1.460 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.917 (r) | SLOW    |      1.771 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.302 (r) | SLOW    |      1.480 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.718 (r) | SLOW    |      1.697 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.635 (r) | SLOW    |      2.136 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      7.323 (r) | SLOW    |      1.985 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      7.486 (r) | SLOW    |      2.080 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      7.021 (r) | SLOW    |      1.858 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.569 (r) | SLOW    |      1.631 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      7.778 (r) | SLOW    |      2.199 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.868 (r) | SLOW    |      1.771 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      6.615 (r) | SLOW    |      1.584 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      7.323 (r) | SLOW    |      1.951 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      6.616 (r) | SLOW    |      1.588 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      7.324 (r) | SLOW    |      1.949 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |      8.425 (r) | SLOW    |      2.732 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDSE           | -     |      9.258 (r) | SLOW    |      2.639 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |      9.488 (r) | SLOW    |      2.566 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |      8.598 (r) | SLOW    |      2.763 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.656 (r) | SLOW    |      2.925 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.371 (r) | SLOW    |      3.236 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.476 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         6.442 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.762 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         7.037 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         4.001 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         2.053 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.546 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.861 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.871 ns
Ideal Clock Offset to Actual Clock: 2.976 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.181 (r) | FAST    |   4.901 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.109 (f) | FAST    |   4.901 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.154 (r) | FAST    |   4.874 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.082 (f) | FAST    |   4.874 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.192 (r) | FAST    |   4.912 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.120 (f) | FAST    |   4.912 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.159 (r) | FAST    |   4.879 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.087 (f) | FAST    |   4.879 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.152 (r) | FAST    |   4.871 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.080 (f) | FAST    |   4.871 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.179 (r) | FAST    |   4.898 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.107 (f) | FAST    |   4.898 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.157 (r) | FAST    |   4.878 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.085 (f) | FAST    |   4.878 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.188 (r) | FAST    |   4.907 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.116 (f) | FAST    |   4.907 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.145 (r) | FAST    |   4.857 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.073 (f) | FAST    |   4.857 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.116 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.044 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.119 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.047 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.115 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.043 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.121 (r) | FAST    |   4.834 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.049 (f) | FAST    |   4.834 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.146 (r) | FAST    |   4.859 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.074 (f) | FAST    |   4.859 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.112 (r) | FAST    |   4.831 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.040 (f) | FAST    |   4.831 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.138 (r) | FAST    |   4.851 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.066 (f) | FAST    |   4.851 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.040 (f) | FAST    |   4.912 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 1.229 ns
Ideal Clock Offset to Actual Clock: -0.189 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.796 (r) | SLOW    |  0.415 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.796 (f) | SLOW    |  0.415 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.799 (r) | SLOW    |  0.414 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.799 (f) | SLOW    |  0.414 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.786 (r) | SLOW    |  0.425 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.786 (f) | SLOW    |  0.425 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.804 (r) | SLOW    |  0.408 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.804 (f) | SLOW    |  0.408 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.804 (r) | SLOW    |  0.425 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.070 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.367 (r) | SLOW    |   2.475 (r) | FAST    |    0.005 |
ddram_a[1]         |   8.389 (r) | SLOW    |   2.499 (r) | FAST    |    0.030 |
ddram_a[2]         |   8.384 (r) | SLOW    |   2.490 (r) | FAST    |    0.022 |
ddram_a[3]         |   8.362 (r) | SLOW    |   2.470 (r) | FAST    |    0.000 |
ddram_a[4]         |   8.423 (r) | SLOW    |   2.527 (r) | FAST    |    0.061 |
ddram_a[5]         |   8.390 (r) | SLOW    |   2.502 (r) | FAST    |    0.033 |
ddram_a[6]         |   8.423 (r) | SLOW    |   2.527 (r) | FAST    |    0.061 |
ddram_a[7]         |   8.406 (r) | SLOW    |   2.510 (r) | FAST    |    0.044 |
ddram_a[8]         |   8.432 (r) | SLOW    |   2.537 (r) | FAST    |    0.070 |
ddram_a[9]         |   8.387 (r) | SLOW    |   2.499 (r) | FAST    |    0.030 |
ddram_a[10]        |   8.378 (r) | SLOW    |   2.489 (r) | FAST    |    0.019 |
ddram_a[11]        |   8.424 (r) | SLOW    |   2.529 (r) | FAST    |    0.062 |
ddram_a[12]        |   8.386 (r) | SLOW    |   2.493 (r) | FAST    |    0.024 |
ddram_a[13]        |   8.426 (r) | SLOW    |   2.530 (r) | FAST    |    0.064 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.432 (r) | SLOW    |   2.470 (r) | FAST    |    0.070 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.026 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.381 (r) | SLOW    |   2.492 (r) | FAST    |    0.018 |
ddram_ba[1]        |   8.389 (r) | SLOW    |   2.500 (r) | FAST    |    0.026 |
ddram_ba[2]        |   8.367 (r) | SLOW    |   2.474 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.389 (r) | SLOW    |   2.474 (r) | FAST    |    0.026 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.060 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.433 (r) | SLOW    |   2.539 (r) | FAST    |    0.060 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.433 (r) | SLOW    |   2.479 (r) | FAST    |    0.060 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.071 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.306 (r) | SLOW    |   2.164 (r) | FAST    |    0.016 |
ddram_dq[1]        |   9.304 (r) | SLOW    |   2.188 (r) | FAST    |    0.033 |
ddram_dq[2]        |   9.307 (r) | SLOW    |   2.156 (r) | FAST    |    0.017 |
ddram_dq[3]        |   9.305 (r) | SLOW    |   2.184 (r) | FAST    |    0.029 |
ddram_dq[4]        |   9.304 (r) | SLOW    |   2.191 (r) | FAST    |    0.036 |
ddram_dq[5]        |   9.304 (r) | SLOW    |   2.164 (r) | FAST    |    0.014 |
ddram_dq[6]        |   9.305 (r) | SLOW    |   2.186 (r) | FAST    |    0.031 |
ddram_dq[7]        |   9.304 (r) | SLOW    |   2.155 (r) | FAST    |    0.014 |
ddram_dq[8]        |   9.290 (r) | SLOW    |   2.184 (r) | FAST    |    0.029 |
ddram_dq[9]        |   9.300 (r) | SLOW    |   2.223 (r) | FAST    |    0.068 |
ddram_dq[10]       |   9.293 (r) | SLOW    |   2.213 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.300 (r) | SLOW    |   2.223 (r) | FAST    |    0.068 |
ddram_dq[12]       |   9.293 (r) | SLOW    |   2.212 (r) | FAST    |    0.057 |
ddram_dq[13]       |   9.290 (r) | SLOW    |   2.183 (r) | FAST    |    0.028 |
ddram_dq[14]       |   9.301 (r) | SLOW    |   2.226 (r) | FAST    |    0.071 |
ddram_dq[15]       |   9.292 (r) | SLOW    |   2.193 (r) | FAST    |    0.038 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.307 (r) | SLOW    |   2.155 (r) | FAST    |    0.071 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.484 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.081 (r) | SLOW    |   1.808 (r) | FAST    |    0.786 |
ddram_dq[1]        |   6.442 (r) | SLOW    |   1.572 (r) | FAST    |    0.148 |
ddram_dq[2]        |   7.375 (r) | SLOW    |   1.901 (r) | FAST    |    1.080 |
ddram_dq[3]        |   7.057 (r) | SLOW    |   1.825 (r) | FAST    |    0.763 |
ddram_dq[4]        |   6.466 (r) | SLOW    |   1.576 (r) | FAST    |    0.171 |
ddram_dq[5]        |   6.295 (r) | SLOW    |   1.460 (r) | FAST    |    0.000 |
ddram_dq[6]        |   6.917 (r) | SLOW    |   1.771 (r) | FAST    |    0.623 |
ddram_dq[7]        |   6.302 (r) | SLOW    |   1.480 (r) | FAST    |    0.020 |
ddram_dq[8]        |   6.718 (r) | SLOW    |   1.697 (r) | FAST    |    0.424 |
ddram_dq[9]        |   7.635 (r) | SLOW    |   2.136 (r) | FAST    |    1.341 |
ddram_dq[10]       |   7.323 (r) | SLOW    |   1.985 (r) | FAST    |    1.028 |
ddram_dq[11]       |   7.486 (r) | SLOW    |   2.080 (r) | FAST    |    1.192 |
ddram_dq[12]       |   7.021 (r) | SLOW    |   1.858 (r) | FAST    |    0.726 |
ddram_dq[13]       |   6.569 (r) | SLOW    |   1.631 (r) | FAST    |    0.274 |
ddram_dq[14]       |   7.778 (r) | SLOW    |   2.199 (r) | FAST    |    1.484 |
ddram_dq[15]       |   6.868 (r) | SLOW    |   1.771 (r) | FAST    |    0.574 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.778 (r) | SLOW    |   1.460 (r) | FAST    |    1.484 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.040 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.929 (r) | SLOW    |   2.756 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.922 (r) | SLOW    |   2.797 (r) | FAST    |    0.040 |
ddram_dqs_p[0]     |   9.930 (r) | SLOW    |   2.760 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.923 (r) | SLOW    |   2.796 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.930 (r) | SLOW    |   2.756 (r) | FAST    |    0.040 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.709 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.615 (r) | SLOW    |   1.584 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.323 (r) | SLOW    |   1.951 (r) | FAST    |    0.708 |
ddram_dqs_p[0]     |   6.616 (r) | SLOW    |   1.588 (r) | FAST    |    0.004 |
ddram_dqs_p[1]     |   7.324 (r) | SLOW    |   1.949 (r) | FAST    |    0.709 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.324 (r) | SLOW    |   1.584 (r) | FAST    |    0.709 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.837 (r) | SLOW    |   1.836 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.837 (f) | SLOW    |   1.836 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.851 (r) | SLOW    |   1.846 (r) | FAST    |    0.015 |
eth_tx_data[1]     |   5.851 (f) | SLOW    |   1.846 (f) | FAST    |    0.015 |
eth_tx_data[2]     |   5.844 (r) | SLOW    |   1.840 (r) | FAST    |    0.007 |
eth_tx_data[2]     |   5.844 (f) | SLOW    |   1.840 (f) | FAST    |    0.007 |
eth_tx_data[3]     |   5.847 (r) | SLOW    |   1.841 (r) | FAST    |    0.010 |
eth_tx_data[3]     |   5.847 (f) | SLOW    |   1.841 (f) | FAST    |    0.010 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.851 (r) | SLOW    |   1.836 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+




