Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed May 27 16:44:52 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[0]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[100]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[101]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[102]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[103]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[104]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[105]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[106]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[107]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[108]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[109]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[10]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[110]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[111]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[112]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[113]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[114]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[115]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[116]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[117]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[118]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[119]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[11]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[120]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[121]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[122]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[123]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[124]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[125]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[126]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[127]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[12]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[13]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[14]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[15]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[16]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[17]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[18]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[19]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[1]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[20]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[21]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[22]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[23]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[24]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[25]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[26]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[27]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[28]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[29]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[2]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[30]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[31]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[32]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[33]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[34]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[35]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[36]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[37]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[38]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[39]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[3]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[40]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[41]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[42]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[43]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[44]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[45]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[46]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[47]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[48]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[49]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[4]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[50]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[51]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[52]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[53]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[54]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[55]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[56]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[57]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[58]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[59]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[5]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[60]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[61]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[62]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[63]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[64]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[65]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[66]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[67]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[68]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[69]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[6]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[70]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[71]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[72]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[73]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[74]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[75]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[76]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[77]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[78]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[79]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[7]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[80]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[81]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[82]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[83]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[84]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[85]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[86]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[87]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[88]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[89]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[8]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[90]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[91]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[92]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[93]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[94]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[95]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[96]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[97]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[98]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[99]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16384 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 16384 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -37.804    -5464.414                   2976                13185        0.046        0.000                      0                13185        3.000        0.000                       0                  2570  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_fpga_0                         {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             -37.804    -4812.780                   2558                12323        0.046        0.000                      0                12323        3.750        0.000                       0                  2276  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         -0.590       -1.105                      4                  575        0.058        0.000                      0                  575        4.500        0.000                       0                   290  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       -3.611     -651.634                    418                  862        0.047        0.000                      0                  862  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         2558  Failing Endpoints,  Worst Slack      -37.804ns,  Total Violation    -4812.780ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -37.804ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.252ns  (logic 15.899ns (35.135%)  route 29.353ns (64.865%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.146ns
    Computed max time borrow:         4.854ns
    Time borrowed from endpoint:      4.854ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        2.269     3.563    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.687 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.849    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.973 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.144    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.268 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     4.567    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.691 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.298     4.988    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.112 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.264    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.388 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.542    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.666 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.440     6.105    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.229 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.151     6.381    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.505 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.659    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.783 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.312     7.095    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.219 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     7.510    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.634 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.151     7.785    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.909 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.063    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.187 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.351     8.538    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.662 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     8.823    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.947 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.297     9.245    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.369 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.520    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.644 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.949    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.073 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.235    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.359 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.171    10.530    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.654 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.945    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.069 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.223    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.347 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    11.650    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X20Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.774 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.074    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.198 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    12.501    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.625 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    12.796    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.920 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.202    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.326 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.165    13.490    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.614 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.907    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.031 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.185    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.309 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    14.609    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.733 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.887    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.011 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    15.310    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.434 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.302    15.737    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.861 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.022    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.146 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    16.317    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.441 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    16.745    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.869 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.297    17.166    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.290 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.442    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.566 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.290    17.855    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.979 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.134    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.258 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    18.561    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.685 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    18.981    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.105 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.259    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.383 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    19.734    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.858 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.019    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.143 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.446    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.570 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.731    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.855 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.019    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.143 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.295    21.439    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.563 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    21.861    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.985 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.136    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.260 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.414    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.538 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.440    22.978    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.102 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.253    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.377 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.381    23.758    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.882 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.033    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.157 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.449    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.573 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.724    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.848 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.131    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.255 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.404    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.528 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.682    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.806 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    26.154    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.680 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.648    27.328    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.854 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.653    28.507    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X24Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.033 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.955    29.987    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X30Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.537 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.824    31.361    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X31Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.887 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.832    32.719    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X31Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.245 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.638    33.884    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X31Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.410 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.789    35.199    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X26Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.749 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.872    36.620    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X27Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.146 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.809    37.955    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X27Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.481 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.920    39.402    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.952 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.640    40.591    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X29Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.117 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    42.039    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X28Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.565 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.788    43.353    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X28Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.879 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.822    44.702    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X30Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    45.252 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    45.252    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X30Y38         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.568     2.747    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X30Y38         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.747    
                         clock uncertainty           -0.154     2.593    
                         time borrowed                4.854     7.447    
  -------------------------------------------------------------------
                         required time                          7.447    
                         arrival time                         -45.252    
  -------------------------------------------------------------------
                         slack                                -37.804    

Slack (VIOLATED) :        -37.574ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.266ns  (logic 15.913ns (35.155%)  route 29.353ns (64.845%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        2.269     3.563    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.687 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.849    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.973 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.144    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.268 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     4.567    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.691 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.298     4.988    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.112 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.264    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.388 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.542    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.666 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.440     6.105    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.229 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.151     6.381    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.505 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.659    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.783 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.312     7.095    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.219 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     7.510    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.634 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.151     7.785    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.909 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.063    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.187 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.351     8.538    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.662 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     8.823    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.947 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.297     9.245    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.369 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.520    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.644 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.949    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.073 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.235    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.359 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.171    10.530    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.654 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.945    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.069 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.223    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.347 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    11.650    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X20Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.774 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.074    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.198 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    12.501    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.625 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    12.796    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.920 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.202    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.326 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.165    13.490    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.614 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.907    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.031 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.185    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.309 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    14.609    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.733 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.887    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.011 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    15.310    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.434 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.302    15.737    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.861 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.022    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.146 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    16.317    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.441 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    16.745    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.869 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.297    17.166    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.290 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.442    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.566 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.290    17.855    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.979 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.134    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.258 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    18.561    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.685 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    18.981    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.105 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.259    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.383 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    19.734    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.858 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.019    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.143 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.446    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.570 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.731    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.855 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.019    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.143 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.295    21.439    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.563 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    21.861    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.985 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.136    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.260 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.414    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.538 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.440    22.978    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.102 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.253    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.377 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.381    23.758    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.882 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.033    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.157 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.449    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.573 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.724    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.848 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.131    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.255 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.404    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.528 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.682    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.806 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    26.154    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.680 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.648    27.328    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.854 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.653    28.507    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X24Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.033 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.955    29.987    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X30Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.537 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.824    31.361    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X31Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.887 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.832    32.719    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X31Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.245 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.638    33.884    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X31Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.410 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.789    35.199    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X26Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.749 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.872    36.620    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X27Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.146 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.809    37.955    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X27Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.481 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.920    39.402    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.952 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.640    40.591    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X29Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.117 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    42.039    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X28Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.565 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.788    43.353    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X28Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.879 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.822    44.702    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X30Y38         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    45.266 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    45.266    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X30Y38         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.568     2.747    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X30Y38         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.747    
                         clock uncertainty           -0.154     2.593    
                         time borrowed                5.098     7.691    
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                         -45.266    
  -------------------------------------------------------------------
                         slack                                -37.574    

Slack (VIOLATED) :        -37.498ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.190ns  (logic 15.837ns (35.046%)  route 29.353ns (64.954%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        2.269     3.563    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.687 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.849    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.973 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.144    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.268 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     4.567    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.691 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.298     4.988    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.112 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.264    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.388 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.542    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.666 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.440     6.105    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.229 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.151     6.381    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.505 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.659    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.783 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.312     7.095    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.219 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     7.510    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.634 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.151     7.785    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.909 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.063    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.187 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.351     8.538    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.662 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     8.823    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.947 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.297     9.245    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.369 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.520    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.644 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.949    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.073 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.235    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.359 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.171    10.530    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.654 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.945    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.069 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.223    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.347 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    11.650    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X20Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.774 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.074    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.198 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    12.501    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.625 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    12.796    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.920 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.202    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.326 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.165    13.490    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.614 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.907    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.031 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.185    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.309 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    14.609    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.733 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.887    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.011 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    15.310    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.434 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.302    15.737    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.861 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.022    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.146 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    16.317    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.441 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    16.745    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.869 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.297    17.166    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.290 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.442    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.566 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.290    17.855    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.979 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.134    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.258 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    18.561    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.685 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    18.981    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.105 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.259    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.383 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    19.734    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.858 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.019    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.143 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.446    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.570 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.731    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.855 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.019    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.143 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.295    21.439    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.563 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    21.861    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.985 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.136    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.260 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.414    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.538 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.440    22.978    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.102 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.253    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.377 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.381    23.758    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.882 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.033    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.157 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.449    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.573 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.724    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.848 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.131    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.255 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.404    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.528 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.682    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.806 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    26.154    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.680 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.648    27.328    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.854 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.653    28.507    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X24Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.033 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.955    29.987    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X30Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.537 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.824    31.361    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X31Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.887 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.832    32.719    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X31Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.245 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.638    33.884    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X31Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.410 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.789    35.199    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X26Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.749 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.872    36.620    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X27Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.146 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.809    37.955    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X27Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.481 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.920    39.402    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.952 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.640    40.591    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X29Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.117 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    42.039    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X28Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.565 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.788    43.353    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X28Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.879 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.822    44.702    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X30Y38         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    45.190 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    45.190    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X30Y38         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.568     2.747    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X30Y38         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.747    
                         clock uncertainty           -0.154     2.593    
                         time borrowed                5.098     7.691    
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                         -45.190    
  -------------------------------------------------------------------
                         slack                                -37.498    

Slack (VIOLATED) :        -37.403ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.095ns  (logic 15.742ns (34.909%)  route 29.353ns (65.091%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        2.269     3.563    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.687 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.849    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.973 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.144    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.268 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     4.567    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.691 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.298     4.988    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.112 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.264    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.388 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.542    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.666 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.440     6.105    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.229 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.151     6.381    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.505 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.659    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.783 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.312     7.095    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.219 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     7.510    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.634 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.151     7.785    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.909 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.063    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.187 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.351     8.538    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.662 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     8.823    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.947 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.297     9.245    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.369 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.520    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.644 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.949    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.073 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.235    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.359 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.171    10.530    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.654 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.945    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.069 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.223    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.347 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    11.650    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X20Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.774 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.074    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.198 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    12.501    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.625 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    12.796    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.920 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.202    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.326 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.165    13.490    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.614 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.907    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.031 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.185    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.309 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    14.609    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.733 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.887    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.011 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    15.310    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.434 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.302    15.737    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.861 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.022    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.146 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    16.317    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.441 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    16.745    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.869 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.297    17.166    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.290 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.442    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.566 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.290    17.855    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.979 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.134    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.258 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    18.561    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.685 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    18.981    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.105 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.259    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.383 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    19.734    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.858 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.019    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.143 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.446    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.570 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.731    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.855 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.019    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.143 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.295    21.439    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.563 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    21.861    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.985 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.136    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.260 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.414    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.538 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.440    22.978    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.102 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.253    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.377 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.381    23.758    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.882 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.033    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.157 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.449    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.573 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.724    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.848 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.131    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.255 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.404    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.528 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.682    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.806 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    26.154    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.680 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.648    27.328    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.854 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.653    28.507    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X24Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.033 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.955    29.987    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X30Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.537 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.824    31.361    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X31Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.887 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.832    32.719    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X31Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.245 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.638    33.884    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X31Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.410 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.789    35.199    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X26Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.749 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.872    36.620    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X27Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.146 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.809    37.955    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X27Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.481 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.920    39.402    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.952 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.640    40.591    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X29Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.117 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    42.039    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X28Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.565 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.788    43.353    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X28Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.879 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.822    44.702    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X30Y38         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    45.095 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    45.095    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X30Y38         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.568     2.747    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X30Y38         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.747    
                         clock uncertainty           -0.154     2.593    
                         time borrowed                5.098     7.691    
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                         -45.095    
  -------------------------------------------------------------------
                         slack                                -37.403    

Slack (VIOLATED) :        -36.243ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.893ns  (logic 15.363ns (35.001%)  route 28.530ns (64.999%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        2.269     3.563    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.687 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.849    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.973 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.144    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.268 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     4.567    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.691 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.298     4.988    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.112 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.264    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.388 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.542    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.666 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.440     6.105    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.229 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.151     6.381    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.505 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.659    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.783 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.312     7.095    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.219 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     7.510    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.634 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.151     7.785    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.909 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.063    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.187 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.351     8.538    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.662 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     8.823    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.947 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.297     9.245    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.369 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.520    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.644 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.949    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.073 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.235    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.359 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.171    10.530    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.654 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.945    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.069 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.223    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.347 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    11.650    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X20Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.774 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.074    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.198 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    12.501    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.625 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    12.796    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.920 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.202    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.326 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.165    13.490    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.614 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.907    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.031 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.185    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.309 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    14.609    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.733 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.887    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.011 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    15.310    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.434 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.302    15.737    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.861 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.022    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.146 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    16.317    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.441 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    16.745    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.869 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.297    17.166    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.290 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.442    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.566 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.290    17.855    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.979 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.134    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.258 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    18.561    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.685 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    18.981    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.105 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.259    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.383 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    19.734    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.858 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.019    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.143 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.446    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.570 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.731    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.855 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.019    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.143 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.295    21.439    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.563 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    21.861    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.985 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.136    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.260 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.414    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.538 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.440    22.978    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.102 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.253    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.377 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.381    23.758    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.882 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.033    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.157 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.449    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.573 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.724    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.848 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.131    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.255 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.404    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.528 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.682    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.806 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    26.154    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.680 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.648    27.328    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.854 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.653    28.507    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X24Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.033 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.955    29.987    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X30Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.537 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.824    31.361    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X31Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.887 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.832    32.719    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X31Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.245 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.638    33.884    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X31Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.410 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.789    35.199    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X26Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.749 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.872    36.620    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X27Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.146 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.809    37.955    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X27Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.481 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.920    39.402    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.952 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.640    40.591    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X29Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.117 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    42.039    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X28Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.565 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.788    43.353    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X28Y38         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    43.893 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    43.893    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X28Y38         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.568     2.747    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X28Y38         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.747    
                         clock uncertainty           -0.154     2.593    
                         time borrowed                5.057     7.650    
  -------------------------------------------------------------------
                         required time                          7.650    
                         arrival time                         -43.893    
  -------------------------------------------------------------------
                         slack                                -36.243    

Slack (VIOLATED) :        -36.168ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.818ns  (logic 15.288ns (34.889%)  route 28.530ns (65.111%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        2.269     3.563    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.687 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.849    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.973 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.144    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.268 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     4.567    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.691 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.298     4.988    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.112 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.264    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.388 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.542    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.666 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.440     6.105    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.229 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.151     6.381    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.505 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.659    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.783 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.312     7.095    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.219 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     7.510    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.634 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.151     7.785    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.909 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.063    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.187 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.351     8.538    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.662 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     8.823    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.947 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.297     9.245    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.369 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.520    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.644 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.949    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.073 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.235    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.359 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.171    10.530    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.654 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.945    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.069 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.223    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.347 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    11.650    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X20Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.774 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.074    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.198 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    12.501    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.625 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    12.796    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.920 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.202    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.326 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.165    13.490    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.614 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.907    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.031 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.185    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.309 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    14.609    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.733 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.887    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.011 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    15.310    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.434 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.302    15.737    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.861 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.022    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.146 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    16.317    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.441 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    16.745    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.869 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.297    17.166    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.290 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.442    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.566 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.290    17.855    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.979 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.134    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.258 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    18.561    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.685 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    18.981    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.105 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.259    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.383 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    19.734    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.858 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.019    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.143 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.446    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.570 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.731    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.855 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.019    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.143 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.295    21.439    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.563 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    21.861    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.985 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.136    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.260 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.414    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.538 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.440    22.978    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.102 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.253    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.377 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.381    23.758    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.882 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.033    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.157 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.449    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.573 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.724    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.848 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.131    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.255 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.404    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.528 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.682    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.806 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    26.154    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.680 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.648    27.328    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.854 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.653    28.507    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X24Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.033 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.955    29.987    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X30Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.537 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.824    31.361    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X31Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.887 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.832    32.719    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X31Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.245 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.638    33.884    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X31Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.410 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.789    35.199    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X26Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.749 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.872    36.620    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X27Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.146 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.809    37.955    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X27Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.481 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.920    39.402    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.952 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.640    40.591    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X29Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.117 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    42.039    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X28Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.565 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.788    43.353    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X28Y38         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    43.818 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    43.818    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X28Y38         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.568     2.747    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X28Y38         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.747    
                         clock uncertainty           -0.154     2.593    
                         time borrowed                5.057     7.650    
  -------------------------------------------------------------------
                         required time                          7.650    
                         arrival time                         -43.818    
  -------------------------------------------------------------------
                         slack                                -36.168    

Slack (VIOLATED) :        -36.137ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.879ns  (logic 15.349ns (34.980%)  route 28.530ns (65.020%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.149ns
    Computed max time borrow:         5.149ns
    Time borrowed from endpoint:      5.149ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.995ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        2.269     3.563    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.687 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.849    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.973 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.144    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.268 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     4.567    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.691 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.298     4.988    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.112 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.264    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.388 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.542    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.666 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.440     6.105    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.229 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.151     6.381    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.505 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.659    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.783 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.312     7.095    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.219 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     7.510    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.634 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.151     7.785    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.909 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.063    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.187 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.351     8.538    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.662 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     8.823    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.947 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.297     9.245    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.369 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.520    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.644 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.949    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.073 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.235    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.359 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.171    10.530    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.654 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.945    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.069 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.223    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.347 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    11.650    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X20Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.774 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.074    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.198 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    12.501    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.625 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    12.796    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.920 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.202    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.326 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.165    13.490    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.614 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.907    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.031 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.185    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.309 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    14.609    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.733 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.887    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.011 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    15.310    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.434 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.302    15.737    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.861 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.022    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.146 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    16.317    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.441 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    16.745    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.869 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.297    17.166    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.290 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.442    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.566 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.290    17.855    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.979 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.134    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.258 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    18.561    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.685 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    18.981    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.105 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.259    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.383 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    19.734    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.858 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.019    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.143 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.446    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.570 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.731    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.855 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.019    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.143 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.295    21.439    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.563 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    21.861    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.985 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.136    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.260 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.414    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.538 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.440    22.978    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.102 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.253    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.377 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.381    23.758    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.882 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.033    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.157 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.449    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.573 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.724    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.848 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.131    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.255 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.404    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.528 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.682    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.806 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    26.154    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.680 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.648    27.328    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.854 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.653    28.507    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X24Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.033 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.955    29.987    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X30Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.537 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.824    31.361    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X31Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.887 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.832    32.719    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X31Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.245 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.638    33.884    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X31Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.410 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.789    35.199    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X26Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.749 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.872    36.620    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X27Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.146 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.809    37.955    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X27Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.481 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.920    39.402    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.952 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.640    40.591    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X29Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.117 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    42.039    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X28Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.565 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.788    43.353    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X28Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.879 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    43.879    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X28Y38         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.568     2.747    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X28Y38         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.747    
                         clock uncertainty           -0.154     2.593    
                         time borrowed                5.149     7.742    
  -------------------------------------------------------------------
                         required time                          7.742    
                         arrival time                         -43.879    
  -------------------------------------------------------------------
                         slack                                -36.137    

Slack (VIOLATED) :        -36.082ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.732ns  (logic 15.202ns (34.761%)  route 28.530ns (65.239%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        2.269     3.563    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.687 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.849    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.973 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.144    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.268 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     4.567    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.691 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.298     4.988    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.112 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.264    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.388 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.542    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.666 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.440     6.105    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.229 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.151     6.381    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.505 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.659    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.783 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.312     7.095    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.219 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     7.510    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.634 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.151     7.785    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.909 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.063    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.187 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.351     8.538    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.662 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     8.823    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.947 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.297     9.245    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.369 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.520    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.644 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.949    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.073 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.235    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.359 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.171    10.530    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.654 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.945    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.069 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.223    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.347 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    11.650    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X20Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.774 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.074    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.198 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    12.501    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.625 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    12.796    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.920 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.202    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.326 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.165    13.490    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.614 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.907    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.031 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.185    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.309 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    14.609    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.733 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.887    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.011 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    15.310    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.434 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.302    15.737    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.861 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.022    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.146 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    16.317    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.441 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    16.745    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.869 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.297    17.166    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.290 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.442    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.566 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.290    17.855    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.979 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.134    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.258 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    18.561    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.685 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    18.981    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.105 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.259    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.383 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    19.734    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.858 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.019    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.143 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.446    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.570 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.731    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.855 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.019    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.143 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.295    21.439    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.563 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    21.861    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.985 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.136    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.260 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.414    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.538 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.440    22.978    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.102 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.253    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.377 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.381    23.758    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.882 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.033    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.157 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.449    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.573 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.724    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.848 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.131    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.255 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.404    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.528 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.682    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.806 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    26.154    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.680 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.648    27.328    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.854 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.653    28.507    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X24Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.033 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.955    29.987    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X30Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.537 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.824    31.361    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X31Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.887 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.832    32.719    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X31Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.245 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.638    33.884    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X31Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.410 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.789    35.199    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X26Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.749 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.872    36.620    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X27Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.146 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.809    37.955    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X27Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.481 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.920    39.402    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.952 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.640    40.591    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X29Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.117 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    42.039    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X28Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.565 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.788    43.353    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X28Y38         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    43.732 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    43.732    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X28Y38         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.568     2.747    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X28Y38         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.747    
                         clock uncertainty           -0.154     2.593    
                         time borrowed                5.057     7.650    
  -------------------------------------------------------------------
                         required time                          7.650    
                         arrival time                         -43.732    
  -------------------------------------------------------------------
                         slack                                -36.082    

Slack (VIOLATED) :        -34.928ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.579ns  (logic 14.837ns (34.845%)  route 27.742ns (65.155%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        2.269     3.563    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.687 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.849    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.973 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.144    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.268 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     4.567    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.691 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.298     4.988    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.112 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.264    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.388 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.542    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.666 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.440     6.105    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.229 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.151     6.381    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.505 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.659    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.783 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.312     7.095    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.219 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     7.510    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.634 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.151     7.785    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.909 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.063    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.187 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.351     8.538    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.662 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     8.823    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.947 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.297     9.245    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.369 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.520    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.644 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.949    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.073 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.235    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.359 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.171    10.530    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.654 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.945    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.069 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.223    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.347 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    11.650    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X20Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.774 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.074    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.198 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    12.501    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.625 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    12.796    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.920 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.202    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.326 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.165    13.490    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.614 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.907    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.031 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.185    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.309 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    14.609    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.733 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.887    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.011 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    15.310    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.434 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.302    15.737    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.861 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.022    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.146 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    16.317    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.441 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    16.745    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.869 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.297    17.166    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.290 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.442    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.566 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.290    17.855    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.979 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.134    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.258 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    18.561    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.685 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    18.981    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.105 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.259    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.383 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    19.734    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.858 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.019    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.143 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.446    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.570 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.731    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.855 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.019    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.143 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.295    21.439    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.563 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    21.861    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.985 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.136    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.260 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.414    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.538 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.440    22.978    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.102 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.253    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.377 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.381    23.758    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.882 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.033    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.157 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.449    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.573 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.724    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.848 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.131    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.255 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.404    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.528 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.682    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.806 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    26.154    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.680 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.648    27.328    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.854 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.653    28.507    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X24Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.033 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.955    29.987    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X30Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.537 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.824    31.361    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X31Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.887 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.832    32.719    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X31Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.245 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.638    33.884    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X31Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.410 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.789    35.199    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X26Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.749 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.872    36.620    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X27Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.146 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.809    37.955    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X27Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.481 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.920    39.402    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.952 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.640    40.591    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X29Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.117 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    42.039    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X28Y39         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    42.579 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    42.579    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X28Y39         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.569     2.748    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X28Y39         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.748    
                         clock uncertainty           -0.154     2.594    
                         time borrowed                5.057     7.651    
  -------------------------------------------------------------------
                         required time                          7.651    
                         arrival time                         -42.579    
  -------------------------------------------------------------------
                         slack                                -34.928    

Slack (VIOLATED) :        -34.853ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.504ns  (logic 14.762ns (34.730%)  route 27.742ns (65.269%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        2.269     3.563    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.687 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.849    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.973 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.144    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.268 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     4.567    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.691 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.298     4.988    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.112 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.264    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.388 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.542    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.666 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.440     6.105    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.229 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.151     6.381    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.505 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.659    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.783 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.312     7.095    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.219 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     7.510    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.634 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.151     7.785    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.909 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.063    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.187 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.351     8.538    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.662 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     8.823    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.947 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.297     9.245    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.369 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.520    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.644 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.949    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.073 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.235    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.359 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.171    10.530    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.654 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.945    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.069 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.223    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.347 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    11.650    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X20Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.774 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.074    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.198 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    12.501    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.625 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    12.796    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.920 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.202    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.326 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.165    13.490    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.614 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.907    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.031 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.185    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.309 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    14.609    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.733 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.887    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.011 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    15.310    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.434 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.302    15.737    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.861 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.022    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.146 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    16.317    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.441 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    16.745    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.869 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.297    17.166    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.290 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.442    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.566 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.290    17.855    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.979 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.134    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.258 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    18.561    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.685 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    18.981    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.105 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.259    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.383 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    19.734    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.858 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.019    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.143 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.446    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.570 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.731    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.855 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.019    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.143 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.295    21.439    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.563 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    21.861    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.985 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.136    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.260 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.414    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.538 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.440    22.978    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.102 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.253    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.377 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.381    23.758    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.882 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.033    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.157 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.449    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.573 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.724    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.848 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.131    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.255 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.404    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.528 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.682    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.806 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    26.154    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.680 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.648    27.328    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.854 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.653    28.507    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X24Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.033 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.955    29.987    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X30Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.537 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.824    31.361    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X31Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.887 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.832    32.719    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X31Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.245 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.638    33.884    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X31Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.410 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.789    35.199    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X26Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.749 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.872    36.620    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X27Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.146 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.809    37.955    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X27Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.481 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.920    39.402    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.952 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.640    40.591    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X29Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.117 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    42.039    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X28Y39         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    42.504 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    42.504    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X28Y39         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.569     2.748    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X28Y39         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.748    
                         clock uncertainty           -0.154     2.594    
                         time borrowed                5.057     7.651    
  -------------------------------------------------------------------
                         required time                          7.651    
                         arrival time                         -42.504    
  -------------------------------------------------------------------
                         slack                                -34.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.244ns (46.212%)  route 0.284ns (53.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[47]/Q
                         net (fo=1, routed)           0.284     1.342    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[47]
    SLICE_X26Y100        LUT3 (Prop_lut3_I2_O)        0.096     1.438 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[47]_i_1/O
                         net (fo=1, routed)           0.000     1.438    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[47]
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.131     1.392    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.154    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.056    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.610%)  route 0.120ns (48.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.120     1.156    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.284     0.925    
    SLICE_X26Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.055    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.570     0.906    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X31Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.102    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X31Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.836     1.202    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X31Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.906    
    SLICE_X31Y82         FDRE (Hold_fdre_C_D)         0.075     0.981    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[51]/Q
                         net (fo=1, routed)           0.080     1.116    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[51]
    SLICE_X32Y99         LUT3 (Prop_lut3_I2_O)        0.049     1.165 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[51]_i_1/O
                         net (fo=1, routed)           0.000     1.165    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[51]
    SLICE_X32Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X32Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                         clock pessimism             -0.284     0.908    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.131     1.039    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.208ns (34.156%)  route 0.401ns (65.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]/Q
                         net (fo=1, routed)           0.401     1.475    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[36]
    SLICE_X26Y100        LUT3 (Prop_lut3_I2_O)        0.044     1.519 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[36]_i_1/O
                         net (fo=1, routed)           0.000     1.519    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[36]
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.131     1.392    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.552     0.888    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X40Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.094    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X40Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.819     1.185    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X40Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.888    
    SLICE_X40Y86         FDRE (Hold_fdre_C_D)         0.075     0.963    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.087     1.220    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X26Y102        LUT3 (Prop_lut3_I2_O)        0.045     1.265 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.265    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1_n_0
    SLICE_X26Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y102        FDRE (Hold_fdre_C_D)         0.120     1.125    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.571     0.907    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[1]/Q
                         net (fo=1, routed)           0.087     1.135    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[1]
    SLICE_X26Y89         LUT3 (Prop_lut3_I2_O)        0.045     1.180 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.180    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[1]_i_1__2_n_0
    SLICE_X26Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X26Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.287     0.920    
    SLICE_X26Y89         FDRE (Hold_fdre_C_D)         0.120     1.040    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X31Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[27]/Q
                         net (fo=1, routed)           0.087     1.141    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[27]
    SLICE_X30Y97         LUT3 (Prop_lut3_I2_O)        0.045     1.186 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[27]_i_1__1/O
                         net (fo=1, routed)           0.000     1.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[27]_i_1__1_n_0
    SLICE_X30Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X30Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]/C
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y97         FDRE (Hold_fdre_C_D)         0.120     1.046    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y53    design_1_i/top_0/inst/meanQ_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y45    design_1_i/top_0/inst/meanQ_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y45    design_1_i/top_0/inst/meanQ_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y46    design_1_i/top_0/inst/meanQ_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y45    design_1_i/top_0/inst/meanQ_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y46    design_1_i/top_0/inst/meanQ_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y46    design_1_i/top_0/inst/meanQ_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y46    design_1_i/top_0/inst/meanQ_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y46    design_1_i/top_0/inst/meanQ_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y68    design_1_i/top_0/inst/ram1/ram_reg_0_255_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y68    design_1_i/top_0/inst/ram1/ram_reg_0_255_3_3/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y68    design_1_i/top_0/inst/ram1/ram_reg_0_255_3_3/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y68    design_1_i/top_0/inst/ram1/ram_reg_0_255_3_3/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y78    design_1_i/top_0/inst/ram1/ram_reg_0_255_4_4/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y78    design_1_i/top_0/inst/ram1/ram_reg_0_255_4_4/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y78    design_1_i/top_0/inst/ram1/ram_reg_0_255_4_4/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y78    design_1_i/top_0/inst/ram1/ram_reg_0_255_4_4/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y69    design_1_i/top_0/inst/ram1/ram_reg_1536_1791_2_2/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y69    design_1_i/top_0/inst/ram1/ram_reg_1536_1791_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y84    design_1_i/top_0/inst/ram1/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y84    design_1_i/top_0/inst/ram1/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y84    design_1_i/top_0/inst/ram1/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y84    design_1_i/top_0/inst/ram1/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y83    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y83    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y83    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y83    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y84    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_15_15/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y84    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_15_15/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            4  Failing Endpoints,  Worst Slack       -0.590ns,  Total Violation       -1.105ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.590ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[29]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[87]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.185ns  (logic 2.685ns (26.361%)  route 7.500ns (73.639%))
  Logic Levels:           12  (CARRY4=9 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.713     1.716    design_1_i/top_0/inst/clk2
    SLICE_X54Y91         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.518     2.234 f  design_1_i/top_0/inst/virusEnQ_reg[29]_rep/Q
                         net (fo=4, routed)           1.494     3.728    design_1_i/top_0/inst/virusEnQ_reg[29]_rep_n_0
    SLICE_X50Y94         LUT3 (Prop_lut3_I2_O)        0.124     3.852 r  design_1_i/top_0/inst/virusEnQ[127]_i_140/O
                         net (fo=1, routed)           0.000     3.852    design_1_i/top_0/inst/virusEnQ[127]_i_140_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.385 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_123/CO[3]
                         net (fo=1, routed)           0.000     4.385    design_1_i/top_0/inst/virusEnQ_reg[127]_i_123_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.502 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.502    design_1_i/top_0/inst/virusEnQ_reg[127]_i_109_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.619 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_95/CO[3]
                         net (fo=1, routed)           0.000     4.619    design_1_i/top_0/inst/virusEnQ_reg[127]_i_95_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_81/CO[3]
                         net (fo=1, routed)           0.000     4.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_81_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.853 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.853    design_1_i/top_0/inst/virusEnQ_reg[127]_i_67_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.970 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_53/CO[3]
                         net (fo=1, routed)           0.001     4.971    design_1_i/top_0/inst/virusEnQ_reg[127]_i_53_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.088 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.088    design_1_i/top_0/inst/virusEnQ_reg[127]_i_39_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.205 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/top_0/inst/virusEnQ_reg[127]_i_26_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.434 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_16/CO[2]
                         net (fo=1, routed)           0.797     6.231    design_1_i/top_0/inst/virusEnD1
    SLICE_X45Y94         LUT4 (Prop_lut4_I3_O)        0.310     6.541 f  design_1_i/top_0/inst/virusEnQ[127]_i_6/O
                         net (fo=253, routed)         4.726    11.267    design_1_i/top_0/inst/virusEnQ[127]_i_6_n_0
    SLICE_X46Y101        LUT4 (Prop_lut4_I2_O)        0.152    11.419 r  design_1_i/top_0/inst/virusEnQ[87]_rep_i_1/O
                         net (fo=1, routed)           0.483    11.901    design_1_i/top_0/inst/virusEnQ[87]_rep_i_1_n_0
    SLICE_X48Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[87]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X48Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[87]_rep/C
                         clock pessimism              0.014    11.672    
                         clock uncertainty           -0.074    11.598    
    SLICE_X48Y102        FDRE (Setup_fdre_C_D)       -0.286    11.312    design_1_i/top_0/inst/virusEnQ_reg[87]_rep
  -------------------------------------------------------------------
                         required time                         11.312    
                         arrival time                         -11.901    
  -------------------------------------------------------------------
                         slack                                 -0.590    

Slack (VIOLATED) :        -0.273ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[29]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[125]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.108ns  (logic 2.657ns (26.287%)  route 7.451ns (73.713%))
  Logic Levels:           12  (CARRY4=9 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.713     1.716    design_1_i/top_0/inst/clk2
    SLICE_X54Y91         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.518     2.234 f  design_1_i/top_0/inst/virusEnQ_reg[29]_rep/Q
                         net (fo=4, routed)           1.494     3.728    design_1_i/top_0/inst/virusEnQ_reg[29]_rep_n_0
    SLICE_X50Y94         LUT3 (Prop_lut3_I2_O)        0.124     3.852 r  design_1_i/top_0/inst/virusEnQ[127]_i_140/O
                         net (fo=1, routed)           0.000     3.852    design_1_i/top_0/inst/virusEnQ[127]_i_140_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.385 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_123/CO[3]
                         net (fo=1, routed)           0.000     4.385    design_1_i/top_0/inst/virusEnQ_reg[127]_i_123_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.502 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.502    design_1_i/top_0/inst/virusEnQ_reg[127]_i_109_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.619 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_95/CO[3]
                         net (fo=1, routed)           0.000     4.619    design_1_i/top_0/inst/virusEnQ_reg[127]_i_95_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_81/CO[3]
                         net (fo=1, routed)           0.000     4.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_81_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.853 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.853    design_1_i/top_0/inst/virusEnQ_reg[127]_i_67_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.970 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_53/CO[3]
                         net (fo=1, routed)           0.001     4.971    design_1_i/top_0/inst/virusEnQ_reg[127]_i_53_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.088 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.088    design_1_i/top_0/inst/virusEnQ_reg[127]_i_39_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.205 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/top_0/inst/virusEnQ_reg[127]_i_26_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.434 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_16/CO[2]
                         net (fo=1, routed)           0.797     6.231    design_1_i/top_0/inst/virusEnD1
    SLICE_X45Y94         LUT4 (Prop_lut4_I3_O)        0.310     6.541 f  design_1_i/top_0/inst/virusEnQ[127]_i_6/O
                         net (fo=253, routed)         4.565    11.106    design_1_i/top_0/inst/virusEnQ[127]_i_6_n_0
    SLICE_X49Y102        LUT4 (Prop_lut4_I2_O)        0.124    11.230 r  design_1_i/top_0/inst/virusEnQ[125]_rep_i_1/O
                         net (fo=1, routed)           0.593    11.824    design_1_i/top_0/inst/virusEnQ[125]_rep_i_1_n_0
    SLICE_X49Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[125]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X49Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[125]_rep/C
                         clock pessimism              0.014    11.672    
                         clock uncertainty           -0.074    11.598    
    SLICE_X49Y102        FDRE (Setup_fdre_C_D)       -0.047    11.551    design_1_i/top_0/inst/virusEnQ_reg[125]_rep
  -------------------------------------------------------------------
                         required time                         11.551    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                 -0.273    

Slack (VIOLATED) :        -0.184ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[29]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[117]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.973ns  (logic 2.657ns (26.641%)  route 7.316ns (73.359%))
  Logic Levels:           12  (CARRY4=9 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 11.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.713     1.716    design_1_i/top_0/inst/clk2
    SLICE_X54Y91         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.518     2.234 f  design_1_i/top_0/inst/virusEnQ_reg[29]_rep/Q
                         net (fo=4, routed)           1.494     3.728    design_1_i/top_0/inst/virusEnQ_reg[29]_rep_n_0
    SLICE_X50Y94         LUT3 (Prop_lut3_I2_O)        0.124     3.852 r  design_1_i/top_0/inst/virusEnQ[127]_i_140/O
                         net (fo=1, routed)           0.000     3.852    design_1_i/top_0/inst/virusEnQ[127]_i_140_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.385 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_123/CO[3]
                         net (fo=1, routed)           0.000     4.385    design_1_i/top_0/inst/virusEnQ_reg[127]_i_123_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.502 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.502    design_1_i/top_0/inst/virusEnQ_reg[127]_i_109_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.619 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_95/CO[3]
                         net (fo=1, routed)           0.000     4.619    design_1_i/top_0/inst/virusEnQ_reg[127]_i_95_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_81/CO[3]
                         net (fo=1, routed)           0.000     4.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_81_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.853 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.853    design_1_i/top_0/inst/virusEnQ_reg[127]_i_67_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.970 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_53/CO[3]
                         net (fo=1, routed)           0.001     4.971    design_1_i/top_0/inst/virusEnQ_reg[127]_i_53_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.088 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.088    design_1_i/top_0/inst/virusEnQ_reg[127]_i_39_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.205 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/top_0/inst/virusEnQ_reg[127]_i_26_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.434 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_16/CO[2]
                         net (fo=1, routed)           0.797     6.231    design_1_i/top_0/inst/virusEnD1
    SLICE_X45Y94         LUT4 (Prop_lut4_I3_O)        0.310     6.541 f  design_1_i/top_0/inst/virusEnQ[127]_i_6/O
                         net (fo=253, routed)         4.386    10.927    design_1_i/top_0/inst/virusEnQ[127]_i_6_n_0
    SLICE_X47Y103        LUT4 (Prop_lut4_I2_O)        0.124    11.051 r  design_1_i/top_0/inst/virusEnQ[117]_rep_i_1/O
                         net (fo=1, routed)           0.638    11.689    design_1_i/top_0/inst/virusEnQ[117]_rep_i_1_n_0
    SLICE_X51Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[117]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643    11.646    design_1_i/top_0/inst/clk2
    SLICE_X51Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[117]_rep/C
                         clock pessimism              0.014    11.660    
                         clock uncertainty           -0.074    11.586    
    SLICE_X51Y103        FDRE (Setup_fdre_C_D)       -0.081    11.505    design_1_i/top_0/inst/virusEnQ_reg[117]_rep
  -------------------------------------------------------------------
                         required time                         11.505    
                         arrival time                         -11.689    
  -------------------------------------------------------------------
                         slack                                 -0.184    

Slack (VIOLATED) :        -0.058ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[29]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[122]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.857ns  (logic 2.657ns (26.955%)  route 7.200ns (73.045%))
  Logic Levels:           12  (CARRY4=9 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 11.657 - 10.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.713     1.716    design_1_i/top_0/inst/clk2
    SLICE_X54Y91         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.518     2.234 f  design_1_i/top_0/inst/virusEnQ_reg[29]_rep/Q
                         net (fo=4, routed)           1.494     3.728    design_1_i/top_0/inst/virusEnQ_reg[29]_rep_n_0
    SLICE_X50Y94         LUT3 (Prop_lut3_I2_O)        0.124     3.852 r  design_1_i/top_0/inst/virusEnQ[127]_i_140/O
                         net (fo=1, routed)           0.000     3.852    design_1_i/top_0/inst/virusEnQ[127]_i_140_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.385 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_123/CO[3]
                         net (fo=1, routed)           0.000     4.385    design_1_i/top_0/inst/virusEnQ_reg[127]_i_123_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.502 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.502    design_1_i/top_0/inst/virusEnQ_reg[127]_i_109_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.619 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_95/CO[3]
                         net (fo=1, routed)           0.000     4.619    design_1_i/top_0/inst/virusEnQ_reg[127]_i_95_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_81/CO[3]
                         net (fo=1, routed)           0.000     4.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_81_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.853 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.853    design_1_i/top_0/inst/virusEnQ_reg[127]_i_67_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.970 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_53/CO[3]
                         net (fo=1, routed)           0.001     4.971    design_1_i/top_0/inst/virusEnQ_reg[127]_i_53_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.088 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.088    design_1_i/top_0/inst/virusEnQ_reg[127]_i_39_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.205 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/top_0/inst/virusEnQ_reg[127]_i_26_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.434 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_16/CO[2]
                         net (fo=1, routed)           0.797     6.231    design_1_i/top_0/inst/virusEnD1
    SLICE_X45Y94         LUT4 (Prop_lut4_I3_O)        0.310     6.541 f  design_1_i/top_0/inst/virusEnQ[127]_i_6/O
                         net (fo=253, routed)         4.389    10.930    design_1_i/top_0/inst/virusEnQ[127]_i_6_n_0
    SLICE_X48Y104        LUT4 (Prop_lut4_I2_O)        0.124    11.054 r  design_1_i/top_0/inst/virusEnQ[122]_rep_i_1/O
                         net (fo=1, routed)           0.519    11.573    design_1_i/top_0/inst/virusEnQ[122]_rep_i_1_n_0
    SLICE_X48Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[122]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.654    11.657    design_1_i/top_0/inst/clk2
    SLICE_X48Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[122]_rep/C
                         clock pessimism              0.014    11.671    
                         clock uncertainty           -0.074    11.597    
    SLICE_X48Y104        FDRE (Setup_fdre_C_D)       -0.081    11.516    design_1_i/top_0/inst/virusEnQ_reg[122]_rep
  -------------------------------------------------------------------
                         required time                         11.516    
                         arrival time                         -11.573    
  -------------------------------------------------------------------
                         slack                                 -0.058    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[29]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.780ns  (logic 2.657ns (27.167%)  route 7.123ns (72.833%))
  Logic Levels:           12  (CARRY4=9 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 11.657 - 10.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.713     1.716    design_1_i/top_0/inst/clk2
    SLICE_X54Y91         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.518     2.234 f  design_1_i/top_0/inst/virusEnQ_reg[29]_rep/Q
                         net (fo=4, routed)           1.494     3.728    design_1_i/top_0/inst/virusEnQ_reg[29]_rep_n_0
    SLICE_X50Y94         LUT3 (Prop_lut3_I2_O)        0.124     3.852 r  design_1_i/top_0/inst/virusEnQ[127]_i_140/O
                         net (fo=1, routed)           0.000     3.852    design_1_i/top_0/inst/virusEnQ[127]_i_140_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.385 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_123/CO[3]
                         net (fo=1, routed)           0.000     4.385    design_1_i/top_0/inst/virusEnQ_reg[127]_i_123_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.502 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.502    design_1_i/top_0/inst/virusEnQ_reg[127]_i_109_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.619 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_95/CO[3]
                         net (fo=1, routed)           0.000     4.619    design_1_i/top_0/inst/virusEnQ_reg[127]_i_95_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_81/CO[3]
                         net (fo=1, routed)           0.000     4.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_81_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.853 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.853    design_1_i/top_0/inst/virusEnQ_reg[127]_i_67_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.970 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_53/CO[3]
                         net (fo=1, routed)           0.001     4.971    design_1_i/top_0/inst/virusEnQ_reg[127]_i_53_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.088 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.088    design_1_i/top_0/inst/virusEnQ_reg[127]_i_39_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.205 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/top_0/inst/virusEnQ_reg[127]_i_26_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.434 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_16/CO[2]
                         net (fo=1, routed)           0.797     6.231    design_1_i/top_0/inst/virusEnD1
    SLICE_X45Y94         LUT4 (Prop_lut4_I3_O)        0.310     6.541 f  design_1_i/top_0/inst/virusEnQ[127]_i_6/O
                         net (fo=253, routed)         4.184    10.725    design_1_i/top_0/inst/virusEnQ[127]_i_6_n_0
    SLICE_X48Y103        LUT4 (Prop_lut4_I2_O)        0.124    10.849 r  design_1_i/top_0/inst/virusEnQ[127]_i_2/O
                         net (fo=1, routed)           0.647    11.496    design_1_i/top_0/inst/virusEnQ[127]_i_2_n_0
    SLICE_X48Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.654    11.657    design_1_i/top_0/inst/clk2
    SLICE_X48Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[127]/C
                         clock pessimism              0.014    11.671    
                         clock uncertainty           -0.074    11.597    
    SLICE_X48Y103        FDRE (Setup_fdre_C_D)       -0.081    11.516    design_1_i/top_0/inst/virusEnQ_reg[127]
  -------------------------------------------------------------------
                         required time                         11.516    
                         arrival time                         -11.496    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[29]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[79]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.810ns  (logic 2.657ns (27.084%)  route 7.153ns (72.916%))
  Logic Levels:           12  (CARRY4=9 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.713     1.716    design_1_i/top_0/inst/clk2
    SLICE_X54Y91         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.518     2.234 f  design_1_i/top_0/inst/virusEnQ_reg[29]_rep/Q
                         net (fo=4, routed)           1.494     3.728    design_1_i/top_0/inst/virusEnQ_reg[29]_rep_n_0
    SLICE_X50Y94         LUT3 (Prop_lut3_I2_O)        0.124     3.852 r  design_1_i/top_0/inst/virusEnQ[127]_i_140/O
                         net (fo=1, routed)           0.000     3.852    design_1_i/top_0/inst/virusEnQ[127]_i_140_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.385 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_123/CO[3]
                         net (fo=1, routed)           0.000     4.385    design_1_i/top_0/inst/virusEnQ_reg[127]_i_123_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.502 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.502    design_1_i/top_0/inst/virusEnQ_reg[127]_i_109_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.619 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_95/CO[3]
                         net (fo=1, routed)           0.000     4.619    design_1_i/top_0/inst/virusEnQ_reg[127]_i_95_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_81/CO[3]
                         net (fo=1, routed)           0.000     4.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_81_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.853 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.853    design_1_i/top_0/inst/virusEnQ_reg[127]_i_67_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.970 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_53/CO[3]
                         net (fo=1, routed)           0.001     4.971    design_1_i/top_0/inst/virusEnQ_reg[127]_i_53_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.088 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.088    design_1_i/top_0/inst/virusEnQ_reg[127]_i_39_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.205 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/top_0/inst/virusEnQ_reg[127]_i_26_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.434 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_16/CO[2]
                         net (fo=1, routed)           0.797     6.231    design_1_i/top_0/inst/virusEnD1
    SLICE_X45Y94         LUT4 (Prop_lut4_I3_O)        0.310     6.541 f  design_1_i/top_0/inst/virusEnQ[127]_i_6/O
                         net (fo=253, routed)         4.351    10.892    design_1_i/top_0/inst/virusEnQ[127]_i_6_n_0
    SLICE_X49Y100        LUT4 (Prop_lut4_I2_O)        0.124    11.016 r  design_1_i/top_0/inst/virusEnQ[79]_rep_i_1/O
                         net (fo=1, routed)           0.510    11.526    design_1_i/top_0/inst/virusEnQ[79]_rep_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[79]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X49Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[79]_rep/C
                         clock pessimism              0.014    11.672    
                         clock uncertainty           -0.074    11.598    
    SLICE_X49Y100        FDRE (Setup_fdre_C_D)       -0.047    11.551    design_1_i/top_0/inst/virusEnQ_reg[79]_rep
  -------------------------------------------------------------------
                         required time                         11.551    
                         arrival time                         -11.526    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[29]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.684ns  (logic 2.657ns (27.437%)  route 7.027ns (72.563%))
  Logic Levels:           12  (CARRY4=9 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.713     1.716    design_1_i/top_0/inst/clk2
    SLICE_X54Y91         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.518     2.234 f  design_1_i/top_0/inst/virusEnQ_reg[29]_rep/Q
                         net (fo=4, routed)           1.494     3.728    design_1_i/top_0/inst/virusEnQ_reg[29]_rep_n_0
    SLICE_X50Y94         LUT3 (Prop_lut3_I2_O)        0.124     3.852 r  design_1_i/top_0/inst/virusEnQ[127]_i_140/O
                         net (fo=1, routed)           0.000     3.852    design_1_i/top_0/inst/virusEnQ[127]_i_140_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.385 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_123/CO[3]
                         net (fo=1, routed)           0.000     4.385    design_1_i/top_0/inst/virusEnQ_reg[127]_i_123_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.502 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.502    design_1_i/top_0/inst/virusEnQ_reg[127]_i_109_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.619 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_95/CO[3]
                         net (fo=1, routed)           0.000     4.619    design_1_i/top_0/inst/virusEnQ_reg[127]_i_95_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_81/CO[3]
                         net (fo=1, routed)           0.000     4.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_81_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.853 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.853    design_1_i/top_0/inst/virusEnQ_reg[127]_i_67_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.970 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_53/CO[3]
                         net (fo=1, routed)           0.001     4.971    design_1_i/top_0/inst/virusEnQ_reg[127]_i_53_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.088 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.088    design_1_i/top_0/inst/virusEnQ_reg[127]_i_39_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.205 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/top_0/inst/virusEnQ_reg[127]_i_26_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.434 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_16/CO[2]
                         net (fo=1, routed)           0.797     6.231    design_1_i/top_0/inst/virusEnD1
    SLICE_X45Y94         LUT4 (Prop_lut4_I3_O)        0.310     6.541 f  design_1_i/top_0/inst/virusEnQ[127]_i_6/O
                         net (fo=253, routed)         4.337    10.878    design_1_i/top_0/inst/virusEnQ[127]_i_6_n_0
    SLICE_X44Y101        LUT4 (Prop_lut4_I2_O)        0.124    11.002 r  design_1_i/top_0/inst/virusEnQ[74]_i_1/O
                         net (fo=1, routed)           0.398    11.400    design_1_i/top_0/inst/virusEnQ[74]_i_1_n_0
    SLICE_X45Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.656    11.659    design_1_i/top_0/inst/clk2
    SLICE_X45Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[74]/C
                         clock pessimism              0.014    11.673    
                         clock uncertainty           -0.074    11.599    
    SLICE_X45Y101        FDRE (Setup_fdre_C_D)       -0.067    11.532    design_1_i/top_0/inst/virusEnQ_reg[74]
  -------------------------------------------------------------------
                         required time                         11.532    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[29]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.662ns  (logic 2.657ns (27.498%)  route 7.005ns (72.502%))
  Logic Levels:           12  (CARRY4=9 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 11.657 - 10.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.713     1.716    design_1_i/top_0/inst/clk2
    SLICE_X54Y91         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.518     2.234 f  design_1_i/top_0/inst/virusEnQ_reg[29]_rep/Q
                         net (fo=4, routed)           1.494     3.728    design_1_i/top_0/inst/virusEnQ_reg[29]_rep_n_0
    SLICE_X50Y94         LUT3 (Prop_lut3_I2_O)        0.124     3.852 r  design_1_i/top_0/inst/virusEnQ[127]_i_140/O
                         net (fo=1, routed)           0.000     3.852    design_1_i/top_0/inst/virusEnQ[127]_i_140_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.385 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_123/CO[3]
                         net (fo=1, routed)           0.000     4.385    design_1_i/top_0/inst/virusEnQ_reg[127]_i_123_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.502 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.502    design_1_i/top_0/inst/virusEnQ_reg[127]_i_109_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.619 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_95/CO[3]
                         net (fo=1, routed)           0.000     4.619    design_1_i/top_0/inst/virusEnQ_reg[127]_i_95_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_81/CO[3]
                         net (fo=1, routed)           0.000     4.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_81_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.853 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.853    design_1_i/top_0/inst/virusEnQ_reg[127]_i_67_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.970 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_53/CO[3]
                         net (fo=1, routed)           0.001     4.971    design_1_i/top_0/inst/virusEnQ_reg[127]_i_53_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.088 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.088    design_1_i/top_0/inst/virusEnQ_reg[127]_i_39_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.205 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/top_0/inst/virusEnQ_reg[127]_i_26_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.434 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_16/CO[2]
                         net (fo=1, routed)           0.797     6.231    design_1_i/top_0/inst/virusEnD1
    SLICE_X45Y94         LUT4 (Prop_lut4_I3_O)        0.310     6.541 f  design_1_i/top_0/inst/virusEnQ[127]_i_6/O
                         net (fo=253, routed)         4.164    10.705    design_1_i/top_0/inst/virusEnQ[127]_i_6_n_0
    SLICE_X49Y104        LUT4 (Prop_lut4_I2_O)        0.124    10.829 r  design_1_i/top_0/inst/virusEnQ[100]_i_1/O
                         net (fo=1, routed)           0.550    11.378    design_1_i/top_0/inst/virusEnQ[100]_i_1_n_0
    SLICE_X48Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.654    11.657    design_1_i/top_0/inst/clk2
    SLICE_X48Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[100]/C
                         clock pessimism              0.014    11.671    
                         clock uncertainty           -0.074    11.597    
    SLICE_X48Y104        FDRE (Setup_fdre_C_D)       -0.067    11.530    design_1_i/top_0/inst/virusEnQ_reg[100]
  -------------------------------------------------------------------
                         required time                         11.530    
                         arrival time                         -11.378    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[29]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.751ns  (logic 2.657ns (27.248%)  route 7.094ns (72.752%))
  Logic Levels:           12  (CARRY4=9 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.713     1.716    design_1_i/top_0/inst/clk2
    SLICE_X54Y91         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.518     2.234 f  design_1_i/top_0/inst/virusEnQ_reg[29]_rep/Q
                         net (fo=4, routed)           1.494     3.728    design_1_i/top_0/inst/virusEnQ_reg[29]_rep_n_0
    SLICE_X50Y94         LUT3 (Prop_lut3_I2_O)        0.124     3.852 r  design_1_i/top_0/inst/virusEnQ[127]_i_140/O
                         net (fo=1, routed)           0.000     3.852    design_1_i/top_0/inst/virusEnQ[127]_i_140_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.385 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_123/CO[3]
                         net (fo=1, routed)           0.000     4.385    design_1_i/top_0/inst/virusEnQ_reg[127]_i_123_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.502 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.502    design_1_i/top_0/inst/virusEnQ_reg[127]_i_109_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.619 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_95/CO[3]
                         net (fo=1, routed)           0.000     4.619    design_1_i/top_0/inst/virusEnQ_reg[127]_i_95_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_81/CO[3]
                         net (fo=1, routed)           0.000     4.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_81_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.853 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.853    design_1_i/top_0/inst/virusEnQ_reg[127]_i_67_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.970 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_53/CO[3]
                         net (fo=1, routed)           0.001     4.971    design_1_i/top_0/inst/virusEnQ_reg[127]_i_53_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.088 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.088    design_1_i/top_0/inst/virusEnQ_reg[127]_i_39_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.205 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/top_0/inst/virusEnQ_reg[127]_i_26_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.434 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_16/CO[2]
                         net (fo=1, routed)           0.797     6.231    design_1_i/top_0/inst/virusEnD1
    SLICE_X45Y94         LUT4 (Prop_lut4_I3_O)        0.310     6.541 f  design_1_i/top_0/inst/virusEnQ[127]_i_6/O
                         net (fo=253, routed)         4.802    11.343    design_1_i/top_0/inst/virusEnQ[127]_i_6_n_0
    SLICE_X45Y100        LUT4 (Prop_lut4_I2_O)        0.124    11.467 r  design_1_i/top_0/inst/virusEnQ[76]_i_1/O
                         net (fo=1, routed)           0.000    11.467    design_1_i/top_0/inst/virusEnQ[76]_i_1_n_0
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.656    11.659    design_1_i/top_0/inst/clk2
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[76]/C
                         clock pessimism              0.014    11.673    
                         clock uncertainty           -0.074    11.599    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.031    11.630    design_1_i/top_0/inst/virusEnQ_reg[76]
  -------------------------------------------------------------------
                         required time                         11.630    
                         arrival time                         -11.467    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[29]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.713ns  (logic 2.657ns (27.356%)  route 7.056ns (72.644%))
  Logic Levels:           12  (CARRY4=9 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.713     1.716    design_1_i/top_0/inst/clk2
    SLICE_X54Y91         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.518     2.234 f  design_1_i/top_0/inst/virusEnQ_reg[29]_rep/Q
                         net (fo=4, routed)           1.494     3.728    design_1_i/top_0/inst/virusEnQ_reg[29]_rep_n_0
    SLICE_X50Y94         LUT3 (Prop_lut3_I2_O)        0.124     3.852 r  design_1_i/top_0/inst/virusEnQ[127]_i_140/O
                         net (fo=1, routed)           0.000     3.852    design_1_i/top_0/inst/virusEnQ[127]_i_140_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.385 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_123/CO[3]
                         net (fo=1, routed)           0.000     4.385    design_1_i/top_0/inst/virusEnQ_reg[127]_i_123_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.502 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.502    design_1_i/top_0/inst/virusEnQ_reg[127]_i_109_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.619 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_95/CO[3]
                         net (fo=1, routed)           0.000     4.619    design_1_i/top_0/inst/virusEnQ_reg[127]_i_95_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_81/CO[3]
                         net (fo=1, routed)           0.000     4.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_81_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.853 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.853    design_1_i/top_0/inst/virusEnQ_reg[127]_i_67_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.970 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_53/CO[3]
                         net (fo=1, routed)           0.001     4.971    design_1_i/top_0/inst/virusEnQ_reg[127]_i_53_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.088 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.088    design_1_i/top_0/inst/virusEnQ_reg[127]_i_39_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.205 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/top_0/inst/virusEnQ_reg[127]_i_26_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.434 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_16/CO[2]
                         net (fo=1, routed)           0.797     6.231    design_1_i/top_0/inst/virusEnD1
    SLICE_X45Y94         LUT4 (Prop_lut4_I3_O)        0.310     6.541 f  design_1_i/top_0/inst/virusEnQ[127]_i_6/O
                         net (fo=253, routed)         4.764    11.305    design_1_i/top_0/inst/virusEnQ[127]_i_6_n_0
    SLICE_X48Y100        LUT4 (Prop_lut4_I2_O)        0.124    11.429 r  design_1_i/top_0/inst/virusEnQ[72]_i_1/O
                         net (fo=1, routed)           0.000    11.429    design_1_i/top_0/inst/virusEnQ[72]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X48Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[72]/C
                         clock pessimism              0.014    11.672    
                         clock uncertainty           -0.074    11.598    
    SLICE_X48Y100        FDRE (Setup_fdre_C_D)        0.029    11.627    design_1_i/top_0/inst/virusEnQ_reg[72]
  -------------------------------------------------------------------
                         required time                         11.627    
                         arrival time                         -11.429    
  -------------------------------------------------------------------
                         slack                                  0.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[102]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.457%)  route 0.223ns (54.543%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.640     0.642    design_1_i/top_0/inst/clk2
    SLICE_X49Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  design_1_i/top_0/inst/virusEnQ_reg[101]/Q
                         net (fo=4, routed)           0.223     1.006    design_1_i/top_0/inst/virusEnQ[101]
    SLICE_X52Y102        LUT4 (Prop_lut4_I3_O)        0.045     1.051 r  design_1_i/top_0/inst/virusEnQ[102]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.051    design_1_i/top_0/inst/virusEnQ[102]_rep_i_1_n_0
    SLICE_X52Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[102]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.909     0.911    design_1_i/top_0/inst/clk2
    SLICE_X52Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[102]_rep/C
                         clock pessimism             -0.009     0.902    
    SLICE_X52Y102        FDRE (Hold_fdre_C_D)         0.091     0.993    design_1_i/top_0/inst/virusEnQ_reg[102]_rep
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[109]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.427%)  route 0.242ns (56.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.640     0.642    design_1_i/top_0/inst/clk2
    SLICE_X45Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  design_1_i/top_0/inst/virusEnQ_reg[108]/Q
                         net (fo=257, routed)         0.242     1.025    design_1_i/top_0/inst/virusEnQ[108]
    SLICE_X53Y105        LUT4 (Prop_lut4_I3_O)        0.045     1.070 r  design_1_i/top_0/inst/virusEnQ[109]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.070    design_1_i/top_0/inst/virusEnQ[109]_rep_i_1_n_0
    SLICE_X53Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[109]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.908     0.910    design_1_i/top_0/inst/clk2
    SLICE_X53Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[109]_rep/C
                         clock pessimism             -0.009     0.901    
    SLICE_X53Y105        FDRE (Hold_fdre_C_D)         0.091     0.992    design_1_i/top_0/inst/virusEnQ_reg[109]_rep
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.997%)  route 0.247ns (57.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.555     0.557    design_1_i/top_0/inst/clk2
    SLICE_X48Y89         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  design_1_i/top_0/inst/virusEnQ_reg[8]_rep/Q
                         net (fo=257, routed)         0.247     0.944    design_1_i/top_0/inst/virusEnQ_reg[8]_rep_n_0
    SLICE_X53Y89         LUT4 (Prop_lut4_I3_O)        0.045     0.989 r  design_1_i/top_0/inst/virusEnQ[9]_i_1/O
                         net (fo=1, routed)           0.000     0.989    design_1_i/top_0/inst/virusEnQ[9]_i_1_n_0
    SLICE_X53Y89         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.820     0.822    design_1_i/top_0/inst/clk2
    SLICE_X53Y89         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[9]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X53Y89         FDRE (Hold_fdre_C_D)         0.092     0.909    design_1_i/top_0/inst/virusEnQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[74]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.783%)  route 0.066ns (26.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.555     0.557    design_1_i/top_0/inst/clk2
    SLICE_X52Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[74]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  design_1_i/top_0/inst/virusEnQ_reg[74]_rep/Q
                         net (fo=4, routed)           0.066     0.764    design_1_i/top_0/inst/virusEnQ_reg[74]_rep_n_0
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.045     0.809 r  design_1_i/top_0/inst/virusEnQ[75]_i_1/O
                         net (fo=1, routed)           0.000     0.809    design_1_i/top_0/inst/virusEnQ[75]_i_1_n_0
    SLICE_X53Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.823     0.825    design_1_i/top_0/inst/clk2
    SLICE_X53Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[75]/C
                         clock pessimism             -0.255     0.570    
    SLICE_X53Y98         FDRE (Hold_fdre_C_D)         0.091     0.661    design_1_i/top_0/inst/virusEnQ_reg[75]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[94]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.783%)  route 0.066ns (26.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.637     0.639    design_1_i/top_0/inst/clk2
    SLICE_X52Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[94]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  design_1_i/top_0/inst/virusEnQ_reg[94]_rep/Q
                         net (fo=4, routed)           0.066     0.846    design_1_i/top_0/inst/virusEnQ_reg[94]_rep_n_0
    SLICE_X53Y102        LUT4 (Prop_lut4_I3_O)        0.045     0.891 r  design_1_i/top_0/inst/virusEnQ[95]_i_1/O
                         net (fo=1, routed)           0.000     0.891    design_1_i/top_0/inst/virusEnQ[95]_i_1_n_0
    SLICE_X53Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.909     0.911    design_1_i/top_0/inst/clk2
    SLICE_X53Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[95]/C
                         clock pessimism             -0.259     0.652    
    SLICE_X53Y102        FDRE (Hold_fdre_C_D)         0.091     0.743    design_1_i/top_0/inst/virusEnQ_reg[95]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.676%)  route 0.350ns (65.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.556     0.558    design_1_i/top_0/inst/clk2
    SLICE_X47Y89         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  design_1_i/top_0/inst/virusEnQ_reg[1]/Q
                         net (fo=5, routed)           0.350     1.049    design_1_i/top_0/inst/virusEnQ[1]
    SLICE_X50Y90         LUT4 (Prop_lut4_I3_O)        0.045     1.094 r  design_1_i/top_0/inst/virusEnQ[2]_i_1/O
                         net (fo=1, routed)           0.000     1.094    design_1_i/top_0/inst/virusEnQ[2]_i_1_n_0
    SLICE_X50Y90         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.821     0.823    design_1_i/top_0/inst/clk2
    SLICE_X50Y90         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X50Y90         FDRE (Hold_fdre_C_D)         0.120     0.938    design_1_i/top_0/inst/virusEnQ_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[110]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.458%)  route 0.082ns (30.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.640     0.642    design_1_i/top_0/inst/clk2
    SLICE_X49Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  design_1_i/top_0/inst/virusEnQ_reg[109]/Q
                         net (fo=5, routed)           0.082     0.865    design_1_i/top_0/inst/virusEnQ[109]
    SLICE_X48Y101        LUT4 (Prop_lut4_I3_O)        0.045     0.910 r  design_1_i/top_0/inst/virusEnQ[110]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.910    design_1_i/top_0/inst/virusEnQ[110]_rep_i_1_n_0
    SLICE_X48Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[110]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X48Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[110]_rep/C
                         clock pessimism             -0.260     0.655    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.091     0.746    design_1_i/top_0/inst/virusEnQ_reg[110]_rep
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[60]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.357%)  route 0.470ns (71.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.578     0.580    design_1_i/top_0/inst/clk2
    SLICE_X55Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  design_1_i/top_0/inst/virusEnQ_reg[59]/Q
                         net (fo=257, routed)         0.470     1.191    design_1_i/top_0/inst/virusEnQ[59]
    SLICE_X54Y100        LUT4 (Prop_lut4_I3_O)        0.045     1.236 r  design_1_i/top_0/inst/virusEnQ[60]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.236    design_1_i/top_0/inst/virusEnQ[60]_rep_i_1_n_0
    SLICE_X54Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[60]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.934     0.936    design_1_i/top_0/inst/clk2
    SLICE_X54Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[60]_rep/C
                         clock pessimism             -0.005     0.931    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.121     1.052    design_1_i/top_0/inst/virusEnQ_reg[60]_rep
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[78]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.447%)  route 0.107ns (36.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.555     0.557    design_1_i/top_0/inst/clk2
    SLICE_X53Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[78]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  design_1_i/top_0/inst/virusEnQ_reg[78]_rep/Q
                         net (fo=4, routed)           0.107     0.805    design_1_i/top_0/inst/virusEnQ_reg[78]_rep_n_0
    SLICE_X52Y98         LUT4 (Prop_lut4_I3_O)        0.045     0.850 r  design_1_i/top_0/inst/virusEnQ[79]_i_1/O
                         net (fo=1, routed)           0.000     0.850    design_1_i/top_0/inst/virusEnQ[79]_i_1_n_0
    SLICE_X52Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.823     0.825    design_1_i/top_0/inst/clk2
    SLICE_X52Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[79]/C
                         clock pessimism             -0.255     0.570    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.092     0.662    design_1_i/top_0/inst/virusEnQ_reg[79]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[112]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.209ns (38.016%)  route 0.341ns (61.984%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.636     0.638    design_1_i/top_0/inst/clk2
    SLICE_X50Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[112]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.164     0.802 r  design_1_i/top_0/inst/virusEnQ_reg[112]_rep/Q
                         net (fo=4, routed)           0.341     1.143    design_1_i/top_0/inst/virusEnQ_reg[112]_rep_n_0
    SLICE_X49Y103        LUT4 (Prop_lut4_I3_O)        0.045     1.188 r  design_1_i/top_0/inst/virusEnQ[113]_i_1/O
                         net (fo=1, routed)           0.000     1.188    design_1_i/top_0/inst/virusEnQ[113]_i_1_n_0
    SLICE_X49Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X49Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[113]/C
                         clock pessimism             -0.009     0.905    
    SLICE_X49Y103        FDRE (Hold_fdre_C_D)         0.091     0.996    design_1_i/top_0/inst/virusEnQ_reg[113]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y93     design_1_i/top_0/inst/virusCounterQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y92     design_1_i/top_0/inst/virusCounterQ_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y90     design_1_i/top_0/inst/virusCounterQ_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y91     design_1_i/top_0/inst/virusCounterQ_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y91     design_1_i/top_0/inst/virusCounterQ_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y91     design_1_i/top_0/inst/virusCounterQ_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y90     design_1_i/top_0/inst/virusCounterQ_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y92     design_1_i/top_0/inst/virusCounterQ_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y93     design_1_i/top_0/inst/virusCounterQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y92     design_1_i/top_0/inst/virusCounterQ_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y90     design_1_i/top_0/inst/virusCounterQ_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y91     design_1_i/top_0/inst/virusCounterQ_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y91     design_1_i/top_0/inst/virusCounterQ_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y91     design_1_i/top_0/inst/virusCounterQ_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y90     design_1_i/top_0/inst/virusCounterQ_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y92     design_1_i/top_0/inst/virusCounterQ_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y90     design_1_i/top_0/inst/virusCounterQ_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y91     design_1_i/top_0/inst/virusCounterQ_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y91     design_1_i/top_0/inst/virusCounterQ_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y92     design_1_i/top_0/inst/virusCounterQ_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y91     design_1_i/top_0/inst/virusCounterQ_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y91     design_1_i/top_0/inst/virusCounterQ_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y91     design_1_i/top_0/inst/virusCounterQ_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y104    design_1_i/top_0/inst/virusEnQ_reg[100]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y103    design_1_i/top_0/inst/virusEnQ_reg[101]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y103    design_1_i/top_0/inst/virusEnQ_reg[102]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y103    design_1_i/top_0/inst/virusEnQ_reg[103]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y103    design_1_i/top_0/inst/virusEnQ_reg[104]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          418  Failing Endpoints,  Worst Slack       -3.611ns,  Total Violation     -651.634ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.611ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[110]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.423ns  (logic 0.575ns (5.034%)  route 10.848ns (94.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.774     5.173    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.119     5.292 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=915, routed)         9.074    14.366    design_1_i/top_0/inst/tdc1_n_94
    SLICE_X48Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[110]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X48Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[110]_rep/C
                         clock pessimism              0.000    11.658    
                         clock uncertainty           -0.266    11.392    
    SLICE_X48Y101        FDRE (Setup_fdre_C_R)       -0.637    10.755    design_1_i/top_0/inst/virusEnQ_reg[110]_rep
  -------------------------------------------------------------------
                         required time                         10.755    
                         arrival time                         -14.366    
  -------------------------------------------------------------------
                         slack                                 -3.611    

Slack (VIOLATED) :        -3.607ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[101]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.419ns  (logic 0.575ns (5.036%)  route 10.844ns (94.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.774     5.173    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.119     5.292 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=915, routed)         9.070    14.362    design_1_i/top_0/inst/tdc1_n_94
    SLICE_X49Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[101]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X49Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[101]/C
                         clock pessimism              0.000    11.658    
                         clock uncertainty           -0.266    11.392    
    SLICE_X49Y101        FDRE (Setup_fdre_C_R)       -0.637    10.755    design_1_i/top_0/inst/virusEnQ_reg[101]
  -------------------------------------------------------------------
                         required time                         10.755    
                         arrival time                         -14.362    
  -------------------------------------------------------------------
                         slack                                 -3.607    

Slack (VIOLATED) :        -3.607ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[108]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.419ns  (logic 0.575ns (5.036%)  route 10.844ns (94.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.774     5.173    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.119     5.292 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=915, routed)         9.070    14.362    design_1_i/top_0/inst/tdc1_n_94
    SLICE_X49Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[108]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X49Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[108]_rep/C
                         clock pessimism              0.000    11.658    
                         clock uncertainty           -0.266    11.392    
    SLICE_X49Y101        FDRE (Setup_fdre_C_R)       -0.637    10.755    design_1_i/top_0/inst/virusEnQ_reg[108]_rep
  -------------------------------------------------------------------
                         required time                         10.755    
                         arrival time                         -14.362    
  -------------------------------------------------------------------
                         slack                                 -3.607    

Slack (VIOLATED) :        -3.607ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[109]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.419ns  (logic 0.575ns (5.036%)  route 10.844ns (94.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.774     5.173    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.119     5.292 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=915, routed)         9.070    14.362    design_1_i/top_0/inst/tdc1_n_94
    SLICE_X49Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[109]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X49Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[109]/C
                         clock pessimism              0.000    11.658    
                         clock uncertainty           -0.266    11.392    
    SLICE_X49Y101        FDRE (Setup_fdre_C_R)       -0.637    10.755    design_1_i/top_0/inst/virusEnQ_reg[109]
  -------------------------------------------------------------------
                         required time                         10.755    
                         arrival time                         -14.362    
  -------------------------------------------------------------------
                         slack                                 -3.607    

Slack (VIOLATED) :        -3.607ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[110]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.419ns  (logic 0.575ns (5.036%)  route 10.844ns (94.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.774     5.173    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.119     5.292 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=915, routed)         9.070    14.362    design_1_i/top_0/inst/tdc1_n_94
    SLICE_X49Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[110]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X49Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[110]/C
                         clock pessimism              0.000    11.658    
                         clock uncertainty           -0.266    11.392    
    SLICE_X49Y101        FDRE (Setup_fdre_C_R)       -0.637    10.755    design_1_i/top_0/inst/virusEnQ_reg[110]
  -------------------------------------------------------------------
                         required time                         10.755    
                         arrival time                         -14.362    
  -------------------------------------------------------------------
                         slack                                 -3.607    

Slack (VIOLATED) :        -3.560ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[103]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.372ns  (logic 0.575ns (5.056%)  route 10.797ns (94.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.774     5.173    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.119     5.292 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=915, routed)         9.023    14.315    design_1_i/top_0/inst/tdc1_n_94
    SLICE_X48Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[103]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X48Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[103]/C
                         clock pessimism              0.000    11.658    
                         clock uncertainty           -0.266    11.392    
    SLICE_X48Y102        FDRE (Setup_fdre_C_R)       -0.637    10.755    design_1_i/top_0/inst/virusEnQ_reg[103]
  -------------------------------------------------------------------
                         required time                         10.755    
                         arrival time                         -14.315    
  -------------------------------------------------------------------
                         slack                                 -3.560    

Slack (VIOLATED) :        -3.560ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[104]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.372ns  (logic 0.575ns (5.056%)  route 10.797ns (94.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.774     5.173    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.119     5.292 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=915, routed)         9.023    14.315    design_1_i/top_0/inst/tdc1_n_94
    SLICE_X48Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[104]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X48Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[104]_rep/C
                         clock pessimism              0.000    11.658    
                         clock uncertainty           -0.266    11.392    
    SLICE_X48Y102        FDRE (Setup_fdre_C_R)       -0.637    10.755    design_1_i/top_0/inst/virusEnQ_reg[104]_rep
  -------------------------------------------------------------------
                         required time                         10.755    
                         arrival time                         -14.315    
  -------------------------------------------------------------------
                         slack                                 -3.560    

Slack (VIOLATED) :        -3.560ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[105]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.372ns  (logic 0.575ns (5.056%)  route 10.797ns (94.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.774     5.173    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.119     5.292 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=915, routed)         9.023    14.315    design_1_i/top_0/inst/tdc1_n_94
    SLICE_X48Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[105]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X48Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[105]_rep/C
                         clock pessimism              0.000    11.658    
                         clock uncertainty           -0.266    11.392    
    SLICE_X48Y102        FDRE (Setup_fdre_C_R)       -0.637    10.755    design_1_i/top_0/inst/virusEnQ_reg[105]_rep
  -------------------------------------------------------------------
                         required time                         10.755    
                         arrival time                         -14.315    
  -------------------------------------------------------------------
                         slack                                 -3.560    

Slack (VIOLATED) :        -3.560ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[115]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.372ns  (logic 0.575ns (5.056%)  route 10.797ns (94.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.774     5.173    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.119     5.292 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=915, routed)         9.023    14.315    design_1_i/top_0/inst/tdc1_n_94
    SLICE_X48Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[115]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X48Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[115]/C
                         clock pessimism              0.000    11.658    
                         clock uncertainty           -0.266    11.392    
    SLICE_X48Y102        FDRE (Setup_fdre_C_R)       -0.637    10.755    design_1_i/top_0/inst/virusEnQ_reg[115]
  -------------------------------------------------------------------
                         required time                         10.755    
                         arrival time                         -14.315    
  -------------------------------------------------------------------
                         slack                                 -3.560    

Slack (VIOLATED) :        -3.560ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[87]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.372ns  (logic 0.575ns (5.056%)  route 10.797ns (94.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.774     5.173    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.119     5.292 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=915, routed)         9.023    14.315    design_1_i/top_0/inst/tdc1_n_94
    SLICE_X48Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[87]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X48Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[87]_rep/C
                         clock pessimism              0.000    11.658    
                         clock uncertainty           -0.266    11.392    
    SLICE_X48Y102        FDRE (Setup_fdre_C_R)       -0.637    10.755    design_1_i/top_0/inst/virusEnQ_reg[87]_rep
  -------------------------------------------------------------------
                         required time                         10.755    
                         arrival time                         -14.315    
  -------------------------------------------------------------------
                         slack                                 -3.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[101]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.715%)  route 0.271ns (59.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.555     0.891    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X49Y96         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/top_0/inst/virusMaskQ_reg[101]/Q
                         net (fo=5, routed)           0.271     1.302    design_1_i/top_0/inst/virusMaskQ[101]
    SLICE_X46Y103        LUT4 (Prop_lut4_I1_O)        0.045     1.347 r  design_1_i/top_0/inst/virusEnQ[101]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.347    design_1_i/top_0/inst/virusEnQ[101]_rep_i_1_n_0
    SLICE_X46Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[101]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X46Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[101]_rep/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.266     1.180    
    SLICE_X46Y103        FDRE (Hold_fdre_C_D)         0.120     1.300    design_1_i/top_0/inst/virusEnQ_reg[101]_rep
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.624%)  route 0.272ns (59.376%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X48Y99         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/top_0/inst/virusMaskQ_reg[120]/Q
                         net (fo=5, routed)           0.272     1.304    design_1_i/top_0/inst/virusMaskQ[120]
    SLICE_X50Y105        LUT4 (Prop_lut4_I1_O)        0.045     1.349 r  design_1_i/top_0/inst/virusEnQ[120]_i_1/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/top_0/inst/virusEnQ[120]_i_1_n_0
    SLICE_X50Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.908     0.910    design_1_i/top_0/inst/clk2
    SLICE_X50Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[120]/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.266     1.176    
    SLICE_X50Y105        FDRE (Hold_fdre_C_D)         0.121     1.297    design_1_i/top_0/inst/virusEnQ_reg[120]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.771%)  route 0.173ns (45.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.576     0.912    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X54Y95         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  design_1_i/top_0/inst/virusMaskQ_reg[65]/Q
                         net (fo=5, routed)           0.173     1.248    design_1_i/top_0/inst/virusMaskQ[65]
    SLICE_X54Y97         LUT4 (Prop_lut4_I1_O)        0.045     1.293 r  design_1_i/top_0/inst/virusEnQ[65]_i_1/O
                         net (fo=1, routed)           0.000     1.293    design_1_i/top_0/inst/virusEnQ[65]_i_1_n_0
    SLICE_X54Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.848     0.850    design_1_i/top_0/inst/clk2
    SLICE_X54Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[65]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.266     1.116    
    SLICE_X54Y97         FDRE (Hold_fdre_C_D)         0.121     1.237    design_1_i/top_0/inst/virusEnQ_reg[65]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[57]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.924%)  route 0.165ns (47.076%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.577     0.913    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X55Y98         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/top_0/inst/virusMaskQ_reg[57]/Q
                         net (fo=5, routed)           0.165     1.219    design_1_i/top_0/inst/virusMaskQ[57]
    SLICE_X55Y96         LUT4 (Prop_lut4_I1_O)        0.045     1.264 r  design_1_i/top_0/inst/virusEnQ[57]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.264    design_1_i/top_0/inst/virusEnQ[57]_rep_i_1_n_0
    SLICE_X55Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[57]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.847     0.849    design_1_i/top_0/inst/clk2
    SLICE_X55Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[57]_rep/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.266     1.115    
    SLICE_X55Y96         FDRE (Hold_fdre_C_D)         0.091     1.206    design_1_i/top_0/inst/virusEnQ_reg[57]_rep
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.642%)  route 0.261ns (58.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.555     0.891    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X49Y96         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/top_0/inst/virusMaskQ_reg[101]/Q
                         net (fo=5, routed)           0.261     1.292    design_1_i/top_0/inst/virusMaskQ[101]
    SLICE_X49Y101        LUT4 (Prop_lut4_I1_O)        0.045     1.337 r  design_1_i/top_0/inst/virusEnQ[101]_i_1/O
                         net (fo=1, routed)           0.000     1.337    design_1_i/top_0/inst/virusEnQ[101]_i_1_n_0
    SLICE_X49Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X49Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[101]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.266     1.181    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.091     1.272    design_1_i/top_0/inst/virusEnQ_reg[101]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[25]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.271%)  route 0.177ns (48.729%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.551     0.887    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X53Y92         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/top_0/inst/virusMaskQ_reg[25]/Q
                         net (fo=5, routed)           0.177     1.204    design_1_i/top_0/inst/virusMaskQ[25]
    SLICE_X53Y90         LUT4 (Prop_lut4_I1_O)        0.045     1.249 r  design_1_i/top_0/inst/virusEnQ[25]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.249    design_1_i/top_0/inst/virusEnQ[25]_rep_i_1_n_0
    SLICE_X53Y90         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[25]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.821     0.823    design_1_i/top_0/inst/clk2
    SLICE_X53Y90         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[25]_rep/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.266     1.089    
    SLICE_X53Y90         FDRE (Hold_fdre_C_D)         0.092     1.181    design_1_i/top_0/inst/virusEnQ_reg[25]_rep
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.667%)  route 0.166ns (44.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.576     0.912    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X54Y93         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  design_1_i/top_0/inst/virusMaskQ_reg[33]/Q
                         net (fo=5, routed)           0.166     1.242    design_1_i/top_0/inst/virusMaskQ[33]
    SLICE_X55Y91         LUT4 (Prop_lut4_I1_O)        0.045     1.287 r  design_1_i/top_0/inst/virusEnQ[33]_i_1/O
                         net (fo=1, routed)           0.000     1.287    design_1_i/top_0/inst/virusEnQ[33]_i_1_n_0
    SLICE_X55Y91         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.846     0.848    design_1_i/top_0/inst/clk2
    SLICE_X55Y91         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[33]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.266     1.114    
    SLICE_X55Y91         FDRE (Hold_fdre_C_D)         0.092     1.206    design_1_i/top_0/inst/virusEnQ_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[5]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.739%)  route 0.221ns (54.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.554     0.890    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X48Y90         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/top_0/inst/virusMaskQ_reg[5]/Q
                         net (fo=5, routed)           0.221     1.251    design_1_i/top_0/inst/virusMaskQ[5]
    SLICE_X50Y90         LUT4 (Prop_lut4_I1_O)        0.045     1.296 r  design_1_i/top_0/inst/virusEnQ[5]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.296    design_1_i/top_0/inst/virusEnQ[5]_rep_i_1_n_0
    SLICE_X50Y90         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.821     0.823    design_1_i/top_0/inst/clk2
    SLICE_X50Y90         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]_rep/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.266     1.089    
    SLICE_X50Y90         FDRE (Hold_fdre_C_D)         0.121     1.210    design_1_i/top_0/inst/virusEnQ_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.721%)  route 0.307ns (62.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X49Y97         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/top_0/inst/virusMaskQ_reg[111]/Q
                         net (fo=5, routed)           0.307     1.340    design_1_i/top_0/inst/virusMaskQ[111]
    SLICE_X50Y103        LUT4 (Prop_lut4_I1_O)        0.045     1.385 r  design_1_i/top_0/inst/virusEnQ[111]_i_1/O
                         net (fo=1, routed)           0.000     1.385    design_1_i/top_0/inst/virusEnQ[111]_i_1_n_0
    SLICE_X50Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.908     0.910    design_1_i/top_0/inst/clk2
    SLICE_X50Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[111]/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.266     1.176    
    SLICE_X50Y103        FDRE (Hold_fdre_C_D)         0.120     1.296    design_1_i/top_0/inst/virusEnQ_reg[111]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.569%)  route 0.197ns (51.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.555     0.891    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X49Y94         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/top_0/inst/virusMaskQ_reg[40]/Q
                         net (fo=5, routed)           0.197     1.229    design_1_i/top_0/inst/virusMaskQ[40]
    SLICE_X52Y94         LUT4 (Prop_lut4_I1_O)        0.045     1.274 r  design_1_i/top_0/inst/virusEnQ[40]_i_1/O
                         net (fo=1, routed)           0.000     1.274    design_1_i/top_0/inst/virusEnQ[40]_i_1_n_0
    SLICE_X52Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2287, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.822     0.824    design_1_i/top_0/inst/clk2
    SLICE_X52Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[40]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.266     1.090    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.091     1.181    design_1_i/top_0/inst/virusEnQ_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.093    





