
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.358861                       # Number of seconds simulated
sim_ticks                                358860925188                       # Number of ticks simulated
final_tick                               691863369075                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 285167                       # Simulator instruction rate (inst/s)
host_op_rate                                   285167                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               34111788                       # Simulator tick rate (ticks/s)
host_mem_usage                                2356912                       # Number of bytes of host memory used
host_seconds                                 10520.14                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        14848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data          832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              15680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        14848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         14848                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::switch_cpus.inst          232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data           13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 245                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        41375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data         2318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 43694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        41375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            41375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        41375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data         2318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                43694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         245                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                          0                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                       245                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                        0                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                      15680                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd                15680                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr                    0                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                  16                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                  22                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                  13                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                  19                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                   5                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                  14                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                  12                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                  26                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                  34                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                  16                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10                 32                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11                  1                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12                  3                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13                  7                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14                  4                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15                 21                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10                  0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11                  0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12                  0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13                  0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14                  0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15                  0                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  334319028984                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                   245                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                    0                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                     182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           81                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    158.024691                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   101.678290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   216.818932                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64              55     67.90%     67.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128              8      9.88%     77.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192              6      7.41%     85.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256              2      2.47%     87.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384              1      1.23%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448              3      3.70%     92.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512              1      1.23%     93.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640              2      2.47%     96.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896              2      2.47%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280             1      1.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           81                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                       823468                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat                 7163468                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                    1225000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                   5115000                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                      3361.09                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  20877.55                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                29238.64                       # Average memory access latency
system.mem_ctrls.avgRdBW                         0.04                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                 0.04                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 0.00                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length over time
system.mem_ctrls.readRowHits                      164                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  1364567465.24                       # Average gap between requests
system.membus.throughput                        43694                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 245                       # Transaction distribution
system.membus.trans_dist::ReadResp                245                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    490                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port        15680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total               15680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                  15680                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy               81585                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             768354                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       298808450                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    172056393                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      8121403                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    211600260                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       151537977                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     71.615213                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        52057566                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       115680                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            608730811                       # DTB read hits
system.switch_cpus.dtb.read_misses             870043                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        609600854                       # DTB read accesses
system.switch_cpus.dtb.write_hits           313332684                       # DTB write hits
system.switch_cpus.dtb.write_misses              2142                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       313334826                       # DTB write accesses
system.switch_cpus.dtb.data_hits            922063495                       # DTB hits
system.switch_cpus.dtb.data_misses             872185                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        922935680                       # DTB accesses
system.switch_cpus.itb.fetch_hits           317641004                       # ITB hits
system.switch_cpus.itb.fetch_misses             71965                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       317712969                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  215                       # Number of system calls
system.switch_cpus.numCycles               1077660436                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    633390194                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2316096267                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           298808450                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    203595543                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             408236438                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        30602109                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       13032672                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles        24933                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       554391                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          199                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         317641004                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       6249828                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1077658704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.149193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.125255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        669422266     62.12%     62.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         20528377      1.90%     64.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         44711634      4.15%     68.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         36418531      3.38%     71.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         36984393      3.43%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         24656639      2.29%     77.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         49798060      4.62%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         34230530      3.18%     85.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        160908274     14.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1077658704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.277275                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.149189                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        640115619                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      11106368                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         403470591                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        759940                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       22206185                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     59641093                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        213922                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2293339164                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        436913                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       22206185                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        645109227                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         3675252                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      2885301                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         399084748                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       4697990                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2264265341                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         28604                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         139766                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       3815069                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1595125417                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    2976126526                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2013986623                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    962139903                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1476162864                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        118962527                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       120163                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        87011                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          10459360                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    621936125                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    321605088                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     13059915                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      5587870                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2140113705                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       173495                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2101128039                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      3553695                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    139377505                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     90239393                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          720                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1077658704                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.949716                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.865161                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    318721777     29.58%     29.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    212570071     19.73%     49.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    186078588     17.27%     66.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    121559090     11.28%     77.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    119582204     11.10%     88.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     61654869      5.72%     94.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     41368123      3.84%     98.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     12080233      1.12%     99.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      4043749      0.38%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1077658704                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            6134      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           409      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             3      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     13368088     18.62%     18.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv        583589      0.81%     19.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     19.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     19.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     19.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     19.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     19.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     19.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     19.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     19.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     19.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     19.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     19.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     19.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     19.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     19.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     19.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     19.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     19.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     19.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     19.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     19.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       33785471     47.06%     66.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      24047257     33.50%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     856755664     40.78%     40.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       585388      0.03%     40.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     40.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    154757366      7.37%     48.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     40489482      1.93%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      7238545      0.34%     50.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    104695064      4.98%     55.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      3870190      0.18%     55.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt       226225      0.01%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    615421001     29.29%     84.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    317089114     15.09%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2101128039                       # Type of FU issued
system.switch_cpus.iq.rate                   1.949713                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            71790951                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034168                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4125108769                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1620022094                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1485674229                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1230150651                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    659720758                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    583215511                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1542446559                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       630472431                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     89130091                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     41313921                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        29009                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        83332                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     25955884                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1655                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       22206185                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          253886                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         26920                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2244008933                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1459419                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     621936125                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    321605088                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        86970                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          25605                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        83332                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      5295528                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2973573                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      8269101                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2084581671                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     609624174                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     16546360                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             103721733                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            922959038                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        283288489                       # Number of branches executed
system.switch_cpus.iew.exec_stores          313334864                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.934359                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2075662686                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2068889740                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         985372360                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1369903766                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.919797                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.719300                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    144601359                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       172775                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      7907711                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1055452519                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.989093                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.644816                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    465762202     44.13%     44.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    203148989     19.25%     63.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     86207916      8.17%     71.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     52410130      4.97%     76.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     53065266      5.03%     81.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     35394075      3.35%     84.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     37373002      3.54%     88.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     23598815      2.24%     90.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     98492124      9.33%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1055452519                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2099393359                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2099393359                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              876271395                       # Number of memory references committed
system.switch_cpus.commit.loads             580622191                       # Number of loads committed
system.switch_cpus.commit.membars               86280                       # Number of memory barriers committed
system.switch_cpus.commit.branches          276693124                       # Number of branches committed
system.switch_cpus.commit.fp_insts          572041650                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1679454444                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     49233723                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      98492124                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3200937823                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4510196278                       # The number of ROB writes
system.switch_cpus.timesIdled                      38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                    1732                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.538830                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.538830                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.855872                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.855872                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2240727577                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1032160025                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         627358246                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        497283427                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1946982                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         172560                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1             33825                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1162                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.258064                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008865                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 2006435422                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2           806.736000                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot            806.736000                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            8751.172680                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                 49632.446122                       # Cycle average of tags in use
system.l2.tags.total_refs                       85836                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     49685                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.727604                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    38877.133430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   200.781996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data     7.530696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst              5161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data              5386                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.296609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.001532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.039375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.041092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.378666                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst           14                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         1001                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    1015                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              986                       # number of Writeback hits
system.l2.Writeback_hits::total                   986                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data          155                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   155                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst            14                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          1156                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1170                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst           14                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         1156                       # number of overall hits
system.l2.overall_hits::total                    1170                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          232                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data           13                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   245                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst          232                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data           13                       # number of demand (read+write) misses
system.l2.demand_misses::total                    245                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          232                       # number of overall misses
system.l2.overall_misses::switch_cpus.data           13                       # number of overall misses
system.l2.overall_misses::total                   245                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     13804530                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data       774666                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        14579196                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     13804530                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data       774666                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         14579196                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     13804530                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data       774666                       # number of overall miss cycles
system.l2.overall_miss_latency::total        14579196                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          246                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         1014                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                1260                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          986                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               986                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data          155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               155                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          246                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         1169                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1415                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          246                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         1169                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1415                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.943089                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.012821                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.194444                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.943089                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.011121                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.173145                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.943089                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.011121                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.173145                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 59502.284483                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 59589.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 59506.922449                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 59502.284483                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 59589.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 59506.922449                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 59502.284483                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 59589.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 59506.922449                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::switch_cpus.inst          232                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              245                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          232                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               245                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          232                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              245                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     12040266                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data       675882                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     12716148                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     12040266                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data       675882                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     12716148                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     12040266                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data       675882                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     12716148                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.943089                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.012821                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.194444                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.943089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.011121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.173145                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.943089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.011121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.173145                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 51897.698276                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 51990.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 51902.644898                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 51897.698276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 51990.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51902.644898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 51897.698276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 51990.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51902.644898                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                      428199                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq               1260                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              1260                       # Transaction distribution
system.tol2bus.trans_dist::Writeback              986                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              155                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             155                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          492                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         3324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3816                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        15744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       137920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total             153664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus                153664                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy            1456209                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            290694                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1170387                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2077667775                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 19357042.637708                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  19357042.637708                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements               221                       # number of replacements
system.cpu.icache.tags.tagsinuse          4029.133797                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1315593895                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4253                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          309333.151893                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   212.155590                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst  3816.978206                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.051796                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.931879                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.983675                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    317640671                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       317640671                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    317640671                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        317640671                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    317640671                       # number of overall hits
system.cpu.icache.overall_hits::total       317640671                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          331                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           331                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          331                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            331                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          331                       # number of overall misses
system.cpu.icache.overall_misses::total           331                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     18282971                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     18282971                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     18282971                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     18282971                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     18282971                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     18282971                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    317641002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    317641002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    317641002                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    317641002                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    317641002                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    317641002                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 55235.561934                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55235.561934                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 55235.561934                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55235.561934                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 55235.561934                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55235.561934                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          980                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.578947                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           85                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           85                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           85                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          246                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          246                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          246                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          246                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          246                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          246                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     14088228                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14088228                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     14088228                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14088228                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     14088228                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14088228                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 57269.219512                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57269.219512                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 57269.219512                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57269.219512                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 57269.219512                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57269.219512                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1221                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           30                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.298096                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.007324                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         2077667773                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 44235371.439348                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  44235371.439348                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     333.713930                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements              1169                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 4066                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1196231761                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5235                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          228506.544604                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   218.218973                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data  3847.781027                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.053276                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.939400                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992676                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    519509669                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       519509669                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    295562649                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      295562649                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        86301                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        86301                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        86280                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        86280                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    815072318                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        815072318                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    815072318                       # number of overall hits
system.cpu.dcache.overall_hits::total       815072318                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data         3095                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3095                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          275                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          275                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data         3370                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3370                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data         3370                       # number of overall misses
system.cpu.dcache.overall_misses::total          3370                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data     14568292                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14568292                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data      1333332                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1333332                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data     15901624                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     15901624                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data     15901624                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     15901624                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    519512764                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    519512764                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    295562924                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    295562924                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        86301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        86301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        86280                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        86280                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    815075688                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    815075688                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    815075688                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    815075688                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.000006                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.000004                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.000004                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  4707.041034                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  4707.041034                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  4848.480000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  4848.480000                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  4718.582789                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  4718.582789                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  4718.582789                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  4718.582789                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          986                       # number of writebacks
system.cpu.dcache.writebacks::total               986                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         2081                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2081                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         2201                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2201                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         2201                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2201                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         1014                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1014                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          155                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          155                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         1169                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1169                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         1169                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1169                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data      4472964                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4472964                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data       570429                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       570429                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data      5043393                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      5043393                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data      5043393                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      5043393                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  4411.207101                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  4411.207101                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  3680.187097                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  3680.187097                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  4314.279726                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  4314.279726                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  4314.279726                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  4314.279726                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
