<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ide › pdc202xx_new.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>pdc202xx_new.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Promise TX2/TX4/TX2000/133 IDE driver</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or</span>
<span class="cm"> *  modify it under the terms of the GNU General Public License</span>
<span class="cm"> *  as published by the Free Software Foundation; either version</span>
<span class="cm"> *  2 of the License, or (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  Split from:</span>
<span class="cm"> *  linux/drivers/ide/pdc202xx.c	Version 0.35	Mar. 30, 2002</span>
<span class="cm"> *  Copyright (C) 1998-2002		Andre Hedrick &lt;andre@linux-ide.org&gt;</span>
<span class="cm"> *  Copyright (C) 2005-2007		MontaVista Software, Inc.</span>
<span class="cm"> *  Portions Copyright (C) 1999 Promise Technology, Inc.</span>
<span class="cm"> *  Author: Frank Tiernan (frankt@promise.com)</span>
<span class="cm"> *  Released under terms of General Public License</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/ide.h&gt;</span>

<span class="cp">#include &lt;asm/io.h&gt;</span>

<span class="cp">#ifdef CONFIG_PPC_PMAC</span>
<span class="cp">#include &lt;asm/prom.h&gt;</span>
<span class="cp">#include &lt;asm/pci-bridge.h&gt;</span>
<span class="cp">#endif</span>

<span class="cp">#define DRV_NAME &quot;pdc202xx_new&quot;</span>

<span class="cp">#undef DEBUG</span>

<span class="cp">#ifdef DEBUG</span>
<span class="cp">#define DBG(fmt, args...) printk(&quot;%s: &quot; fmt, __func__, ## args)</span>
<span class="cp">#else</span>
<span class="cp">#define DBG(fmt, args...)</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">max_dma_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">mode</span><span class="p">;</span>

	<span class="k">switch</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">PCI_DEVICE_ID_PROMISE_20277</span>:
		<span class="k">case</span> <span class="n">PCI_DEVICE_ID_PROMISE_20276</span>:
		<span class="k">case</span> <span class="n">PCI_DEVICE_ID_PROMISE_20275</span>:
		<span class="k">case</span> <span class="n">PCI_DEVICE_ID_PROMISE_20271</span>:
		<span class="k">case</span> <span class="n">PCI_DEVICE_ID_PROMISE_20269</span>:
			<span class="n">mode</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">PCI_DEVICE_ID_PROMISE_20270</span>:
		<span class="k">case</span> <span class="n">PCI_DEVICE_ID_PROMISE_20268</span>:
			<span class="n">mode</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">mode</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * get_indexed_reg - Get indexed register</span>
<span class="cm"> * @hwif: for the port address</span>
<span class="cm"> * @index: index of the indexed register</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u8</span> <span class="nf">get_indexed_reg</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">,</span> <span class="n">u8</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">value</span><span class="p">;</span>

	<span class="n">outb</span><span class="p">(</span><span class="n">index</span><span class="p">,</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">=</span> <span class="n">inb</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="mi">3</span><span class="p">);</span>

	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;index[%02X] value[%02X]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">value</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * set_indexed_reg - Set indexed register</span>
<span class="cm"> * @hwif: for the port address</span>
<span class="cm"> * @index: index of the indexed register</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_indexed_reg</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">,</span> <span class="n">u8</span> <span class="n">index</span><span class="p">,</span> <span class="n">u8</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">index</span><span class="p">,</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;index[%02X] value[%02X]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * ATA Timing Tables based on 133 MHz PLL output clock.</span>
<span class="cm"> *</span>
<span class="cm"> * If the PLL outputs 100 MHz clock, the ASIC hardware will set</span>
<span class="cm"> * the timing registers automatically when &quot;set features&quot; command is</span>
<span class="cm"> * issued to the device. However, if the PLL output clock is 133 MHz,</span>
<span class="cm"> * the following tables must be used.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">pio_timing</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">reg0c</span><span class="p">,</span> <span class="n">reg0d</span><span class="p">,</span> <span class="n">reg13</span><span class="p">;</span>
<span class="p">}</span> <span class="n">pio_timings</span> <span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xfb</span><span class="p">,</span> <span class="mh">0x2b</span><span class="p">,</span> <span class="mh">0xac</span> <span class="p">},</span>	<span class="cm">/* PIO mode 0, IORDY off, Prefetch off */</span>
	<span class="p">{</span> <span class="mh">0x46</span><span class="p">,</span> <span class="mh">0x29</span><span class="p">,</span> <span class="mh">0xa4</span> <span class="p">},</span>	<span class="cm">/* PIO mode 1, IORDY off, Prefetch off */</span>
	<span class="p">{</span> <span class="mh">0x23</span><span class="p">,</span> <span class="mh">0x26</span><span class="p">,</span> <span class="mh">0x64</span> <span class="p">},</span>	<span class="cm">/* PIO mode 2, IORDY off, Prefetch off */</span>
	<span class="p">{</span> <span class="mh">0x27</span><span class="p">,</span> <span class="mh">0x0d</span><span class="p">,</span> <span class="mh">0x35</span> <span class="p">},</span>	<span class="cm">/* PIO mode 3, IORDY on,  Prefetch off */</span>
	<span class="p">{</span> <span class="mh">0x23</span><span class="p">,</span> <span class="mh">0x09</span><span class="p">,</span> <span class="mh">0x25</span> <span class="p">},</span>	<span class="cm">/* PIO mode 4, IORDY on,  Prefetch off */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">mwdma_timing</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">reg0e</span><span class="p">,</span> <span class="n">reg0f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">mwdma_timings</span> <span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xdf</span><span class="p">,</span> <span class="mh">0x5f</span> <span class="p">},</span> 	<span class="cm">/* MWDMA mode 0 */</span>
	<span class="p">{</span> <span class="mh">0x6b</span><span class="p">,</span> <span class="mh">0x27</span> <span class="p">},</span> 	<span class="cm">/* MWDMA mode 1 */</span>
	<span class="p">{</span> <span class="mh">0x69</span><span class="p">,</span> <span class="mh">0x25</span> <span class="p">},</span> 	<span class="cm">/* MWDMA mode 2 */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">udma_timing</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">reg10</span><span class="p">,</span> <span class="n">reg11</span><span class="p">,</span> <span class="n">reg12</span><span class="p">;</span>
<span class="p">}</span> <span class="n">udma_timings</span> <span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0x4a</span><span class="p">,</span> <span class="mh">0x0f</span><span class="p">,</span> <span class="mh">0xd5</span> <span class="p">},</span>	<span class="cm">/* UDMA mode 0 */</span>
	<span class="p">{</span> <span class="mh">0x3a</span><span class="p">,</span> <span class="mh">0x0a</span><span class="p">,</span> <span class="mh">0xd0</span> <span class="p">},</span>	<span class="cm">/* UDMA mode 1 */</span>
	<span class="p">{</span> <span class="mh">0x2a</span><span class="p">,</span> <span class="mh">0x07</span><span class="p">,</span> <span class="mh">0xcd</span> <span class="p">},</span>	<span class="cm">/* UDMA mode 2 */</span>
	<span class="p">{</span> <span class="mh">0x1a</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span> <span class="mh">0xcd</span> <span class="p">},</span>	<span class="cm">/* UDMA mode 3 */</span>
	<span class="p">{</span> <span class="mh">0x1a</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xcd</span> <span class="p">},</span>	<span class="cm">/* UDMA mode 4 */</span>
	<span class="p">{</span> <span class="mh">0x1a</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xcb</span> <span class="p">},</span>	<span class="cm">/* UDMA mode 5 */</span>
	<span class="p">{</span> <span class="mh">0x1a</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0xcb</span> <span class="p">},</span>	<span class="cm">/* UDMA mode 6 */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pdcnew_set_dma_mode</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">,</span> <span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span>	<span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">adj</span>			<span class="o">=</span> <span class="p">(</span><span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">?</span> <span class="mh">0x08</span> <span class="o">:</span> <span class="mh">0x00</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u8</span> <span class="n">speed</span>		<span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dma_mode</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * IDE core issues SETFEATURES_XFER to the drive first (thanks to</span>
<span class="cm">	 * IDE_HFLAG_POST_SET_MODE in -&gt;host_flags).  PDC202xx hardware will</span>
<span class="cm">	 * automatically set the timing registers based on 100 MHz PLL output.</span>
<span class="cm">	 *</span>
<span class="cm">	 * As we set up the PLL to output 133 MHz for UltraDMA/133 capable</span>
<span class="cm">	 * chips, we must override the default register settings...</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">max_dma_rate</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">==</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="n">mode</span> <span class="o">=</span> <span class="n">speed</span> <span class="o">&amp;</span> <span class="mh">0x07</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">speed</span> <span class="o">&gt;=</span> <span class="n">XFER_UDMA_0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">set_indexed_reg</span><span class="p">(</span><span class="n">hwif</span><span class="p">,</span> <span class="mh">0x10</span> <span class="o">+</span> <span class="n">adj</span><span class="p">,</span>
					<span class="n">udma_timings</span><span class="p">[</span><span class="n">mode</span><span class="p">].</span><span class="n">reg10</span><span class="p">);</span>
			<span class="n">set_indexed_reg</span><span class="p">(</span><span class="n">hwif</span><span class="p">,</span> <span class="mh">0x11</span> <span class="o">+</span> <span class="n">adj</span><span class="p">,</span>
					<span class="n">udma_timings</span><span class="p">[</span><span class="n">mode</span><span class="p">].</span><span class="n">reg11</span><span class="p">);</span>
			<span class="n">set_indexed_reg</span><span class="p">(</span><span class="n">hwif</span><span class="p">,</span> <span class="mh">0x12</span> <span class="o">+</span> <span class="n">adj</span><span class="p">,</span>
					<span class="n">udma_timings</span><span class="p">[</span><span class="n">mode</span><span class="p">].</span><span class="n">reg12</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">set_indexed_reg</span><span class="p">(</span><span class="n">hwif</span><span class="p">,</span> <span class="mh">0x0e</span> <span class="o">+</span> <span class="n">adj</span><span class="p">,</span>
					<span class="n">mwdma_timings</span><span class="p">[</span><span class="n">mode</span><span class="p">].</span><span class="n">reg0e</span><span class="p">);</span>
			<span class="n">set_indexed_reg</span><span class="p">(</span><span class="n">hwif</span><span class="p">,</span> <span class="mh">0x0f</span> <span class="o">+</span> <span class="n">adj</span><span class="p">,</span>
					<span class="n">mwdma_timings</span><span class="p">[</span><span class="n">mode</span><span class="p">].</span><span class="n">reg0f</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">speed</span> <span class="o">==</span> <span class="n">XFER_UDMA_2</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Set tHOLD bit to 0 if using UDMA mode 2 */</span>
		<span class="n">u8</span> <span class="n">tmp</span> <span class="o">=</span> <span class="n">get_indexed_reg</span><span class="p">(</span><span class="n">hwif</span><span class="p">,</span> <span class="mh">0x10</span> <span class="o">+</span> <span class="n">adj</span><span class="p">);</span>

		<span class="n">set_indexed_reg</span><span class="p">(</span><span class="n">hwif</span><span class="p">,</span> <span class="mh">0x10</span> <span class="o">+</span> <span class="n">adj</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0x7f</span><span class="p">);</span>
 	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pdcnew_set_pio_mode</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">,</span> <span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">adj</span> <span class="o">=</span> <span class="p">(</span><span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">?</span> <span class="mh">0x08</span> <span class="o">:</span> <span class="mh">0x00</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u8</span> <span class="n">pio</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">pio_mode</span> <span class="o">-</span> <span class="n">XFER_PIO_0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">max_dma_rate</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">==</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">set_indexed_reg</span><span class="p">(</span><span class="n">hwif</span><span class="p">,</span> <span class="mh">0x0c</span> <span class="o">+</span> <span class="n">adj</span><span class="p">,</span> <span class="n">pio_timings</span><span class="p">[</span><span class="n">pio</span><span class="p">].</span><span class="n">reg0c</span><span class="p">);</span>
		<span class="n">set_indexed_reg</span><span class="p">(</span><span class="n">hwif</span><span class="p">,</span> <span class="mh">0x0d</span> <span class="o">+</span> <span class="n">adj</span><span class="p">,</span> <span class="n">pio_timings</span><span class="p">[</span><span class="n">pio</span><span class="p">].</span><span class="n">reg0d</span><span class="p">);</span>
		<span class="n">set_indexed_reg</span><span class="p">(</span><span class="n">hwif</span><span class="p">,</span> <span class="mh">0x13</span> <span class="o">+</span> <span class="n">adj</span><span class="p">,</span> <span class="n">pio_timings</span><span class="p">[</span><span class="n">pio</span><span class="p">].</span><span class="n">reg13</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">pdcnew_cable_detect</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">get_indexed_reg</span><span class="p">(</span><span class="n">hwif</span><span class="p">,</span> <span class="mh">0x0b</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x04</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ATA_CBL_PATA40</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">ATA_CBL_PATA80</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pdcnew_reset</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Deleted this because it is redundant from the caller.</span>
<span class="cm">	 */</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;pdc202xx_new: %s channel reset.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span> <span class="o">?</span> <span class="s">&quot;Secondary&quot;</span> <span class="o">:</span> <span class="s">&quot;Primary&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * read_counter - Read the byte count registers</span>
<span class="cm"> * @dma_base: for the port address</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">long</span> <span class="nf">read_counter</span><span class="p">(</span><span class="n">u32</span> <span class="n">dma_base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span>  <span class="n">pri_dma_base</span> <span class="o">=</span> <span class="n">dma_base</span><span class="p">,</span> <span class="n">sec_dma_base</span> <span class="o">=</span> <span class="n">dma_base</span> <span class="o">+</span> <span class="mh">0x08</span><span class="p">;</span>
	<span class="n">u8</span>   <span class="n">cnt0</span><span class="p">,</span> <span class="n">cnt1</span><span class="p">,</span> <span class="n">cnt2</span><span class="p">,</span> <span class="n">cnt3</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">last</span><span class="p">;</span>
	<span class="kt">int</span>  <span class="n">retry</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="n">last</span> <span class="o">=</span> <span class="n">count</span><span class="p">;</span>

		<span class="cm">/* Read the current count */</span>
		<span class="n">outb</span><span class="p">(</span><span class="mh">0x20</span><span class="p">,</span> <span class="n">pri_dma_base</span> <span class="o">+</span> <span class="mh">0x01</span><span class="p">);</span>
		<span class="n">cnt0</span> <span class="o">=</span> <span class="n">inb</span><span class="p">(</span><span class="n">pri_dma_base</span> <span class="o">+</span> <span class="mh">0x03</span><span class="p">);</span>
		<span class="n">outb</span><span class="p">(</span><span class="mh">0x21</span><span class="p">,</span> <span class="n">pri_dma_base</span> <span class="o">+</span> <span class="mh">0x01</span><span class="p">);</span>
		<span class="n">cnt1</span> <span class="o">=</span> <span class="n">inb</span><span class="p">(</span><span class="n">pri_dma_base</span> <span class="o">+</span> <span class="mh">0x03</span><span class="p">);</span>
		<span class="n">outb</span><span class="p">(</span><span class="mh">0x20</span><span class="p">,</span> <span class="n">sec_dma_base</span> <span class="o">+</span> <span class="mh">0x01</span><span class="p">);</span>
		<span class="n">cnt2</span> <span class="o">=</span> <span class="n">inb</span><span class="p">(</span><span class="n">sec_dma_base</span> <span class="o">+</span> <span class="mh">0x03</span><span class="p">);</span>
		<span class="n">outb</span><span class="p">(</span><span class="mh">0x21</span><span class="p">,</span> <span class="n">sec_dma_base</span> <span class="o">+</span> <span class="mh">0x01</span><span class="p">);</span>
		<span class="n">cnt3</span> <span class="o">=</span> <span class="n">inb</span><span class="p">(</span><span class="n">sec_dma_base</span> <span class="o">+</span> <span class="mh">0x03</span><span class="p">);</span>

		<span class="n">count</span> <span class="o">=</span> <span class="p">(</span><span class="n">cnt3</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">cnt2</span> <span class="o">&lt;&lt;</span> <span class="mi">15</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">cnt1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">cnt0</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * The 30-bit decrementing counter is read in 4 pieces.</span>
<span class="cm">		 * Incorrect value may be read when the most significant bytes</span>
<span class="cm">		 * are changing...</span>
<span class="cm">		 */</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">retry</span><span class="o">--</span> <span class="o">&amp;&amp;</span> <span class="p">(((</span><span class="n">last</span> <span class="o">^</span> <span class="n">count</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3fff8000</span><span class="p">)</span> <span class="o">||</span> <span class="n">last</span> <span class="o">&lt;</span> <span class="n">count</span><span class="p">));</span>

	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;cnt0[%02X] cnt1[%02X] cnt2[%02X] cnt3[%02X]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">cnt0</span><span class="p">,</span> <span class="n">cnt1</span><span class="p">,</span> <span class="n">cnt2</span><span class="p">,</span> <span class="n">cnt3</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * detect_pll_input_clock - Detect the PLL input clock in Hz.</span>
<span class="cm"> * @dma_base: for the port address</span>
<span class="cm"> * E.g. 16949000 on 33 MHz PCI bus, i.e. half of the PCI clock.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">long</span> <span class="nf">detect_pll_input_clock</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dma_base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">timeval</span> <span class="n">start_time</span><span class="p">,</span> <span class="n">end_time</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">start_count</span><span class="p">,</span> <span class="n">end_count</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">pll_input</span><span class="p">,</span> <span class="n">usec_elapsed</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">scr1</span><span class="p">;</span>

	<span class="n">start_count</span> <span class="o">=</span> <span class="n">read_counter</span><span class="p">(</span><span class="n">dma_base</span><span class="p">);</span>
	<span class="n">do_gettimeofday</span><span class="p">(</span><span class="o">&amp;</span><span class="n">start_time</span><span class="p">);</span>

	<span class="cm">/* Start the test mode */</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0x01</span><span class="p">,</span> <span class="n">dma_base</span> <span class="o">+</span> <span class="mh">0x01</span><span class="p">);</span>
	<span class="n">scr1</span> <span class="o">=</span> <span class="n">inb</span><span class="p">(</span><span class="n">dma_base</span> <span class="o">+</span> <span class="mh">0x03</span><span class="p">);</span>
	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;scr1[%02X]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">scr1</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">scr1</span> <span class="o">|</span> <span class="mh">0x40</span><span class="p">,</span> <span class="n">dma_base</span> <span class="o">+</span> <span class="mh">0x03</span><span class="p">);</span>

	<span class="cm">/* Let the counter run for 10 ms. */</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>

	<span class="n">end_count</span> <span class="o">=</span> <span class="n">read_counter</span><span class="p">(</span><span class="n">dma_base</span><span class="p">);</span>
	<span class="n">do_gettimeofday</span><span class="p">(</span><span class="o">&amp;</span><span class="n">end_time</span><span class="p">);</span>

	<span class="cm">/* Stop the test mode */</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0x01</span><span class="p">,</span> <span class="n">dma_base</span> <span class="o">+</span> <span class="mh">0x01</span><span class="p">);</span>
	<span class="n">scr1</span> <span class="o">=</span> <span class="n">inb</span><span class="p">(</span><span class="n">dma_base</span> <span class="o">+</span> <span class="mh">0x03</span><span class="p">);</span>
	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;scr1[%02X]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">scr1</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">scr1</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x40</span><span class="p">,</span> <span class="n">dma_base</span> <span class="o">+</span> <span class="mh">0x03</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Calculate the input clock in Hz</span>
<span class="cm">	 * (the clock counter is 30 bit wide and counts down)</span>
<span class="cm">	 */</span>
	<span class="n">usec_elapsed</span> <span class="o">=</span> <span class="p">(</span><span class="n">end_time</span><span class="p">.</span><span class="n">tv_sec</span> <span class="o">-</span> <span class="n">start_time</span><span class="p">.</span><span class="n">tv_sec</span><span class="p">)</span> <span class="o">*</span> <span class="mi">1000000</span> <span class="o">+</span>
		<span class="p">(</span><span class="n">end_time</span><span class="p">.</span><span class="n">tv_usec</span> <span class="o">-</span> <span class="n">start_time</span><span class="p">.</span><span class="n">tv_usec</span><span class="p">);</span>
	<span class="n">pll_input</span> <span class="o">=</span> <span class="p">((</span><span class="n">start_count</span> <span class="o">-</span> <span class="n">end_count</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3fffffff</span><span class="p">)</span> <span class="o">/</span> <span class="mi">10</span> <span class="o">*</span>
		<span class="p">(</span><span class="mi">10000000</span> <span class="o">/</span> <span class="n">usec_elapsed</span><span class="p">);</span>

	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;start[%ld] end[%ld]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">start_count</span><span class="p">,</span> <span class="n">end_count</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">pll_input</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PPC_PMAC</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">apple_kiwi_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span> <span class="o">=</span> <span class="n">pci_device_to_OF_node</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">conf</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">np</span> <span class="o">==</span> <span class="nb">NULL</span> <span class="o">||</span> <span class="o">!</span><span class="n">of_device_is_compatible</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;kiwi-root&quot;</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">revision</span> <span class="o">&gt;=</span> <span class="mh">0x03</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Setup chip magic config stuff (from darwin) */</span>
		<span class="n">pci_read_config_byte</span> <span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">conf</span><span class="p">);</span>
		<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span> <span class="p">(</span><span class="n">conf</span> <span class="o">|</span> <span class="mh">0x01</span><span class="p">));</span>
	<span class="p">}</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_PPC_PMAC */</span><span class="cp"></span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">init_chipset_pdcnew</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span> <span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dma_base</span> <span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sec_dma_base</span> <span class="o">=</span> <span class="n">dma_base</span> <span class="o">+</span> <span class="mh">0x08</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">pll_input</span><span class="p">,</span> <span class="n">pll_output</span><span class="p">,</span> <span class="n">ratio</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">f</span><span class="p">,</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">pll_ctl0</span><span class="p">,</span> <span class="n">pll_ctl1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dma_base</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_PPC_PMAC</span>
	<span class="n">apple_kiwi_init</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="cm">/* Calculate the required PLL output frequency */</span>
	<span class="k">switch</span><span class="p">(</span><span class="n">max_dma_rate</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">4</span>: <span class="cm">/* it&#39;s 133 MHz for Ultra133 chips */</span>
			<span class="n">pll_output</span> <span class="o">=</span> <span class="mi">133333333</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">3</span>: <span class="cm">/* and  100 MHz for Ultra100 chips */</span>
		<span class="nl">default:</span>
			<span class="n">pll_output</span> <span class="o">=</span> <span class="mi">100000000</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Detect PLL input clock.</span>
<span class="cm">	 * On some systems, where PCI bus is running at non-standard clock rate</span>
<span class="cm">	 * (e.g. 25 or 40 MHz), we have to adjust the cycle time.</span>
<span class="cm">	 * PDC20268 and newer chips employ PLL circuit to help correct timing</span>
<span class="cm">	 * registers setting.</span>
<span class="cm">	 */</span>
	<span class="n">pll_input</span> <span class="o">=</span> <span class="n">detect_pll_input_clock</span><span class="p">(</span><span class="n">dma_base</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;%s %s: PLL input clock is %ld kHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">name</span><span class="p">,</span> <span class="n">pci_name</span><span class="p">(</span><span class="n">dev</span><span class="p">),</span> <span class="n">pll_input</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">);</span>

	<span class="cm">/* Sanity check */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">pll_input</span> <span class="o">&lt;</span> <span class="mi">5000000L</span> <span class="o">||</span> <span class="n">pll_input</span> <span class="o">&gt;</span> <span class="mi">70000000L</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s %s: Bad PLL input clock %ld Hz, giving up!&quot;</span>
			<span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">pci_name</span><span class="p">(</span><span class="n">dev</span><span class="p">),</span> <span class="n">pll_input</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

<span class="cp">#ifdef DEBUG</span>
	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;pll_output is %ld Hz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pll_output</span><span class="p">);</span>

	<span class="cm">/* Show the current clock value of PLL control register</span>
<span class="cm">	 * (maybe already configured by the BIOS)</span>
<span class="cm">	 */</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0x02</span><span class="p">,</span> <span class="n">sec_dma_base</span> <span class="o">+</span> <span class="mh">0x01</span><span class="p">);</span>
	<span class="n">pll_ctl0</span> <span class="o">=</span> <span class="n">inb</span><span class="p">(</span><span class="n">sec_dma_base</span> <span class="o">+</span> <span class="mh">0x03</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0x03</span><span class="p">,</span> <span class="n">sec_dma_base</span> <span class="o">+</span> <span class="mh">0x01</span><span class="p">);</span>
	<span class="n">pll_ctl1</span> <span class="o">=</span> <span class="n">inb</span><span class="p">(</span><span class="n">sec_dma_base</span> <span class="o">+</span> <span class="mh">0x03</span><span class="p">);</span>

	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;pll_ctl[%02X][%02X]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pll_ctl0</span><span class="p">,</span> <span class="n">pll_ctl1</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="cm">/*</span>
<span class="cm">	 * Calculate the ratio of F, R and NO</span>
<span class="cm">	 * POUT = (F + 2) / (( R + 2) * NO)</span>
<span class="cm">	 */</span>
	<span class="n">ratio</span> <span class="o">=</span> <span class="n">pll_output</span> <span class="o">/</span> <span class="p">(</span><span class="n">pll_input</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ratio</span> <span class="o">&lt;</span> <span class="mi">8600L</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* 8.6x */</span>
		<span class="cm">/* Using NO = 0x01, R = 0x0d */</span>
		<span class="n">r</span> <span class="o">=</span> <span class="mh">0x0d</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ratio</span> <span class="o">&lt;</span> <span class="mi">12900L</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* 12.9x */</span>
		<span class="cm">/* Using NO = 0x01, R = 0x08 */</span>
		<span class="n">r</span> <span class="o">=</span> <span class="mh">0x08</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ratio</span> <span class="o">&lt;</span> <span class="mi">16100L</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* 16.1x */</span>
		<span class="cm">/* Using NO = 0x01, R = 0x06 */</span>
		<span class="n">r</span> <span class="o">=</span> <span class="mh">0x06</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ratio</span> <span class="o">&lt;</span> <span class="mi">64000L</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* 64x */</span>
		<span class="n">r</span> <span class="o">=</span> <span class="mh">0x00</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Invalid ratio */</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s %s: Bad ratio %ld, giving up!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">name</span><span class="p">,</span> <span class="n">pci_name</span><span class="p">(</span><span class="n">dev</span><span class="p">),</span> <span class="n">ratio</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">f</span> <span class="o">=</span> <span class="p">(</span><span class="n">ratio</span> <span class="o">*</span> <span class="p">(</span><span class="n">r</span> <span class="o">+</span> <span class="mi">2</span><span class="p">))</span> <span class="o">/</span> <span class="mi">1000</span> <span class="o">-</span> <span class="mi">2</span><span class="p">;</span>

	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;F[%d] R[%d] ratio*1000[%ld]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">f</span><span class="p">,</span> <span class="n">r</span><span class="p">,</span> <span class="n">ratio</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">f</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">f</span> <span class="o">&gt;</span> <span class="mi">127</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Invalid F */</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s %s: F[%d] invalid!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">name</span><span class="p">,</span> <span class="n">pci_name</span><span class="p">(</span><span class="n">dev</span><span class="p">),</span> <span class="n">f</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pll_ctl0</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="n">f</span><span class="p">;</span>
	<span class="n">pll_ctl1</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;Writing pll_ctl[%02X][%02X]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pll_ctl0</span><span class="p">,</span> <span class="n">pll_ctl1</span><span class="p">);</span>

	<span class="n">outb</span><span class="p">(</span><span class="mh">0x02</span><span class="p">,</span>     <span class="n">sec_dma_base</span> <span class="o">+</span> <span class="mh">0x01</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">pll_ctl0</span><span class="p">,</span> <span class="n">sec_dma_base</span> <span class="o">+</span> <span class="mh">0x03</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0x03</span><span class="p">,</span>     <span class="n">sec_dma_base</span> <span class="o">+</span> <span class="mh">0x01</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">pll_ctl1</span><span class="p">,</span> <span class="n">sec_dma_base</span> <span class="o">+</span> <span class="mh">0x03</span><span class="p">);</span>

	<span class="cm">/* Wait the PLL circuit to be stable */</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">30</span><span class="p">);</span>

<span class="cp">#ifdef DEBUG</span>
	<span class="cm">/*</span>
<span class="cm">	 *  Show the current clock value of PLL control register</span>
<span class="cm">	 */</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0x02</span><span class="p">,</span> <span class="n">sec_dma_base</span> <span class="o">+</span> <span class="mh">0x01</span><span class="p">);</span>
	<span class="n">pll_ctl0</span> <span class="o">=</span> <span class="n">inb</span><span class="p">(</span><span class="n">sec_dma_base</span> <span class="o">+</span> <span class="mh">0x03</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0x03</span><span class="p">,</span> <span class="n">sec_dma_base</span> <span class="o">+</span> <span class="mh">0x01</span><span class="p">);</span>
	<span class="n">pll_ctl1</span> <span class="o">=</span> <span class="n">inb</span><span class="p">(</span><span class="n">sec_dma_base</span> <span class="o">+</span> <span class="mh">0x03</span><span class="p">);</span>

	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;pll_ctl[%02X][%02X]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pll_ctl0</span><span class="p">,</span> <span class="n">pll_ctl1</span><span class="p">);</span>
<span class="cp">#endif</span>

 <span class="nl">out:</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span> <span class="n">__devinit</span> <span class="nf">pdc20270_get_dev2</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev2</span><span class="p">;</span>

	<span class="n">dev2</span> <span class="o">=</span> <span class="n">pci_get_slot</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">,</span> <span class="n">PCI_DEVFN</span><span class="p">(</span><span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span>
						<span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">)));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev2</span> <span class="o">&amp;&amp;</span>
	    <span class="n">dev2</span><span class="o">-&gt;</span><span class="n">vendor</span> <span class="o">==</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">vendor</span> <span class="o">&amp;&amp;</span>
	    <span class="n">dev2</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">)</span> <span class="p">{</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">dev2</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">!=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev2</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="n">DRV_NAME</span> <span class="s">&quot; %s: PCI config space &quot;</span>
				<span class="s">&quot;interrupt fixed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pci_name</span><span class="p">(</span><span class="n">dev</span><span class="p">));</span>
		<span class="p">}</span>

		<span class="k">return</span> <span class="n">dev2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ide_port_ops</span> <span class="n">pdcnew_port_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">set_pio_mode</span>		<span class="o">=</span> <span class="n">pdcnew_set_pio_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_dma_mode</span>		<span class="o">=</span> <span class="n">pdcnew_set_dma_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resetproc</span>		<span class="o">=</span> <span class="n">pdcnew_reset</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cable_detect</span>		<span class="o">=</span> <span class="n">pdcnew_cable_detect</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define DECLARE_PDCNEW_DEV(udma) \</span>
<span class="cp">	{ \</span>
<span class="cp">		.name		= DRV_NAME, \</span>
<span class="cp">		.init_chipset	= init_chipset_pdcnew, \</span>
<span class="cp">		.port_ops	= &amp;pdcnew_port_ops, \</span>
<span class="cp">		.host_flags	= IDE_HFLAG_POST_SET_MODE | \</span>
<span class="cp">				  IDE_HFLAG_ERROR_STOPS_FIFO | \</span>
<span class="cp">				  IDE_HFLAG_OFF_BOARD, \</span>
<span class="cp">		.pio_mask	= ATA_PIO4, \</span>
<span class="cp">		.mwdma_mask	= ATA_MWDMA2, \</span>
<span class="cp">		.udma_mask	= udma, \</span>
<span class="cp">	}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ide_port_info</span> <span class="n">pdcnew_chipsets</span><span class="p">[]</span> <span class="n">__devinitdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* 0: PDC202{68,70} */</span>		<span class="n">DECLARE_PDCNEW_DEV</span><span class="p">(</span><span class="n">ATA_UDMA5</span><span class="p">),</span>
	<span class="cm">/* 1: PDC202{69,71,75,76,77} */</span>	<span class="n">DECLARE_PDCNEW_DEV</span><span class="p">(</span><span class="n">ATA_UDMA6</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> *	pdc202new_init_one	-	called when a pdc202xx is found</span>
<span class="cm"> *	@dev: the pdc202new device</span>
<span class="cm"> *	@id: the matching pci id</span>
<span class="cm"> *</span>
<span class="cm"> *	Called when the PCI registration layer (or the IDE initialization)</span>
<span class="cm"> *	finds a device matching our IDE device tables.</span>
<span class="cm"> */</span>
 
<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">pdc202new_init_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">ide_port_info</span> <span class="o">*</span><span class="n">d</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdcnew_chipsets</span><span class="p">[</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">driver_data</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">bridge</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">self</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_PROMISE_20270</span> <span class="o">&amp;&amp;</span> <span class="n">bridge</span> <span class="o">&amp;&amp;</span>
	    <span class="n">bridge</span><span class="o">-&gt;</span><span class="n">vendor</span> <span class="o">==</span> <span class="n">PCI_VENDOR_ID_DEC</span> <span class="o">&amp;&amp;</span>
	    <span class="n">bridge</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_DEC_21150</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev2</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">2</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

		<span class="n">dev2</span> <span class="o">=</span> <span class="n">pdc20270_get_dev2</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">dev2</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="n">ide_pci_init_two</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dev2</span><span class="p">,</span> <span class="n">d</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
				<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">dev2</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_PROMISE_20276</span> <span class="o">&amp;&amp;</span> <span class="n">bridge</span> <span class="o">&amp;&amp;</span>
	    <span class="n">bridge</span><span class="o">-&gt;</span><span class="n">vendor</span> <span class="o">==</span> <span class="n">PCI_VENDOR_ID_INTEL</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">bridge</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_INTEL_I960</span> <span class="o">||</span>
	     <span class="n">bridge</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_INTEL_I960RM</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="n">DRV_NAME</span> <span class="s">&quot; %s: attached to I2O RAID controller,&quot;</span>
			<span class="s">&quot; skipping</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pci_name</span><span class="p">(</span><span class="n">dev</span><span class="p">));</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ide_pci_init_one</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">d</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devexit</span> <span class="nf">pdc202new_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ide_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev2</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">?</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="o">:</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">ide_pci_remove</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">dev2</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">pdc202new_pci_tbl</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">PROMISE</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_PROMISE_20268</span><span class="p">),</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">PROMISE</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_PROMISE_20269</span><span class="p">),</span> <span class="mi">1</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">PROMISE</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_PROMISE_20270</span><span class="p">),</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">PROMISE</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_PROMISE_20271</span><span class="p">),</span> <span class="mi">1</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">PROMISE</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_PROMISE_20275</span><span class="p">),</span> <span class="mi">1</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">PROMISE</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_PROMISE_20276</span><span class="p">),</span> <span class="mi">1</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">PROMISE</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_PROMISE_20277</span><span class="p">),</span> <span class="mi">1</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">pdc202new_pci_tbl</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">pdc202new_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;Promise_IDE&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>	<span class="o">=</span> <span class="n">pdc202new_pci_tbl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">pdc202new_init_one</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">pdc202new_remove</span><span class="p">),</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">ide_pci_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">ide_pci_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">pdc202new_ide_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ide_pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdc202new_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">pdc202new_ide_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdc202new_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">pdc202new_ide_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">pdc202new_ide_exit</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Andre Hedrick, Frank Tiernan&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;PCI driver module for Promise PDC20268 and higher&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
