<pre>name: simple_constpower
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple/constpower.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

%Warning-WIDTH: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple/constpower.v:10: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's POWSS generates 32 bits.
%Warning-WIDTH: Use "/* verilator lint_off WIDTH */" and lint_on around source to disable this message.
%Warning-WIDTH: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple/constpower.v:11: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's POW generates 32 bits.
</pre>