                   SYNTHESIS REPORT
====================Information====================
commit date: Mon_Oct_18_19:31:02_2021_+0800
top_name: ysyx_210413
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
204661.1  204661.1  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
19017  19017  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210413
Date   : Sat Oct 23 03:39:50 2021
****************************************
    
Number of ports:                         8160
Number of nets:                         25538
Number of cells:                        19262
Number of combinational cells:          15586
Number of sequential cells:              3431
Number of macros/black boxes:               0
Number of buf/inv:                       4101
Number of references:                       3
Combinational area:             116993.565221
Buf/Inv area:                    19012.782335
Noncombinational area:           87667.514973
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                204661.080194
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  ------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-   Black-
                                  Total        Total    national     national    boxes   Design
--------------------------------  -----------  -------  -----------  ----------  ------  ----------------------------
ysyx_210413                       204661.0802    100.0     221.8920      0.0000  0.0000  ysyx_210413
arbiter_to_axi_sim                  3961.7808      1.9    3015.0416    946.7392  0.0000  ysyx_210413_arbiter_to_axi_0
cpu_sim                           200477.4074     98.0       0.0000      0.0000  0.0000  ysyx_210413_cpu_0
cpu_sim/Csr                        18785.5115      9.2    8922.7480   9862.7635  0.0000  ysyx_210413_csr_0
cpu_sim/Ctrl                          52.4472      0.0      52.4472      0.0000  0.0000  ysyx_210413_ctrl_0
cpu_sim/Exe_mem                    10763.7794      5.3    3507.2384   7256.5410  0.0000  ysyx_210413_exe_mem_0
cpu_sim/Exe_stage                  20857.8479     10.2   20857.8479      0.0000  0.0000  ysyx_210413_exe_stage_0
cpu_sim/Id_exe                     10123.6546      4.9    3301.4840   6822.1706  0.0000  ysyx_210413_id_exe_0
cpu_sim/Id_stage                   10025.4840      4.9   10025.4840      0.0000  0.0000  ysyx_210413_id_stage_0
cpu_sim/If_id                       2436.7777      1.2     801.5008   1635.2769  0.0000  ysyx_210413_if_id_0
cpu_sim/If_stage                    5691.1937      2.8    3161.6248   2529.5689  0.0000  ysyx_210413_if_stage_0
cpu_sim/Mem_stage                   3776.1984      1.8    3776.1984      0.0000  0.0000  ysyx_210413_mem_stage_0
cpu_sim/Mem_wb                      5891.5690      2.9    1241.2504   4650.3186  0.0000  ysyx_210413_mem_wb_0
cpu_sim/Regfile                   101166.6159     49.4   50473.0334  50693.5825  0.0000  ysyx_210413_regfile_0
cpu_sim/Wb_stage                     991.1176      0.5     991.1176      0.0000  0.0000  ysyx_210413_wb_stage_0
cpu_sim/clint_sim                   8491.0673      4.1    5220.5136   3270.5537  0.0000  ysyx_210413_clint_0
cpu_sim/mem_filter_sim              1424.1432      0.7    1424.1432      0.0000  0.0000  ysyx_210413_mem_filter_0
--------------------------------  -----------  -------  -----------  ----------  ------  ----------------------------
Total                                                   116993.5652  87667.5150  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210413
Date   : Sat Oct 23 03:39:48 2021
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: cpu_sim/Id_exe/op2_o_reg_4_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: cpu_sim/If_stage/pc_reg_31_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  cpu_sim/Id_exe/op2_o_reg_4_/CK (LVT_DQHDV2)           0.0000    0.0000 #   0.0000 r
  cpu_sim/Id_exe/op2_o_reg_4_/Q (LVT_DQHDV2)            0.4958    0.4841     0.4841 r
  cpu_sim/Id_exe/op2_o[4] (net)                26                 0.0000     0.4841 r
  cpu_sim/Id_exe/op2_o[4] (ysyx_210413_id_exe_0)                  0.0000     0.4841 r
  cpu_sim/exe_op2_i[4] (net)                                      0.0000     0.4841 r
  cpu_sim/Exe_stage/op2_i[4] (ysyx_210413_exe_stage_0)            0.0000     0.4841 r
  cpu_sim/Exe_stage/op2_i[4] (net)                                0.0000     0.4841 r
  cpu_sim/Exe_stage/U338/I (LVT_INHDV1)                 0.4958    0.0000     0.4841 r
  cpu_sim/Exe_stage/U338/ZN (LVT_INHDV1)                0.2784    0.2351     0.7192 f
  cpu_sim/Exe_stage/n169 (net)                 12                 0.0000     0.7192 f
  cpu_sim/Exe_stage/U339/A1 (LVT_XOR2HDV1)              0.2784    0.0000     0.7192 f
  cpu_sim/Exe_stage/U339/Z (LVT_XOR2HDV1)               0.0995    0.2343     0.9535 r
  cpu_sim/Exe_stage/n22 (net)                   2                 0.0000     0.9535 r
  cpu_sim/Exe_stage/U340/A1 (LVT_NOR2HDV1)              0.0995    0.0000     0.9535 r
  cpu_sim/Exe_stage/U340/ZN (LVT_NOR2HDV1)              0.1454    0.0645     1.0180 f
  cpu_sim/Exe_stage/n1475 (net)                 3                 0.0000     1.0180 f
  cpu_sim/Exe_stage/U341/A2 (LVT_NOR2HDV1)              0.1454    0.0000     1.0180 f
  cpu_sim/Exe_stage/U341/ZN (LVT_NOR2HDV1)              0.1608    0.1221     1.1401 r
  cpu_sim/Exe_stage/n934 (net)                  2                 0.0000     1.1401 r
  cpu_sim/Exe_stage/U349/A1 (LVT_NAND2HDV1)             0.1608    0.0000     1.1401 r
  cpu_sim/Exe_stage/U349/ZN (LVT_NAND2HDV1)             0.0766    0.0658     1.2059 f
  cpu_sim/Exe_stage/n28 (net)                   1                 0.0000     1.2059 f
  cpu_sim/Exe_stage/U357/A2 (LVT_OAI21HDV1)             0.0766    0.0000     1.2059 f
  cpu_sim/Exe_stage/U357/ZN (LVT_OAI21HDV1)             0.1925    0.1361     1.3420 r
  cpu_sim/Exe_stage/n534 (net)                  2                 0.0000     1.3420 r
  cpu_sim/Exe_stage/U20/A1 (LVT_AOI21HDV1)              0.1925    0.0000     1.3420 r
  cpu_sim/Exe_stage/U20/ZN (LVT_AOI21HDV1)              0.1203    0.1060     1.4480 f
  cpu_sim/Exe_stage/n784 (net)                  2                 0.0000     1.4480 f
  cpu_sim/Exe_stage/U19/A1 (LVT_OAI21HDV1)              0.1203    0.0000     1.4480 f
  cpu_sim/Exe_stage/U19/ZN (LVT_OAI21HDV1)              0.1929    0.1399     1.5879 r
  cpu_sim/Exe_stage/n997 (net)                  2                 0.0000     1.5879 r
  cpu_sim/Exe_stage/U18/A1 (LVT_AOI21HDV1)              0.1929    0.0000     1.5879 r
  cpu_sim/Exe_stage/U18/ZN (LVT_AOI21HDV1)              0.1362    0.1198     1.7077 f
  cpu_sim/Exe_stage/n1319 (net)                 2                 0.0000     1.7077 f
  cpu_sim/Exe_stage/U310/A1 (LVT_OAI21HDV2)             0.1362    0.0000     1.7077 f
  cpu_sim/Exe_stage/U310/ZN (LVT_OAI21HDV2)             0.1860    0.1392     1.8469 r
  cpu_sim/Exe_stage/n1351 (net)                 2                 0.0000     1.8469 r
  cpu_sim/Exe_stage/U114/A1 (LVT_AOI21HDV2)             0.1860    0.0000     1.8469 r
  cpu_sim/Exe_stage/U114/ZN (LVT_AOI21HDV2)             0.1131    0.1010     1.9480 f
  cpu_sim/Exe_stage/n1998 (net)                 2                 0.0000     1.9480 f
  cpu_sim/Exe_stage/U116/A1 (LVT_OAI21HDV2)             0.1131    0.0000     1.9480 f
  cpu_sim/Exe_stage/U116/ZN (LVT_OAI21HDV2)             0.1846    0.1332     2.0812 r
  cpu_sim/Exe_stage/n2007 (net)                 2                 0.0000     2.0812 r
  cpu_sim/Exe_stage/U550/A1 (LVT_AOI21HDV2)             0.1846    0.0000     2.0812 r
  cpu_sim/Exe_stage/U550/ZN (LVT_AOI21HDV2)             0.1128    0.1009     2.1820 f
  cpu_sim/Exe_stage/n2345 (net)                 2                 0.0000     2.1820 f
  cpu_sim/Exe_stage/U311/A1 (LVT_OAI21HDV2)             0.1128    0.0000     2.1820 f
  cpu_sim/Exe_stage/U311/ZN (LVT_OAI21HDV2)             0.1743    0.1276     2.3096 r
  cpu_sim/Exe_stage/n2361 (net)                 2                 0.0000     2.3096 r
  cpu_sim/Exe_stage/U551/A1 (LVT_AOI21HDV1)             0.1743    0.0000     2.3096 r
  cpu_sim/Exe_stage/U551/ZN (LVT_AOI21HDV1)             0.1328    0.1162     2.4259 f
  cpu_sim/Exe_stage/n2383 (net)                 2                 0.0000     2.4259 f
  cpu_sim/Exe_stage/U121/A1 (LVT_OAI21HDV2)             0.1328    0.0000     2.4259 f
  cpu_sim/Exe_stage/U121/ZN (LVT_OAI21HDV2)             0.1761    0.1328     2.5586 r
  cpu_sim/Exe_stage/n2399 (net)                 2                 0.0000     2.5586 r
  cpu_sim/Exe_stage/U552/A1 (LVT_AOI21HDV1)             0.1761    0.0000     2.5586 r
  cpu_sim/Exe_stage/U552/ZN (LVT_AOI21HDV1)             0.1330    0.1167     2.6753 f
  cpu_sim/Exe_stage/n2416 (net)                 2                 0.0000     2.6753 f
  cpu_sim/Exe_stage/U277/A1 (LVT_OAI21HDV2)             0.1330    0.0000     2.6753 f
  cpu_sim/Exe_stage/U277/ZN (LVT_OAI21HDV2)             0.1761    0.1328     2.8082 r
  cpu_sim/Exe_stage/n2436 (net)                 2                 0.0000     2.8082 r
  cpu_sim/Exe_stage/U553/A1 (LVT_AOI21HDV1)             0.1761    0.0000     2.8082 r
  cpu_sim/Exe_stage/U553/ZN (LVT_AOI21HDV1)             0.1330    0.1167     2.9248 f
  cpu_sim/Exe_stage/n2453 (net)                 2                 0.0000     2.9248 f
  cpu_sim/Exe_stage/U124/A1 (LVT_OAI21HDV2)             0.1330    0.0000     2.9248 f
  cpu_sim/Exe_stage/U124/ZN (LVT_OAI21HDV2)             0.1761    0.1329     3.0577 r
  cpu_sim/Exe_stage/n2470 (net)                 2                 0.0000     3.0577 r
  cpu_sim/Exe_stage/U554/A1 (LVT_AOI21HDV1)             0.1761    0.0000     3.0577 r
  cpu_sim/Exe_stage/U554/ZN (LVT_AOI21HDV1)             0.1330    0.1167     3.1744 f
  cpu_sim/Exe_stage/n2487 (net)                 2                 0.0000     3.1744 f
  cpu_sim/Exe_stage/U279/A1 (LVT_OAI21HDV2)             0.1330    0.0000     3.1744 f
  cpu_sim/Exe_stage/U279/ZN (LVT_OAI21HDV2)             0.1761    0.1329     3.3072 r
  cpu_sim/Exe_stage/n2501 (net)                 2                 0.0000     3.3072 r
  cpu_sim/Exe_stage/U555/A1 (LVT_AOI21HDV1)             0.1761    0.0000     3.3072 r
  cpu_sim/Exe_stage/U555/ZN (LVT_AOI21HDV1)             0.1264    0.1111     3.4184 f
  cpu_sim/Exe_stage/n2033 (net)                 2                 0.0000     3.4184 f
  cpu_sim/Exe_stage/U556/A1 (LVT_OAI21HDV1)             0.1264    0.0000     3.4184 f
  cpu_sim/Exe_stage/U556/ZN (LVT_OAI21HDV1)             0.2295    0.1622     3.5805 r
  cpu_sim/Exe_stage/n2515 (net)                 2                 0.0000     3.5805 r
  cpu_sim/Exe_stage/U17/A1 (LVT_AOI21HDV2)              0.2295    0.0000     3.5805 r
  cpu_sim/Exe_stage/U17/ZN (LVT_AOI21HDV2)              0.1219    0.1066     3.6872 f
  cpu_sim/Exe_stage/n2532 (net)                 2                 0.0000     3.6872 f
  cpu_sim/Exe_stage/U282/A1 (LVT_OAI21HDV2)             0.1219    0.0000     3.6872 f
  cpu_sim/Exe_stage/U282/ZN (LVT_OAI21HDV2)             0.1701    0.1271     3.8143 r
  cpu_sim/Exe_stage/n2550 (net)                 2                 0.0000     3.8143 r
  cpu_sim/Exe_stage/U16/A1 (LVT_AO21HDV2)               0.1701    0.0000     3.8143 r
  cpu_sim/Exe_stage/U16/Z (LVT_AO21HDV2)                0.0670    0.1613     3.9756 r
  cpu_sim/Exe_stage/n2564 (net)                 1                 0.0000     3.9756 r
  cpu_sim/Exe_stage/U2909/CI (LVT_AD1HDV1)              0.0670    0.0000     3.9756 r
  cpu_sim/Exe_stage/U2909/CO (LVT_AD1HDV1)              0.1220    0.1849     4.1604 r
  cpu_sim/Exe_stage/n2583 (net)                 1                 0.0000     4.1604 r
  cpu_sim/Exe_stage/U2918/CI (LVT_AD1HDV1)              0.1220    0.0000     4.1604 r
  cpu_sim/Exe_stage/U2918/CO (LVT_AD1HDV1)              0.1258    0.1988     4.3593 r
  cpu_sim/Exe_stage/n129 (net)                  1                 0.0000     4.3593 r
  cpu_sim/Exe_stage/U557/A1 (LVT_XOR2HDV2)              0.1258    0.0000     4.3593 r
  cpu_sim/Exe_stage/U557/Z (LVT_XOR2HDV2)               0.0792    0.1586     4.5179 f
  cpu_sim/Exe_stage/n2058 (net)                 2                 0.0000     4.5179 f
  cpu_sim/Exe_stage/U31/A1 (LVT_OAI21HDV2)              0.0792    0.0000     4.5179 f
  cpu_sim/Exe_stage/U31/ZN (LVT_OAI21HDV2)              0.1313    0.0973     4.6152 r
  cpu_sim/Exe_stage/n289 (net)                  1                 0.0000     4.6152 r
  cpu_sim/Exe_stage/U30/A1 (LVT_NAND2HDV2)              0.1313    0.0000     4.6152 r
  cpu_sim/Exe_stage/U30/ZN (LVT_NAND2HDV2)              0.0792    0.0692     4.6844 f
  cpu_sim/Exe_stage/n492 (net)                  2                 0.0000     4.6844 f
  cpu_sim/Exe_stage/U29/A1 (LVT_NAND2HDV2)              0.0792    0.0000     4.6844 f
  cpu_sim/Exe_stage/U29/ZN (LVT_NAND2HDV2)              0.0702    0.0477     4.7322 r
  cpu_sim/Exe_stage/n332 (net)                  1                 0.0000     4.7322 r
  cpu_sim/Exe_stage/U802/A1 (LVT_NAND2HDV2)             0.0702    0.0000     4.7322 r
  cpu_sim/Exe_stage/U802/ZN (LVT_NAND2HDV2)             0.0598    0.0528     4.7850 f
  cpu_sim/Exe_stage/n333 (net)                  1                 0.0000     4.7850 f
  cpu_sim/Exe_stage/U803/A1 (LVT_XOR2HDV2)              0.0598    0.0000     4.7850 f
  cpu_sim/Exe_stage/U803/Z (LVT_XOR2HDV2)               0.0553    0.1499     4.9349 r
  cpu_sim/Exe_stage/n334 (net)                  1                 0.0000     4.9349 r
  cpu_sim/Exe_stage/U14/A1 (LVT_NAND2HDV1)              0.0553    0.0000     4.9349 r
  cpu_sim/Exe_stage/U14/ZN (LVT_NAND2HDV1)              0.0693    0.0537     4.9886 f
  cpu_sim/Exe_stage/n342 (net)                  1                 0.0000     4.9886 f
  cpu_sim/Exe_stage/U3/A1 (LVT_AOI21HDV2)               0.0693    0.0000     4.9886 f
  cpu_sim/Exe_stage/U3/ZN (LVT_AOI21HDV2)               0.3398    0.2060     5.1946 r
  cpu_sim/Exe_stage/transfer_flag_o (net)       8                 0.0000     5.1946 r
  cpu_sim/Exe_stage/transfer_flag_o (ysyx_210413_exe_stage_0)     0.0000     5.1946 r
  cpu_sim/exe_transfer_flag_o (net)                               0.0000     5.1946 r
  cpu_sim/If_stage/transfer_flag_i (ysyx_210413_if_stage_0)       0.0000     5.1946 r
  cpu_sim/If_stage/transfer_flag_i (net)                          0.0000     5.1946 r
  cpu_sim/If_stage/U182/A1 (LVT_OR2HDV4)                0.3398    0.0000     5.1946 r
  cpu_sim/If_stage/U182/Z (LVT_OR2HDV4)                 0.2170    0.2261     5.4207 r
  cpu_sim/If_stage/n1 (net)                    21                 0.0000     5.4207 r
  cpu_sim/If_stage/U53/I (LVT_INHDV4)                   0.2170    0.0000     5.4207 r
  cpu_sim/If_stage/U53/ZN (LVT_INHDV4)                  0.1611    0.1389     5.5596 f
  cpu_sim/If_stage/n339 (net)                  24                 0.0000     5.5596 f
  cpu_sim/If_stage/U17/A1 (LVT_AOI21HDV1)               0.1611    0.0000     5.5596 f
  cpu_sim/If_stage/U17/ZN (LVT_AOI21HDV1)               0.1880    0.1410     5.7006 r
  cpu_sim/If_stage/n282 (net)                   2                 0.0000     5.7006 r
  cpu_sim/If_stage/U15/B (LVT_OAI21HDV1)                0.1880    0.0000     5.7006 r
  cpu_sim/If_stage/U15/ZN (LVT_OAI21HDV1)               0.1137    0.1016     5.8022 f
  cpu_sim/If_stage/n288 (net)                   2                 0.0000     5.8022 f
  cpu_sim/If_stage/U12/B (LVT_AOI21HDV1)                0.1137    0.0000     5.8022 f
  cpu_sim/If_stage/U12/ZN (LVT_AOI21HDV1)               0.1838    0.1279     5.9301 r
  cpu_sim/If_stage/n297 (net)                   2                 0.0000     5.9301 r
  cpu_sim/If_stage/U11/B (LVT_OAI21HDV1)                0.1838    0.0000     5.9301 r
  cpu_sim/If_stage/U11/ZN (LVT_OAI21HDV1)               0.1126    0.1008     6.0309 f
  cpu_sim/If_stage/n303 (net)                   2                 0.0000     6.0309 f
  cpu_sim/If_stage/U72/B (LVT_AOI21HDV1)                0.1126    0.0000     6.0309 f
  cpu_sim/If_stage/U72/ZN (LVT_AOI21HDV1)               0.1330    0.0993     6.1302 r
  cpu_sim/If_stage/n311 (net)                   1                 0.0000     6.1302 r
  cpu_sim/If_stage/U70/A1 (LVT_OAI21HDV1)               0.1330    0.0000     6.1302 r
  cpu_sim/If_stage/U70/ZN (LVT_OAI21HDV1)               0.0747    0.0645     6.1948 f
  cpu_sim/If_stage/n119 (net)                   1                 0.0000     6.1948 f
  cpu_sim/If_stage/pc_reg_31_/D (LVT_DQHDV1)            0.0747    0.0000     6.1948 f
  data arrival time                                                          6.1948
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  cpu_sim/If_stage/pc_reg_31_/CK (LVT_DQHDV1)                     0.0000     6.3500 r
  library setup time                                             -0.1489     6.2011
  data required time                                                         6.2011
  ------------------------------------------------------------------------------------
  data required time                                                         6.2011
  data arrival time                                                         -6.1948
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0063
  Startpoint: cpu_sim/Id_exe/op2_o_reg_4_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: cpu_sim/If_id/inst_addr_o_reg_6_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  cpu_sim/Id_exe/op2_o_reg_4_/CK (LVT_DQHDV2)           0.0000    0.0000 #   0.0000 r
  cpu_sim/Id_exe/op2_o_reg_4_/Q (LVT_DQHDV2)            0.4958    0.4841     0.4841 r
  cpu_sim/Id_exe/op2_o[4] (net)                26                 0.0000     0.4841 r
  cpu_sim/Id_exe/op2_o[4] (ysyx_210413_id_exe_0)                  0.0000     0.4841 r
  cpu_sim/exe_op2_i[4] (net)                                      0.0000     0.4841 r
  cpu_sim/Exe_stage/op2_i[4] (ysyx_210413_exe_stage_0)            0.0000     0.4841 r
  cpu_sim/Exe_stage/op2_i[4] (net)                                0.0000     0.4841 r
  cpu_sim/Exe_stage/U338/I (LVT_INHDV1)                 0.4958    0.0000     0.4841 r
  cpu_sim/Exe_stage/U338/ZN (LVT_INHDV1)                0.2784    0.2351     0.7192 f
  cpu_sim/Exe_stage/n169 (net)                 12                 0.0000     0.7192 f
  cpu_sim/Exe_stage/U339/A1 (LVT_XOR2HDV1)              0.2784    0.0000     0.7192 f
  cpu_sim/Exe_stage/U339/Z (LVT_XOR2HDV1)               0.0995    0.2343     0.9535 r
  cpu_sim/Exe_stage/n22 (net)                   2                 0.0000     0.9535 r
  cpu_sim/Exe_stage/U340/A1 (LVT_NOR2HDV1)              0.0995    0.0000     0.9535 r
  cpu_sim/Exe_stage/U340/ZN (LVT_NOR2HDV1)              0.1454    0.0645     1.0180 f
  cpu_sim/Exe_stage/n1475 (net)                 3                 0.0000     1.0180 f
  cpu_sim/Exe_stage/U341/A2 (LVT_NOR2HDV1)              0.1454    0.0000     1.0180 f
  cpu_sim/Exe_stage/U341/ZN (LVT_NOR2HDV1)              0.1608    0.1221     1.1401 r
  cpu_sim/Exe_stage/n934 (net)                  2                 0.0000     1.1401 r
  cpu_sim/Exe_stage/U349/A1 (LVT_NAND2HDV1)             0.1608    0.0000     1.1401 r
  cpu_sim/Exe_stage/U349/ZN (LVT_NAND2HDV1)             0.0766    0.0658     1.2059 f
  cpu_sim/Exe_stage/n28 (net)                   1                 0.0000     1.2059 f
  cpu_sim/Exe_stage/U357/A2 (LVT_OAI21HDV1)             0.0766    0.0000     1.2059 f
  cpu_sim/Exe_stage/U357/ZN (LVT_OAI21HDV1)             0.1925    0.1361     1.3420 r
  cpu_sim/Exe_stage/n534 (net)                  2                 0.0000     1.3420 r
  cpu_sim/Exe_stage/U20/A1 (LVT_AOI21HDV1)              0.1925    0.0000     1.3420 r
  cpu_sim/Exe_stage/U20/ZN (LVT_AOI21HDV1)              0.1203    0.1060     1.4480 f
  cpu_sim/Exe_stage/n784 (net)                  2                 0.0000     1.4480 f
  cpu_sim/Exe_stage/U19/A1 (LVT_OAI21HDV1)              0.1203    0.0000     1.4480 f
  cpu_sim/Exe_stage/U19/ZN (LVT_OAI21HDV1)              0.1929    0.1399     1.5879 r
  cpu_sim/Exe_stage/n997 (net)                  2                 0.0000     1.5879 r
  cpu_sim/Exe_stage/U18/A1 (LVT_AOI21HDV1)              0.1929    0.0000     1.5879 r
  cpu_sim/Exe_stage/U18/ZN (LVT_AOI21HDV1)              0.1362    0.1198     1.7077 f
  cpu_sim/Exe_stage/n1319 (net)                 2                 0.0000     1.7077 f
  cpu_sim/Exe_stage/U310/A1 (LVT_OAI21HDV2)             0.1362    0.0000     1.7077 f
  cpu_sim/Exe_stage/U310/ZN (LVT_OAI21HDV2)             0.1860    0.1392     1.8469 r
  cpu_sim/Exe_stage/n1351 (net)                 2                 0.0000     1.8469 r
  cpu_sim/Exe_stage/U114/A1 (LVT_AOI21HDV2)             0.1860    0.0000     1.8469 r
  cpu_sim/Exe_stage/U114/ZN (LVT_AOI21HDV2)             0.1131    0.1010     1.9480 f
  cpu_sim/Exe_stage/n1998 (net)                 2                 0.0000     1.9480 f
  cpu_sim/Exe_stage/U116/A1 (LVT_OAI21HDV2)             0.1131    0.0000     1.9480 f
  cpu_sim/Exe_stage/U116/ZN (LVT_OAI21HDV2)             0.1846    0.1332     2.0812 r
  cpu_sim/Exe_stage/n2007 (net)                 2                 0.0000     2.0812 r
  cpu_sim/Exe_stage/U550/A1 (LVT_AOI21HDV2)             0.1846    0.0000     2.0812 r
  cpu_sim/Exe_stage/U550/ZN (LVT_AOI21HDV2)             0.1128    0.1009     2.1820 f
  cpu_sim/Exe_stage/n2345 (net)                 2                 0.0000     2.1820 f
  cpu_sim/Exe_stage/U311/A1 (LVT_OAI21HDV2)             0.1128    0.0000     2.1820 f
  cpu_sim/Exe_stage/U311/ZN (LVT_OAI21HDV2)             0.1743    0.1276     2.3096 r
  cpu_sim/Exe_stage/n2361 (net)                 2                 0.0000     2.3096 r
  cpu_sim/Exe_stage/U551/A1 (LVT_AOI21HDV1)             0.1743    0.0000     2.3096 r
  cpu_sim/Exe_stage/U551/ZN (LVT_AOI21HDV1)             0.1328    0.1162     2.4259 f
  cpu_sim/Exe_stage/n2383 (net)                 2                 0.0000     2.4259 f
  cpu_sim/Exe_stage/U121/A1 (LVT_OAI21HDV2)             0.1328    0.0000     2.4259 f
  cpu_sim/Exe_stage/U121/ZN (LVT_OAI21HDV2)             0.1761    0.1328     2.5586 r
  cpu_sim/Exe_stage/n2399 (net)                 2                 0.0000     2.5586 r
  cpu_sim/Exe_stage/U552/A1 (LVT_AOI21HDV1)             0.1761    0.0000     2.5586 r
  cpu_sim/Exe_stage/U552/ZN (LVT_AOI21HDV1)             0.1330    0.1167     2.6753 f
  cpu_sim/Exe_stage/n2416 (net)                 2                 0.0000     2.6753 f
  cpu_sim/Exe_stage/U277/A1 (LVT_OAI21HDV2)             0.1330    0.0000     2.6753 f
  cpu_sim/Exe_stage/U277/ZN (LVT_OAI21HDV2)             0.1761    0.1328     2.8082 r
  cpu_sim/Exe_stage/n2436 (net)                 2                 0.0000     2.8082 r
  cpu_sim/Exe_stage/U553/A1 (LVT_AOI21HDV1)             0.1761    0.0000     2.8082 r
  cpu_sim/Exe_stage/U553/ZN (LVT_AOI21HDV1)             0.1330    0.1167     2.9248 f
  cpu_sim/Exe_stage/n2453 (net)                 2                 0.0000     2.9248 f
  cpu_sim/Exe_stage/U124/A1 (LVT_OAI21HDV2)             0.1330    0.0000     2.9248 f
  cpu_sim/Exe_stage/U124/ZN (LVT_OAI21HDV2)             0.1761    0.1329     3.0577 r
  cpu_sim/Exe_stage/n2470 (net)                 2                 0.0000     3.0577 r
  cpu_sim/Exe_stage/U554/A1 (LVT_AOI21HDV1)             0.1761    0.0000     3.0577 r
  cpu_sim/Exe_stage/U554/ZN (LVT_AOI21HDV1)             0.1330    0.1167     3.1744 f
  cpu_sim/Exe_stage/n2487 (net)                 2                 0.0000     3.1744 f
  cpu_sim/Exe_stage/U279/A1 (LVT_OAI21HDV2)             0.1330    0.0000     3.1744 f
  cpu_sim/Exe_stage/U279/ZN (LVT_OAI21HDV2)             0.1761    0.1329     3.3072 r
  cpu_sim/Exe_stage/n2501 (net)                 2                 0.0000     3.3072 r
  cpu_sim/Exe_stage/U555/A1 (LVT_AOI21HDV1)             0.1761    0.0000     3.3072 r
  cpu_sim/Exe_stage/U555/ZN (LVT_AOI21HDV1)             0.1264    0.1111     3.4184 f
  cpu_sim/Exe_stage/n2033 (net)                 2                 0.0000     3.4184 f
  cpu_sim/Exe_stage/U556/A1 (LVT_OAI21HDV1)             0.1264    0.0000     3.4184 f
  cpu_sim/Exe_stage/U556/ZN (LVT_OAI21HDV1)             0.2295    0.1622     3.5805 r
  cpu_sim/Exe_stage/n2515 (net)                 2                 0.0000     3.5805 r
  cpu_sim/Exe_stage/U17/A1 (LVT_AOI21HDV2)              0.2295    0.0000     3.5805 r
  cpu_sim/Exe_stage/U17/ZN (LVT_AOI21HDV2)              0.1219    0.1066     3.6872 f
  cpu_sim/Exe_stage/n2532 (net)                 2                 0.0000     3.6872 f
  cpu_sim/Exe_stage/U282/A1 (LVT_OAI21HDV2)             0.1219    0.0000     3.6872 f
  cpu_sim/Exe_stage/U282/ZN (LVT_OAI21HDV2)             0.1701    0.1271     3.8143 r
  cpu_sim/Exe_stage/n2550 (net)                 2                 0.0000     3.8143 r
  cpu_sim/Exe_stage/U16/A1 (LVT_AO21HDV2)               0.1701    0.0000     3.8143 r
  cpu_sim/Exe_stage/U16/Z (LVT_AO21HDV2)                0.0670    0.1613     3.9756 r
  cpu_sim/Exe_stage/n2564 (net)                 1                 0.0000     3.9756 r
  cpu_sim/Exe_stage/U2909/CI (LVT_AD1HDV1)              0.0670    0.0000     3.9756 r
  cpu_sim/Exe_stage/U2909/CO (LVT_AD1HDV1)              0.1220    0.1849     4.1604 r
  cpu_sim/Exe_stage/n2583 (net)                 1                 0.0000     4.1604 r
  cpu_sim/Exe_stage/U2918/CI (LVT_AD1HDV1)              0.1220    0.0000     4.1604 r
  cpu_sim/Exe_stage/U2918/CO (LVT_AD1HDV1)              0.1258    0.1988     4.3593 r
  cpu_sim/Exe_stage/n129 (net)                  1                 0.0000     4.3593 r
  cpu_sim/Exe_stage/U557/A1 (LVT_XOR2HDV2)              0.1258    0.0000     4.3593 r
  cpu_sim/Exe_stage/U557/Z (LVT_XOR2HDV2)               0.0792    0.1586     4.5179 f
  cpu_sim/Exe_stage/n2058 (net)                 2                 0.0000     4.5179 f
  cpu_sim/Exe_stage/U31/A1 (LVT_OAI21HDV2)              0.0792    0.0000     4.5179 f
  cpu_sim/Exe_stage/U31/ZN (LVT_OAI21HDV2)              0.1313    0.0973     4.6152 r
  cpu_sim/Exe_stage/n289 (net)                  1                 0.0000     4.6152 r
  cpu_sim/Exe_stage/U30/A1 (LVT_NAND2HDV2)              0.1313    0.0000     4.6152 r
  cpu_sim/Exe_stage/U30/ZN (LVT_NAND2HDV2)              0.0792    0.0692     4.6844 f
  cpu_sim/Exe_stage/n492 (net)                  2                 0.0000     4.6844 f
  cpu_sim/Exe_stage/U29/A1 (LVT_NAND2HDV2)              0.0792    0.0000     4.6844 f
  cpu_sim/Exe_stage/U29/ZN (LVT_NAND2HDV2)              0.0702    0.0477     4.7322 r
  cpu_sim/Exe_stage/n332 (net)                  1                 0.0000     4.7322 r
  cpu_sim/Exe_stage/U802/A1 (LVT_NAND2HDV2)             0.0702    0.0000     4.7322 r
  cpu_sim/Exe_stage/U802/ZN (LVT_NAND2HDV2)             0.0598    0.0528     4.7850 f
  cpu_sim/Exe_stage/n333 (net)                  1                 0.0000     4.7850 f
  cpu_sim/Exe_stage/U803/A1 (LVT_XOR2HDV2)              0.0598    0.0000     4.7850 f
  cpu_sim/Exe_stage/U803/Z (LVT_XOR2HDV2)               0.0647    0.1320     4.9170 f
  cpu_sim/Exe_stage/n334 (net)                  1                 0.0000     4.9170 f
  cpu_sim/Exe_stage/U14/A1 (LVT_NAND2HDV1)              0.0647    0.0000     4.9170 f
  cpu_sim/Exe_stage/U14/ZN (LVT_NAND2HDV1)              0.0767    0.0525     4.9695 r
  cpu_sim/Exe_stage/n342 (net)                  1                 0.0000     4.9695 r
  cpu_sim/Exe_stage/U3/A1 (LVT_AOI21HDV2)               0.0767    0.0000     4.9695 r
  cpu_sim/Exe_stage/U3/ZN (LVT_AOI21HDV2)               0.1783    0.1246     5.0942 f
  cpu_sim/Exe_stage/transfer_flag_o (net)       8                 0.0000     5.0942 f
  cpu_sim/Exe_stage/transfer_flag_o (ysyx_210413_exe_stage_0)     0.0000     5.0942 f
  cpu_sim/exe_transfer_flag_o (net)                               0.0000     5.0942 f
  cpu_sim/If_stage/transfer_flag_i (ysyx_210413_if_stage_0)       0.0000     5.0942 f
  cpu_sim/If_stage/transfer_flag_i (net)                          0.0000     5.0942 f
  cpu_sim/If_stage/U255/A1 (LVT_NOR3HDV1)               0.1783    0.0000     5.0942 f
  cpu_sim/If_stage/U255/ZN (LVT_NOR3HDV1)               0.2699    0.1821     5.2763 r
  cpu_sim/If_stage/n355 (net)                   2                 0.0000     5.2763 r
  cpu_sim/If_stage/U454/A1 (LVT_NAND2HDV1)              0.2699    0.0000     5.2763 r
  cpu_sim/If_stage/U454/ZN (LVT_NAND2HDV1)              0.0841    0.0656     5.3419 f
  cpu_sim/If_stage/flush_if_id_flag_o (net)     1                 0.0000     5.3419 f
  cpu_sim/If_stage/flush_if_id_flag_o (ysyx_210413_if_stage_0)    0.0000     5.3419 f
  cpu_sim/flush_if_id_flag_o (net)                                0.0000     5.3419 f
  cpu_sim/Ctrl/flush_if_id_flag_i (ysyx_210413_ctrl_0)            0.0000     5.3419 f
  cpu_sim/Ctrl/flush_if_id_flag_i (net)                           0.0000     5.3419 f
  cpu_sim/Ctrl/U9/A1 (LVT_OR3HDV1)                      0.0841    0.0000     5.3419 f
  cpu_sim/Ctrl/U9/Z (LVT_OR3HDV1)                       0.0925    0.2421     5.5840 f
  cpu_sim/Ctrl/flush_o[3] (net)                 1                 0.0000     5.5840 f
  cpu_sim/Ctrl/flush_o[3] (ysyx_210413_ctrl_0)                    0.0000     5.5840 f
  cpu_sim/ctrl_flush_o[3] (net)                                   0.0000     5.5840 f
  cpu_sim/If_id/flush_i (ysyx_210413_if_id_0)                     0.0000     5.5840 f
  cpu_sim/If_id/flush_i (net)                                     0.0000     5.5840 f
  cpu_sim/If_id/U2/A1 (LVT_NOR3HDV2)                    0.0925    0.0000     5.5840 f
  cpu_sim/If_id/U2/ZN (LVT_NOR3HDV2)                    0.3160    0.1828     5.7668 r
  cpu_sim/If_id/n68 (net)                       5                 0.0000     5.7668 r
  cpu_sim/If_id/U4/I (LVT_BUFHDV4)                      0.3160    0.0000     5.7668 r
  cpu_sim/If_id/U4/Z (LVT_BUFHDV4)                      0.3675    0.2950     6.0618 r
  cpu_sim/If_id/n67 (net)                      60                 0.0000     6.0618 r
  cpu_sim/If_id/U14/B1 (LVT_AO22HDV1)                   0.3675    0.0000     6.0618 r
  cpu_sim/If_id/U14/Z (LVT_AO22HDV1)                    0.0713    0.1845     6.2463 r
  cpu_sim/If_id/n9 (net)                        1                 0.0000     6.2463 r
  cpu_sim/If_id/inst_addr_o_reg_6_/D (LVT_DQHDV1)       0.0713    0.0000     6.2463 r
  data arrival time                                                          6.2463
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  cpu_sim/If_id/inst_addr_o_reg_6_/CK (LVT_DQHDV1)                0.0000     6.3500 r
  library setup time                                             -0.0820     6.2680
  data required time                                                         6.2680
  ------------------------------------------------------------------------------------
  data required time                                                         6.2680
  data arrival time                                                         -6.2463
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0217
  Startpoint: cpu_sim/Id_exe/op2_o_reg_4_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: cpu_sim/If_id/inst_addr_o_reg_0_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  cpu_sim/Id_exe/op2_o_reg_4_/CK (LVT_DQHDV2)           0.0000    0.0000 #   0.0000 r
  cpu_sim/Id_exe/op2_o_reg_4_/Q (LVT_DQHDV2)            0.4958    0.4841     0.4841 r
  cpu_sim/Id_exe/op2_o[4] (net)                26                 0.0000     0.4841 r
  cpu_sim/Id_exe/op2_o[4] (ysyx_210413_id_exe_0)                  0.0000     0.4841 r
  cpu_sim/exe_op2_i[4] (net)                                      0.0000     0.4841 r
  cpu_sim/Exe_stage/op2_i[4] (ysyx_210413_exe_stage_0)            0.0000     0.4841 r
  cpu_sim/Exe_stage/op2_i[4] (net)                                0.0000     0.4841 r
  cpu_sim/Exe_stage/U338/I (LVT_INHDV1)                 0.4958    0.0000     0.4841 r
  cpu_sim/Exe_stage/U338/ZN (LVT_INHDV1)                0.2784    0.2351     0.7192 f
  cpu_sim/Exe_stage/n169 (net)                 12                 0.0000     0.7192 f
  cpu_sim/Exe_stage/U339/A1 (LVT_XOR2HDV1)              0.2784    0.0000     0.7192 f
  cpu_sim/Exe_stage/U339/Z (LVT_XOR2HDV1)               0.0995    0.2343     0.9535 r
  cpu_sim/Exe_stage/n22 (net)                   2                 0.0000     0.9535 r
  cpu_sim/Exe_stage/U340/A1 (LVT_NOR2HDV1)              0.0995    0.0000     0.9535 r
  cpu_sim/Exe_stage/U340/ZN (LVT_NOR2HDV1)              0.1454    0.0645     1.0180 f
  cpu_sim/Exe_stage/n1475 (net)                 3                 0.0000     1.0180 f
  cpu_sim/Exe_stage/U341/A2 (LVT_NOR2HDV1)              0.1454    0.0000     1.0180 f
  cpu_sim/Exe_stage/U341/ZN (LVT_NOR2HDV1)              0.1608    0.1221     1.1401 r
  cpu_sim/Exe_stage/n934 (net)                  2                 0.0000     1.1401 r
  cpu_sim/Exe_stage/U349/A1 (LVT_NAND2HDV1)             0.1608    0.0000     1.1401 r
  cpu_sim/Exe_stage/U349/ZN (LVT_NAND2HDV1)             0.0766    0.0658     1.2059 f
  cpu_sim/Exe_stage/n28 (net)                   1                 0.0000     1.2059 f
  cpu_sim/Exe_stage/U357/A2 (LVT_OAI21HDV1)             0.0766    0.0000     1.2059 f
  cpu_sim/Exe_stage/U357/ZN (LVT_OAI21HDV1)             0.1925    0.1361     1.3420 r
  cpu_sim/Exe_stage/n534 (net)                  2                 0.0000     1.3420 r
  cpu_sim/Exe_stage/U20/A1 (LVT_AOI21HDV1)              0.1925    0.0000     1.3420 r
  cpu_sim/Exe_stage/U20/ZN (LVT_AOI21HDV1)              0.1203    0.1060     1.4480 f
  cpu_sim/Exe_stage/n784 (net)                  2                 0.0000     1.4480 f
  cpu_sim/Exe_stage/U19/A1 (LVT_OAI21HDV1)              0.1203    0.0000     1.4480 f
  cpu_sim/Exe_stage/U19/ZN (LVT_OAI21HDV1)              0.1929    0.1399     1.5879 r
  cpu_sim/Exe_stage/n997 (net)                  2                 0.0000     1.5879 r
  cpu_sim/Exe_stage/U18/A1 (LVT_AOI21HDV1)              0.1929    0.0000     1.5879 r
  cpu_sim/Exe_stage/U18/ZN (LVT_AOI21HDV1)              0.1362    0.1198     1.7077 f
  cpu_sim/Exe_stage/n1319 (net)                 2                 0.0000     1.7077 f
  cpu_sim/Exe_stage/U310/A1 (LVT_OAI21HDV2)             0.1362    0.0000     1.7077 f
  cpu_sim/Exe_stage/U310/ZN (LVT_OAI21HDV2)             0.1860    0.1392     1.8469 r
  cpu_sim/Exe_stage/n1351 (net)                 2                 0.0000     1.8469 r
  cpu_sim/Exe_stage/U114/A1 (LVT_AOI21HDV2)             0.1860    0.0000     1.8469 r
  cpu_sim/Exe_stage/U114/ZN (LVT_AOI21HDV2)             0.1131    0.1010     1.9480 f
  cpu_sim/Exe_stage/n1998 (net)                 2                 0.0000     1.9480 f
  cpu_sim/Exe_stage/U116/A1 (LVT_OAI21HDV2)             0.1131    0.0000     1.9480 f
  cpu_sim/Exe_stage/U116/ZN (LVT_OAI21HDV2)             0.1846    0.1332     2.0812 r
  cpu_sim/Exe_stage/n2007 (net)                 2                 0.0000     2.0812 r
  cpu_sim/Exe_stage/U550/A1 (LVT_AOI21HDV2)             0.1846    0.0000     2.0812 r
  cpu_sim/Exe_stage/U550/ZN (LVT_AOI21HDV2)             0.1128    0.1009     2.1820 f
  cpu_sim/Exe_stage/n2345 (net)                 2                 0.0000     2.1820 f
  cpu_sim/Exe_stage/U311/A1 (LVT_OAI21HDV2)             0.1128    0.0000     2.1820 f
  cpu_sim/Exe_stage/U311/ZN (LVT_OAI21HDV2)             0.1743    0.1276     2.3096 r
  cpu_sim/Exe_stage/n2361 (net)                 2                 0.0000     2.3096 r
  cpu_sim/Exe_stage/U551/A1 (LVT_AOI21HDV1)             0.1743    0.0000     2.3096 r
  cpu_sim/Exe_stage/U551/ZN (LVT_AOI21HDV1)             0.1328    0.1162     2.4259 f
  cpu_sim/Exe_stage/n2383 (net)                 2                 0.0000     2.4259 f
  cpu_sim/Exe_stage/U121/A1 (LVT_OAI21HDV2)             0.1328    0.0000     2.4259 f
  cpu_sim/Exe_stage/U121/ZN (LVT_OAI21HDV2)             0.1761    0.1328     2.5586 r
  cpu_sim/Exe_stage/n2399 (net)                 2                 0.0000     2.5586 r
  cpu_sim/Exe_stage/U552/A1 (LVT_AOI21HDV1)             0.1761    0.0000     2.5586 r
  cpu_sim/Exe_stage/U552/ZN (LVT_AOI21HDV1)             0.1330    0.1167     2.6753 f
  cpu_sim/Exe_stage/n2416 (net)                 2                 0.0000     2.6753 f
  cpu_sim/Exe_stage/U277/A1 (LVT_OAI21HDV2)             0.1330    0.0000     2.6753 f
  cpu_sim/Exe_stage/U277/ZN (LVT_OAI21HDV2)             0.1761    0.1328     2.8082 r
  cpu_sim/Exe_stage/n2436 (net)                 2                 0.0000     2.8082 r
  cpu_sim/Exe_stage/U553/A1 (LVT_AOI21HDV1)             0.1761    0.0000     2.8082 r
  cpu_sim/Exe_stage/U553/ZN (LVT_AOI21HDV1)             0.1330    0.1167     2.9248 f
  cpu_sim/Exe_stage/n2453 (net)                 2                 0.0000     2.9248 f
  cpu_sim/Exe_stage/U124/A1 (LVT_OAI21HDV2)             0.1330    0.0000     2.9248 f
  cpu_sim/Exe_stage/U124/ZN (LVT_OAI21HDV2)             0.1761    0.1329     3.0577 r
  cpu_sim/Exe_stage/n2470 (net)                 2                 0.0000     3.0577 r
  cpu_sim/Exe_stage/U554/A1 (LVT_AOI21HDV1)             0.1761    0.0000     3.0577 r
  cpu_sim/Exe_stage/U554/ZN (LVT_AOI21HDV1)             0.1330    0.1167     3.1744 f
  cpu_sim/Exe_stage/n2487 (net)                 2                 0.0000     3.1744 f
  cpu_sim/Exe_stage/U279/A1 (LVT_OAI21HDV2)             0.1330    0.0000     3.1744 f
  cpu_sim/Exe_stage/U279/ZN (LVT_OAI21HDV2)             0.1761    0.1329     3.3072 r
  cpu_sim/Exe_stage/n2501 (net)                 2                 0.0000     3.3072 r
  cpu_sim/Exe_stage/U555/A1 (LVT_AOI21HDV1)             0.1761    0.0000     3.3072 r
  cpu_sim/Exe_stage/U555/ZN (LVT_AOI21HDV1)             0.1264    0.1111     3.4184 f
  cpu_sim/Exe_stage/n2033 (net)                 2                 0.0000     3.4184 f
  cpu_sim/Exe_stage/U556/A1 (LVT_OAI21HDV1)             0.1264    0.0000     3.4184 f
  cpu_sim/Exe_stage/U556/ZN (LVT_OAI21HDV1)             0.2295    0.1622     3.5805 r
  cpu_sim/Exe_stage/n2515 (net)                 2                 0.0000     3.5805 r
  cpu_sim/Exe_stage/U17/A1 (LVT_AOI21HDV2)              0.2295    0.0000     3.5805 r
  cpu_sim/Exe_stage/U17/ZN (LVT_AOI21HDV2)              0.1219    0.1066     3.6872 f
  cpu_sim/Exe_stage/n2532 (net)                 2                 0.0000     3.6872 f
  cpu_sim/Exe_stage/U282/A1 (LVT_OAI21HDV2)             0.1219    0.0000     3.6872 f
  cpu_sim/Exe_stage/U282/ZN (LVT_OAI21HDV2)             0.1701    0.1271     3.8143 r
  cpu_sim/Exe_stage/n2550 (net)                 2                 0.0000     3.8143 r
  cpu_sim/Exe_stage/U16/A1 (LVT_AO21HDV2)               0.1701    0.0000     3.8143 r
  cpu_sim/Exe_stage/U16/Z (LVT_AO21HDV2)                0.0670    0.1613     3.9756 r
  cpu_sim/Exe_stage/n2564 (net)                 1                 0.0000     3.9756 r
  cpu_sim/Exe_stage/U2909/CI (LVT_AD1HDV1)              0.0670    0.0000     3.9756 r
  cpu_sim/Exe_stage/U2909/CO (LVT_AD1HDV1)              0.1220    0.1849     4.1604 r
  cpu_sim/Exe_stage/n2583 (net)                 1                 0.0000     4.1604 r
  cpu_sim/Exe_stage/U2918/CI (LVT_AD1HDV1)              0.1220    0.0000     4.1604 r
  cpu_sim/Exe_stage/U2918/CO (LVT_AD1HDV1)              0.1258    0.1988     4.3593 r
  cpu_sim/Exe_stage/n129 (net)                  1                 0.0000     4.3593 r
  cpu_sim/Exe_stage/U557/A1 (LVT_XOR2HDV2)              0.1258    0.0000     4.3593 r
  cpu_sim/Exe_stage/U557/Z (LVT_XOR2HDV2)               0.0792    0.1586     4.5179 f
  cpu_sim/Exe_stage/n2058 (net)                 2                 0.0000     4.5179 f
  cpu_sim/Exe_stage/U31/A1 (LVT_OAI21HDV2)              0.0792    0.0000     4.5179 f
  cpu_sim/Exe_stage/U31/ZN (LVT_OAI21HDV2)              0.1313    0.0973     4.6152 r
  cpu_sim/Exe_stage/n289 (net)                  1                 0.0000     4.6152 r
  cpu_sim/Exe_stage/U30/A1 (LVT_NAND2HDV2)              0.1313    0.0000     4.6152 r
  cpu_sim/Exe_stage/U30/ZN (LVT_NAND2HDV2)              0.0792    0.0692     4.6844 f
  cpu_sim/Exe_stage/n492 (net)                  2                 0.0000     4.6844 f
  cpu_sim/Exe_stage/U29/A1 (LVT_NAND2HDV2)              0.0792    0.0000     4.6844 f
  cpu_sim/Exe_stage/U29/ZN (LVT_NAND2HDV2)              0.0702    0.0477     4.7322 r
  cpu_sim/Exe_stage/n332 (net)                  1                 0.0000     4.7322 r
  cpu_sim/Exe_stage/U802/A1 (LVT_NAND2HDV2)             0.0702    0.0000     4.7322 r
  cpu_sim/Exe_stage/U802/ZN (LVT_NAND2HDV2)             0.0598    0.0528     4.7850 f
  cpu_sim/Exe_stage/n333 (net)                  1                 0.0000     4.7850 f
  cpu_sim/Exe_stage/U803/A1 (LVT_XOR2HDV2)              0.0598    0.0000     4.7850 f
  cpu_sim/Exe_stage/U803/Z (LVT_XOR2HDV2)               0.0647    0.1320     4.9170 f
  cpu_sim/Exe_stage/n334 (net)                  1                 0.0000     4.9170 f
  cpu_sim/Exe_stage/U14/A1 (LVT_NAND2HDV1)              0.0647    0.0000     4.9170 f
  cpu_sim/Exe_stage/U14/ZN (LVT_NAND2HDV1)              0.0767    0.0525     4.9695 r
  cpu_sim/Exe_stage/n342 (net)                  1                 0.0000     4.9695 r
  cpu_sim/Exe_stage/U3/A1 (LVT_AOI21HDV2)               0.0767    0.0000     4.9695 r
  cpu_sim/Exe_stage/U3/ZN (LVT_AOI21HDV2)               0.1783    0.1246     5.0942 f
  cpu_sim/Exe_stage/transfer_flag_o (net)       8                 0.0000     5.0942 f
  cpu_sim/Exe_stage/transfer_flag_o (ysyx_210413_exe_stage_0)     0.0000     5.0942 f
  cpu_sim/exe_transfer_flag_o (net)                               0.0000     5.0942 f
  cpu_sim/If_stage/transfer_flag_i (ysyx_210413_if_stage_0)       0.0000     5.0942 f
  cpu_sim/If_stage/transfer_flag_i (net)                          0.0000     5.0942 f
  cpu_sim/If_stage/U255/A1 (LVT_NOR3HDV1)               0.1783    0.0000     5.0942 f
  cpu_sim/If_stage/U255/ZN (LVT_NOR3HDV1)               0.2699    0.1821     5.2763 r
  cpu_sim/If_stage/n355 (net)                   2                 0.0000     5.2763 r
  cpu_sim/If_stage/U454/A1 (LVT_NAND2HDV1)              0.2699    0.0000     5.2763 r
  cpu_sim/If_stage/U454/ZN (LVT_NAND2HDV1)              0.0841    0.0656     5.3419 f
  cpu_sim/If_stage/flush_if_id_flag_o (net)     1                 0.0000     5.3419 f
  cpu_sim/If_stage/flush_if_id_flag_o (ysyx_210413_if_stage_0)    0.0000     5.3419 f
  cpu_sim/flush_if_id_flag_o (net)                                0.0000     5.3419 f
  cpu_sim/Ctrl/flush_if_id_flag_i (ysyx_210413_ctrl_0)            0.0000     5.3419 f
  cpu_sim/Ctrl/flush_if_id_flag_i (net)                           0.0000     5.3419 f
  cpu_sim/Ctrl/U9/A1 (LVT_OR3HDV1)                      0.0841    0.0000     5.3419 f
  cpu_sim/Ctrl/U9/Z (LVT_OR3HDV1)                       0.0925    0.2421     5.5840 f
  cpu_sim/Ctrl/flush_o[3] (net)                 1                 0.0000     5.5840 f
  cpu_sim/Ctrl/flush_o[3] (ysyx_210413_ctrl_0)                    0.0000     5.5840 f
  cpu_sim/ctrl_flush_o[3] (net)                                   0.0000     5.5840 f
  cpu_sim/If_id/flush_i (ysyx_210413_if_id_0)                     0.0000     5.5840 f
  cpu_sim/If_id/flush_i (net)                                     0.0000     5.5840 f
  cpu_sim/If_id/U2/A1 (LVT_NOR3HDV2)                    0.0925    0.0000     5.5840 f
  cpu_sim/If_id/U2/ZN (LVT_NOR3HDV2)                    0.3160    0.1828     5.7668 r
  cpu_sim/If_id/n68 (net)                       5                 0.0000     5.7668 r
  cpu_sim/If_id/U4/I (LVT_BUFHDV4)                      0.3160    0.0000     5.7668 r
  cpu_sim/If_id/U4/Z (LVT_BUFHDV4)                      0.3675    0.2950     6.0618 r
  cpu_sim/If_id/n67 (net)                      60                 0.0000     6.0618 r
  cpu_sim/If_id/U9/B1 (LVT_AO22HDV1)                    0.3675    0.0000     6.0618 r
  cpu_sim/If_id/U9/Z (LVT_AO22HDV1)                     0.0713    0.1845     6.2463 r
  cpu_sim/If_id/n3 (net)                        1                 0.0000     6.2463 r
  cpu_sim/If_id/inst_addr_o_reg_0_/D (LVT_DQHDV1)       0.0713    0.0000     6.2463 r
  data arrival time                                                          6.2463
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  cpu_sim/If_id/inst_addr_o_reg_0_/CK (LVT_DQHDV1)                0.0000     6.3500 r
  library setup time                                             -0.0820     6.2680
  data required time                                                         6.2680
  ------------------------------------------------------------------------------------
  data required time                                                         6.2680
  data arrival time                                                         -6.2463
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0217
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   1584
    Unconnected ports (LINT-28)                                   259
    Feedthrough (LINT-29)                                        1112
    Shorted outputs (LINT-31)                                     121
    Constant outputs (LINT-52)                                     92
Cells                                                               3
    Cells do not drive (LINT-1)                                     3
Nets                                                               34
    Unloaded nets (LINT-2)                                         34
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210413_exe_stage', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210413_exe_stage', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210413_exe_stage', cell 'B_40' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_skip_o' driven by pin 'cpu_sim/Wb_stage/skip_o' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_valid_o' driven by pin 'cpu_sim/Wb_stage/valid_o' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[0]' driven by pin 'cpu_sim/Wb_stage/inst_o[0]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[1]' driven by pin 'cpu_sim/Wb_stage/inst_o[1]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[2]' driven by pin 'cpu_sim/Wb_stage/inst_o[2]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[3]' driven by pin 'cpu_sim/Wb_stage/inst_o[3]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[4]' driven by pin 'cpu_sim/Wb_stage/inst_o[4]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[5]' driven by pin 'cpu_sim/Wb_stage/inst_o[5]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[6]' driven by pin 'cpu_sim/Wb_stage/inst_o[6]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[7]' driven by pin 'cpu_sim/Wb_stage/inst_o[7]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[8]' driven by pin 'cpu_sim/Wb_stage/inst_o[8]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[9]' driven by pin 'cpu_sim/Wb_stage/inst_o[9]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[10]' driven by pin 'cpu_sim/Wb_stage/inst_o[10]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[11]' driven by pin 'cpu_sim/Wb_stage/inst_o[11]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[12]' driven by pin 'cpu_sim/Wb_stage/inst_o[12]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[13]' driven by pin 'cpu_sim/Wb_stage/inst_o[13]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[14]' driven by pin 'cpu_sim/Wb_stage/inst_o[14]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[15]' driven by pin 'cpu_sim/Wb_stage/inst_o[15]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[16]' driven by pin 'cpu_sim/Wb_stage/inst_o[16]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[17]' driven by pin 'cpu_sim/Wb_stage/inst_o[17]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[18]' driven by pin 'cpu_sim/Wb_stage/inst_o[18]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[19]' driven by pin 'cpu_sim/Wb_stage/inst_o[19]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[20]' driven by pin 'cpu_sim/Wb_stage/inst_o[20]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[21]' driven by pin 'cpu_sim/Wb_stage/inst_o[21]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[22]' driven by pin 'cpu_sim/Wb_stage/inst_o[22]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[23]' driven by pin 'cpu_sim/Wb_stage/inst_o[23]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[24]' driven by pin 'cpu_sim/Wb_stage/inst_o[24]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[25]' driven by pin 'cpu_sim/Wb_stage/inst_o[25]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[26]' driven by pin 'cpu_sim/Wb_stage/inst_o[26]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[27]' driven by pin 'cpu_sim/Wb_stage/inst_o[27]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[28]' driven by pin 'cpu_sim/Wb_stage/inst_o[28]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[29]' driven by pin 'cpu_sim/Wb_stage/inst_o[29]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[30]' driven by pin 'cpu_sim/Wb_stage/inst_o[30]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', net 'cpu_sim/wb_inst_o[31]' driven by pin 'cpu_sim/Wb_stage/inst_o[31]' has no loads. (LINT-2)
Warning: In design 'ysyx_210413', port 'io_interrupt' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_bvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_bresp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_bresp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_bid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_bid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_bid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_bid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_arready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rresp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rresp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413', port 'io_slave_rid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[31]' is connected directly to output port 'awaddr[31]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[30]' is connected directly to output port 'awaddr[30]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[29]' is connected directly to output port 'awaddr[29]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[28]' is connected directly to output port 'awaddr[28]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[27]' is connected directly to output port 'awaddr[27]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[26]' is connected directly to output port 'awaddr[26]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[25]' is connected directly to output port 'awaddr[25]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[24]' is connected directly to output port 'awaddr[24]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[23]' is connected directly to output port 'awaddr[23]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[22]' is connected directly to output port 'awaddr[22]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[21]' is connected directly to output port 'awaddr[21]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[20]' is connected directly to output port 'awaddr[20]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[19]' is connected directly to output port 'awaddr[19]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[18]' is connected directly to output port 'awaddr[18]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[17]' is connected directly to output port 'awaddr[17]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[16]' is connected directly to output port 'awaddr[16]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[15]' is connected directly to output port 'awaddr[15]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[14]' is connected directly to output port 'awaddr[14]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[13]' is connected directly to output port 'awaddr[13]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[12]' is connected directly to output port 'awaddr[12]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[11]' is connected directly to output port 'awaddr[11]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[10]' is connected directly to output port 'awaddr[10]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[9]' is connected directly to output port 'awaddr[9]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[8]' is connected directly to output port 'awaddr[8]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[7]' is connected directly to output port 'awaddr[7]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[6]' is connected directly to output port 'awaddr[6]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[5]' is connected directly to output port 'awaddr[5]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[4]' is connected directly to output port 'awaddr[4]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[3]' is connected directly to output port 'awaddr[3]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[2]' is connected directly to output port 'awaddr[2]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[1]' is connected directly to output port 'awaddr[1]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_addr[0]' is connected directly to output port 'awaddr[0]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[63]' is connected directly to output port 'wdata[63]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[62]' is connected directly to output port 'wdata[62]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[61]' is connected directly to output port 'wdata[61]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[60]' is connected directly to output port 'wdata[60]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[59]' is connected directly to output port 'wdata[59]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[58]' is connected directly to output port 'wdata[58]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[57]' is connected directly to output port 'wdata[57]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[56]' is connected directly to output port 'wdata[56]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[55]' is connected directly to output port 'wdata[55]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[54]' is connected directly to output port 'wdata[54]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[53]' is connected directly to output port 'wdata[53]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[52]' is connected directly to output port 'wdata[52]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[51]' is connected directly to output port 'wdata[51]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[50]' is connected directly to output port 'wdata[50]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[49]' is connected directly to output port 'wdata[49]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[48]' is connected directly to output port 'wdata[48]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[47]' is connected directly to output port 'wdata[47]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[46]' is connected directly to output port 'wdata[46]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[45]' is connected directly to output port 'wdata[45]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[44]' is connected directly to output port 'wdata[44]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[43]' is connected directly to output port 'wdata[43]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[42]' is connected directly to output port 'wdata[42]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[41]' is connected directly to output port 'wdata[41]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[40]' is connected directly to output port 'wdata[40]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[39]' is connected directly to output port 'wdata[39]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[38]' is connected directly to output port 'wdata[38]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[37]' is connected directly to output port 'wdata[37]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[36]' is connected directly to output port 'wdata[36]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[35]' is connected directly to output port 'wdata[35]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[34]' is connected directly to output port 'wdata[34]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[33]' is connected directly to output port 'wdata[33]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[32]' is connected directly to output port 'wdata[32]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[31]' is connected directly to output port 'wdata[31]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[30]' is connected directly to output port 'wdata[30]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[29]' is connected directly to output port 'wdata[29]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[28]' is connected directly to output port 'wdata[28]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[27]' is connected directly to output port 'wdata[27]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[26]' is connected directly to output port 'wdata[26]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[25]' is connected directly to output port 'wdata[25]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[24]' is connected directly to output port 'wdata[24]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[23]' is connected directly to output port 'wdata[23]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[22]' is connected directly to output port 'wdata[22]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[21]' is connected directly to output port 'wdata[21]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[20]' is connected directly to output port 'wdata[20]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[19]' is connected directly to output port 'wdata[19]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[18]' is connected directly to output port 'wdata[18]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[17]' is connected directly to output port 'wdata[17]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[16]' is connected directly to output port 'wdata[16]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[15]' is connected directly to output port 'wdata[15]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[14]' is connected directly to output port 'wdata[14]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[13]' is connected directly to output port 'wdata[13]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[12]' is connected directly to output port 'wdata[12]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[11]' is connected directly to output port 'wdata[11]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[10]' is connected directly to output port 'wdata[10]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[9]' is connected directly to output port 'wdata[9]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[8]' is connected directly to output port 'wdata[8]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[7]' is connected directly to output port 'wdata[7]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[6]' is connected directly to output port 'wdata[6]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[5]' is connected directly to output port 'wdata[5]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[4]' is connected directly to output port 'wdata[4]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[3]' is connected directly to output port 'wdata[3]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[2]' is connected directly to output port 'wdata[2]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[1]' is connected directly to output port 'wdata[1]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wdata[0]' is connected directly to output port 'wdata[0]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wmask[7]' is connected directly to output port 'wstrb[7]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wmask[6]' is connected directly to output port 'wstrb[6]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wmask[5]' is connected directly to output port 'wstrb[5]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wmask[4]' is connected directly to output port 'wstrb[4]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wmask[3]' is connected directly to output port 'wstrb[3]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wmask[2]' is connected directly to output port 'wstrb[2]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wmask[1]' is connected directly to output port 'wstrb[1]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_wmask[0]' is connected directly to output port 'wstrb[0]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_rw_size[2]' is connected directly to output port 'awsize[2]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_rw_size[1]' is connected directly to output port 'awsize[1]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'dram_rw_size[0]' is connected directly to output port 'awsize[0]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[63]' is connected directly to output port 'dram_rdata[63]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[62]' is connected directly to output port 'dram_rdata[62]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[61]' is connected directly to output port 'dram_rdata[61]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[60]' is connected directly to output port 'dram_rdata[60]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[59]' is connected directly to output port 'dram_rdata[59]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[58]' is connected directly to output port 'dram_rdata[58]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[57]' is connected directly to output port 'dram_rdata[57]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[56]' is connected directly to output port 'dram_rdata[56]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[55]' is connected directly to output port 'dram_rdata[55]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[54]' is connected directly to output port 'dram_rdata[54]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[53]' is connected directly to output port 'dram_rdata[53]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[52]' is connected directly to output port 'dram_rdata[52]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[51]' is connected directly to output port 'dram_rdata[51]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[50]' is connected directly to output port 'dram_rdata[50]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[49]' is connected directly to output port 'dram_rdata[49]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[48]' is connected directly to output port 'dram_rdata[48]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[47]' is connected directly to output port 'dram_rdata[47]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[46]' is connected directly to output port 'dram_rdata[46]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[45]' is connected directly to output port 'dram_rdata[45]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[44]' is connected directly to output port 'dram_rdata[44]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[43]' is connected directly to output port 'dram_rdata[43]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[42]' is connected directly to output port 'dram_rdata[42]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[41]' is connected directly to output port 'dram_rdata[41]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[40]' is connected directly to output port 'dram_rdata[40]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[39]' is connected directly to output port 'dram_rdata[39]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[38]' is connected directly to output port 'dram_rdata[38]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[37]' is connected directly to output port 'dram_rdata[37]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[36]' is connected directly to output port 'dram_rdata[36]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[35]' is connected directly to output port 'dram_rdata[35]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[34]' is connected directly to output port 'dram_rdata[34]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[33]' is connected directly to output port 'dram_rdata[33]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[32]' is connected directly to output port 'dram_rdata[32]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[31]' is connected directly to output port 'dram_rdata[31]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[30]' is connected directly to output port 'dram_rdata[30]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[29]' is connected directly to output port 'dram_rdata[29]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[28]' is connected directly to output port 'dram_rdata[28]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[27]' is connected directly to output port 'dram_rdata[27]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[26]' is connected directly to output port 'dram_rdata[26]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[25]' is connected directly to output port 'dram_rdata[25]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[24]' is connected directly to output port 'dram_rdata[24]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[23]' is connected directly to output port 'dram_rdata[23]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[22]' is connected directly to output port 'dram_rdata[22]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[21]' is connected directly to output port 'dram_rdata[21]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[20]' is connected directly to output port 'dram_rdata[20]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[19]' is connected directly to output port 'dram_rdata[19]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[18]' is connected directly to output port 'dram_rdata[18]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[17]' is connected directly to output port 'dram_rdata[17]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[16]' is connected directly to output port 'dram_rdata[16]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[15]' is connected directly to output port 'dram_rdata[15]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[14]' is connected directly to output port 'dram_rdata[14]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[13]' is connected directly to output port 'dram_rdata[13]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[12]' is connected directly to output port 'dram_rdata[12]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[11]' is connected directly to output port 'dram_rdata[11]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[10]' is connected directly to output port 'dram_rdata[10]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[9]' is connected directly to output port 'dram_rdata[9]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[8]' is connected directly to output port 'dram_rdata[8]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[7]' is connected directly to output port 'dram_rdata[7]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[6]' is connected directly to output port 'dram_rdata[6]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[5]' is connected directly to output port 'dram_rdata[5]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[4]' is connected directly to output port 'dram_rdata[4]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[3]' is connected directly to output port 'dram_rdata[3]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[2]' is connected directly to output port 'dram_rdata[2]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[1]' is connected directly to output port 'dram_rdata[1]'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', input port 'rdata[0]' is connected directly to output port 'dram_rdata[0]'. (LINT-29)
Warning: In design 'ysyx_210413_ctrl', input port 'stall_3_2_1_flag_i' is connected directly to output port 'stall_o[1]'. (LINT-29)
Warning: In design 'ysyx_210413_ctrl', input port 'stall_3_2_1_flag_i' is connected directly to output port 'stall_o[2]'. (LINT-29)
Warning: In design 'ysyx_210413_ctrl', input port 'csr_transfer_flag_i' is connected directly to output port 'flush_o[1]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[31]' is connected directly to output port 'inst[31]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[30]' is connected directly to output port 'inst[30]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[29]' is connected directly to output port 'inst[29]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[28]' is connected directly to output port 'inst[28]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[27]' is connected directly to output port 'inst[27]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[26]' is connected directly to output port 'inst[26]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[25]' is connected directly to output port 'inst[25]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[24]' is connected directly to output port 'inst[24]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[23]' is connected directly to output port 'inst[23]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[22]' is connected directly to output port 'inst[22]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[21]' is connected directly to output port 'inst[21]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[20]' is connected directly to output port 'inst[20]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[19]' is connected directly to output port 'inst[19]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[18]' is connected directly to output port 'inst[18]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[17]' is connected directly to output port 'inst[17]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[16]' is connected directly to output port 'inst[16]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[15]' is connected directly to output port 'inst[15]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[14]' is connected directly to output port 'inst[14]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[13]' is connected directly to output port 'inst[13]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[12]' is connected directly to output port 'inst[12]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[11]' is connected directly to output port 'inst[11]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[10]' is connected directly to output port 'inst[10]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[9]' is connected directly to output port 'inst[9]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[8]' is connected directly to output port 'inst[8]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[7]' is connected directly to output port 'inst[7]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[6]' is connected directly to output port 'inst[6]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[5]' is connected directly to output port 'inst[5]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[4]' is connected directly to output port 'inst[4]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[3]' is connected directly to output port 'inst[3]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[2]' is connected directly to output port 'inst[2]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[1]' is connected directly to output port 'inst[1]'. (LINT-29)
Warning: In design 'ysyx_210413_if_stage', input port 'iram_rdata[0]' is connected directly to output port 'inst[0]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[31]' is connected directly to output port 'inst_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[30]' is connected directly to output port 'inst_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[29]' is connected directly to output port 'inst_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[28]' is connected directly to output port 'inst_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[27]' is connected directly to output port 'inst_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[26]' is connected directly to output port 'inst_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[25]' is connected directly to output port 'inst_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[24]' is connected directly to output port 'inst_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[23]' is connected directly to output port 'inst_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[22]' is connected directly to output port 'inst_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[21]' is connected directly to output port 'inst_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[20]' is connected directly to output port 'inst_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[19]' is connected directly to output port 'inst_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[18]' is connected directly to output port 'inst_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[17]' is connected directly to output port 'inst_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[16]' is connected directly to output port 'inst_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[15]' is connected directly to output port 'inst_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[14]' is connected directly to output port 'inst_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[13]' is connected directly to output port 'inst_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[12]' is connected directly to output port 'inst_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[11]' is connected directly to output port 'inst_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[10]' is connected directly to output port 'inst_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[9]' is connected directly to output port 'inst_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[8]' is connected directly to output port 'inst_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[7]' is connected directly to output port 'inst_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[6]' is connected directly to output port 'inst_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[5]' is connected directly to output port 'inst_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[4]' is connected directly to output port 'inst_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[3]' is connected directly to output port 'inst_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[2]' is connected directly to output port 'inst_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[1]' is connected directly to output port 'inst_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_addr_i[0]' is connected directly to output port 'inst_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[31]' is connected directly to output port 'inst_o[31]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[30]' is connected directly to output port 'inst_o[30]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[29]' is connected directly to output port 'inst_o[29]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[28]' is connected directly to output port 'inst_o[28]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[27]' is connected directly to output port 'inst_o[27]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[26]' is connected directly to output port 'inst_o[26]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[25]' is connected directly to output port 'inst_o[25]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[24]' is connected directly to output port 'inst_o[24]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[23]' is connected directly to output port 'inst_o[23]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[22]' is connected directly to output port 'inst_o[22]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[21]' is connected directly to output port 'inst_o[21]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[20]' is connected directly to output port 'inst_o[20]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[19]' is connected directly to output port 'inst_o[19]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[18]' is connected directly to output port 'inst_o[18]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[17]' is connected directly to output port 'inst_o[17]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[16]' is connected directly to output port 'inst_o[16]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[15]' is connected directly to output port 'inst_o[15]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[14]' is connected directly to output port 'inst_o[14]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[13]' is connected directly to output port 'inst_o[13]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[12]' is connected directly to output port 'inst_o[12]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[11]' is connected directly to output port 'inst_o[11]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[10]' is connected directly to output port 'inst_o[10]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[9]' is connected directly to output port 'inst_o[9]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[8]' is connected directly to output port 'inst_o[8]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[7]' is connected directly to output port 'inst_o[7]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[6]' is connected directly to output port 'inst_o[6]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[5]' is connected directly to output port 'inst_o[5]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[4]' is connected directly to output port 'inst_o[4]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[3]' is connected directly to output port 'inst_o[3]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[2]' is connected directly to output port 'inst_o[2]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[1]' is connected directly to output port 'inst_o[1]'. (LINT-29)
Warning: In design 'ysyx_210413_id_stage', input port 'inst_i[0]' is connected directly to output port 'inst_o[0]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[31]' is connected directly to output port 'inst_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[30]' is connected directly to output port 'inst_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[29]' is connected directly to output port 'inst_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[28]' is connected directly to output port 'inst_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[27]' is connected directly to output port 'inst_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[26]' is connected directly to output port 'inst_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[25]' is connected directly to output port 'inst_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[24]' is connected directly to output port 'inst_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[23]' is connected directly to output port 'inst_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[22]' is connected directly to output port 'inst_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[21]' is connected directly to output port 'inst_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[20]' is connected directly to output port 'inst_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[19]' is connected directly to output port 'inst_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[18]' is connected directly to output port 'inst_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[17]' is connected directly to output port 'inst_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[16]' is connected directly to output port 'inst_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[15]' is connected directly to output port 'inst_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[14]' is connected directly to output port 'inst_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[13]' is connected directly to output port 'inst_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[12]' is connected directly to output port 'inst_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[11]' is connected directly to output port 'inst_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[10]' is connected directly to output port 'inst_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[9]' is connected directly to output port 'inst_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[8]' is connected directly to output port 'inst_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[7]' is connected directly to output port 'inst_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[6]' is connected directly to output port 'inst_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[5]' is connected directly to output port 'inst_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[4]' is connected directly to output port 'inst_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[3]' is connected directly to output port 'inst_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[2]' is connected directly to output port 'inst_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[1]' is connected directly to output port 'inst_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_addr_i[0]' is connected directly to output port 'inst_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[31]' is connected directly to output port 'inst_o[31]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[30]' is connected directly to output port 'inst_o[30]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[29]' is connected directly to output port 'inst_o[29]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[28]' is connected directly to output port 'inst_o[28]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[27]' is connected directly to output port 'inst_o[27]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[26]' is connected directly to output port 'inst_o[26]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[25]' is connected directly to output port 'inst_o[25]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[24]' is connected directly to output port 'inst_o[24]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[23]' is connected directly to output port 'inst_o[23]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[22]' is connected directly to output port 'inst_o[22]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[21]' is connected directly to output port 'inst_o[21]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[20]' is connected directly to output port 'inst_o[20]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[19]' is connected directly to output port 'inst_o[19]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[18]' is connected directly to output port 'inst_o[18]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[17]' is connected directly to output port 'inst_o[17]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[16]' is connected directly to output port 'inst_o[16]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[15]' is connected directly to output port 'inst_o[15]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[14]' is connected directly to output port 'inst_o[14]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[13]' is connected directly to output port 'inst_o[13]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[12]' is connected directly to output port 'inst_o[12]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[11]' is connected directly to output port 'inst_o[11]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[10]' is connected directly to output port 'inst_o[10]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[9]' is connected directly to output port 'inst_o[9]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[8]' is connected directly to output port 'inst_o[8]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[7]' is connected directly to output port 'inst_o[7]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[6]' is connected directly to output port 'inst_o[6]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[5]' is connected directly to output port 'inst_o[5]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[4]' is connected directly to output port 'inst_o[4]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[3]' is connected directly to output port 'inst_o[3]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[2]' is connected directly to output port 'inst_o[2]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[1]' is connected directly to output port 'inst_o[1]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'inst_i[0]' is connected directly to output port 'inst_o[0]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'rd_w_ena_i' is connected directly to output port 'rd_w_ena_o'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'rd_w_addr_i[4]' is connected directly to output port 'rd_w_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'rd_w_addr_i[3]' is connected directly to output port 'rd_w_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'rd_w_addr_i[2]' is connected directly to output port 'rd_w_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'rd_w_addr_i[1]' is connected directly to output port 'rd_w_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'rd_w_addr_i[0]' is connected directly to output port 'rd_w_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'csr_w_ena_i' is connected directly to output port 'csr_w_ena_o'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'csr_w_addr_i[11]' is connected directly to output port 'csr_w_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'csr_w_addr_i[10]' is connected directly to output port 'csr_w_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'csr_w_addr_i[9]' is connected directly to output port 'csr_w_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'csr_w_addr_i[8]' is connected directly to output port 'csr_w_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'csr_w_addr_i[7]' is connected directly to output port 'csr_w_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'csr_w_addr_i[6]' is connected directly to output port 'csr_w_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'csr_w_addr_i[5]' is connected directly to output port 'csr_w_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'csr_w_addr_i[4]' is connected directly to output port 'csr_w_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'csr_w_addr_i[3]' is connected directly to output port 'csr_w_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'csr_w_addr_i[2]' is connected directly to output port 'csr_w_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'csr_w_addr_i[1]' is connected directly to output port 'csr_w_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'csr_w_addr_i[0]' is connected directly to output port 'csr_w_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[63]' is connected directly to output port 'mem_w_data_o[63]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[62]' is connected directly to output port 'mem_w_data_o[62]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[61]' is connected directly to output port 'mem_w_data_o[61]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[60]' is connected directly to output port 'mem_w_data_o[60]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[59]' is connected directly to output port 'mem_w_data_o[59]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[58]' is connected directly to output port 'mem_w_data_o[58]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[57]' is connected directly to output port 'mem_w_data_o[57]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[56]' is connected directly to output port 'mem_w_data_o[56]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[55]' is connected directly to output port 'mem_w_data_o[55]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[54]' is connected directly to output port 'mem_w_data_o[54]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[53]' is connected directly to output port 'mem_w_data_o[53]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[52]' is connected directly to output port 'mem_w_data_o[52]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[51]' is connected directly to output port 'mem_w_data_o[51]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[50]' is connected directly to output port 'mem_w_data_o[50]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[49]' is connected directly to output port 'mem_w_data_o[49]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[48]' is connected directly to output port 'mem_w_data_o[48]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[47]' is connected directly to output port 'mem_w_data_o[47]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[46]' is connected directly to output port 'mem_w_data_o[46]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[45]' is connected directly to output port 'mem_w_data_o[45]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[44]' is connected directly to output port 'mem_w_data_o[44]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[43]' is connected directly to output port 'mem_w_data_o[43]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[42]' is connected directly to output port 'mem_w_data_o[42]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[41]' is connected directly to output port 'mem_w_data_o[41]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[40]' is connected directly to output port 'mem_w_data_o[40]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[39]' is connected directly to output port 'mem_w_data_o[39]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[38]' is connected directly to output port 'mem_w_data_o[38]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[37]' is connected directly to output port 'mem_w_data_o[37]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[36]' is connected directly to output port 'mem_w_data_o[36]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[35]' is connected directly to output port 'mem_w_data_o[35]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[34]' is connected directly to output port 'mem_w_data_o[34]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[33]' is connected directly to output port 'mem_w_data_o[33]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[32]' is connected directly to output port 'mem_w_data_o[32]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[31]' is connected directly to output port 'mem_w_data_o[31]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[30]' is connected directly to output port 'mem_w_data_o[30]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[29]' is connected directly to output port 'mem_w_data_o[29]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[28]' is connected directly to output port 'mem_w_data_o[28]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[27]' is connected directly to output port 'mem_w_data_o[27]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[26]' is connected directly to output port 'mem_w_data_o[26]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[25]' is connected directly to output port 'mem_w_data_o[25]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[24]' is connected directly to output port 'mem_w_data_o[24]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[23]' is connected directly to output port 'mem_w_data_o[23]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[22]' is connected directly to output port 'mem_w_data_o[22]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[21]' is connected directly to output port 'mem_w_data_o[21]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[20]' is connected directly to output port 'mem_w_data_o[20]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[19]' is connected directly to output port 'mem_w_data_o[19]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[18]' is connected directly to output port 'mem_w_data_o[18]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[17]' is connected directly to output port 'mem_w_data_o[17]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[16]' is connected directly to output port 'mem_w_data_o[16]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[15]' is connected directly to output port 'mem_w_data_o[15]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[14]' is connected directly to output port 'mem_w_data_o[14]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[13]' is connected directly to output port 'mem_w_data_o[13]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[12]' is connected directly to output port 'mem_w_data_o[12]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[11]' is connected directly to output port 'mem_w_data_o[11]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[10]' is connected directly to output port 'mem_w_data_o[10]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[9]' is connected directly to output port 'mem_w_data_o[9]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[8]' is connected directly to output port 'mem_w_data_o[8]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[7]' is connected directly to output port 'mem_w_data_o[7]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[6]' is connected directly to output port 'mem_w_data_o[6]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[5]' is connected directly to output port 'mem_w_data_o[5]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[4]' is connected directly to output port 'mem_w_data_o[4]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[3]' is connected directly to output port 'mem_w_data_o[3]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[2]' is connected directly to output port 'mem_w_data_o[2]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[1]' is connected directly to output port 'mem_w_data_o[1]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'op3_i[0]' is connected directly to output port 'mem_w_data_o[0]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'mem_load_en_i' is connected directly to output port 'mem_load_en_o'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'mem_store_en_i' is connected directly to output port 'mem_store_en_o'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'mem_sel_i[3]' is connected directly to output port 'mem_sel_o[3]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'mem_sel_i[2]' is connected directly to output port 'mem_sel_o[2]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'mem_sel_i[1]' is connected directly to output port 'mem_sel_o[1]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'mem_sel_i[0]' is connected directly to output port 'mem_sel_o[0]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[63]' is connected directly to output port 'exception_type_o[63]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[62]' is connected directly to output port 'exception_type_o[62]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[61]' is connected directly to output port 'exception_type_o[61]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[60]' is connected directly to output port 'exception_type_o[60]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[59]' is connected directly to output port 'exception_type_o[59]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[58]' is connected directly to output port 'exception_type_o[58]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[57]' is connected directly to output port 'exception_type_o[57]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[56]' is connected directly to output port 'exception_type_o[56]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[55]' is connected directly to output port 'exception_type_o[55]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[54]' is connected directly to output port 'exception_type_o[54]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[53]' is connected directly to output port 'exception_type_o[53]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[52]' is connected directly to output port 'exception_type_o[52]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[51]' is connected directly to output port 'exception_type_o[51]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[50]' is connected directly to output port 'exception_type_o[50]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[49]' is connected directly to output port 'exception_type_o[49]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[48]' is connected directly to output port 'exception_type_o[48]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[47]' is connected directly to output port 'exception_type_o[47]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[46]' is connected directly to output port 'exception_type_o[46]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[45]' is connected directly to output port 'exception_type_o[45]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[44]' is connected directly to output port 'exception_type_o[44]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[43]' is connected directly to output port 'exception_type_o[43]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[42]' is connected directly to output port 'exception_type_o[42]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[41]' is connected directly to output port 'exception_type_o[41]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[40]' is connected directly to output port 'exception_type_o[40]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[39]' is connected directly to output port 'exception_type_o[39]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[38]' is connected directly to output port 'exception_type_o[38]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[37]' is connected directly to output port 'exception_type_o[37]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[36]' is connected directly to output port 'exception_type_o[36]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[35]' is connected directly to output port 'exception_type_o[35]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[34]' is connected directly to output port 'exception_type_o[34]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[33]' is connected directly to output port 'exception_type_o[33]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[32]' is connected directly to output port 'exception_type_o[32]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[31]' is connected directly to output port 'exception_type_o[31]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[30]' is connected directly to output port 'exception_type_o[30]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[29]' is connected directly to output port 'exception_type_o[29]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[28]' is connected directly to output port 'exception_type_o[28]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[27]' is connected directly to output port 'exception_type_o[27]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[26]' is connected directly to output port 'exception_type_o[26]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[25]' is connected directly to output port 'exception_type_o[25]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[24]' is connected directly to output port 'exception_type_o[24]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[23]' is connected directly to output port 'exception_type_o[23]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[22]' is connected directly to output port 'exception_type_o[22]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[21]' is connected directly to output port 'exception_type_o[21]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[20]' is connected directly to output port 'exception_type_o[20]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[19]' is connected directly to output port 'exception_type_o[19]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[18]' is connected directly to output port 'exception_type_o[18]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[17]' is connected directly to output port 'exception_type_o[17]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[16]' is connected directly to output port 'exception_type_o[16]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[15]' is connected directly to output port 'exception_type_o[15]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[14]' is connected directly to output port 'exception_type_o[14]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[13]' is connected directly to output port 'exception_type_o[13]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[12]' is connected directly to output port 'exception_type_o[12]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[11]' is connected directly to output port 'exception_type_o[11]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[10]' is connected directly to output port 'exception_type_o[10]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[9]' is connected directly to output port 'exception_type_o[9]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[8]' is connected directly to output port 'exception_type_o[8]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[7]' is connected directly to output port 'exception_type_o[7]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[6]' is connected directly to output port 'exception_type_o[6]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[5]' is connected directly to output port 'exception_type_o[5]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[4]' is connected directly to output port 'exception_type_o[4]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[3]' is connected directly to output port 'exception_type_o[3]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[2]' is connected directly to output port 'exception_type_o[2]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[1]' is connected directly to output port 'exception_type_o[1]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'exception_type_i[0]' is connected directly to output port 'exception_type_o[0]'. (LINT-29)
Warning: In design 'ysyx_210413_exe_stage', input port 'valid_i' is connected directly to output port 'valid_o'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[31]' is connected directly to output port 'inst_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[30]' is connected directly to output port 'inst_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[29]' is connected directly to output port 'inst_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[28]' is connected directly to output port 'inst_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[27]' is connected directly to output port 'inst_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[26]' is connected directly to output port 'inst_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[25]' is connected directly to output port 'inst_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[24]' is connected directly to output port 'inst_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[23]' is connected directly to output port 'inst_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[22]' is connected directly to output port 'inst_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[21]' is connected directly to output port 'inst_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[20]' is connected directly to output port 'inst_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[19]' is connected directly to output port 'inst_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[18]' is connected directly to output port 'inst_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[17]' is connected directly to output port 'inst_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[16]' is connected directly to output port 'inst_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[15]' is connected directly to output port 'inst_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[14]' is connected directly to output port 'inst_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[13]' is connected directly to output port 'inst_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[12]' is connected directly to output port 'inst_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[11]' is connected directly to output port 'inst_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[10]' is connected directly to output port 'inst_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[9]' is connected directly to output port 'inst_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[8]' is connected directly to output port 'inst_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[7]' is connected directly to output port 'inst_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[6]' is connected directly to output port 'inst_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[5]' is connected directly to output port 'inst_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[4]' is connected directly to output port 'inst_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[3]' is connected directly to output port 'inst_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[2]' is connected directly to output port 'inst_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[1]' is connected directly to output port 'inst_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_addr_i[0]' is connected directly to output port 'inst_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[31]' is connected directly to output port 'inst_o[31]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[30]' is connected directly to output port 'inst_o[30]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[29]' is connected directly to output port 'inst_o[29]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[28]' is connected directly to output port 'inst_o[28]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[27]' is connected directly to output port 'inst_o[27]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[26]' is connected directly to output port 'inst_o[26]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[25]' is connected directly to output port 'inst_o[25]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[24]' is connected directly to output port 'inst_o[24]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[23]' is connected directly to output port 'inst_o[23]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[22]' is connected directly to output port 'inst_o[22]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[21]' is connected directly to output port 'inst_o[21]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[20]' is connected directly to output port 'inst_o[20]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[19]' is connected directly to output port 'inst_o[19]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[18]' is connected directly to output port 'inst_o[18]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[17]' is connected directly to output port 'inst_o[17]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[16]' is connected directly to output port 'inst_o[16]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[15]' is connected directly to output port 'inst_o[15]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[14]' is connected directly to output port 'inst_o[14]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[13]' is connected directly to output port 'inst_o[13]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[12]' is connected directly to output port 'inst_o[12]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[11]' is connected directly to output port 'inst_o[11]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[10]' is connected directly to output port 'inst_o[10]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[9]' is connected directly to output port 'inst_o[9]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[8]' is connected directly to output port 'inst_o[8]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[7]' is connected directly to output port 'inst_o[7]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[6]' is connected directly to output port 'inst_o[6]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[5]' is connected directly to output port 'inst_o[5]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[4]' is connected directly to output port 'inst_o[4]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[3]' is connected directly to output port 'inst_o[3]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[2]' is connected directly to output port 'inst_o[2]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[1]' is connected directly to output port 'inst_o[1]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'inst_i[0]' is connected directly to output port 'inst_o[0]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'rd_w_ena_i' is connected directly to output port 'rd_w_ena_o'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'rd_w_addr_i[4]' is connected directly to output port 'rd_w_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'rd_w_addr_i[3]' is connected directly to output port 'rd_w_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'rd_w_addr_i[2]' is connected directly to output port 'rd_w_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'rd_w_addr_i[1]' is connected directly to output port 'rd_w_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'rd_w_addr_i[0]' is connected directly to output port 'rd_w_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_ena_i' is connected directly to output port 'csr_w_ena_o'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_addr_i[11]' is connected directly to output port 'csr_w_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_addr_i[10]' is connected directly to output port 'csr_w_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_addr_i[9]' is connected directly to output port 'csr_w_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_addr_i[8]' is connected directly to output port 'csr_w_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_addr_i[7]' is connected directly to output port 'csr_w_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_addr_i[6]' is connected directly to output port 'csr_w_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_addr_i[5]' is connected directly to output port 'csr_w_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_addr_i[4]' is connected directly to output port 'csr_w_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_addr_i[3]' is connected directly to output port 'csr_w_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_addr_i[2]' is connected directly to output port 'csr_w_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_addr_i[1]' is connected directly to output port 'csr_w_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_addr_i[0]' is connected directly to output port 'csr_w_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[63]' is connected directly to output port 'csr_w_data_o[63]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[62]' is connected directly to output port 'csr_w_data_o[62]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[61]' is connected directly to output port 'csr_w_data_o[61]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[60]' is connected directly to output port 'csr_w_data_o[60]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[59]' is connected directly to output port 'csr_w_data_o[59]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[58]' is connected directly to output port 'csr_w_data_o[58]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[57]' is connected directly to output port 'csr_w_data_o[57]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[56]' is connected directly to output port 'csr_w_data_o[56]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[55]' is connected directly to output port 'csr_w_data_o[55]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[54]' is connected directly to output port 'csr_w_data_o[54]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[53]' is connected directly to output port 'csr_w_data_o[53]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[52]' is connected directly to output port 'csr_w_data_o[52]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[51]' is connected directly to output port 'csr_w_data_o[51]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[50]' is connected directly to output port 'csr_w_data_o[50]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[49]' is connected directly to output port 'csr_w_data_o[49]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[48]' is connected directly to output port 'csr_w_data_o[48]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[47]' is connected directly to output port 'csr_w_data_o[47]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[46]' is connected directly to output port 'csr_w_data_o[46]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[45]' is connected directly to output port 'csr_w_data_o[45]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[44]' is connected directly to output port 'csr_w_data_o[44]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[43]' is connected directly to output port 'csr_w_data_o[43]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[42]' is connected directly to output port 'csr_w_data_o[42]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[41]' is connected directly to output port 'csr_w_data_o[41]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[40]' is connected directly to output port 'csr_w_data_o[40]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[39]' is connected directly to output port 'csr_w_data_o[39]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[38]' is connected directly to output port 'csr_w_data_o[38]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[37]' is connected directly to output port 'csr_w_data_o[37]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[36]' is connected directly to output port 'csr_w_data_o[36]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[35]' is connected directly to output port 'csr_w_data_o[35]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[34]' is connected directly to output port 'csr_w_data_o[34]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[33]' is connected directly to output port 'csr_w_data_o[33]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[32]' is connected directly to output port 'csr_w_data_o[32]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[31]' is connected directly to output port 'csr_w_data_o[31]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[30]' is connected directly to output port 'csr_w_data_o[30]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[29]' is connected directly to output port 'csr_w_data_o[29]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[28]' is connected directly to output port 'csr_w_data_o[28]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[27]' is connected directly to output port 'csr_w_data_o[27]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[26]' is connected directly to output port 'csr_w_data_o[26]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[25]' is connected directly to output port 'csr_w_data_o[25]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[24]' is connected directly to output port 'csr_w_data_o[24]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[23]' is connected directly to output port 'csr_w_data_o[23]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[22]' is connected directly to output port 'csr_w_data_o[22]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[21]' is connected directly to output port 'csr_w_data_o[21]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[20]' is connected directly to output port 'csr_w_data_o[20]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[19]' is connected directly to output port 'csr_w_data_o[19]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[18]' is connected directly to output port 'csr_w_data_o[18]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[17]' is connected directly to output port 'csr_w_data_o[17]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[16]' is connected directly to output port 'csr_w_data_o[16]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[15]' is connected directly to output port 'csr_w_data_o[15]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[14]' is connected directly to output port 'csr_w_data_o[14]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[13]' is connected directly to output port 'csr_w_data_o[13]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[12]' is connected directly to output port 'csr_w_data_o[12]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[11]' is connected directly to output port 'csr_w_data_o[11]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[10]' is connected directly to output port 'csr_w_data_o[10]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[9]' is connected directly to output port 'csr_w_data_o[9]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[8]' is connected directly to output port 'csr_w_data_o[8]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[7]' is connected directly to output port 'csr_w_data_o[7]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[6]' is connected directly to output port 'csr_w_data_o[6]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[5]' is connected directly to output port 'csr_w_data_o[5]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[4]' is connected directly to output port 'csr_w_data_o[4]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[3]' is connected directly to output port 'csr_w_data_o[3]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[2]' is connected directly to output port 'csr_w_data_o[2]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[1]' is connected directly to output port 'csr_w_data_o[1]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'csr_w_data_i[0]' is connected directly to output port 'csr_w_data_o[0]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[31]' is connected directly to output port 'dram_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[30]' is connected directly to output port 'dram_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[29]' is connected directly to output port 'dram_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[28]' is connected directly to output port 'dram_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[27]' is connected directly to output port 'dram_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[26]' is connected directly to output port 'dram_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[25]' is connected directly to output port 'dram_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[24]' is connected directly to output port 'dram_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[23]' is connected directly to output port 'dram_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[22]' is connected directly to output port 'dram_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[21]' is connected directly to output port 'dram_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[20]' is connected directly to output port 'dram_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[19]' is connected directly to output port 'dram_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[18]' is connected directly to output port 'dram_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[17]' is connected directly to output port 'dram_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[16]' is connected directly to output port 'dram_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[15]' is connected directly to output port 'dram_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[14]' is connected directly to output port 'dram_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[13]' is connected directly to output port 'dram_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[12]' is connected directly to output port 'dram_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[11]' is connected directly to output port 'dram_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[10]' is connected directly to output port 'dram_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[9]' is connected directly to output port 'dram_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[8]' is connected directly to output port 'dram_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[7]' is connected directly to output port 'dram_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[6]' is connected directly to output port 'dram_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[5]' is connected directly to output port 'dram_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[4]' is connected directly to output port 'dram_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[3]' is connected directly to output port 'dram_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[2]' is connected directly to output port 'dram_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[1]' is connected directly to output port 'dram_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_addr_i[0]' is connected directly to output port 'dram_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'mem_store_en_i' is connected directly to output port 'dram_w_en_o'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[63]' is connected directly to output port 'exception_type_o[63]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[62]' is connected directly to output port 'exception_type_o[62]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[61]' is connected directly to output port 'exception_type_o[61]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[60]' is connected directly to output port 'exception_type_o[60]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[59]' is connected directly to output port 'exception_type_o[59]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[58]' is connected directly to output port 'exception_type_o[58]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[57]' is connected directly to output port 'exception_type_o[57]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[56]' is connected directly to output port 'exception_type_o[56]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[55]' is connected directly to output port 'exception_type_o[55]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[54]' is connected directly to output port 'exception_type_o[54]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[53]' is connected directly to output port 'exception_type_o[53]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[52]' is connected directly to output port 'exception_type_o[52]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[51]' is connected directly to output port 'exception_type_o[51]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[50]' is connected directly to output port 'exception_type_o[50]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[49]' is connected directly to output port 'exception_type_o[49]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[48]' is connected directly to output port 'exception_type_o[48]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[47]' is connected directly to output port 'exception_type_o[47]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[46]' is connected directly to output port 'exception_type_o[46]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[45]' is connected directly to output port 'exception_type_o[45]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[44]' is connected directly to output port 'exception_type_o[44]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[43]' is connected directly to output port 'exception_type_o[43]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[42]' is connected directly to output port 'exception_type_o[42]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[41]' is connected directly to output port 'exception_type_o[41]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[40]' is connected directly to output port 'exception_type_o[40]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[39]' is connected directly to output port 'exception_type_o[39]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[38]' is connected directly to output port 'exception_type_o[38]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[37]' is connected directly to output port 'exception_type_o[37]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[36]' is connected directly to output port 'exception_type_o[36]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[35]' is connected directly to output port 'exception_type_o[35]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[34]' is connected directly to output port 'exception_type_o[34]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[33]' is connected directly to output port 'exception_type_o[33]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[32]' is connected directly to output port 'exception_type_o[32]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[31]' is connected directly to output port 'exception_type_o[31]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[30]' is connected directly to output port 'exception_type_o[30]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[29]' is connected directly to output port 'exception_type_o[29]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[28]' is connected directly to output port 'exception_type_o[28]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[27]' is connected directly to output port 'exception_type_o[27]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[26]' is connected directly to output port 'exception_type_o[26]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[25]' is connected directly to output port 'exception_type_o[25]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[24]' is connected directly to output port 'exception_type_o[24]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[23]' is connected directly to output port 'exception_type_o[23]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[22]' is connected directly to output port 'exception_type_o[22]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[21]' is connected directly to output port 'exception_type_o[21]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[20]' is connected directly to output port 'exception_type_o[20]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[19]' is connected directly to output port 'exception_type_o[19]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[18]' is connected directly to output port 'exception_type_o[18]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[17]' is connected directly to output port 'exception_type_o[17]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[16]' is connected directly to output port 'exception_type_o[16]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[15]' is connected directly to output port 'exception_type_o[15]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[14]' is connected directly to output port 'exception_type_o[14]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[13]' is connected directly to output port 'exception_type_o[13]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[12]' is connected directly to output port 'exception_type_o[12]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[11]' is connected directly to output port 'exception_type_o[11]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[10]' is connected directly to output port 'exception_type_o[10]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[9]' is connected directly to output port 'exception_type_o[9]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[8]' is connected directly to output port 'exception_type_o[8]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[7]' is connected directly to output port 'exception_type_o[7]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[6]' is connected directly to output port 'exception_type_o[6]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[5]' is connected directly to output port 'exception_type_o[5]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[4]' is connected directly to output port 'exception_type_o[4]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[3]' is connected directly to output port 'exception_type_o[3]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[2]' is connected directly to output port 'exception_type_o[2]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[1]' is connected directly to output port 'exception_type_o[1]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'exception_type_i[0]' is connected directly to output port 'exception_type_o[0]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_stage', input port 'valid_i' is connected directly to output port 'valid_o'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[31]' is connected directly to output port 'inst_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[30]' is connected directly to output port 'inst_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[29]' is connected directly to output port 'inst_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[28]' is connected directly to output port 'inst_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[27]' is connected directly to output port 'inst_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[26]' is connected directly to output port 'inst_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[25]' is connected directly to output port 'inst_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[24]' is connected directly to output port 'inst_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[23]' is connected directly to output port 'inst_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[22]' is connected directly to output port 'inst_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[21]' is connected directly to output port 'inst_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[20]' is connected directly to output port 'inst_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[19]' is connected directly to output port 'inst_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[18]' is connected directly to output port 'inst_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[17]' is connected directly to output port 'inst_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[16]' is connected directly to output port 'inst_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[15]' is connected directly to output port 'inst_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[14]' is connected directly to output port 'inst_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[13]' is connected directly to output port 'inst_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[12]' is connected directly to output port 'inst_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[11]' is connected directly to output port 'inst_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[10]' is connected directly to output port 'inst_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[9]' is connected directly to output port 'inst_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[8]' is connected directly to output port 'inst_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[7]' is connected directly to output port 'inst_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[6]' is connected directly to output port 'inst_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[5]' is connected directly to output port 'inst_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[4]' is connected directly to output port 'inst_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[3]' is connected directly to output port 'inst_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[2]' is connected directly to output port 'inst_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[1]' is connected directly to output port 'inst_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_addr_i[0]' is connected directly to output port 'inst_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[31]' is connected directly to output port 'inst_o[31]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[30]' is connected directly to output port 'inst_o[30]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[29]' is connected directly to output port 'inst_o[29]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[28]' is connected directly to output port 'inst_o[28]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[27]' is connected directly to output port 'inst_o[27]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[26]' is connected directly to output port 'inst_o[26]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[25]' is connected directly to output port 'inst_o[25]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[24]' is connected directly to output port 'inst_o[24]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[23]' is connected directly to output port 'inst_o[23]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[22]' is connected directly to output port 'inst_o[22]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[21]' is connected directly to output port 'inst_o[21]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[20]' is connected directly to output port 'inst_o[20]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[19]' is connected directly to output port 'inst_o[19]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[18]' is connected directly to output port 'inst_o[18]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[17]' is connected directly to output port 'inst_o[17]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[16]' is connected directly to output port 'inst_o[16]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[15]' is connected directly to output port 'inst_o[15]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[14]' is connected directly to output port 'inst_o[14]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[13]' is connected directly to output port 'inst_o[13]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[12]' is connected directly to output port 'inst_o[12]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[11]' is connected directly to output port 'inst_o[11]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[10]' is connected directly to output port 'inst_o[10]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[9]' is connected directly to output port 'inst_o[9]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[8]' is connected directly to output port 'inst_o[8]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[7]' is connected directly to output port 'inst_o[7]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[6]' is connected directly to output port 'inst_o[6]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[5]' is connected directly to output port 'inst_o[5]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[4]' is connected directly to output port 'inst_o[4]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[3]' is connected directly to output port 'inst_o[3]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[2]' is connected directly to output port 'inst_o[2]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[1]' is connected directly to output port 'inst_o[1]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'inst_i[0]' is connected directly to output port 'inst_o[0]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_addr_i[4]' is connected directly to output port 'rd_w_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_addr_i[3]' is connected directly to output port 'rd_w_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_addr_i[2]' is connected directly to output port 'rd_w_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_addr_i[1]' is connected directly to output port 'rd_w_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_addr_i[0]' is connected directly to output port 'rd_w_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[63]' is connected directly to output port 'rd_w_data_o[63]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[62]' is connected directly to output port 'rd_w_data_o[62]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[61]' is connected directly to output port 'rd_w_data_o[61]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[60]' is connected directly to output port 'rd_w_data_o[60]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[59]' is connected directly to output port 'rd_w_data_o[59]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[58]' is connected directly to output port 'rd_w_data_o[58]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[57]' is connected directly to output port 'rd_w_data_o[57]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[56]' is connected directly to output port 'rd_w_data_o[56]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[55]' is connected directly to output port 'rd_w_data_o[55]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[54]' is connected directly to output port 'rd_w_data_o[54]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[53]' is connected directly to output port 'rd_w_data_o[53]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[52]' is connected directly to output port 'rd_w_data_o[52]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[51]' is connected directly to output port 'rd_w_data_o[51]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[50]' is connected directly to output port 'rd_w_data_o[50]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[49]' is connected directly to output port 'rd_w_data_o[49]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[48]' is connected directly to output port 'rd_w_data_o[48]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[47]' is connected directly to output port 'rd_w_data_o[47]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[46]' is connected directly to output port 'rd_w_data_o[46]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[45]' is connected directly to output port 'rd_w_data_o[45]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[44]' is connected directly to output port 'rd_w_data_o[44]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[43]' is connected directly to output port 'rd_w_data_o[43]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[42]' is connected directly to output port 'rd_w_data_o[42]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[41]' is connected directly to output port 'rd_w_data_o[41]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[40]' is connected directly to output port 'rd_w_data_o[40]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[39]' is connected directly to output port 'rd_w_data_o[39]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[38]' is connected directly to output port 'rd_w_data_o[38]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[37]' is connected directly to output port 'rd_w_data_o[37]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[36]' is connected directly to output port 'rd_w_data_o[36]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[35]' is connected directly to output port 'rd_w_data_o[35]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[34]' is connected directly to output port 'rd_w_data_o[34]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[33]' is connected directly to output port 'rd_w_data_o[33]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[32]' is connected directly to output port 'rd_w_data_o[32]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[31]' is connected directly to output port 'rd_w_data_o[31]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[30]' is connected directly to output port 'rd_w_data_o[30]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[29]' is connected directly to output port 'rd_w_data_o[29]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[28]' is connected directly to output port 'rd_w_data_o[28]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[27]' is connected directly to output port 'rd_w_data_o[27]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[26]' is connected directly to output port 'rd_w_data_o[26]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[25]' is connected directly to output port 'rd_w_data_o[25]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[24]' is connected directly to output port 'rd_w_data_o[24]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[23]' is connected directly to output port 'rd_w_data_o[23]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[22]' is connected directly to output port 'rd_w_data_o[22]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[21]' is connected directly to output port 'rd_w_data_o[21]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[20]' is connected directly to output port 'rd_w_data_o[20]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[19]' is connected directly to output port 'rd_w_data_o[19]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[18]' is connected directly to output port 'rd_w_data_o[18]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[17]' is connected directly to output port 'rd_w_data_o[17]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[16]' is connected directly to output port 'rd_w_data_o[16]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[15]' is connected directly to output port 'rd_w_data_o[15]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[14]' is connected directly to output port 'rd_w_data_o[14]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[13]' is connected directly to output port 'rd_w_data_o[13]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[12]' is connected directly to output port 'rd_w_data_o[12]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[11]' is connected directly to output port 'rd_w_data_o[11]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[10]' is connected directly to output port 'rd_w_data_o[10]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[9]' is connected directly to output port 'rd_w_data_o[9]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[8]' is connected directly to output port 'rd_w_data_o[8]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[7]' is connected directly to output port 'rd_w_data_o[7]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[6]' is connected directly to output port 'rd_w_data_o[6]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[5]' is connected directly to output port 'rd_w_data_o[5]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[4]' is connected directly to output port 'rd_w_data_o[4]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[3]' is connected directly to output port 'rd_w_data_o[3]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[2]' is connected directly to output port 'rd_w_data_o[2]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[1]' is connected directly to output port 'rd_w_data_o[1]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'rd_w_data_i[0]' is connected directly to output port 'rd_w_data_o[0]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_addr_i[11]' is connected directly to output port 'csr_w_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_addr_i[10]' is connected directly to output port 'csr_w_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_addr_i[9]' is connected directly to output port 'csr_w_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_addr_i[8]' is connected directly to output port 'csr_w_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_addr_i[7]' is connected directly to output port 'csr_w_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_addr_i[6]' is connected directly to output port 'csr_w_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_addr_i[5]' is connected directly to output port 'csr_w_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_addr_i[4]' is connected directly to output port 'csr_w_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_addr_i[3]' is connected directly to output port 'csr_w_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_addr_i[2]' is connected directly to output port 'csr_w_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_addr_i[1]' is connected directly to output port 'csr_w_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_addr_i[0]' is connected directly to output port 'csr_w_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[63]' is connected directly to output port 'csr_w_data_o[63]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[62]' is connected directly to output port 'csr_w_data_o[62]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[61]' is connected directly to output port 'csr_w_data_o[61]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[60]' is connected directly to output port 'csr_w_data_o[60]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[59]' is connected directly to output port 'csr_w_data_o[59]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[58]' is connected directly to output port 'csr_w_data_o[58]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[57]' is connected directly to output port 'csr_w_data_o[57]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[56]' is connected directly to output port 'csr_w_data_o[56]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[55]' is connected directly to output port 'csr_w_data_o[55]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[54]' is connected directly to output port 'csr_w_data_o[54]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[53]' is connected directly to output port 'csr_w_data_o[53]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[52]' is connected directly to output port 'csr_w_data_o[52]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[51]' is connected directly to output port 'csr_w_data_o[51]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[50]' is connected directly to output port 'csr_w_data_o[50]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[49]' is connected directly to output port 'csr_w_data_o[49]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[48]' is connected directly to output port 'csr_w_data_o[48]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[47]' is connected directly to output port 'csr_w_data_o[47]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[46]' is connected directly to output port 'csr_w_data_o[46]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[45]' is connected directly to output port 'csr_w_data_o[45]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[44]' is connected directly to output port 'csr_w_data_o[44]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[43]' is connected directly to output port 'csr_w_data_o[43]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[42]' is connected directly to output port 'csr_w_data_o[42]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[41]' is connected directly to output port 'csr_w_data_o[41]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[40]' is connected directly to output port 'csr_w_data_o[40]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[39]' is connected directly to output port 'csr_w_data_o[39]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[38]' is connected directly to output port 'csr_w_data_o[38]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[37]' is connected directly to output port 'csr_w_data_o[37]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[36]' is connected directly to output port 'csr_w_data_o[36]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[35]' is connected directly to output port 'csr_w_data_o[35]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[34]' is connected directly to output port 'csr_w_data_o[34]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[33]' is connected directly to output port 'csr_w_data_o[33]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[32]' is connected directly to output port 'csr_w_data_o[32]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[31]' is connected directly to output port 'csr_w_data_o[31]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[30]' is connected directly to output port 'csr_w_data_o[30]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[29]' is connected directly to output port 'csr_w_data_o[29]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[28]' is connected directly to output port 'csr_w_data_o[28]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[27]' is connected directly to output port 'csr_w_data_o[27]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[26]' is connected directly to output port 'csr_w_data_o[26]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[25]' is connected directly to output port 'csr_w_data_o[25]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[24]' is connected directly to output port 'csr_w_data_o[24]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[23]' is connected directly to output port 'csr_w_data_o[23]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[22]' is connected directly to output port 'csr_w_data_o[22]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[21]' is connected directly to output port 'csr_w_data_o[21]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[20]' is connected directly to output port 'csr_w_data_o[20]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[19]' is connected directly to output port 'csr_w_data_o[19]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[18]' is connected directly to output port 'csr_w_data_o[18]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[17]' is connected directly to output port 'csr_w_data_o[17]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[16]' is connected directly to output port 'csr_w_data_o[16]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[15]' is connected directly to output port 'csr_w_data_o[15]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[14]' is connected directly to output port 'csr_w_data_o[14]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[13]' is connected directly to output port 'csr_w_data_o[13]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[12]' is connected directly to output port 'csr_w_data_o[12]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[11]' is connected directly to output port 'csr_w_data_o[11]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[10]' is connected directly to output port 'csr_w_data_o[10]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[9]' is connected directly to output port 'csr_w_data_o[9]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[8]' is connected directly to output port 'csr_w_data_o[8]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[7]' is connected directly to output port 'csr_w_data_o[7]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[6]' is connected directly to output port 'csr_w_data_o[6]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[5]' is connected directly to output port 'csr_w_data_o[5]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[4]' is connected directly to output port 'csr_w_data_o[4]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[3]' is connected directly to output port 'csr_w_data_o[3]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[2]' is connected directly to output port 'csr_w_data_o[2]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[1]' is connected directly to output port 'csr_w_data_o[1]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'csr_w_data_i[0]' is connected directly to output port 'csr_w_data_o[0]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[63]' is connected directly to output port 'exception_type_o[63]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[62]' is connected directly to output port 'exception_type_o[62]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[61]' is connected directly to output port 'exception_type_o[61]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[60]' is connected directly to output port 'exception_type_o[60]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[59]' is connected directly to output port 'exception_type_o[59]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[58]' is connected directly to output port 'exception_type_o[58]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[57]' is connected directly to output port 'exception_type_o[57]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[56]' is connected directly to output port 'exception_type_o[56]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[55]' is connected directly to output port 'exception_type_o[55]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[54]' is connected directly to output port 'exception_type_o[54]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[53]' is connected directly to output port 'exception_type_o[53]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[52]' is connected directly to output port 'exception_type_o[52]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[51]' is connected directly to output port 'exception_type_o[51]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[50]' is connected directly to output port 'exception_type_o[50]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[49]' is connected directly to output port 'exception_type_o[49]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[48]' is connected directly to output port 'exception_type_o[48]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[47]' is connected directly to output port 'exception_type_o[47]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[46]' is connected directly to output port 'exception_type_o[46]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[45]' is connected directly to output port 'exception_type_o[45]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[44]' is connected directly to output port 'exception_type_o[44]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[43]' is connected directly to output port 'exception_type_o[43]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[42]' is connected directly to output port 'exception_type_o[42]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[41]' is connected directly to output port 'exception_type_o[41]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[40]' is connected directly to output port 'exception_type_o[40]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[39]' is connected directly to output port 'exception_type_o[39]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[38]' is connected directly to output port 'exception_type_o[38]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[37]' is connected directly to output port 'exception_type_o[37]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[36]' is connected directly to output port 'exception_type_o[36]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[35]' is connected directly to output port 'exception_type_o[35]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[34]' is connected directly to output port 'exception_type_o[34]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[33]' is connected directly to output port 'exception_type_o[33]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[32]' is connected directly to output port 'exception_type_o[32]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[31]' is connected directly to output port 'exception_type_o[31]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[30]' is connected directly to output port 'exception_type_o[30]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[29]' is connected directly to output port 'exception_type_o[29]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[28]' is connected directly to output port 'exception_type_o[28]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[27]' is connected directly to output port 'exception_type_o[27]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[26]' is connected directly to output port 'exception_type_o[26]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[25]' is connected directly to output port 'exception_type_o[25]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[24]' is connected directly to output port 'exception_type_o[24]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[23]' is connected directly to output port 'exception_type_o[23]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[22]' is connected directly to output port 'exception_type_o[22]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[21]' is connected directly to output port 'exception_type_o[21]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[20]' is connected directly to output port 'exception_type_o[20]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[19]' is connected directly to output port 'exception_type_o[19]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[18]' is connected directly to output port 'exception_type_o[18]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[17]' is connected directly to output port 'exception_type_o[17]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[16]' is connected directly to output port 'exception_type_o[16]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[15]' is connected directly to output port 'exception_type_o[15]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[14]' is connected directly to output port 'exception_type_o[14]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[13]' is connected directly to output port 'exception_type_o[13]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[12]' is connected directly to output port 'exception_type_o[12]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[11]' is connected directly to output port 'exception_type_o[11]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[10]' is connected directly to output port 'exception_type_o[10]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[9]' is connected directly to output port 'exception_type_o[9]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[8]' is connected directly to output port 'exception_type_o[8]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[7]' is connected directly to output port 'exception_type_o[7]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[6]' is connected directly to output port 'exception_type_o[6]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[5]' is connected directly to output port 'exception_type_o[5]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[4]' is connected directly to output port 'exception_type_o[4]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[3]' is connected directly to output port 'exception_type_o[3]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[2]' is connected directly to output port 'exception_type_o[2]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[1]' is connected directly to output port 'exception_type_o[1]'. (LINT-29)
Warning: In design 'ysyx_210413_wb_stage', input port 'exception_type_i[0]' is connected directly to output port 'exception_type_o[0]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_mask_i[7]' is connected directly to output port 'dram_w_mask_o[7]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_mask_i[6]' is connected directly to output port 'dram_w_mask_o[6]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_mask_i[5]' is connected directly to output port 'dram_w_mask_o[5]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_mask_i[4]' is connected directly to output port 'dram_w_mask_o[4]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_mask_i[3]' is connected directly to output port 'dram_w_mask_o[3]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_mask_i[2]' is connected directly to output port 'dram_w_mask_o[2]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_mask_i[1]' is connected directly to output port 'dram_w_mask_o[1]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_mask_i[0]' is connected directly to output port 'dram_w_mask_o[0]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[63]' is connected directly to output port 'dram_w_data_o[63]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[62]' is connected directly to output port 'dram_w_data_o[62]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[61]' is connected directly to output port 'dram_w_data_o[61]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[60]' is connected directly to output port 'dram_w_data_o[60]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[59]' is connected directly to output port 'dram_w_data_o[59]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[58]' is connected directly to output port 'dram_w_data_o[58]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[57]' is connected directly to output port 'dram_w_data_o[57]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[56]' is connected directly to output port 'dram_w_data_o[56]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[55]' is connected directly to output port 'dram_w_data_o[55]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[54]' is connected directly to output port 'dram_w_data_o[54]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[53]' is connected directly to output port 'dram_w_data_o[53]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[52]' is connected directly to output port 'dram_w_data_o[52]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[51]' is connected directly to output port 'dram_w_data_o[51]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[50]' is connected directly to output port 'dram_w_data_o[50]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[49]' is connected directly to output port 'dram_w_data_o[49]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[48]' is connected directly to output port 'dram_w_data_o[48]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[47]' is connected directly to output port 'dram_w_data_o[47]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[46]' is connected directly to output port 'dram_w_data_o[46]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[45]' is connected directly to output port 'dram_w_data_o[45]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[44]' is connected directly to output port 'dram_w_data_o[44]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[43]' is connected directly to output port 'dram_w_data_o[43]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[42]' is connected directly to output port 'dram_w_data_o[42]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[41]' is connected directly to output port 'dram_w_data_o[41]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[40]' is connected directly to output port 'dram_w_data_o[40]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[39]' is connected directly to output port 'dram_w_data_o[39]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[38]' is connected directly to output port 'dram_w_data_o[38]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[37]' is connected directly to output port 'dram_w_data_o[37]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[36]' is connected directly to output port 'dram_w_data_o[36]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[35]' is connected directly to output port 'dram_w_data_o[35]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[34]' is connected directly to output port 'dram_w_data_o[34]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[33]' is connected directly to output port 'dram_w_data_o[33]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[32]' is connected directly to output port 'dram_w_data_o[32]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[31]' is connected directly to output port 'dram_w_data_o[31]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[30]' is connected directly to output port 'dram_w_data_o[30]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[29]' is connected directly to output port 'dram_w_data_o[29]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[28]' is connected directly to output port 'dram_w_data_o[28]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[27]' is connected directly to output port 'dram_w_data_o[27]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[26]' is connected directly to output port 'dram_w_data_o[26]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[25]' is connected directly to output port 'dram_w_data_o[25]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[24]' is connected directly to output port 'dram_w_data_o[24]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[23]' is connected directly to output port 'dram_w_data_o[23]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[22]' is connected directly to output port 'dram_w_data_o[22]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[21]' is connected directly to output port 'dram_w_data_o[21]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[20]' is connected directly to output port 'dram_w_data_o[20]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[19]' is connected directly to output port 'dram_w_data_o[19]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[18]' is connected directly to output port 'dram_w_data_o[18]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[17]' is connected directly to output port 'dram_w_data_o[17]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[16]' is connected directly to output port 'dram_w_data_o[16]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[15]' is connected directly to output port 'dram_w_data_o[15]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[14]' is connected directly to output port 'dram_w_data_o[14]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[13]' is connected directly to output port 'dram_w_data_o[13]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[12]' is connected directly to output port 'dram_w_data_o[12]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[11]' is connected directly to output port 'dram_w_data_o[11]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[10]' is connected directly to output port 'dram_w_data_o[10]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[9]' is connected directly to output port 'dram_w_data_o[9]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[8]' is connected directly to output port 'dram_w_data_o[8]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[7]' is connected directly to output port 'dram_w_data_o[7]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[6]' is connected directly to output port 'dram_w_data_o[6]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[5]' is connected directly to output port 'dram_w_data_o[5]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[4]' is connected directly to output port 'dram_w_data_o[4]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[3]' is connected directly to output port 'dram_w_data_o[3]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[2]' is connected directly to output port 'dram_w_data_o[2]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[1]' is connected directly to output port 'dram_w_data_o[1]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_data_i[0]' is connected directly to output port 'dram_w_data_o[0]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_w_en_i' is connected directly to output port 'dram_w_en_o'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[31]' is connected directly to output port 'dram_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[30]' is connected directly to output port 'dram_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[29]' is connected directly to output port 'dram_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[28]' is connected directly to output port 'dram_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[27]' is connected directly to output port 'dram_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[26]' is connected directly to output port 'dram_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[25]' is connected directly to output port 'dram_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[24]' is connected directly to output port 'dram_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[23]' is connected directly to output port 'dram_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[22]' is connected directly to output port 'dram_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[21]' is connected directly to output port 'dram_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[20]' is connected directly to output port 'dram_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[19]' is connected directly to output port 'dram_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[18]' is connected directly to output port 'dram_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[17]' is connected directly to output port 'dram_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[16]' is connected directly to output port 'dram_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[15]' is connected directly to output port 'dram_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[14]' is connected directly to output port 'dram_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[13]' is connected directly to output port 'dram_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[12]' is connected directly to output port 'dram_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[11]' is connected directly to output port 'dram_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[10]' is connected directly to output port 'dram_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[9]' is connected directly to output port 'dram_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[8]' is connected directly to output port 'dram_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[7]' is connected directly to output port 'dram_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[6]' is connected directly to output port 'dram_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[5]' is connected directly to output port 'dram_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[4]' is connected directly to output port 'dram_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[3]' is connected directly to output port 'dram_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[2]' is connected directly to output port 'dram_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[1]' is connected directly to output port 'dram_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210413_mem_filter', input port 'dram_addr_i[0]' is connected directly to output port 'dram_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210413_clint', input port 'clint_valid_i' is connected directly to output port 'clint_ready_o'. (LINT-29)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[3]' is connected directly to output port 'awburst[1]'. (LINT-31)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[3]' is connected directly to output port 'awlen[0]'. (LINT-31)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[3]' is connected directly to output port 'awlen[1]'. (LINT-31)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[3]' is connected directly to output port 'awlen[2]'. (LINT-31)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[3]' is connected directly to output port 'awlen[3]'. (LINT-31)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[3]' is connected directly to output port 'awlen[4]'. (LINT-31)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[3]' is connected directly to output port 'awlen[5]'. (LINT-31)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[3]' is connected directly to output port 'awlen[6]'. (LINT-31)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[3]' is connected directly to output port 'awlen[7]'. (LINT-31)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[3]' is connected directly to output port 'awid[1]'. (LINT-31)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[3]' is connected directly to output port 'awid[2]'. (LINT-31)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[3]' is connected directly to output port 'arburst[1]'. (LINT-31)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[3]' is connected directly to output port 'arlen[0]'. (LINT-31)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[3]' is connected directly to output port 'arlen[1]'. (LINT-31)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[3]' is connected directly to output port 'arlen[2]'. (LINT-31)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[3]' is connected directly to output port 'arlen[3]'. (LINT-31)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[3]' is connected directly to output port 'arlen[4]'. (LINT-31)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[3]' is connected directly to output port 'arlen[5]'. (LINT-31)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[3]' is connected directly to output port 'arlen[6]'. (LINT-31)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[3]' is connected directly to output port 'arlen[7]'. (LINT-31)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[3]' is connected directly to output port 'arid[1]'. (LINT-31)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[3]' is connected directly to output port 'arid[2]'. (LINT-31)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[3]' is connected directly to output port 'arid[3]'. (LINT-31)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[0]' is connected directly to output port 'wlast'. (LINT-31)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[0]' is connected directly to output port 'awburst[0]'. (LINT-31)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[0]' is connected directly to output port 'rready'. (LINT-31)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[0]' is connected directly to output port 'arburst[0]'. (LINT-31)
Warning: In design 'ysyx_210413_ctrl', output port 'stall_o[2]' is connected directly to output port 'stall_o[1]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[31]' is connected directly to output port 'inst_addr[31]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[30]' is connected directly to output port 'inst_addr[30]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[29]' is connected directly to output port 'inst_addr[29]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[28]' is connected directly to output port 'inst_addr[28]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[27]' is connected directly to output port 'inst_addr[27]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[26]' is connected directly to output port 'inst_addr[26]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[25]' is connected directly to output port 'inst_addr[25]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[24]' is connected directly to output port 'inst_addr[24]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[23]' is connected directly to output port 'inst_addr[23]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[22]' is connected directly to output port 'inst_addr[22]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[21]' is connected directly to output port 'inst_addr[21]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[20]' is connected directly to output port 'inst_addr[20]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[19]' is connected directly to output port 'inst_addr[19]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[18]' is connected directly to output port 'inst_addr[18]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[17]' is connected directly to output port 'inst_addr[17]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[16]' is connected directly to output port 'inst_addr[16]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[15]' is connected directly to output port 'inst_addr[15]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[14]' is connected directly to output port 'inst_addr[14]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[13]' is connected directly to output port 'inst_addr[13]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[12]' is connected directly to output port 'inst_addr[12]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[11]' is connected directly to output port 'inst_addr[11]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[10]' is connected directly to output port 'inst_addr[10]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[9]' is connected directly to output port 'inst_addr[9]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[8]' is connected directly to output port 'inst_addr[8]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[7]' is connected directly to output port 'inst_addr[7]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[6]' is connected directly to output port 'inst_addr[6]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[5]' is connected directly to output port 'inst_addr[5]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[4]' is connected directly to output port 'inst_addr[4]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[3]' is connected directly to output port 'inst_addr[3]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[2]' is connected directly to output port 'inst_addr[2]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[1]' is connected directly to output port 'inst_addr[1]'. (LINT-31)
Warning: In design 'ysyx_210413_if_stage', output port 'iram_addr[0]' is connected directly to output port 'inst_addr[0]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'csr_r_ena_o' is connected directly to output port 'csr_w_ena_o'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[0]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[1]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[2]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[3]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[4]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[6]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[7]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[8]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[9]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[10]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[11]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[12]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[13]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[14]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[15]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[16]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[17]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[18]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[19]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[20]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[21]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[22]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[23]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[24]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[25]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[26]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[27]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[28]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[29]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[30]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[31]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[32]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[33]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[34]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[35]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[36]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[37]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[38]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[40]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[41]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[42]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[43]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[44]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[45]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[46]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[47]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[48]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[49]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[50]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[51]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[52]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[53]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[54]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[55]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[56]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[57]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[58]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[59]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[60]'. (LINT-31)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to output port 'exception_type_o[61]'. (LINT-31)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awid[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awlen[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awlen[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awlen[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awlen[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awlen[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awlen[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awlen[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awlen[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awburst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'awburst[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'wlast' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'arid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'arid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'arid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'arlen[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'arlen[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'arlen[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'arlen[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'arlen[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'arlen[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'arlen[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'arlen[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'arburst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'arburst[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210413_arbiter_to_axi', output port 'rready' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210413_ctrl', output port 'stall_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_id_stage', output port 'exception_type_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210413_mem_stage', output port 'dram_rw_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
1
