// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

// assign out = a & b;

// endmodule


// Design a module that implements an OR gate

module or_gate( 
ï¿½
// assign out = a | b;

endmodule
