
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 1.70

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.53 source latency b_rd_ptr[2]$_DFFE_PN0P_/CLK ^
  -0.54 target latency a_to_b_mem[2][6]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: b_rd_data_reg[4]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.12    0.58    0.78 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net56 (net)
                  0.12    0.00    0.78 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    36    0.21    0.25    0.24    1.02 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.25    0.01    1.04 ^ b_rd_data_reg[4]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.04   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.03    0.05    0.11    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.16    0.18    0.23    0.34 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.18    0.00    0.35 ^ clkbuf_leaf_13_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.04    0.06    0.18    0.53 ^ clkbuf_leaf_13_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_13_clk (net)
                  0.06    0.00    0.53 ^ b_rd_data_reg[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.53   clock reconvergence pessimism
                          0.38    0.91   library removal time
                                  0.91   data required time
-----------------------------------------------------------------------------
                                  0.91   data required time
                                 -1.04   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)


Startpoint: a_wr_data[5] (input port clocked by core_clock)
Endpoint: a_to_b_mem[3][5]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ a_wr_data[5] (in)
                                         a_wr_data[5] (net)
                  0.00    0.00    0.20 ^ input7/A (sky130_fd_sc_hd__buf_4)
    16    0.07    0.19    0.20    0.40 ^ input7/X (sky130_fd_sc_hd__buf_4)
                                         net8 (net)
                  0.19    0.00    0.40 ^ a_to_b_mem[3][5]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  0.40   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.03    0.05    0.11    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.16    0.18    0.23    0.34 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.18    0.00    0.35 ^ clkbuf_leaf_12_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.19    0.54 ^ clkbuf_leaf_12_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_12_clk (net)
                  0.06    0.00    0.54 ^ a_to_b_mem[3][5]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    0.54   clock reconvergence pessimism
                         -0.15    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_rd_ptr[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.12    0.58    0.78 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net56 (net)
                  0.12    0.00    0.78 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    36    0.21    0.25    0.24    1.02 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.26    0.04    1.06 ^ a_rd_ptr[3]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  1.06   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.03    0.05    0.11    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.16    0.18    0.23    5.34 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.18    0.00    5.35 ^ clkbuf_leaf_21_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.04    0.06    0.19    5.53 ^ clkbuf_leaf_21_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_21_clk (net)
                  0.06    0.00    5.54 ^ a_rd_ptr[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    5.54   clock reconvergence pessimism
                          0.15    5.69   library recovery time
                                  5.69   data required time
-----------------------------------------------------------------------------
                                  5.69   data required time
                                 -1.06   data arrival time
-----------------------------------------------------------------------------
                                  4.63   slack (MET)


Startpoint: a_wr_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.03    0.05    0.11    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.16    0.18    0.23    0.34 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.18    0.00    0.35 ^ clkbuf_leaf_8_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.04    0.06    0.18    0.53 ^ clkbuf_leaf_8_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_8_clk (net)
                  0.06    0.00    0.53 ^ a_wr_ptr[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.01    0.08    0.41    0.94 v a_wr_ptr[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         a_wr_ptr[0] (net)
                  0.08    0.00    0.94 v _410_/A (sky130_fd_sc_hd__inv_1)
     4    0.02    0.17    0.17    1.11 ^ _410_/Y (sky130_fd_sc_hd__inv_1)
                                         _032_ (net)
                  0.17    0.00    1.11 ^ _628_/A (sky130_fd_sc_hd__ha_1)
     2    0.02    0.18    0.27    1.38 ^ _628_/COUT (sky130_fd_sc_hd__ha_1)
                                         _312_ (net)
                  0.18    0.00    1.38 ^ _408_/A (sky130_fd_sc_hd__inv_1)
     1    0.01    0.06    0.08    1.46 v _408_/Y (sky130_fd_sc_hd__inv_1)
                                         _276_ (net)
                  0.06    0.00    1.46 v _611_/CIN (sky130_fd_sc_hd__fa_4)
     2    0.02    0.11    0.47    1.93 v _611_/COUT (sky130_fd_sc_hd__fa_4)
                                         _277_ (net)
                  0.11    0.00    1.93 v _335_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.01    0.05    0.21    2.14 v _335_/X (sky130_fd_sc_hd__a21o_1)
                                         _086_ (net)
                  0.05    0.00    2.14 v _336_/A2 (sky130_fd_sc_hd__a21oi_2)
     1    0.02    0.23    0.24    2.38 ^ _336_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _087_ (net)
                  0.23    0.00    2.38 ^ _338_/A (sky130_fd_sc_hd__xnor2_4)
     4    0.03    0.28    0.20    2.58 ^ _338_/Y (sky130_fd_sc_hd__xnor2_4)
                                         _089_ (net)
                  0.28    0.00    2.58 ^ _339_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.16    0.27    2.85 ^ _339_/X (sky130_fd_sc_hd__buf_4)
                                         net38 (net)
                  0.16    0.00    2.85 ^ _343_/A (sky130_fd_sc_hd__and2_0)
     1    0.01    0.08    0.17    3.02 ^ _343_/X (sky130_fd_sc_hd__and2_0)
                                         net42 (net)
                  0.08    0.00    3.02 ^ output41/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    3.10 ^ output41/X (sky130_fd_sc_hd__clkbuf_1)
                                         b_full (net)
                  0.03    0.00    3.10 ^ b_full (out)
                                  3.10   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (propagated)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  1.70   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_rd_ptr[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.12    0.58    0.78 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net56 (net)
                  0.12    0.00    0.78 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    36    0.21    0.25    0.24    1.02 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.26    0.04    1.06 ^ a_rd_ptr[3]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  1.06   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.03    0.05    0.11    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.16    0.18    0.23    5.34 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.18    0.00    5.35 ^ clkbuf_leaf_21_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.04    0.06    0.19    5.53 ^ clkbuf_leaf_21_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_21_clk (net)
                  0.06    0.00    5.54 ^ a_rd_ptr[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    5.54   clock reconvergence pessimism
                          0.15    5.69   library recovery time
                                  5.69   data required time
-----------------------------------------------------------------------------
                                  5.69   data required time
                                 -1.06   data arrival time
-----------------------------------------------------------------------------
                                  4.63   slack (MET)


Startpoint: a_wr_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.03    0.05    0.11    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.16    0.18    0.23    0.34 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.18    0.00    0.35 ^ clkbuf_leaf_8_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.04    0.06    0.18    0.53 ^ clkbuf_leaf_8_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_8_clk (net)
                  0.06    0.00    0.53 ^ a_wr_ptr[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.01    0.08    0.41    0.94 v a_wr_ptr[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         a_wr_ptr[0] (net)
                  0.08    0.00    0.94 v _410_/A (sky130_fd_sc_hd__inv_1)
     4    0.02    0.17    0.17    1.11 ^ _410_/Y (sky130_fd_sc_hd__inv_1)
                                         _032_ (net)
                  0.17    0.00    1.11 ^ _628_/A (sky130_fd_sc_hd__ha_1)
     2    0.02    0.18    0.27    1.38 ^ _628_/COUT (sky130_fd_sc_hd__ha_1)
                                         _312_ (net)
                  0.18    0.00    1.38 ^ _408_/A (sky130_fd_sc_hd__inv_1)
     1    0.01    0.06    0.08    1.46 v _408_/Y (sky130_fd_sc_hd__inv_1)
                                         _276_ (net)
                  0.06    0.00    1.46 v _611_/CIN (sky130_fd_sc_hd__fa_4)
     2    0.02    0.11    0.47    1.93 v _611_/COUT (sky130_fd_sc_hd__fa_4)
                                         _277_ (net)
                  0.11    0.00    1.93 v _335_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.01    0.05    0.21    2.14 v _335_/X (sky130_fd_sc_hd__a21o_1)
                                         _086_ (net)
                  0.05    0.00    2.14 v _336_/A2 (sky130_fd_sc_hd__a21oi_2)
     1    0.02    0.23    0.24    2.38 ^ _336_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _087_ (net)
                  0.23    0.00    2.38 ^ _338_/A (sky130_fd_sc_hd__xnor2_4)
     4    0.03    0.28    0.20    2.58 ^ _338_/Y (sky130_fd_sc_hd__xnor2_4)
                                         _089_ (net)
                  0.28    0.00    2.58 ^ _339_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.16    0.27    2.85 ^ _339_/X (sky130_fd_sc_hd__buf_4)
                                         net38 (net)
                  0.16    0.00    2.85 ^ _343_/A (sky130_fd_sc_hd__and2_0)
     1    0.01    0.08    0.17    3.02 ^ _343_/X (sky130_fd_sc_hd__and2_0)
                                         net42 (net)
                  0.08    0.00    3.02 ^ output41/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    3.10 ^ output41/X (sky130_fd_sc_hd__clkbuf_1)
                                         b_full (net)
                  0.03    0.00    3.10 ^ b_full (out)
                                  3.10   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (propagated)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  1.70   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.9596506357192993

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4862940311431885

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6457

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.025047188624739647

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.03663099929690361

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.6838

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: a_wr_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: a_to_b_mem[14][1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.23    0.34 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    0.53 ^ clkbuf_leaf_8_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.53 ^ a_wr_ptr[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.41    0.94 v a_wr_ptr[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.17    1.11 ^ _410_/Y (sky130_fd_sc_hd__inv_1)
   0.27    1.38 ^ _628_/COUT (sky130_fd_sc_hd__ha_1)
   0.08    1.46 v _408_/Y (sky130_fd_sc_hd__inv_1)
   0.81    2.26 ^ _611_/SUM (sky130_fd_sc_hd__fa_4)
   0.08    2.34 v _340_/Y (sky130_fd_sc_hd__nor4_2)
   0.34    2.68 v _342_/X (sky130_fd_sc_hd__mux2_4)
   0.29    2.97 ^ _353_/Y (sky130_fd_sc_hd__a21boi_2)
   0.24    3.21 ^ _360_/X (sky130_fd_sc_hd__buf_4)
   0.30    3.50 ^ _374_/X (sky130_fd_sc_hd__and3_4)
   0.00    3.51 ^ a_to_b_mem[14][1]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
           3.51   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.23    5.34 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    5.53 ^ clkbuf_leaf_5_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    5.53 ^ a_to_b_mem[14][1]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.00    5.53   clock reconvergence pessimism
  -0.30    5.23   library setup time
           5.23   data required time
---------------------------------------------------------
           5.23   data required time
          -3.51   data arrival time
---------------------------------------------------------
           1.73   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: b_rd_data_reg[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_rd_data_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.23    0.34 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    0.53 ^ clkbuf_leaf_10_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.53 ^ b_rd_data_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.33    0.87 ^ b_rd_data_reg[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.12    0.99 ^ _545_/X (sky130_fd_sc_hd__mux2_1)
   0.00    0.99 ^ b_rd_data_reg[2]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.99   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.23    0.34 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    0.53 ^ clkbuf_leaf_10_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.53 ^ b_rd_data_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.53   clock reconvergence pessimism
  -0.03    0.50   library hold time
           0.50   data required time
---------------------------------------------------------
           0.50   data required time
          -0.99   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.5351

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.5311

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
3.0952

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
1.7048

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
55.078832

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.06e-03   2.15e-04   2.72e-09   3.28e-03  35.7%
Combinational          1.63e-03   2.01e-03   1.78e-09   3.64e-03  39.7%
Clock                  1.39e-03   8.66e-04   5.07e-10   2.26e-03  24.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.08e-03   3.10e-03   5.00e-09   9.18e-03 100.0%
                          66.3%      33.7%       0.0%
