Search.setIndex({"docnames": ["i10-aug", "index", "install", "mult-2b-aig", "mult-2b-aig-seq", "mult-2b-mapped", "tutorial_toy"], "filenames": ["i10-aug.rst", "index.rst", "install.rst", "mult-2b-aig.rst", "mult-2b-aig-seq.rst", "mult-2b-mapped.rst", "tutorial_toy.rst"], "titles": ["Tutorial - Example 4 - RTL augmentaion", "Welcome to Verilog-to-PyG \u2013 A framework for Graph Learning and Augmentation on RTL Designs", "Installations", "Tutorial - Example 1 - Boolean Networks", "Tutorial - Example 3 - Sequential", "Tutorial - Example 2 - Mapped netlist", "Pre-Tutorials"], "terms": {"contact": 1, "cunxi": [0, 1, 3, 4, 5], "yu": [0, 1, 3, 4, 5], "utah": [], "edu": 1, "ycunxi": [1, 2, 3, 4, 5], "instal": 1, "packag": 1, "tutori": 1, "toi": 1, "exampl": 1, "1": [1, 6], "2": [1, 6], "bit": 1, "multipli": 1, "And": 1, "inv": 1, "aig": [1, 6], "represent": 1, "step": 1, "process": 1, "abc": [0, 1, 2], "check": 1, "edgelist": 1, "file": [1, 4], "written": [1, 4], "mult": [1, 4, 6], "2b": [1, 4, 6], "el": [1, 4], "3": 1, "topologi": 1, "netlist": 1, "technologi": [1, 4, 6], "map": [1, 4, 6], "sequenti": 1, "sourc": [1, 2], "http": [1, 2, 3, 4, 5], "github": [1, 2, 3, 4, 5], "com": [1, 2, 3, 4, 5], "verilog": [2, 3, 4, 5], "pyg": [2, 3, 4, 5, 6], "make": [1, 2], "sure": [1, 2], "you": [1, 2, 6], "compil": [1, 2], "cd": [1, 2], "j4": [1, 2], "link": [1, 2], "binari": [1, 2], "work": [1, 2], "folder": [1, 2], "us": [1, 2], "ln": [1, 2], "": [0, 1, 2, 6], "your_path": [1, 2], "rc": [1, 2], "author": [0, 3, 4, 5], "thi": [0, 3, 5, 6], "i": [0, 3, 4, 5, 6], "an": [0, 3, 4, 5, 6], "intefac": [3, 4, 5], "01": [0, 3, 4, 5], "read": [0, 3, 4, 5], "blif": 3, "hierarchi": 3, "reader": 3, "flatten": 3, "10": [3, 5], "instanc": 3, "logic": [0, 3], "box": 3, "left": 3, "0": [0, 3, 4, 5], "black": 3, "02": [3, 4, 5], "strash": [0, 3], "03": [0, 3], "write_edgelist": [3, 4, 5], "writeedgelist": [3, 4, 5], "start": [3, 4, 5], "write": [0, 3, 4, 5], "04": [3, 4, 5], "h": [3, 4, 5], "usag": [3, 4, 5], "n": [3, 4, 5], "network": [0, 1, 4, 5], "part": [3, 5], "pytorch": [3, 4, 5], "geometr": [3, 4, 5], "more": [3, 4, 5], "detail": [3, 4, 5], "toggl": [3, 4, 5], "keep": [3, 4, 5], "origin": [3, 4, 5], "name": [3, 4, 5], "default": [3, 4, 5], "fals": [3, 4, 5], "print": [3, 4, 5], "help": [3, 4, 5], "massag": [3, 4, 5], "extens": [3, 4, 5], "specif": 3, "here": [3, 6], "pi": [3, 5], "po": [3, 5], "ar": [0, 3], "hash": 3, "from": [1, 2, 3, 5], "id": 3, "8": [3, 4, 5], "a0": [3, 6], "9": [3, 4, 5], "b0": [3, 6], "b1": [3, 6], "11": [3, 4, 5], "a1": [3, 6], "4": [1, 3, 4, 5], "12": [3, 5], "m0": [3, 6], "23": [1, 3, 5], "5": [3, 4, 5], "m1": [3, 6], "24": [0, 3, 5], "6": [3, 4, 5], "m2": [3, 6], "25": [3, 4, 5], "7": [3, 4, 5], "m3": [3, 6], "26": [3, 5], "note": 3, "node": 3, "have": [1, 2, 3], "pin": 3, "2nd": 3, "valu": 3, "other": 3, "benchmark": [3, 4, 5], "dump": [3, 4, 5], "beta": [3, 4, 5], "multi2": [3, 4, 5, 6], "sun": [3, 5], "apr": [3, 4, 5], "17": 3, "50": [0, 3], "2023": [3, 4, 5], "00": [3, 4, 5], "27": [3, 5], "28": [3, 5], "29": [3, 5], "30": [3, 5], "31": [3, 5], "32": [3, 5], "For": 3, "one": 3, "path": 3, "solid": 3, "edg": 3, "seq": [4, 5], "v": [4, 5, 6], "st": 4, "below": 4, "figur": 4, "show": 4, "full": [4, 6], "can": [4, 6], "found": [4, 6], "tue": 4, "14": 4, "34": 4, "76": 4, "77": 4, "78": 4, "79": 4, "80": 4, "131": 4, "132": 4, "133": 4, "134": 4, "84": 4, "91": 4, "95": 4, "157": 4, "96": 4, "98": 4, "97": 4, "158": 4, "99": 4, "138": 4, "102": 4, "100": 4, "150": 4, "101": 4, "152": 4, "135": 4, "81": 4, "136": 4, "82": 4, "137": 4, "139": 4, "85": 4, "140": 4, "86": 4, "141": 4, "142": 4, "88": 4, "143": 4, "89": 4, "144": 4, "145": 4, "146": 4, "92": 4, "147": 4, "93": 4, "148": 4, "149": 4, "151": 4, "83": 4, "153": 4, "87": 4, "154": 4, "90": 4, "155": 4, "94": 4, "156": 4, "reg": 4, "7nm_lvt_ff": [5, 6], "lib": [5, 6], "librari": 5, "asap7_7nm_lvt_ff": 5, "ha": 5, "159": 5, "cell": 5, "skip": 5, "tri": 5, "state": 5, "func": 5, "dont_us": 5, "time": [0, 5], "70": 5, "sec": [0, 5], "warn": 5, "detect": 5, "multi": 5, "output": [5, 6], "gate": 5, "fax1_asap7_75t_l": 5, "m": 5, "19": [0, 5], "06": 5, "42": 5, "invx1_asap7_75t_l": [5, 6], "nor2xp33_asap7_75t_l": [5, 6], "and4x1_asap7_75t_l": [5, 6], "aoi22xp33_asap7_75t_l": [5, 6], "aoi211xp5_asap7_75t_l": [5, 6], "nor4xp25_asap7_75t_l": [5, 6], "welcom": 6, "project": 6, "outlin": 6, "what": 6, "expect": 6, "find": 6, "page": 6, "repres": 6, "behavior": 6, "rtl": 6, "modul": 6, "input": 6, "wire": 6, "new_multi2": 6, "x0_0_": 6, "x0_1_": 6, "x0_2_": 6, "x0_3_": 6, "y0_0_": 6, "y0_1_": 6, "y0_2_": 6, "y0_3_": 6, "y1_0_": 6, "y1_1_": 6, "y1_2_": 6, "y1_3_": 6, "add4": 6, "c_": 6, "new_n60_": 6, "new_n62_": 6, "new_n64_": 6, "assign": 6, "x2_0_": 6, "x2_1_": 6, "x2_2_": 6, "x2_3_": 6, "endmodul": 6, "design": [0, 6], "circuit": 6, "new_n9_": 6, "new_n10_": 6, "new_n12_": 6, "new_n13_": 6, "new_n15_": 6, "new_n16_": 6, "g0": 6, "A": 6, "y": 6, "g1": 6, "g2": 6, "b": 6, "g3": 6, "c": 6, "d": [0, 6], "g4": 6, "a2": 6, "b2": 6, "g5": 6, "g6": 6, "g7": 6, "g8": 6, "g9": 6, "data": 0, "augment": 0, "via": 0, "structur": 0, "i10": 0, "num": [], "zzdsh": [], "perform": 0, "independ": [], "random": 0, "synthesi": [], "level": [], "z": [], "zero": [], "cost": [], "replac": [], "rwr": [], "ref": [], "record": [], "decis": [], "made": [], "dure": [], "requir": [], "filenam": [], "e": [], "g": [], "test": [], "csv": 0, "set": [], "seed": 0, "verbos": [], "printout": [], "command": [], "i10_arg_1": [], "cec": 0, "load": 0, "print_stat": 0, "o": 0, "257": 0, "224": 0, "lat": 0, "2675": 0, "lev": 0, "i10_aug_0": 0, "2514": 0, "05": 0, "i10_aug_1": 0, "1980": 0, "47": 0, "combin": 0, "return": 0, "all": 0, "three": 0, "cunxiyu": 1, "umd": 1, "yingji": 1, "li": 1, "yingjiel": 1, "v2pyg": [1, 2], "function": [1, 2], "been": [1, 2], "commit": [1, 2], "master": [1, 2], "branch": [1, 2], "berkelei": [1, 2], "augmentaion": 1, "base": 1, "aigaug": 1, "equival": 1, "sat": 1, "checker": 1, "boolean": 1, "our": 1, "paper": 1, "mingju": 1, "liu": 1, "alan": 1, "mishchenko": 1, "acm": 1, "ieee": 1, "intern": 1, "confer": 1, "comput": 1, "aid": 1, "iccad": 1, "arxiv": 1, "org": 1, "pdf": 1, "2311": 1, "05722": 1, "pre": 1}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"welcom": 1, "verilog": [1, 6], "pyg": 1, "A": 1, "framework": 1, "graph": [0, 1, 3], "learn": 1, "rtl": [0, 1], "design": 1, "instal": [2, 6], "packag": 2, "tutori": [0, 3, 4, 5, 6], "toi": 6, "exampl": [0, 3, 4, 5, 6], "1": [0, 3, 4, 5], "2": [0, 3, 4, 5], "bit": [3, 4, 5], "multipli": [3, 4, 5], "And": [0, 3], "inv": [0, 3], "aig": [0, 3, 4], "represent": [3, 4, 5], "step": [0, 3, 4, 5], "process": [3, 4, 5], "abc": [3, 4, 5], "check": [0, 3, 4, 5], "edgelist": [3, 4, 5], "file": [3, 5], "written": [3, 5], "mult": [3, 5], "2b": [3, 5], "el": [3, 5], "3": [3, 4, 5], "topologi": [3, 4, 5], "netlist": [3, 4, 5], "sequenti": 4, "part": 4, "pi": 4, "po": 4, "combin": 4, "logic": 4, "dff": 4, "thi": 4, "case": 4, "clock": 4, "elimin": 4, "technologi": 5, "map": 5, "4": 0, "augmentaion": 0, "base": 0, "aigaug": 0, "function": 0, "equival": 0, "us": [0, 6], "sat": 0, "checker": 0, "augment": 1, "boolean": 3, "network": 3, "pre": 6}, "envversion": {"sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx": 60}, "alltitles": {"Installations": [[2, "installations"], [6, "installations"]], "Packages": [[2, "packages"]], "Tutorial - Example 4 - RTL augmentaion": [[0, "tutorial-example-4-rtl-augmentaion"]], "And-Inv-Graph (AIG) based RTL augmentaion": [[0, "and-inv-graph-aig-based-rtl-augmentaion"]], "Step 1: aigaug - AIG RTL augmentaion": [[0, "step-1-aigaug-aig-rtl-augmentaion"]], "Step 2: Check functional equivalence using SAT-based equivalence checker": [[0, "step-2-check-functional-equivalence-using-sat-based-equivalence-checker"]], "Tutorial - Example 1 - Boolean Networks": [[3, "tutorial-example-1-boolean-networks"]], "2-bit Multiplier And-Inv-Graph (AIG) representation": [[3, "bit-multiplier-and-inv-graph-aig-representation"]], "Step 1: Process in ABC": [[3, "step-1-process-in-abc"], [4, "step-1-process-in-abc"], [5, "step-1-process-in-abc"]], "Step 2: Check edgelist file written (mult-2b.el)": [[3, "step-2-check-edgelist-file-written-mult-2b-el"], [5, "step-2-check-edgelist-file-written-mult-2b-el"]], "Step 3: Check the topology of the netlist": [[3, "step-3-check-the-topology-of-the-netlist"], [4, "step-3-check-the-topology-of-the-netlist"], [5, "step-3-check-the-topology-of-the-netlist"]], "Tutorial - Example 3 - Sequential": [[4, "tutorial-example-3-sequential"]], "2-bit Sequential Multiplier in AIG representation": [[4, "bit-sequential-multiplier-in-aig-representation"]], "Step 2: Check netlist": [[4, "step-2-check-netlist"]], "Step 3: Check the edgelist": [[4, "step-3-check-the-edgelist"]], "Part 1 (Pi/Po)": [[4, "part-1-pi-po"]], "Part 2 (Combinational logic)": [[4, "part-2-combinational-logic"]], "Part 3 Sequential logic (DFF in this case; clock eliminated)": [[4, "part-3-sequential-logic-dff-in-this-case-clock-eliminated"]], "Tutorial - Example 2 - Mapped netlist": [[5, "tutorial-example-2-mapped-netlist"]], "2-bit Multiplier technology mapped netlist representation": [[5, "bit-multiplier-technology-mapped-netlist-representation"]], "Welcome to Verilog-to-PyG \u2013 A framework for Graph Learning and Augmentation on RTL Designs": [[1, "welcome-to-verilog-to-pyg-a-framework-for-graph-learning-and-augmentation-on-rtl-designs"]], "Pre-Tutorials": [[6, "pre-tutorials"]], "Toy example verilog used in tutorials": [[6, "toy-example-verilog-used-in-tutorials"]]}, "indexentries": {}})