
[wavedrom, ,svg]
....
{reg: [
  {bits: 7,  name: 'opcode', attr: ['7', 'SYSTEM=1110011 '], type: 8},
  {bits: 5,  name: 'rd/cd',  attr: ['5', 'dest',], type: 2},
  {bits: 3,  name: 'funct3', attr: ['3', 'CSRRW', 'CSRRS', 'CSRRC', 'CSRRWI', 'CSRRSI', 'CSRRCI'], type: 8},
  {bits: 5,  name: 'rs1',    attr: ['5', 'source', 'source', 'source', 'uimm[4:0]', 'uimm[4:0]', 'uimm[4:0]'], type: 4},
  {bits: 12, name: 'csr',    attr: ['12', 'source/dest'], type: 4},
]}
....
