

================================================================
== Vivado HLS Report for 'Loop_ho_loop_proc'
================================================================
* Date:           Tue Dec 18 12:48:17 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        nn_hls
* Solution:       solution5
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.44|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2331|  2331|  2331|  2331|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+------+------+----------+-----------+-----------+------+----------+
        |            |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+------+------+----------+-----------+-----------+------+----------+
        |- ho_loop   |  2330|  2330|       233|          -|          -|    10|    no    |
        | + on_loop  |   229|   229|        13|          7|          1|    32|    yes   |
        +------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    133|     72|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      5|    449|    739|
|Memory           |        1|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    140|
|Register         |        -|      -|    178|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        1|      5|    760|    951|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |    ~0   |      6|      2|      5|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |digitRecognizer_fcud_x_U6  |digitRecognizer_fcud  |        0|      2|  306|  418|
    |digitRecognizer_fdEe_x_U7  |digitRecognizer_fdEe  |        0|      3|  143|  321|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |        0|      5|  449|  739|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |hiddenToOutputWeight_U  |Loop_ho_loop_procfYi  |        1|  0|   0|   330|   32|     1|        10560|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                   |                      |        1|  0|   0|   330|   32|     1|        10560|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+----+------------+------------+
    |i_fu_215_p2              |     +    |      0|  23|  11|           6|           1|
    |o_fu_147_p2              |     +    |      0|  17|   9|           4|           1|
    |tmp_4_fu_204_p2          |     +    |      0|  23|  11|           6|           2|
    |tmp_9_fu_169_p2          |     +    |      0|  35|  15|          10|          10|
    |tmp_s_fu_194_p2          |     +    |      0|  35|  15|          10|          10|
    |exitcond1_fu_141_p2      |   icmp   |      0|   0|   2|           4|           4|
    |exitcond_fu_184_p2       |   icmp   |      0|   0|   3|           6|           6|
    |ap_block_state1          |    or    |      0|   0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|   0|   2|           1|           2|
    +-------------------------+----------+-------+----+----+------------+------------+
    |Total                    |          |      0| 133|  72|          49|          39|
    +-------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  65|         12|    1|         12|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |  15|          3|    1|          3|
    |hiddenToOutputWeight_address0  |  15|          3|    9|         27|
    |i_1_phi_fu_114_p4              |   9|          2|    6|         12|
    |i_1_reg_110                    |   9|          2|    6|         12|
    |o_1_reg_98                     |   9|          2|    4|          8|
    |sum1_reg_121                   |   9|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 140|         28|   60|        140|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  11|   0|   11|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_reg_249  |   1|   0|    1|          0|
    |exitcond_reg_249                   |   1|   0|    1|          0|
    |hiddenOut_load_reg_273             |  32|   0|   32|          0|
    |hiddenToOutputWeight_2_reg_268     |  32|   0|   32|          0|
    |i_1_reg_110                        |   6|   0|    6|          0|
    |i_reg_263                          |   6|   0|    6|          0|
    |o_1_reg_98                         |   4|   0|    4|          0|
    |o_reg_224                          |   4|   0|    4|          0|
    |sum1_reg_121                       |  32|   0|   32|          0|
    |tmp_1_reg_239                      |   4|   0|   32|         28|
    |tmp_8_reg_278                      |  32|   0|   32|          0|
    |tmp_9_reg_229                      |  10|   0|   10|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 178|   0|  206|         28|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | Loop_ho_loop_proc | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | Loop_ho_loop_proc | return value |
|ap_start            |  in |    1| ap_ctrl_hs | Loop_ho_loop_proc | return value |
|ap_done             | out |    1| ap_ctrl_hs | Loop_ho_loop_proc | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | Loop_ho_loop_proc | return value |
|ap_idle             | out |    1| ap_ctrl_hs | Loop_ho_loop_proc | return value |
|ap_ready            | out |    1| ap_ctrl_hs | Loop_ho_loop_proc | return value |
|output_r_address0   | out |    4|  ap_memory |      output_r     |     array    |
|output_r_ce0        | out |    1|  ap_memory |      output_r     |     array    |
|output_r_we0        | out |    1|  ap_memory |      output_r     |     array    |
|output_r_d0         | out |   32|  ap_memory |      output_r     |     array    |
|hiddenOut_address0  | out |    5|  ap_memory |     hiddenOut     |     array    |
|hiddenOut_ce0       | out |    1|  ap_memory |     hiddenOut     |     array    |
|hiddenOut_q0        |  in |   32|  ap_memory |     hiddenOut     |     array    |
+--------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 1
  Pipeline-0: II = 7, D = 13, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	17  / (exitcond)
	5  / (!exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	4  / true
17 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: empty (4)  [1/1] 0.00ns
newFuncRoot:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([10 x float]* %output_r, [1 x i8]* @p_str8, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind

ST_1: StgValue_19 (5)  [1/1] 1.59ns
newFuncRoot:1  br label %.preheader


 <State 2>: 5.58ns
ST_2: o_1 (7)  [1/1] 0.00ns
.preheader:0  %o_1 = phi i4 [ %o, %0 ], [ 0, %newFuncRoot ]

ST_2: exitcond1 (8)  [1/1] 3.10ns  loc: nn_hls/src/digitRecognizer.cpp:21
.preheader:1  %exitcond1 = icmp eq i4 %o_1, -6

ST_2: o (9)  [1/1] 2.35ns  loc: nn_hls/src/digitRecognizer.cpp:21
.preheader:2  %o = add i4 %o_1, 1

ST_2: StgValue_23 (10)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:21
.preheader:3  br i1 %exitcond1, label %.exitStub, label %2

ST_2: tmp_1_cast (16)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:21
:4  %tmp_1_cast = zext i4 %o_1 to i10

ST_2: tmp (17)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:21
:5  %tmp = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %o_1, i5 0)

ST_2: p_shl_cast (18)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:23
:6  %p_shl_cast = zext i9 %tmp to i10

ST_2: tmp_9 (19)  [1/1] 2.32ns  loc: nn_hls/src/digitRecognizer.cpp:23
:7  %tmp_9 = add i10 %tmp_1_cast, %p_shl_cast

ST_2: tmp_9_cast (20)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:23
:8  %tmp_9_cast = zext i10 %tmp_9 to i32

ST_2: hiddenToOutputWeight (21)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:23
:9  %hiddenToOutputWeight = getelementptr [330 x float]* @hiddenToOutputWeight, i32 0, i32 %tmp_9_cast

ST_2: sum (22)  [2/2] 3.25ns  loc: nn_hls/src/digitRecognizer.cpp:23
:10  %sum = load float* %hiddenToOutputWeight, align 4

ST_2: StgValue_31 (54)  [1/1] 0.00ns
.exitStub:0  ret void


 <State 3>: 4.84ns
ST_3: empty_15 (12)  [1/1] 0.00ns
:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

ST_3: StgValue_33 (13)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:21
:1  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str5) nounwind

ST_3: tmp_2 (14)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:21
:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str5) nounwind

ST_3: tmp_1 (15)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:23
:3  %tmp_1 = zext i4 %o_1 to i32

ST_3: sum (22)  [1/2] 3.25ns  loc: nn_hls/src/digitRecognizer.cpp:23
:10  %sum = load float* %hiddenToOutputWeight, align 4

ST_3: StgValue_37 (23)  [1/1] 1.59ns  loc: nn_hls/src/digitRecognizer.cpp:24
:11  br label %1


 <State 4>: 5.58ns
ST_4: i_1 (25)  [1/1] 0.00ns
:0  %i_1 = phi i6 [ 1, %2 ], [ %i, %3 ]

ST_4: sum1 (26)  [1/1] 0.00ns
:1  %sum1 = phi float [ %sum, %2 ], [ %sum_3, %3 ]

ST_4: exitcond (27)  [1/1] 3.88ns  loc: nn_hls/src/digitRecognizer.cpp:24
:2  %exitcond = icmp eq i6 %i_1, -31

ST_4: StgValue_41 (28)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:24
:3  br i1 %exitcond, label %0, label %3

ST_4: tmp_cast (34)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:25
:4  %tmp_cast = zext i6 %i_1 to i10

ST_4: tmp_s (35)  [1/1] 2.32ns  loc: nn_hls/src/digitRecognizer.cpp:25
:5  %tmp_s = add i10 %tmp_9, %tmp_cast

ST_4: tmp_10_cast (36)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:25
:6  %tmp_10_cast = zext i10 %tmp_s to i32

ST_4: hiddenToOutputWeight_1 (37)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:25
:7  %hiddenToOutputWeight_1 = getelementptr [330 x float]* @hiddenToOutputWeight, i32 0, i32 %tmp_10_cast

ST_4: hiddenToOutputWeight_2 (38)  [2/2] 3.25ns  loc: nn_hls/src/digitRecognizer.cpp:25
:8  %hiddenToOutputWeight_2 = load float* %hiddenToOutputWeight_1, align 4

ST_4: tmp_4 (39)  [1/1] 2.31ns  loc: nn_hls/src/digitRecognizer.cpp:25
:9  %tmp_4 = add i6 %i_1, -1

ST_4: tmp_4_cast (40)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:25
:10  %tmp_4_cast = zext i6 %tmp_4 to i32

ST_4: hiddenOut_addr (41)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:25
:11  %hiddenOut_addr = getelementptr inbounds [32 x float]* %hiddenOut, i32 0, i32 %tmp_4_cast

ST_4: hiddenOut_load (42)  [2/2] 3.25ns  loc: nn_hls/src/digitRecognizer.cpp:25
:12  %hiddenOut_load = load float* %hiddenOut_addr, align 4

ST_4: i (46)  [1/1] 2.31ns  loc: nn_hls/src/digitRecognizer.cpp:24
:16  %i = add i6 %i_1, 1


 <State 5>: 3.25ns
ST_5: hiddenToOutputWeight_2 (38)  [1/2] 3.25ns  loc: nn_hls/src/digitRecognizer.cpp:25
:8  %hiddenToOutputWeight_2 = load float* %hiddenToOutputWeight_1, align 4

ST_5: hiddenOut_load (42)  [1/2] 3.25ns  loc: nn_hls/src/digitRecognizer.cpp:25
:12  %hiddenOut_load = load float* %hiddenOut_addr, align 4


 <State 6>: 5.70ns
ST_6: tmp_8 (43)  [4/4] 5.70ns  loc: nn_hls/src/digitRecognizer.cpp:25
:13  %tmp_8 = fmul float %hiddenToOutputWeight_2, %hiddenOut_load


 <State 7>: 5.70ns
ST_7: tmp_8 (43)  [3/4] 5.70ns  loc: nn_hls/src/digitRecognizer.cpp:25
:13  %tmp_8 = fmul float %hiddenToOutputWeight_2, %hiddenOut_load


 <State 8>: 5.70ns
ST_8: tmp_8 (43)  [2/4] 5.70ns  loc: nn_hls/src/digitRecognizer.cpp:25
:13  %tmp_8 = fmul float %hiddenToOutputWeight_2, %hiddenOut_load


 <State 9>: 5.70ns
ST_9: tmp_8 (43)  [1/4] 5.70ns  loc: nn_hls/src/digitRecognizer.cpp:25
:13  %tmp_8 = fmul float %hiddenToOutputWeight_2, %hiddenOut_load


 <State 10>: 6.44ns
ST_10: sum_3 (44)  [7/7] 6.44ns  loc: nn_hls/src/digitRecognizer.cpp:25
:14  %sum_3 = fadd float %sum1, %tmp_8


 <State 11>: 6.44ns
ST_11: sum_3 (44)  [6/7] 6.44ns  loc: nn_hls/src/digitRecognizer.cpp:25
:14  %sum_3 = fadd float %sum1, %tmp_8


 <State 12>: 6.44ns
ST_12: sum_3 (44)  [5/7] 6.44ns  loc: nn_hls/src/digitRecognizer.cpp:25
:14  %sum_3 = fadd float %sum1, %tmp_8


 <State 13>: 6.44ns
ST_13: sum_3 (44)  [4/7] 6.44ns  loc: nn_hls/src/digitRecognizer.cpp:25
:14  %sum_3 = fadd float %sum1, %tmp_8


 <State 14>: 6.44ns
ST_14: sum_3 (44)  [3/7] 6.44ns  loc: nn_hls/src/digitRecognizer.cpp:25
:14  %sum_3 = fadd float %sum1, %tmp_8


 <State 15>: 6.44ns
ST_15: sum_3 (44)  [2/7] 6.44ns  loc: nn_hls/src/digitRecognizer.cpp:25
:14  %sum_3 = fadd float %sum1, %tmp_8


 <State 16>: 6.44ns
ST_16: empty_16 (30)  [1/1] 0.00ns
:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

ST_16: StgValue_65 (31)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:25
:1  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str6) nounwind

ST_16: tmp_5 (32)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:25
:2  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

ST_16: StgValue_67 (33)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:26
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_16: sum_3 (44)  [1/7] 6.44ns  loc: nn_hls/src/digitRecognizer.cpp:25
:14  %sum_3 = fadd float %sum1, %tmp_8

ST_16: empty_17 (45)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:25
:15  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_5) nounwind

ST_16: StgValue_70 (47)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:24
:17  br label %1


 <State 17>: 2.32ns
ST_17: output_addr (49)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:27
:0  %output_addr = getelementptr [10 x float]* %output_r, i32 0, i32 %tmp_1

ST_17: StgValue_72 (50)  [1/1] 2.32ns  loc: nn_hls/src/digitRecognizer.cpp:27
:1  store float %sum1, float* %output_addr, align 4

ST_17: empty_14 (51)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:30
:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str5, i32 %tmp_2) nounwind

ST_17: StgValue_74 (52)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:21
:3  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ hiddenOut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ hiddenToOutputWeight]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                  (specmemcore      ) [ 000000000000000000]
StgValue_19            (br               ) [ 011111111111111111]
o_1                    (phi              ) [ 001100000000000000]
exitcond1              (icmp             ) [ 001111111111111111]
o                      (add              ) [ 011111111111111111]
StgValue_23            (br               ) [ 000000000000000000]
tmp_1_cast             (zext             ) [ 000000000000000000]
tmp                    (bitconcatenate   ) [ 000000000000000000]
p_shl_cast             (zext             ) [ 000000000000000000]
tmp_9                  (add              ) [ 000111111111111110]
tmp_9_cast             (zext             ) [ 000000000000000000]
hiddenToOutputWeight   (getelementptr    ) [ 000100000000000000]
StgValue_31            (ret              ) [ 000000000000000000]
empty_15               (speclooptripcount) [ 000000000000000000]
StgValue_33            (specloopname     ) [ 000000000000000000]
tmp_2                  (specregionbegin  ) [ 000011111111111111]
tmp_1                  (zext             ) [ 000011111111111111]
sum                    (load             ) [ 001111111111111111]
StgValue_37            (br               ) [ 001111111111111111]
i_1                    (phi              ) [ 000010000000000000]
sum1                   (phi              ) [ 000011111111111111]
exitcond               (icmp             ) [ 001111111111111111]
StgValue_41            (br               ) [ 000000000000000000]
tmp_cast               (zext             ) [ 000000000000000000]
tmp_s                  (add              ) [ 000000000000000000]
tmp_10_cast            (zext             ) [ 000000000000000000]
hiddenToOutputWeight_1 (getelementptr    ) [ 000001000000000000]
tmp_4                  (add              ) [ 000000000000000000]
tmp_4_cast             (zext             ) [ 000000000000000000]
hiddenOut_addr         (getelementptr    ) [ 000001000000000000]
i                      (add              ) [ 001111111111111111]
hiddenToOutputWeight_2 (load             ) [ 000000111100000000]
hiddenOut_load         (load             ) [ 000000111100000000]
tmp_8                  (fmul             ) [ 000011111111111110]
empty_16               (speclooptripcount) [ 000000000000000000]
StgValue_65            (specloopname     ) [ 000000000000000000]
tmp_5                  (specregionbegin  ) [ 000000000000000000]
StgValue_67            (specpipeline     ) [ 000000000000000000]
sum_3                  (fadd             ) [ 001111111111111111]
empty_17               (specregionend    ) [ 000000000000000000]
StgValue_70            (br               ) [ 001111111111111111]
output_addr            (getelementptr    ) [ 000000000000000000]
StgValue_72            (store            ) [ 000000000000000000]
empty_14               (specregionend    ) [ 000000000000000000]
StgValue_74            (br               ) [ 011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hiddenOut">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hiddenOut"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hiddenToOutputWeight">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hiddenToOutputWeight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="hiddenToOutputWeight_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="10" slack="0"/>
<pin id="58" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hiddenToOutputWeight/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="9" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="64" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum/2 hiddenToOutputWeight_2/4 "/>
</bind>
</comp>

<comp id="66" class="1004" name="hiddenToOutputWeight_1_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="10" slack="0"/>
<pin id="70" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hiddenToOutputWeight_1/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="hiddenOut_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="6" slack="0"/>
<pin id="78" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hiddenOut_addr/4 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="5" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="84" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hiddenOut_load/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="output_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="4" slack="2"/>
<pin id="90" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/17 "/>
</bind>
</comp>

<comp id="93" class="1004" name="StgValue_72_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="1"/>
<pin id="96" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_72/17 "/>
</bind>
</comp>

<comp id="98" class="1005" name="o_1_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="1"/>
<pin id="100" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="o_1 (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="o_1_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="1" slack="1"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_1/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="i_1_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="1"/>
<pin id="112" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_1_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="121" class="1005" name="sum1_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum1 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="sum1_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="32" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum1/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="6"/>
<pin id="134" dir="0" index="1" bw="32" slack="1"/>
<pin id="135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3/10 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="0" index="1" bw="32" slack="1"/>
<pin id="140" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="exitcond1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="0" index="1" bw="4" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="o_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_1_cast_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="9" slack="0"/>
<pin id="159" dir="0" index="1" bw="4" slack="0"/>
<pin id="160" dir="0" index="2" bw="1" slack="0"/>
<pin id="161" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_shl_cast_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="9" slack="0"/>
<pin id="167" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_9_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="9" slack="0"/>
<pin id="172" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_9_cast_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="10" slack="0"/>
<pin id="177" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="exitcond_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="0" index="1" bw="6" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_cast_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="0"/>
<pin id="192" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_s_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="2"/>
<pin id="196" dir="0" index="1" bw="6" slack="0"/>
<pin id="197" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_10_cast_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_4_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_4_cast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="i_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="6" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="224" class="1005" name="o_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="o "/>
</bind>
</comp>

<comp id="229" class="1005" name="tmp_9_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="10" slack="2"/>
<pin id="231" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="234" class="1005" name="hiddenToOutputWeight_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="9" slack="1"/>
<pin id="236" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="hiddenToOutputWeight "/>
</bind>
</comp>

<comp id="239" class="1005" name="tmp_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="2"/>
<pin id="241" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="244" class="1005" name="sum_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="249" class="1005" name="exitcond_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="253" class="1005" name="hiddenToOutputWeight_1_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="9" slack="1"/>
<pin id="255" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="hiddenToOutputWeight_1 "/>
</bind>
</comp>

<comp id="258" class="1005" name="hiddenOut_addr_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="1"/>
<pin id="260" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="hiddenOut_addr "/>
</bind>
</comp>

<comp id="263" class="1005" name="i_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="0"/>
<pin id="265" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="268" class="1005" name="hiddenToOutputWeight_2_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hiddenToOutputWeight_2 "/>
</bind>
</comp>

<comp id="273" class="1005" name="hiddenOut_load_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hiddenOut_load "/>
</bind>
</comp>

<comp id="278" class="1005" name="tmp_8_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="283" class="1005" name="sum_3_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="24" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="66" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="109"><net_src comp="102" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="121" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="131"><net_src comp="125" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="136"><net_src comp="121" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="145"><net_src comp="102" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="102" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="102" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="102" pin="4"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="168"><net_src comp="157" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="153" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="165" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="169" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="183"><net_src comp="98" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="114" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="38" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="114" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="194" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="208"><net_src comp="114" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="219"><net_src comp="114" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="147" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="232"><net_src comp="169" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="237"><net_src comp="54" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="242"><net_src comp="180" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="247"><net_src comp="61" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="252"><net_src comp="184" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="66" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="261"><net_src comp="74" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="266"><net_src comp="215" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="271"><net_src comp="61" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="276"><net_src comp="81" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="281"><net_src comp="137" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="286"><net_src comp="132" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="125" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {17 }
	Port: hiddenToOutputWeight | {}
 - Input state : 
	Port: Loop_ho_loop_proc : output_r | {}
	Port: Loop_ho_loop_proc : hiddenOut | {4 5 }
	Port: Loop_ho_loop_proc : hiddenToOutputWeight | {2 3 4 5 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		o : 1
		StgValue_23 : 2
		tmp_1_cast : 1
		tmp : 1
		p_shl_cast : 2
		tmp_9 : 3
		tmp_9_cast : 4
		hiddenToOutputWeight : 5
		sum : 6
	State 3
	State 4
		exitcond : 1
		StgValue_41 : 2
		tmp_cast : 1
		tmp_s : 2
		tmp_10_cast : 3
		hiddenToOutputWeight_1 : 4
		hiddenToOutputWeight_2 : 5
		tmp_4 : 1
		tmp_4_cast : 2
		hiddenOut_addr : 3
		hiddenOut_load : 4
		i : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		empty_17 : 1
	State 17
		StgValue_72 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_132     |    2    |   306   |   418   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_137     |    3    |   143   |   321   |
|----------|--------------------|---------|---------|---------|
|          |      o_fu_147      |    0    |    17   |    9    |
|          |    tmp_9_fu_169    |    0    |    32   |    14   |
|    add   |    tmp_s_fu_194    |    0    |    35   |    15   |
|          |    tmp_4_fu_204    |    0    |    23   |    11   |
|          |      i_fu_215      |    0    |    23   |    11   |
|----------|--------------------|---------|---------|---------|
|   icmp   |  exitcond1_fu_141  |    0    |    0    |    2    |
|          |   exitcond_fu_184  |    0    |    0    |    3    |
|----------|--------------------|---------|---------|---------|
|          |  tmp_1_cast_fu_153 |    0    |    0    |    0    |
|          |  p_shl_cast_fu_165 |    0    |    0    |    0    |
|          |  tmp_9_cast_fu_175 |    0    |    0    |    0    |
|   zext   |    tmp_1_fu_180    |    0    |    0    |    0    |
|          |   tmp_cast_fu_190  |    0    |    0    |    0    |
|          | tmp_10_cast_fu_199 |    0    |    0    |    0    |
|          |  tmp_4_cast_fu_210 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|     tmp_fu_157     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   579   |   804   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       exitcond_reg_249       |    1   |
|    hiddenOut_addr_reg_258    |    5   |
|    hiddenOut_load_reg_273    |   32   |
|hiddenToOutputWeight_1_reg_253|    9   |
|hiddenToOutputWeight_2_reg_268|   32   |
| hiddenToOutputWeight_reg_234 |    9   |
|          i_1_reg_110         |    6   |
|           i_reg_263          |    6   |
|          o_1_reg_98          |    4   |
|           o_reg_224          |    4   |
|         sum1_reg_121         |   32   |
|         sum_3_reg_283        |   32   |
|          sum_reg_244         |   32   |
|         tmp_1_reg_239        |   32   |
|         tmp_8_reg_278        |   32   |
|         tmp_9_reg_229        |   10   |
+------------------------------+--------+
|             Total            |   278  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   4  |   9  |   36   ||    21   |
| grp_access_fu_81 |  p0  |   2  |   5  |   10   ||    9    |
|    o_1_reg_98    |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   54   ||  5.134  ||    39   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   579  |   804  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   39   |
|  Register |    -   |    -   |   278  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    5   |   857  |   843  |
+-----------+--------+--------+--------+--------+
