

================================================================
== Vitis HLS Report for 'compute_out_nodes_features_Pipeline_VITIS_LOOP_193_3_VITIS_LOOP_197_4'
================================================================
* Date:           Sat Dec 11 19:29:57 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.879 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_193_3_VITIS_LOOP_197_4  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%fout_1 = alloca i32 1"   --->   Operation 8 'alloca' 'fout_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1"   --->   Operation 9 'alloca' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln190_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln190"   --->   Operation 11 'read' 'zext_ln190_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mul_ln195_1_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %mul_ln195_1"   --->   Operation 12 'read' 'mul_ln195_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bound_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %bound"   --->   Operation 13 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln190_cast = zext i3 %zext_ln190_read"   --->   Operation 14 'zext' 'zext_ln190_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_sum_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %all_attention_coefficients_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %nodes_features_proj_V_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %nodes_features_proj_V_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %nodes_features_proj_V_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %nodes_features_proj_V_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %nodes_features_proj_V_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %nodes_features_proj_V_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %nodes_features_proj_V_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %nodes_features_proj_V_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %nodes_features_proj_V_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %nodes_features_proj_V_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %nodes_features_proj_V_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %nodes_features_proj_V_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %nodes_features_proj_V_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %nodes_features_proj_V_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %nodes_features_proj_V_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %nodes_features_proj_V_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln0 = store i36 0, i36 %indvar_flatten"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %n2"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %fout_1"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%n2_1 = load i32 %n2"   --->   Operation 37 'load' 'n2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i36 %indvar_flatten" [GAT_compute.cpp:193]   --->   Operation 38 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln1171 = trunc i32 %n2_1"   --->   Operation 39 'trunc' 'trunc_ln1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_116_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln1171, i2 0" [GAT_compute.cpp:193]   --->   Operation 40 'bitconcatenate' 'tmp_116_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.85ns)   --->   "%cmp8 = icmp_eq  i32 %n2_1, i32 0"   --->   Operation 41 'icmp' 'cmp8' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.95ns)   --->   "%icmp_ln193 = icmp_eq  i36 %indvar_flatten_load, i36 %bound_read" [GAT_compute.cpp:193]   --->   Operation 42 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.92ns)   --->   "%add_ln193_2 = add i36 %indvar_flatten_load, i36 1" [GAT_compute.cpp:193]   --->   Operation 43 'add' 'add_ln193_2' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln193 = br i1 %icmp_ln193, void %.split2, void %._crit_edge.preheader.exitStub" [GAT_compute.cpp:193]   --->   Operation 44 'br' 'br_ln193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%fout_1_load = load i5 %fout_1" [GAT_compute.cpp:197]   --->   Operation 45 'load' 'fout_1_load' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.88ns)   --->   "%add_ln193 = add i32 %n2_1, i32 1" [GAT_compute.cpp:193]   --->   Operation 46 'add' 'add_ln193' <Predicate = (!icmp_ln193)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.63ns)   --->   "%icmp_ln197 = icmp_eq  i5 %fout_1_load, i5 16" [GAT_compute.cpp:197]   --->   Operation 47 'icmp' 'icmp_ln197' <Predicate = (!icmp_ln193)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.27ns)   --->   "%select_ln193 = select i1 %icmp_ln197, i5 0, i5 %fout_1_load" [GAT_compute.cpp:193]   --->   Operation 48 'select' 'select_ln193' <Predicate = (!icmp_ln193)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln193_3)   --->   "%trunc_ln1171_1 = trunc i32 %add_ln193"   --->   Operation 49 'trunc' 'trunc_ln1171_1' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln193_3)   --->   "%tmp_117_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln1171_1, i2 0"   --->   Operation 50 'bitconcatenate' 'tmp_117_cast' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.85ns)   --->   "%cmp8_mid1 = icmp_eq  i32 %add_ln193, i32 0" [GAT_compute.cpp:193]   --->   Operation 51 'icmp' 'cmp8_mid1' <Predicate = (!icmp_ln193)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.22ns)   --->   "%select_ln193_2 = select i1 %icmp_ln197, i32 %add_ln193, i32 %n2_1" [GAT_compute.cpp:193]   --->   Operation 52 'select' 'select_ln193_2' <Predicate = (!icmp_ln193)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i32 %select_ln193_2" [GAT_compute.cpp:193]   --->   Operation 53 'trunc' 'trunc_ln193' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.79ns)   --->   "%add_ln193_1 = add i18 %mul_ln195_1_read, i18 %trunc_ln193" [GAT_compute.cpp:193]   --->   Operation 54 'add' 'add_ln193_1' <Predicate = (!icmp_ln193)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln193_3)   --->   "%select_ln193_4 = select i1 %icmp_ln197, i10 %tmp_117_cast, i10 %tmp_116_cast" [GAT_compute.cpp:193]   --->   Operation 55 'select' 'select_ln193_4' <Predicate = (!icmp_ln193)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.72ns) (out node of the LUT)   --->   "%add_ln193_3 = add i10 %select_ln193_4, i10 %zext_ln190_cast" [GAT_compute.cpp:193]   --->   Operation 56 'add' 'add_ln193_3' <Predicate = (!icmp_ln193)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i5 %select_ln193" [GAT_compute.cpp:197]   --->   Operation 57 'zext' 'zext_ln197' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%out_nodes_features_sum_V_addr = getelementptr i28 %out_nodes_features_sum_V, i64 0, i64 %zext_ln197" [GAT_compute.cpp:200]   --->   Operation 58 'getelementptr' 'out_nodes_features_sum_V_addr' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln1171_2 = trunc i5 %select_ln193"   --->   Operation 59 'trunc' 'trunc_ln1171_2' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.70ns)   --->   "%add_ln197 = add i5 %select_ln193, i5 1" [GAT_compute.cpp:197]   --->   Operation 60 'add' 'add_ln197' <Predicate = (!icmp_ln193)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.38ns)   --->   "%store_ln193 = store i36 %add_ln193_2, i36 %indvar_flatten" [GAT_compute.cpp:193]   --->   Operation 61 'store' 'store_ln193' <Predicate = (!icmp_ln193)> <Delay = 0.38>
ST_2 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln193 = store i32 %select_ln193_2, i32 %n2" [GAT_compute.cpp:193]   --->   Operation 62 'store' 'store_ln193' <Predicate = (!icmp_ln193)> <Delay = 0.38>
ST_2 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln197 = store i5 %add_ln197, i5 %fout_1" [GAT_compute.cpp:197]   --->   Operation 63 'store' 'store_ln197' <Predicate = (!icmp_ln193)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.24>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i18 %add_ln193_1" [GAT_compute.cpp:195]   --->   Operation 64 'zext' 'zext_ln195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%all_attention_coefficients_V_addr = getelementptr i28 %all_attention_coefficients_V, i64 0, i64 %zext_ln195" [GAT_compute.cpp:195]   --->   Operation 65 'getelementptr' 'all_attention_coefficients_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (1.24ns)   --->   "%all_attention_coefficients_V_load = load i18 %all_attention_coefficients_V_addr" [GAT_compute.cpp:193]   --->   Operation 66 'load' 'all_attention_coefficients_V_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 160000> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i10 %add_ln193_3"   --->   Operation 67 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_0_addr = getelementptr i28 %nodes_features_proj_V_0, i64 0, i64 %zext_ln1171"   --->   Operation 68 'getelementptr' 'nodes_features_proj_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_0_load = load i10 %nodes_features_proj_V_0_addr" [GAT_compute.cpp:193]   --->   Operation 69 'load' 'nodes_features_proj_V_0_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_1_addr = getelementptr i28 %nodes_features_proj_V_1, i64 0, i64 %zext_ln1171"   --->   Operation 70 'getelementptr' 'nodes_features_proj_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_1_load = load i10 %nodes_features_proj_V_1_addr" [GAT_compute.cpp:193]   --->   Operation 71 'load' 'nodes_features_proj_V_1_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_2_addr = getelementptr i28 %nodes_features_proj_V_2, i64 0, i64 %zext_ln1171"   --->   Operation 72 'getelementptr' 'nodes_features_proj_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_2_load = load i10 %nodes_features_proj_V_2_addr" [GAT_compute.cpp:193]   --->   Operation 73 'load' 'nodes_features_proj_V_2_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_3_addr = getelementptr i28 %nodes_features_proj_V_3, i64 0, i64 %zext_ln1171"   --->   Operation 74 'getelementptr' 'nodes_features_proj_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_3_load = load i10 %nodes_features_proj_V_3_addr" [GAT_compute.cpp:193]   --->   Operation 75 'load' 'nodes_features_proj_V_3_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_4_addr = getelementptr i28 %nodes_features_proj_V_4, i64 0, i64 %zext_ln1171"   --->   Operation 76 'getelementptr' 'nodes_features_proj_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_4_load = load i10 %nodes_features_proj_V_4_addr" [GAT_compute.cpp:193]   --->   Operation 77 'load' 'nodes_features_proj_V_4_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_5_addr = getelementptr i28 %nodes_features_proj_V_5, i64 0, i64 %zext_ln1171"   --->   Operation 78 'getelementptr' 'nodes_features_proj_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_5_load = load i10 %nodes_features_proj_V_5_addr" [GAT_compute.cpp:193]   --->   Operation 79 'load' 'nodes_features_proj_V_5_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_6_addr = getelementptr i28 %nodes_features_proj_V_6, i64 0, i64 %zext_ln1171"   --->   Operation 80 'getelementptr' 'nodes_features_proj_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_6_load = load i10 %nodes_features_proj_V_6_addr" [GAT_compute.cpp:193]   --->   Operation 81 'load' 'nodes_features_proj_V_6_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_7_addr = getelementptr i28 %nodes_features_proj_V_7, i64 0, i64 %zext_ln1171"   --->   Operation 82 'getelementptr' 'nodes_features_proj_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_7_load = load i10 %nodes_features_proj_V_7_addr" [GAT_compute.cpp:193]   --->   Operation 83 'load' 'nodes_features_proj_V_7_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_8_addr = getelementptr i28 %nodes_features_proj_V_8, i64 0, i64 %zext_ln1171"   --->   Operation 84 'getelementptr' 'nodes_features_proj_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_8_load = load i10 %nodes_features_proj_V_8_addr" [GAT_compute.cpp:193]   --->   Operation 85 'load' 'nodes_features_proj_V_8_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_9_addr = getelementptr i28 %nodes_features_proj_V_9, i64 0, i64 %zext_ln1171"   --->   Operation 86 'getelementptr' 'nodes_features_proj_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_9_load = load i10 %nodes_features_proj_V_9_addr" [GAT_compute.cpp:193]   --->   Operation 87 'load' 'nodes_features_proj_V_9_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_10_addr = getelementptr i28 %nodes_features_proj_V_10, i64 0, i64 %zext_ln1171"   --->   Operation 88 'getelementptr' 'nodes_features_proj_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_10_load = load i10 %nodes_features_proj_V_10_addr" [GAT_compute.cpp:193]   --->   Operation 89 'load' 'nodes_features_proj_V_10_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_11_addr = getelementptr i28 %nodes_features_proj_V_11, i64 0, i64 %zext_ln1171"   --->   Operation 90 'getelementptr' 'nodes_features_proj_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_11_load = load i10 %nodes_features_proj_V_11_addr" [GAT_compute.cpp:193]   --->   Operation 91 'load' 'nodes_features_proj_V_11_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_12_addr = getelementptr i28 %nodes_features_proj_V_12, i64 0, i64 %zext_ln1171"   --->   Operation 92 'getelementptr' 'nodes_features_proj_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_12_load = load i10 %nodes_features_proj_V_12_addr" [GAT_compute.cpp:193]   --->   Operation 93 'load' 'nodes_features_proj_V_12_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_13_addr = getelementptr i28 %nodes_features_proj_V_13, i64 0, i64 %zext_ln1171"   --->   Operation 94 'getelementptr' 'nodes_features_proj_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_13_load = load i10 %nodes_features_proj_V_13_addr" [GAT_compute.cpp:193]   --->   Operation 95 'load' 'nodes_features_proj_V_13_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_14_addr = getelementptr i28 %nodes_features_proj_V_14, i64 0, i64 %zext_ln1171"   --->   Operation 96 'getelementptr' 'nodes_features_proj_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_14_load = load i10 %nodes_features_proj_V_14_addr" [GAT_compute.cpp:193]   --->   Operation 97 'load' 'nodes_features_proj_V_14_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_15_addr = getelementptr i28 %nodes_features_proj_V_15, i64 0, i64 %zext_ln1171"   --->   Operation 98 'getelementptr' 'nodes_features_proj_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [2/2] (1.20ns)   --->   "%nodes_features_proj_V_15_load = load i10 %nodes_features_proj_V_15_addr" [GAT_compute.cpp:193]   --->   Operation 99 'load' 'nodes_features_proj_V_15_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>

State 4 <SV = 3> <Delay = 1.69>
ST_4 : Operation 100 [1/2] (1.24ns)   --->   "%all_attention_coefficients_V_load = load i18 %all_attention_coefficients_V_addr" [GAT_compute.cpp:193]   --->   Operation 100 'load' 'all_attention_coefficients_V_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 160000> <RAM>
ST_4 : Operation 101 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_0_load = load i10 %nodes_features_proj_V_0_addr" [GAT_compute.cpp:193]   --->   Operation 101 'load' 'nodes_features_proj_V_0_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_4 : Operation 102 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_1_load = load i10 %nodes_features_proj_V_1_addr" [GAT_compute.cpp:193]   --->   Operation 102 'load' 'nodes_features_proj_V_1_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_4 : Operation 103 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_2_load = load i10 %nodes_features_proj_V_2_addr" [GAT_compute.cpp:193]   --->   Operation 103 'load' 'nodes_features_proj_V_2_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_4 : Operation 104 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_3_load = load i10 %nodes_features_proj_V_3_addr" [GAT_compute.cpp:193]   --->   Operation 104 'load' 'nodes_features_proj_V_3_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_4 : Operation 105 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_4_load = load i10 %nodes_features_proj_V_4_addr" [GAT_compute.cpp:193]   --->   Operation 105 'load' 'nodes_features_proj_V_4_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_4 : Operation 106 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_5_load = load i10 %nodes_features_proj_V_5_addr" [GAT_compute.cpp:193]   --->   Operation 106 'load' 'nodes_features_proj_V_5_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_4 : Operation 107 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_6_load = load i10 %nodes_features_proj_V_6_addr" [GAT_compute.cpp:193]   --->   Operation 107 'load' 'nodes_features_proj_V_6_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_4 : Operation 108 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_7_load = load i10 %nodes_features_proj_V_7_addr" [GAT_compute.cpp:193]   --->   Operation 108 'load' 'nodes_features_proj_V_7_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_4 : Operation 109 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_8_load = load i10 %nodes_features_proj_V_8_addr" [GAT_compute.cpp:193]   --->   Operation 109 'load' 'nodes_features_proj_V_8_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_4 : Operation 110 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_9_load = load i10 %nodes_features_proj_V_9_addr" [GAT_compute.cpp:193]   --->   Operation 110 'load' 'nodes_features_proj_V_9_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_4 : Operation 111 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_10_load = load i10 %nodes_features_proj_V_10_addr" [GAT_compute.cpp:193]   --->   Operation 111 'load' 'nodes_features_proj_V_10_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_4 : Operation 112 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_11_load = load i10 %nodes_features_proj_V_11_addr" [GAT_compute.cpp:193]   --->   Operation 112 'load' 'nodes_features_proj_V_11_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_4 : Operation 113 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_12_load = load i10 %nodes_features_proj_V_12_addr" [GAT_compute.cpp:193]   --->   Operation 113 'load' 'nodes_features_proj_V_12_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_4 : Operation 114 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_13_load = load i10 %nodes_features_proj_V_13_addr" [GAT_compute.cpp:193]   --->   Operation 114 'load' 'nodes_features_proj_V_13_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_4 : Operation 115 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_14_load = load i10 %nodes_features_proj_V_14_addr" [GAT_compute.cpp:193]   --->   Operation 115 'load' 'nodes_features_proj_V_14_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_4 : Operation 116 [1/2] (1.20ns)   --->   "%nodes_features_proj_V_15_load = load i10 %nodes_features_proj_V_15_addr" [GAT_compute.cpp:193]   --->   Operation 116 'load' 'nodes_features_proj_V_15_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_4 : Operation 117 [2/2] (1.19ns)   --->   "%prev_V = load i4 %out_nodes_features_sum_V_addr" [GAT_compute.cpp:199]   --->   Operation 117 'load' 'prev_V' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 16> <RAM>
ST_4 : Operation 118 [1/1] (0.49ns)   --->   "%tmp = mux i28 @_ssdm_op_Mux.ap_auto.16i28.i4, i28 %nodes_features_proj_V_0_load, i28 %nodes_features_proj_V_1_load, i28 %nodes_features_proj_V_2_load, i28 %nodes_features_proj_V_3_load, i28 %nodes_features_proj_V_4_load, i28 %nodes_features_proj_V_5_load, i28 %nodes_features_proj_V_6_load, i28 %nodes_features_proj_V_7_load, i28 %nodes_features_proj_V_8_load, i28 %nodes_features_proj_V_9_load, i28 %nodes_features_proj_V_10_load, i28 %nodes_features_proj_V_11_load, i28 %nodes_features_proj_V_12_load, i28 %nodes_features_proj_V_13_load, i28 %nodes_features_proj_V_14_load, i28 %nodes_features_proj_V_15_load, i4 %trunc_ln1171_2"   --->   Operation 118 'mux' 'tmp' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.87>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln193 = sext i28 %all_attention_coefficients_V_load" [GAT_compute.cpp:193]   --->   Operation 119 'sext' 'sext_ln193' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/2] (1.19ns)   --->   "%prev_V = load i4 %out_nodes_features_sum_V_addr" [GAT_compute.cpp:199]   --->   Operation 120 'load' 'prev_V' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 16> <RAM>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i28 %tmp"   --->   Operation 121 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (2.87ns)   --->   "%r_V = mul i46 %sext_ln1171, i46 %sext_ln193"   --->   Operation 122 'mul' 'r_V' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 133 'ret' 'ret_ln0' <Predicate = (icmp_ln193)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_193_3_VITIS_LOOP_197_4_str"   --->   Operation 123 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%select_ln193_1 = select i1 %icmp_ln197, i1 %cmp8_mid1, i1 %cmp8" [GAT_compute.cpp:193]   --->   Operation 124 'select' 'select_ln193_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%specpipeline_ln197 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [GAT_compute.cpp:197]   --->   Operation 125 'specpipeline' 'specpipeline_ln197' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_50" [GAT_compute.cpp:197]   --->   Operation 126 'specloopname' 'specloopname_ln197' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%empty = select i1 %select_ln193_1, i28 0, i28 %prev_V" [GAT_compute.cpp:193]   --->   Operation 127 'select' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%lhs = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %empty, i18 0"   --->   Operation 128 'bitconcatenate' 'lhs' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.95ns) (out node of the LUT)   --->   "%ret_V = add i46 %lhs, i46 %r_V"   --->   Operation 129 'add' 'ret_V' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %ret_V, i32 18, i32 45"   --->   Operation 130 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (1.19ns)   --->   "%store_ln200 = store i28 %trunc_ln, i4 %out_nodes_features_sum_V_addr" [GAT_compute.cpp:200]   --->   Operation 131 'store' 'store_ln200' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 16> <RAM>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 132 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [24]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [47]  (0.387 ns)

 <State 2>: 2.01ns
The critical path consists of the following:
	'load' operation ('fout_1_load', GAT_compute.cpp:197) on local variable 'fout' [61]  (0 ns)
	'icmp' operation ('icmp_ln197', GAT_compute.cpp:197) [64]  (0.637 ns)
	'select' operation ('select_ln193', GAT_compute.cpp:193) [65]  (0.278 ns)
	'add' operation ('add_ln197', GAT_compute.cpp:197) [126]  (0.707 ns)
	'store' operation ('store_ln197', GAT_compute.cpp:197) of variable 'add_ln197', GAT_compute.cpp:197 on local variable 'fout' [129]  (0.387 ns)

 <State 3>: 1.25ns
The critical path consists of the following:
	'getelementptr' operation ('all_attention_coefficients_V_addr', GAT_compute.cpp:195) [74]  (0 ns)
	'load' operation ('all_attention_coefficients_V_load', GAT_compute.cpp:193) on array 'all_attention_coefficients_V' [75]  (1.25 ns)

 <State 4>: 1.69ns
The critical path consists of the following:
	'load' operation ('nodes_features_proj_V_0_load', GAT_compute.cpp:193) on array 'nodes_features_proj_V_0' [81]  (1.2 ns)
	'mux' operation ('tmp') [118]  (0.493 ns)

 <State 5>: 2.88ns
The critical path consists of the following:
	'mul' operation ('r.V') [120]  (2.88 ns)

 <State 6>: 2.16ns
The critical path consists of the following:
	'select' operation ('select_ln193_1', GAT_compute.cpp:193) [69]  (0 ns)
	'select' operation ('empty', GAT_compute.cpp:193) [121]  (0 ns)
	'add' operation ('ret.V') [123]  (0.959 ns)
	'store' operation ('store_ln200', GAT_compute.cpp:200) of variable 'trunc_ln' on array 'out_nodes_features_sum_V' [125]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
