<dec f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='442' type='void llvm::TargetPassConfig::addPass(llvm::Pass * P, bool verifyAfter = true, bool printAfter = true)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='435'>/// Add a pass to the PassManager if that pass is supposed to be run, as
  /// determined by the StartAfter and StopAfter options. Takes ownership of the
  /// pass.
  /// @p printAfter    if true and adding a machine function pass add an extra
  ///                  machine printer pass afterwards
  /// @p verifyAfter   if true and adding a machine function pass add an extra
  ///                  machine verification pass afterwards.</doc>
<def f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='515' ll='557' type='void llvm::TargetPassConfig::addPass(llvm::Pass * P, bool verifyAfter = true, bool printAfter = true)'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='544' u='c' c='_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='580' u='c' c='_ZN4llvm16TargetPassConfig7addPassEPKvbb'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='610' u='c' c='_ZN4llvm16TargetPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='613' u='c' c='_ZN4llvm16TargetPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='616' u='c' c='_ZN4llvm16TargetPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='617' u='c' c='_ZN4llvm16TargetPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='627' u='c' c='_ZN4llvm16TargetPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='628' u='c' c='_ZN4llvm16TargetPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='629' u='c' c='_ZN4llvm16TargetPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='634' u='c' c='_ZN4llvm16TargetPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='638' u='c' c='_ZN4llvm16TargetPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='640' u='c' c='_ZN4llvm16TargetPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='649' u='c' c='_ZN4llvm16TargetPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='650' u='c' c='_ZN4llvm16TargetPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='655' u='c' c='_ZN4llvm16TargetPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='656' u='c' c='_ZN4llvm16TargetPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='659' u='c' c='_ZN4llvm16TargetPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='663' u='c' c='_ZN4llvm16TargetPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='666' u='c' c='_ZN4llvm16TargetPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='669' u='c' c='_ZN4llvm16TargetPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='674' u='c' c='_ZN4llvm16TargetPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='677' u='c' c='_ZN4llvm16TargetPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='693' u='c' c='_ZN4llvm16TargetPassConfig27addPassesToHandleExceptionsEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='697' u='c' c='_ZN4llvm16TargetPassConfig27addPassesToHandleExceptionsEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='703' u='c' c='_ZN4llvm16TargetPassConfig27addPassesToHandleExceptionsEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='704' u='c' c='_ZN4llvm16TargetPassConfig27addPassesToHandleExceptionsEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='711' u='c' c='_ZN4llvm16TargetPassConfig27addPassesToHandleExceptionsEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='712' u='c' c='_ZN4llvm16TargetPassConfig27addPassesToHandleExceptionsEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='715' u='c' c='_ZN4llvm16TargetPassConfig27addPassesToHandleExceptionsEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='718' u='c' c='_ZN4llvm16TargetPassConfig27addPassesToHandleExceptionsEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='727' u='c' c='_ZN4llvm16TargetPassConfig17addCodeGenPrepareEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='728' u='c' c='_ZN4llvm16TargetPassConfig17addCodeGenPrepareEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='738' u='c' c='_ZN4llvm16TargetPassConfig14addISelPrepareEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='742' u='c' c='_ZN4llvm16TargetPassConfig14addISelPrepareEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='743' u='c' c='_ZN4llvm16TargetPassConfig14addISelPrepareEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='746' u='c' c='_ZN4llvm16TargetPassConfig14addISelPrepareEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='752' u='c' c='_ZN4llvm16TargetPassConfig14addISelPrepareEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='807' u='c' c='_ZN4llvm16TargetPassConfig17addCoreISelPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='823' u='c' c='_ZN4llvm16TargetPassConfig13addISelPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='825' u='c' c='_ZN4llvm16TargetPassConfig13addISelPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='826' u='c' c='_ZN4llvm16TargetPassConfig13addISelPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='893' u='c' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='917' u='c' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='946' u='c' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='958' u='c' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='977' u='c' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1098' u='c' c='_ZN4llvm16TargetPassConfig20addRegAssignmentFastEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1104' u='c' c='_ZN4llvm16TargetPassConfig25addRegAssignmentOptimizedEv'/>
<doc f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='510'>/// Add a pass to the PassManager if that pass is supposed to be run.  If the
/// Started/Stopped flags indicate either that the compilation should start at
/// a later pass or that it should stop after an earlier pass, then do not add
/// the pass.  Finally, compare the current pass against the StartAfter
/// and StopAfter options and change the Started/Stopped flags accordingly.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='410' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='416' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='424' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='426' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='433' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='434' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='441' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='444' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='447' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='456' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='477' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='485' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='491' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='497' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig15addIRTranslatorEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='502' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig23addPreLegalizeMachineIREv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='506' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig20addLegalizeMachineIREv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='511' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig16addRegBankSelectEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='518' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig29addPreGlobalInstructionSelectEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='522' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig26addGlobalInstructionSelectEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='528' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig10addILPOptsEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='530' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig10addILPOptsEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='534' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig10addILPOptsEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='538' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig10addILPOptsEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='539' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig10addILPOptsEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='546' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='550' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='560' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='564' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='569' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='573' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='581' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='585' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='594' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='597' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='604' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='607' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='611' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='627' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig20addEarlyCSEOrGVNPassEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='629' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig20addEarlyCSEOrGVNPassEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='633' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig39addStraightLineScalarOptimizationPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='634' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig39addStraightLineScalarOptimizationPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='635' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig39addStraightLineScalarOptimizationPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='638' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig39addStraightLineScalarOptimizationPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='643' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig39addStraightLineScalarOptimizationPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='646' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig39addStraightLineScalarOptimizationPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='657' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='661' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='663' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='666' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='667' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='673' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='678' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='683' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='686' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='689' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='690' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='693' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='699' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='700' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='728' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig17addCodeGenPrepareEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='732' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig17addCodeGenPrepareEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='737' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig17addCodeGenPrepareEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='741' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='742' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='747' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='764' u='c' c='_ZN12_GLOBAL__N_114R600PassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='769' u='c' c='_ZN12_GLOBAL__N_114R600PassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='774' u='c' c='_ZN12_GLOBAL__N_114R600PassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='778' u='c' c='_ZN12_GLOBAL__N_114R600PassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='781' u='c' c='_ZN12_GLOBAL__N_114R600PassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='785' u='c' c='_ZN12_GLOBAL__N_114R600PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='786' u='c' c='_ZN12_GLOBAL__N_114R600PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='788' u='c' c='_ZN12_GLOBAL__N_114R600PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='789' u='c' c='_ZN12_GLOBAL__N_114R600PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='812' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='822' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='824' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='825' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='827' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='855' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig25addMachineSSAOptimizationEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='869' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='870' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='871' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='876' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig15addIRTranslatorEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='881' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig20addLegalizeMachineIREv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='886' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig16addRegBankSelectEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='891' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig26addGlobalInstructionSelectEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='897' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='899' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='958' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='959' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='960' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='961' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='397' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='399' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='405' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='415' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='419' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='424' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig17addCodeGenPrepareEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='444' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='452' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='457' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig15addIRTranslatorEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='462' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig20addLegalizeMachineIREv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='467' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig16addRegBankSelectEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='472' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig26addGlobalInstructionSelectEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='478' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='481' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='484' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='491' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='493' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='494' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='499' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='503' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='507' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='511' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='515' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='518' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='524' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='526' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/BPF/BPFTargetMachine.cpp' l='95' u='c' c='_ZN12_GLOBAL__N_113BPFPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/BPF/BPFTargetMachine.cpp' l='107' u='c' c='_ZN12_GLOBAL__N_113BPFPassConfig25addMachineSSAOptimizationEv'/>
<use f='llvm/llvm/lib/Target/BPF/BPFTargetMachine.cpp' l='113' u='c' c='_ZN12_GLOBAL__N_113BPFPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/BPF/BPFTargetMachine.cpp' l='116' u='c' c='_ZN12_GLOBAL__N_113BPFPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='307' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='308' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='311' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='315' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='317' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='319' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='322' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='331' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='333' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='337' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='340' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='343' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='346' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='349' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='350' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='353' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='357' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='359' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='368' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='372' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='374' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='383' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='385' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='387' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='392' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='395' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='402' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='404' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='408' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='411' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='415' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='418' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='421' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiTargetMachine.cpp' l='101' u='c' c='_ZN12_GLOBAL__N_115LanaiPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiTargetMachine.cpp' l='108' u='c' c='_ZN12_GLOBAL__N_115LanaiPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiTargetMachine.cpp' l='114' u='c' c='_ZN12_GLOBAL__N_115LanaiPassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430TargetMachine.cpp' l='78' u='c' c='_ZN12_GLOBAL__N_116MSP430PassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430TargetMachine.cpp' l='84' u='c' c='_ZN12_GLOBAL__N_116MSP430PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='288' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='316' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='318' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='320' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='323' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='325' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='326' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='327' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='328' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='334' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='335' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='336' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='341' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='343' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='348' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='369' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='373' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='377' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='387' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='389' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='393' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig15addIRTranslatorEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='398' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig23addPreLegalizeMachineIREv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='402' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig20addLegalizeMachineIREv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='407' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig16addRegBankSelectEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='412' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig26addGlobalInstructionSelectEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='215' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig20addEarlyCSEOrGVNPassEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='217' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig20addEarlyCSEOrGVNPassEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='223' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig30addAddressSpaceInferencePassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='224' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig30addAddressSpaceInferencePassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='225' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig30addAddressSpaceInferencePassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='229' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig39addStraightLineScalarOptimizationPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='230' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig39addStraightLineScalarOptimizationPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='233' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig39addStraightLineScalarOptimizationPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='239' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig39addStraightLineScalarOptimizationPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='242' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig39addStraightLineScalarOptimizationPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='267' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='270' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='271' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='272' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='276' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='280' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='305' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='306' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='307' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='310' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='317' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='321' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='326' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='391' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='392' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='401' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='407' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='410' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='413' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='421' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='424' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='440' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='444' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='447' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='455' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig25addMachineSSAOptimizationEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='461' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig25addMachineSSAOptimizationEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='464' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig25addMachineSSAOptimizationEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='468' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig25addMachineSSAOptimizationEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='487' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='490' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='504' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='509' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='510' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='513' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='515' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcTargetMachine.cpp' l='164' u='c' c='_ZN12_GLOBAL__N_115SparcPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcTargetMachine.cpp' l='170' u='c' c='_ZN12_GLOBAL__N_115SparcPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcTargetMachine.cpp' l='175' u='c' c='_ZN12_GLOBAL__N_115SparcPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcTargetMachine.cpp' l='179' u='c' c='_ZN12_GLOBAL__N_115SparcPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcTargetMachine.cpp' l='182' u='c' c='_ZN12_GLOBAL__N_115SparcPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcTargetMachine.cpp' l='186' u='c' c='_ZN12_GLOBAL__N_115SparcPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp' l='195' u='c' c='_ZN12_GLOBAL__N_117SystemZPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp' l='196' u='c' c='_ZN12_GLOBAL__N_117SystemZPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp' l='203' u='c' c='_ZN12_GLOBAL__N_117SystemZPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp' l='206' u='c' c='_ZN12_GLOBAL__N_117SystemZPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp' l='217' u='c' c='_ZN12_GLOBAL__N_117SystemZPassConfig14addPostRewriteEv'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp' l='224' u='c' c='_ZN12_GLOBAL__N_117SystemZPassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp' l='226' u='c' c='_ZN12_GLOBAL__N_117SystemZPassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp' l='237' u='c' c='_ZN12_GLOBAL__N_117SystemZPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp' l='263' u='c' c='_ZN12_GLOBAL__N_117SystemZPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp' l='264' u='c' c='_ZN12_GLOBAL__N_117SystemZPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='334' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='337' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='340' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='343' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='347' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='351' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='360' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='363' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='368' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='376' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='381' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='385' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='417' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='420' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='424' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='429' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='434' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='437' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='440' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='447' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='452' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='457' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='460' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='463' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='466' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='470' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='473' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='410' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='415' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='420' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='425' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='430' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='432' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='437' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig15addIRTranslatorEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='442' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig20addLegalizeMachineIREv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='447' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig16addRegBankSelectEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='452' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig26addGlobalInstructionSelectEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='458' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig10addILPOptsEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='462' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig10addILPOptsEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='470' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='477' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='478' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='479' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='480' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='483' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='484' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='485' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='488' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig25addMachineSSAOptimizationEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='493' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='496' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='500' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='501' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='504' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='507' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='510' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='511' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='512' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='513' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='515' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='516' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='520' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig15addPreEmitPass2Ev'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='529' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig15addPreEmitPass2Ev'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreTargetMachine.cpp' l='88' u='c' c='_ZN12_GLOBAL__N_115XCorePassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreTargetMachine.cpp' l='94' u='c' c='_ZN12_GLOBAL__N_115XCorePassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreTargetMachine.cpp' l='99' u='c' c='_ZN12_GLOBAL__N_115XCorePassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreTargetMachine.cpp' l='104' u='c' c='_ZN12_GLOBAL__N_115XCorePassConfig14addPreEmitPassEv'/>
