# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do Firstproj_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {Firstproj.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:30 on Feb 04,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." Firstproj.vo 
# -- Compiling module Firstproj
# 
# Top level modules:
# 	Firstproj
# End time: 10:42:31 on Feb 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
