WARNING: Unknown item formal in section Target
WARNING: Unknown item formal in section Target
WARNING: Unknown item formal in section Target
INFO: Preparing lowrisc:constants:top_pkg:0
INFO: Preparing lowrisc:dv_dpi:uartdpi:0.1
INFO: Preparing lowrisc:ibex:ibex_pkg:0.1
INFO: Preparing lowrisc:lint:common:0.1
INFO: Preparing lowrisc:lint:comportable:0.1
INFO: Preparing lowrisc:prim:assert:0.1
INFO: Preparing lowrisc:prim:primgen:0.1
INFO: Preparing lowrisc:prim:secded:0.1
INFO: Preparing lowrisc:prim:util:0.1
INFO: Preparing openhwgroup.org:ip:cv32e40p:0
INFO: Preparing openhwgroup.org:ip:verilator_waiver:0
INFO: Preparing pulp-platform.org::cluster_interconnect:0
INFO: Preparing pulp-platform.org::common_cells:1.20.0
INFO: Preparing pulp-platform.org::register_interface:0
INFO: Preparing pulp-platform.org::tech_cells_generic:0
INFO: Preparing example:ip:slow_memory:0
INFO: Preparing lowrisc:prim:arbiter:0
INFO: Preparing lowrisc:prim:cipher_pkg:0.1
INFO: Preparing lowrisc:prim:diff_decode:0
INFO: Preparing lowrisc:prim:pad_wrapper_pkg:0
INFO: Preparing lowrisc:prim:prim_pkg:0.1
INFO: Preparing lowrisc:prim:subreg:0
INFO: Preparing lowrisc:tlul:headers:0.1
INFO: Preparing pulp-platform.org::riscv_dbg:0
INFO: Preparing pulp-platform.org:ip:fpnew:0
INFO: Preparing lowrisc:prim:buf:0
INFO: Preparing lowrisc:prim:cipher:0
INFO: Preparing lowrisc:prim:clock_gating:0
INFO: Preparing lowrisc:prim:clock_mux2:0
INFO: Preparing lowrisc:prim:flop:0
INFO: Preparing lowrisc:prim:flop_en:0
INFO: Preparing lowrisc:prim:pad_wrapper:0
INFO: Preparing lowrisc:prim:xor2:0
INFO: Preparing lowrisc:ibex:ibex_core:0.1
INFO: Preparing lowrisc:prim:alert:0
INFO: Preparing lowrisc:prim:flop_2sync:0
INFO: Preparing lowrisc:prim:fifo:0
INFO: Preparing lowrisc:prim:all:0.1
INFO: Preparing lowrisc:tlul:common:0.1
INFO: Preparing lowrisc:tlul:trans_intg:0.1
INFO: Preparing openhwgroup.org:ip:soc_ctrl:0
INFO: Preparing lowrisc:tlul:adapter_reg:0.1
INFO: Preparing lowrisc:ip:tlul:0.1
INFO: Preparing lowrisc:ip:uart:0.1
INFO: Preparing openhwgroup.org:systems:core-v-mini-mcu:0
INFO: Generating lowrisc:prim:prim_pkg-impl:0.1
Creating prim_pkg.sv
Core file written to prim_pkg.core.
INFO: Generating lowrisc:prim:buf-impl:0
Implementations for primitive buf: generic
Inspecting generic module /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_buf.sv
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_buf-impl_0/prim_buf.sv
Creating core file for primitive buf.
Core file written to /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_buf-impl_0/prim_buf.core
INFO: Generating lowrisc:prim:clock_gating-impl:0
Implementations for primitive clock_gating: generic
Inspecting generic module /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_clock_gating.sv
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_clock_gating-impl_0/prim_clock_gating.sv
Creating core file for primitive clock_gating.
Core file written to /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_clock_gating-impl_0/prim_clock_gating.core
INFO: Generating lowrisc:prim:clock_mux2-impl:0
Implementations for primitive clock_mux2: generic
Inspecting generic module /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_clock_mux2.sv
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_clock_mux2-impl_0/prim_clock_mux2.sv
Creating core file for primitive clock_mux2.
Core file written to /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_clock_mux2-impl_0/prim_clock_mux2.core
INFO: Generating lowrisc:prim:flop-impl:0
Implementations for primitive flop: generic
Inspecting generic module /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_flop.sv
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_flop-impl_0/prim_flop.sv
Creating core file for primitive flop.
Core file written to /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_flop-impl_0/prim_flop.core
INFO: Generating lowrisc:prim:flop_en-impl:0
Implementations for primitive flop_en: generic
Inspecting generic module /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_flop_en.sv
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_flop_en-impl_0/prim_flop_en.sv
Creating core file for primitive flop_en.
Core file written to /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_flop_en-impl_0/prim_flop_en.core
INFO: Generating lowrisc:prim:pad_wrapper-impl:0
Implementations for primitive pad_wrapper: generic
Inspecting generic module /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_pad_wrapper.sv
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_pad_wrapper-impl_0/prim_pad_wrapper.sv
Creating core file for primitive pad_wrapper.
Core file written to /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_pad_wrapper-impl_0/prim_pad_wrapper.core
INFO: Generating lowrisc:prim:xor2-impl:0
Implementations for primitive xor2: generic
Inspecting generic module /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_xor2.sv
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_xor2-impl_0/prim_xor2.sv
Creating core file for primitive xor2.
Core file written to /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_xor2-impl_0/prim_xor2.core
INFO: Generating lowrisc:prim:flop_2sync-impl:0
Implementations for primitive flop_2sync: generic
Inspecting generic module /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_flop_2sync.sv
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_flop_2sync-impl_0/prim_flop_2sync.sv
Creating core file for primitive flop_2sync.
Core file written to /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_flop_2sync-impl_0/prim_flop_2sync.core
INFO: Wrote dependency graph to /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/openhwgroup.org_systems_core-v-mini-mcu_0.deps-after-generators.dot
INFO: Wrote Makefile fragment to /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/core-deps.mk
INFO: Setting up project
INFO: Building simulation model

