==== Summary Reporting for Corner hold_ff0p88v125c ====
=======================================================

====================================================== Summary Table for Corner hold_ff0p88v125c =======================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
--------------------------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func::hold_ff0p88v125c
CLOCK_MAIN                              M,D        33     11        9     2.886     8.747     0.104     0.067         0         0   213.142
 gen_clk_div2                             G        33      9        9     2.886     6.793     0.084     0.046         0         0   175.701
  gen_clk_div4                            G        33      8        8     2.486     5.106     0.067     0.024         0         0   163.120
   gen_clk_div8                           G        33      7        7     2.087     3.419     0.049     0.004         0         0   156.677
--------------------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                         33     11        9     2.886     8.747     0.104     0.067         0         0   213.142


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
=======================================================
==== Latency Reporting for Corner hold_ff0p88v125c ====
==== Summary Reporting for Corner setup_ss0p72v125c ====
========================================================

====================================================== Summary Table for Corner setup_ss0p72v125c ======================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
--------------------------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func::setup_ss0p72v125c
CLOCK_MAIN                              M,D        33     11        9     2.886     8.747     0.169     0.103         0         0   213.142
 gen_clk_div2                             G        33      9        9     2.886     6.793     0.140     0.071         0         0   175.701
  gen_clk_div4                            G        33      8        8     2.486     5.106     0.115     0.037         0         0   163.120
   gen_clk_div8                           G        33      7        7     2.087     3.419     0.088     0.006         0         0   156.677
--------------------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                         33     11        9     2.886     8.747     0.169     0.103         0         0   213.142


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
========================================================
==== Latency Reporting for Corner setup_ss0p72v125c ====
