# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 22:04:15 on Mar 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1108
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1142    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE IS jtagExit1IrState @                1500
# THE STATE IS jtagUpdateIrState @                1700
# THE STATE IS jtagDrScanState @                1900
# THE STATE IS jtagCaptureDrState @                2100
# THE STATE IS jtagShiftDrState @                2300
# THE STATE IS jtagShiftDrState @                2500
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE IS jtagExit1DrState @                3100
# THE STATE IS jtagUpdateDrState @                3300
# THE STATE IS jtagIdleState @                3500
# THE STATE IS jtagResetState @                3700
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagResetState @                4100
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagResetState @                4500
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagResetState @                4900
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagResetState @                5300
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagResetState @                5700
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagResetState @                6100
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 22:04:20 on Mar 25,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
