<stg><name>dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3</name>


<trans_list>

<trans id="79" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="34" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputLoadings_2, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputLoadings_1, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputLoadings_0, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %sqrtVals_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sqrtVals_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %sqrtVals_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sqrtVals_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %sqrtVals_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sqrtVals

]]></Node>
<StgValue><ssdm name="sqrtVals_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
newFuncRoot:9 %sub_ln298_read = read i34 @_ssdm_op_Read.ap_auto.i34, i34 %sub_ln298

]]></Node>
<StgValue><ssdm name="sub_ln298_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="34" op_1_bw="34">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i34 0, i34 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %store_ln350 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:12 %store_ln351 = store i2 0, i2 %j

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %for.inc24.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="34" op_0_bw="34" op_1_bw="0">
<![CDATA[
for.inc24.i:0 %indvar_flatten6_load = load i34 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="indvar_flatten6_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.inc24.i:1 %icmp_ln350 = icmp_eq  i34 %indvar_flatten6_load, i34 %sub_ln298_read

]]></Node>
<StgValue><ssdm name="icmp_ln350"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.inc24.i:2 %add_ln350_1 = add i34 %indvar_flatten6_load, i34 1

]]></Node>
<StgValue><ssdm name="add_ln350_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc24.i:3 %br_ln350 = br i1 %icmp_ln350, void %for.inc27.i, void %_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE17getLoadingsMatrixEPA3_d.exit.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc27.i:0 %j_load = load i2 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc27.i:1 %i_load = load i32 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:2 %add_ln350 = add i32 %i_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln350"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc27.i:4 %icmp_ln351 = icmp_eq  i2 %j_load, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln351"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc27.i:5 %select_ln350 = select i1 %icmp_ln351, i2 0, i2 %j_load

]]></Node>
<StgValue><ssdm name="select_ln350"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc27.i:6 %select_ln350_1 = select i1 %icmp_ln351, i32 %add_ln350, i32 %i_load

]]></Node>
<StgValue><ssdm name="select_ln350_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
for.inc27.i:7 %zext_ln350 = zext i32 %select_ln350_1

]]></Node>
<StgValue><ssdm name="zext_ln350"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="32">
<![CDATA[
for.inc27.i:8 %empty = trunc i32 %select_ln350_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="32">
<![CDATA[
for.inc27.i:9 %empty_88 = trunc i32 %select_ln350_1

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc27.i:10 %p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty_88, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc27.i:11 %mul_i1 = sub i7 %p_shl, i7 %empty

]]></Node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27.i:12 %outputLoadings_2_addr = getelementptr i64 %outputLoadings_2, i64 0, i64 %zext_ln350

]]></Node>
<StgValue><ssdm name="outputLoadings_2_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27.i:13 %outputLoadings_0_addr = getelementptr i64 %outputLoadings_0, i64 0, i64 %zext_ln350

]]></Node>
<StgValue><ssdm name="outputLoadings_0_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27.i:14 %outputLoadings_1_addr = getelementptr i64 %outputLoadings_1, i64 0, i64 %zext_ln350

]]></Node>
<StgValue><ssdm name="outputLoadings_1_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc27.i:25 %switch_ln353 = switch i2 %select_ln350, void %arrayidx233.i1.case.2, i2 0, void %arrayidx233.i1.case.0, i2 1, void %arrayidx233.i1.case.1

]]></Node>
<StgValue><ssdm name="switch_ln353"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayidx233.i1.exit:0 %add_ln351 = add i2 %select_ln350, i2 1

]]></Node>
<StgValue><ssdm name="add_ln351"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="34" op_1_bw="34" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx233.i1.exit:1 %store_ln350 = store i34 %add_ln350_1, i34 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx233.i1.exit:2 %store_ln350 = store i32 %select_ln350_1, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx233.i1.exit:3 %store_ln351 = store i2 %add_ln351, i2 %j

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
arrayidx233.i1.exit:4 %br_ln351 = br void %for.inc24.i

]]></Node>
<StgValue><ssdm name="br_ln351"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="2">
<![CDATA[
for.inc27.i:17 %zext_ln353 = zext i2 %select_ln350

]]></Node>
<StgValue><ssdm name="zext_ln353"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc27.i:18 %add_ln353 = add i7 %mul_i1, i7 %zext_ln353

]]></Node>
<StgValue><ssdm name="add_ln353"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc27.i:19 %add_ln353_1 = add i7 %add_ln353, i7 45

]]></Node>
<StgValue><ssdm name="add_ln353_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="7">
<![CDATA[
for.inc27.i:20 %zext_ln353_1 = zext i7 %add_ln353_1

]]></Node>
<StgValue><ssdm name="zext_ln353_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27.i:21 %pca_m_pcVecs_addr = getelementptr i64 %pca_m_pcVecs, i64 0, i64 %zext_ln353_1

]]></Node>
<StgValue><ssdm name="pca_m_pcVecs_addr"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="7">
<![CDATA[
for.inc27.i:22 %pca_m_pcVecs_load = load i7 %pca_m_pcVecs_addr

]]></Node>
<StgValue><ssdm name="pca_m_pcVecs_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="2" op_2_bw="64" op_3_bw="2" op_4_bw="64" op_5_bw="2" op_6_bw="64" op_7_bw="64" op_8_bw="2">
<![CDATA[
for.inc27.i:16 %tmp = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.3f64.f64.i2, i2 0, i64 %sqrtVals_read, i2 1, i64 %sqrtVals_1_read, i2 2, i64 %sqrtVals_2_read, i64 <undef>, i2 %select_ln350

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="7">
<![CDATA[
for.inc27.i:22 %pca_m_pcVecs_load = load i7 %pca_m_pcVecs_addr

]]></Node>
<StgValue><ssdm name="pca_m_pcVecs_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="61" st_id="5" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc27.i:23 %mul19_i = dmul i64 %tmp, i64 %pca_m_pcVecs_load

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="62" st_id="6" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc27.i:23 %mul19_i = dmul i64 %tmp, i64 %pca_m_pcVecs_load

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="63" st_id="7" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc27.i:23 %mul19_i = dmul i64 %tmp, i64 %pca_m_pcVecs_load

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="64" st_id="8" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc27.i:23 %mul19_i = dmul i64 %tmp, i64 %pca_m_pcVecs_load

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="65" st_id="9" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc27.i:23 %mul19_i = dmul i64 %tmp, i64 %pca_m_pcVecs_load

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="66" st_id="10" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc27.i:23 %mul19_i = dmul i64 %tmp, i64 %pca_m_pcVecs_load

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="67" st_id="11" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc27.i:23 %mul19_i = dmul i64 %tmp, i64 %pca_m_pcVecs_load

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="68" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc27.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_350_2_VITIS_LOOP_351_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="69" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc27.i:15 %specpipeline_ln352 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln352"/></StgValue>
</operation>

<operation id="70" st_id="12" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc27.i:23 %mul19_i = dmul i64 %tmp, i64 %pca_m_pcVecs_load

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>

<operation id="71" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64">
<![CDATA[
for.inc27.i:24 %bitcast_ln353 = bitcast i64 %mul19_i

]]></Node>
<StgValue><ssdm name="bitcast_ln353"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0">
<![CDATA[
_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE17getLoadingsMatrixEPA3_d.exit.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="72" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
arrayidx233.i1.case.1:0 %store_ln353 = store i64 %bitcast_ln353, i4 %outputLoadings_1_addr

]]></Node>
<StgValue><ssdm name="store_ln353"/></StgValue>
</operation>

<operation id="73" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
arrayidx233.i1.case.1:1 %br_ln353 = br void %arrayidx233.i1.exit

]]></Node>
<StgValue><ssdm name="br_ln353"/></StgValue>
</operation>

<operation id="74" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
arrayidx233.i1.case.0:0 %store_ln353 = store i64 %bitcast_ln353, i4 %outputLoadings_0_addr

]]></Node>
<StgValue><ssdm name="store_ln353"/></StgValue>
</operation>

<operation id="75" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
arrayidx233.i1.case.0:1 %br_ln353 = br void %arrayidx233.i1.exit

]]></Node>
<StgValue><ssdm name="br_ln353"/></StgValue>
</operation>

<operation id="76" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln350" val="!0"/>
<literal name="select_ln350" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
arrayidx233.i1.case.2:0 %store_ln353 = store i64 %bitcast_ln353, i4 %outputLoadings_2_addr

]]></Node>
<StgValue><ssdm name="store_ln353"/></StgValue>
</operation>

<operation id="77" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln350" val="!0"/>
<literal name="select_ln350" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
arrayidx233.i1.case.2:1 %br_ln353 = br void %arrayidx233.i1.exit

]]></Node>
<StgValue><ssdm name="br_ln353"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
