[debug] Copy resource mappings: 
[debug] 	(D:\ComputerScience\Projects\CPUdemo\hardware\src\main\resources\verilog\UART.v,D:\ComputerScience\Projects\CPUdemo\hardware\target\scala-2.12\classes\verilog\UART.v)
