# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../spiBusInterface.v" --include "../../../semcoDemod.srcs/sources_1/ip/flexbusClock" --include "../../../semcoDemod.srcs/sources_1/ip/systemClock" -d "SIMULATE=" -d "TEST_MODULE="

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
