// Seed: 2888263478
module module_0 ();
  assign id_1 = 1 == 1;
endmodule
module module_1 (
    input wire id_0
    , id_2
);
  wire id_3, id_4, id_5;
  module_0();
  always #0 release id_5;
endmodule
module module_2 (
    input  logic id_0,
    output logic id_1,
    input  wand  id_2,
    output logic id_3,
    input  wire  id_4
);
  always @(negedge 1'd0) begin
    #1 $display;
    id_1 = id_0;
    id_3 <= id_0;
  end
  module_0();
endmodule
module module_3;
  wire id_1 = id_1;
  wire id_2;
  supply1 id_3 = id_2 & 1;
  wire id_4;
  module_0();
endmodule
