;redcode
;assert 1
	SPL 0, #2
	MOV #270, 801
	MOV -7, <-20
	SUB 421, 1
	JMN -101, -17
	ADD #129, 109
	MOV -7, <-20
	SPL 0, <402
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	MOV -7, <-21
	JMN -77, #50
	JMN -9, @-12
	JMN -9, @-12
	SLT 0, @16
	SUB @521, 106
	JMN -101, -17
	MOV 71, <-20
	SLT 0, @16
	SUB #18, @170
	MOV -7, <-20
	SUB @521, 106
	SUB #0, -0
	SUB 12, @0
	ADD 30, 9
	JMN -101, -17
	SLT 0, @16
	MOV -7, <-20
	SLT 0, @16
	SUB @521, 106
	SLT 0, @16
	SUB @521, 106
	ADD 10, 9
	MOV #270, 801
	ADD 10, 9
	ADD 30, 9
	MOV #270, 801
	SUB @127, 106
	SPL 0, #2
	SUB 42, @0
	SLT 0, @16
	SPL 0, #2
	SLT 0, @16
	JMN -101, -17
	DJN -1, @-20
	MOV -7, <-20
	JMN -101, -17
	MOV #270, 801
	JMN -101, -17
	SUB 421, 1
