

================================================================
== Vivado HLS Report for 'dut_backproj'
================================================================
* Date:           Mon Dec  5 02:26:24 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.73|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  3136010|  3136010|  3136010|  3136010|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- LOOP_ROW_LOOP_COL_LOOP_DOT_PROD  |  3136008|  3136008|        13|          4|          1|  784000|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 1
  Pipeline-0: II = 4, D = 13, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	15  / (exitcond_flatten2)
	3  / (!exitcond_flatten2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	2  / true
15 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: empty_21 [1/1] 0.00ns
:1  %empty_21 = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: A [1/1] 0.00ns
:2  %A = alloca [784 x float], align 16

ST_1: stg_19 [1/1] 1.57ns
:3  br label %1


 <State 2>: 8.73ns
ST_2: indvar_flatten2 [1/1] 0.00ns
:0  %indvar_flatten2 = phi i20 [ 0, %0 ], [ %indvar_flatten_next2, %._crit_edge8 ]

ST_2: indvar_flatten [1/1] 0.00ns
:1  %indvar_flatten = phi i17 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge8 ]

ST_2: j [1/1] 0.00ns
:2  %j = phi i7 [ 0, %0 ], [ %j_mid2, %._crit_edge8 ]

ST_2: p_03_2 [1/1] 0.00ns
:3  %p_03_2 = phi float [ 0.000000e+00, %0 ], [ %result, %._crit_edge8 ]

ST_2: k [1/1] 0.00ns
:4  %k = phi i10 [ 0, %0 ], [ %k_2, %._crit_edge8 ]

ST_2: exitcond_flatten2 [1/1] 2.34ns
:5  %exitcond_flatten2 = icmp eq i20 %indvar_flatten2, -264576

ST_2: indvar_flatten_next2 [1/1] 2.08ns
:6  %indvar_flatten_next2 = add i20 %indvar_flatten2, 1

ST_2: stg_27 [1/1] 0.00ns
:7  br i1 %exitcond_flatten2, label %4, label %.reset6

ST_2: exitcond_flatten [1/1] 2.30ns
.reset6:2  %exitcond_flatten = icmp eq i17 %indvar_flatten, -52672

ST_2: j_mid [1/1] 1.37ns
.reset6:3  %j_mid = select i1 %exitcond_flatten, i7 0, i7 %j

ST_2: tmp31 [1/1] 1.97ns
.reset6:4  %tmp31 = icmp eq i7 %j, 0

ST_2: tmp_mid [1/1] 0.00ns (grouped into LUT with out node tmp_mid2)
.reset6:5  %tmp_mid = or i1 %exitcond_flatten, %tmp31

ST_2: not_exitcond_flatten [1/1] 0.00ns (grouped into LUT with out node exitcond_mid)
.reset6:6  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

ST_2: exitcond [1/1] 2.07ns
.reset6:7  %exitcond = icmp eq i10 %k, -240

ST_2: exitcond_mid [1/1] 1.37ns (out node of the LUT)
.reset6:8  %exitcond_mid = and i1 %exitcond, %not_exitcond_flatten

ST_2: j_2 [1/1] 1.72ns
.reset6:9  %j_2 = add i7 %j_mid, 1

ST_2: tmp_17 [1/1] 0.00ns (grouped into LUT with out node k_mid2)
.reset6:11  %tmp_17 = or i1 %exitcond_mid, %exitcond_flatten

ST_2: k_mid2 [1/1] 1.37ns (out node of the LUT)
.reset6:12  %k_mid2 = select i1 %tmp_17, i10 0, i10 %k

ST_2: tmp_mid1 [1/1] 1.97ns
.reset6:13  %tmp_mid1 = icmp eq i7 %j_2, 0

ST_2: tmp_mid2 [1/1] 1.37ns (out node of the LUT)
.reset6:14  %tmp_mid2 = select i1 %exitcond_mid, i1 %tmp_mid1, i1 %tmp_mid

ST_2: j_mid2 [1/1] 1.37ns
.reset6:15  %j_mid2 = select i1 %exitcond_mid, i7 %j_2, i7 %j_mid

ST_2: stg_41 [1/1] 0.00ns
.reset6:19  br i1 %tmp_mid2, label %2, label %._crit_edge

ST_2: indvar_flatten_op [1/1] 2.08ns
._crit_edge8:2  %indvar_flatten_op = add i17 %indvar_flatten, 1

ST_2: indvar_flatten_next [1/1] 1.37ns
._crit_edge8:3  %indvar_flatten_next = select i1 %exitcond_flatten, i17 1, i17 %indvar_flatten_op


 <State 3>: 7.08ns
ST_3: tmp [1/1] 4.38ns
:0  %tmp = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_3: tmp_s [1/1] 0.00ns
:1  %tmp_s = zext i10 %k_mid2 to i64

ST_3: A_addr [1/1] 0.00ns
:2  %A_addr = getelementptr inbounds [784 x float]* %A, i64 0, i64 %tmp_s

ST_3: stg_47 [1/1] 2.71ns
:3  store float %tmp, float* %A_addr, align 4


 <State 4>: 4.38ns
ST_4: tmp_1 [1/1] 2.07ns
._crit_edge:0  %tmp_1 = icmp eq i10 %k_mid2, 0

ST_4: tmp_2 [1/1] 0.00ns
._crit_edge:2  %tmp_2 = zext i10 %k_mid2 to i64

ST_4: A_addr_3 [1/1] 0.00ns
._crit_edge:3  %A_addr_3 = getelementptr inbounds [784 x float]* %A, i64 0, i64 %tmp_2

ST_4: A_load [2/2] 2.71ns
._crit_edge:4  %A_load = load float* %A_addr_3, align 4

ST_4: tmp_74 [1/1] 4.38ns
._crit_edge:5  %tmp_74 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_4: tmp_4 [1/1] 2.07ns
._crit_edge:8  %tmp_4 = icmp eq i10 %k_mid2, -241

ST_4: stg_54 [1/1] 0.00ns
._crit_edge:9  br i1 %tmp_4, label %3, label %._crit_edge8

ST_4: k_2 [1/1] 1.84ns
._crit_edge8:1  %k_2 = add i10 %k_mid2, 1


 <State 5>: 8.41ns
ST_5: A_load [1/2] 2.71ns
._crit_edge:4  %A_load = load float* %A_addr_3, align 4

ST_5: tmp_3 [4/4] 5.70ns
._crit_edge:6  %tmp_3 = fmul float %A_load, %tmp_74


 <State 6>: 5.70ns
ST_6: tmp_3 [3/4] 5.70ns
._crit_edge:6  %tmp_3 = fmul float %A_load, %tmp_74


 <State 7>: 5.70ns
ST_7: tmp_3 [2/4] 5.70ns
._crit_edge:6  %tmp_3 = fmul float %A_load, %tmp_74


 <State 8>: 5.70ns
ST_8: tmp_3 [1/4] 5.70ns
._crit_edge:6  %tmp_3 = fmul float %A_load, %tmp_74


 <State 9>: 8.63ns
ST_9: p_03_2_22 [1/1] 1.37ns
._crit_edge:1  %p_03_2_22 = select i1 %tmp_1, float 0.000000e+00, float %p_03_2

ST_9: result [5/5] 7.26ns
._crit_edge:7  %result = fadd float %p_03_2_22, %tmp_3


 <State 10>: 7.26ns
ST_10: result [4/5] 7.26ns
._crit_edge:7  %result = fadd float %p_03_2_22, %tmp_3


 <State 11>: 7.26ns
ST_11: result [3/5] 7.26ns
._crit_edge:7  %result = fadd float %p_03_2_22, %tmp_3


 <State 12>: 7.26ns
ST_12: result [2/5] 7.26ns
._crit_edge:7  %result = fadd float %p_03_2_22, %tmp_3


 <State 13>: 7.26ns
ST_13: result [1/5] 7.26ns
._crit_edge:7  %result = fadd float %p_03_2_22, %tmp_3


 <State 14>: 4.38ns
ST_14: stg_67 [1/1] 0.00ns
.reset6:0  call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @LOOP_ROW_LOOP_COL_LOOP_DOT_PRO)

ST_14: empty_24 [1/1] 0.00ns
.reset6:1  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784000, i64 784000, i64 784000)

ST_14: stg_69 [1/1] 0.00ns
.reset6:10  call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @LOOP_COL_LOOP_DOT_PROD_str)

ST_14: stg_70 [1/1] 0.00ns
.reset6:16  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str1806) nounwind

ST_14: tmp_9 [1/1] 0.00ns
.reset6:17  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str1806)

ST_14: stg_72 [1/1] 0.00ns
.reset6:18  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

ST_14: stg_73 [1/1] 0.00ns
:4  br label %._crit_edge

ST_14: stg_74 [1/1] 4.38ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %result)

ST_14: stg_75 [1/1] 0.00ns
:1  br label %._crit_edge8

ST_14: empty_23 [1/1] 0.00ns
._crit_edge8:0  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str1806, i32 %tmp_9)

ST_14: stg_77 [1/1] 0.00ns
._crit_edge8:4  br label %1


 <State 15>: 0.00ns
ST_15: stg_78 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
