{
  "module_name": "exynos5250-pmu.c",
  "hash_id": "f19552b583a396ab9756ad65629e0f4658ba8cdb909376adc2d97d2153b038a8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/soc/samsung/exynos5250-pmu.c",
  "human_readable_source": "\n\n\n\n\n\n\n#include <linux/soc/samsung/exynos-regs-pmu.h>\n#include <linux/soc/samsung/exynos-pmu.h>\n\n#include \"exynos-pmu.h\"\n\nstatic const struct exynos_pmu_conf exynos5250_pmu_config[] = {\n\t \n\t{ EXYNOS5_ARM_CORE0_SYS_PWR_REG,\t\t{ 0x0, 0x0, 0x2} },\n\t{ EXYNOS5_DIS_IRQ_ARM_CORE0_LOCAL_SYS_PWR_REG,\t{ 0x0, 0x0, 0x0} },\n\t{ EXYNOS5_DIS_IRQ_ARM_CORE0_CENTRAL_SYS_PWR_REG, { 0x0, 0x0, 0x0} },\n\t{ EXYNOS5_ARM_CORE1_SYS_PWR_REG,\t\t{ 0x0, 0x0, 0x2} },\n\t{ EXYNOS5_DIS_IRQ_ARM_CORE1_LOCAL_SYS_PWR_REG,\t{ 0x0, 0x0, 0x0} },\n\t{ EXYNOS5_DIS_IRQ_ARM_CORE1_CENTRAL_SYS_PWR_REG, { 0x0, 0x0, 0x0} },\n\t{ EXYNOS5_FSYS_ARM_SYS_PWR_REG,\t\t\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_DIS_IRQ_FSYS_ARM_CENTRAL_SYS_PWR_REG,\t{ 0x1, 0x1, 0x1} },\n\t{ EXYNOS5_ISP_ARM_SYS_PWR_REG,\t\t\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_DIS_IRQ_ISP_ARM_LOCAL_SYS_PWR_REG,\t{ 0x0, 0x0, 0x0} },\n\t{ EXYNOS5_DIS_IRQ_ISP_ARM_CENTRAL_SYS_PWR_REG,\t{ 0x0, 0x0, 0x0} },\n\t{ EXYNOS5_ARM_COMMON_SYS_PWR_REG,\t\t{ 0x0, 0x0, 0x2} },\n\t{ EXYNOS5_ARM_L2_SYS_PWR_REG,\t\t\t{ 0x3, 0x3, 0x3} },\n\t{ EXYNOS_L2_OPTION(0),\t\t\t\t{ 0x10, 0x10, 0x0 } },\n\t{ EXYNOS5_CMU_ACLKSTOP_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x1} },\n\t{ EXYNOS5_CMU_SCLKSTOP_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x1} },\n\t{ EXYNOS5_CMU_RESET_SYS_PWR_REG,\t\t{ 0x1, 0x1, 0x0} },\n\t{ EXYNOS5_CMU_ACLKSTOP_SYSMEM_SYS_PWR_REG,\t{ 0x1, 0x0, 0x1} },\n\t{ EXYNOS5_CMU_SCLKSTOP_SYSMEM_SYS_PWR_REG,\t{ 0x1, 0x0, 0x1} },\n\t{ EXYNOS5_CMU_RESET_SYSMEM_SYS_PWR_REG,\t\t{ 0x1, 0x1, 0x0} },\n\t{ EXYNOS5_DRAM_FREQ_DOWN_SYS_PWR_REG,\t\t{ 0x1, 0x1, 0x1} },\n\t{ EXYNOS5_DDRPHY_DLLOFF_SYS_PWR_REG,\t\t{ 0x1, 0x1, 0x1} },\n\t{ EXYNOS5_DDRPHY_DLLLOCK_SYS_PWR_REG,\t\t{ 0x1, 0x1, 0x1} },\n\t{ EXYNOS5_APLL_SYSCLK_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_MPLL_SYSCLK_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_VPLL_SYSCLK_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_EPLL_SYSCLK_SYS_PWR_REG,\t\t{ 0x1, 0x1, 0x0} },\n\t{ EXYNOS5_BPLL_SYSCLK_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_CPLL_SYSCLK_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_MPLLUSER_SYSCLK_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_BPLLUSER_SYSCLK_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_TOP_BUS_SYS_PWR_REG,\t\t\t{ 0x3, 0x0, 0x0} },\n\t{ EXYNOS5_TOP_RETENTION_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x1} },\n\t{ EXYNOS5_TOP_PWR_SYS_PWR_REG,\t\t\t{ 0x3, 0x0, 0x3} },\n\t{ EXYNOS5_TOP_BUS_SYSMEM_SYS_PWR_REG,\t\t{ 0x3, 0x0, 0x0} },\n\t{ EXYNOS5_TOP_RETENTION_SYSMEM_SYS_PWR_REG,\t{ 0x1, 0x0, 0x1} },\n\t{ EXYNOS5_TOP_PWR_SYSMEM_SYS_PWR_REG,\t\t{ 0x3, 0x0, 0x3} },\n\t{ EXYNOS5_LOGIC_RESET_SYS_PWR_REG,\t\t{ 0x1, 0x1, 0x0} },\n\t{ EXYNOS5_OSCCLK_GATE_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x1} },\n\t{ EXYNOS5_LOGIC_RESET_SYSMEM_SYS_PWR_REG,\t{ 0x1, 0x1, 0x0} },\n\t{ EXYNOS5_OSCCLK_GATE_SYSMEM_SYS_PWR_REG,\t{ 0x1, 0x0, 0x1} },\n\t{ EXYNOS5_USBOTG_MEM_SYS_PWR_REG,\t\t{ 0x3, 0x0, 0x0} },\n\t{ EXYNOS5_G2D_MEM_SYS_PWR_REG,\t\t\t{ 0x3, 0x0, 0x0} },\n\t{ EXYNOS5_USBDRD_MEM_SYS_PWR_REG,\t\t{ 0x3, 0x0, 0x0} },\n\t{ EXYNOS5_SDMMC_MEM_SYS_PWR_REG,\t\t{ 0x3, 0x0, 0x0} },\n\t{ EXYNOS5_CSSYS_MEM_SYS_PWR_REG,\t\t{ 0x3, 0x0, 0x0} },\n\t{ EXYNOS5_SECSS_MEM_SYS_PWR_REG,\t\t{ 0x3, 0x0, 0x0} },\n\t{ EXYNOS5_ROTATOR_MEM_SYS_PWR_REG,\t\t{ 0x3, 0x0, 0x0} },\n\t{ EXYNOS5_INTRAM_MEM_SYS_PWR_REG,\t\t{ 0x3, 0x0, 0x0} },\n\t{ EXYNOS5_INTROM_MEM_SYS_PWR_REG,\t\t{ 0x3, 0x0, 0x0} },\n\t{ EXYNOS5_JPEG_MEM_SYS_PWR_REG,\t\t\t{ 0x3, 0x0, 0x0} },\n\t{ EXYNOS5_JPEG_MEM_OPTION,\t\t\t{ 0x10, 0x10, 0x0} },\n\t{ EXYNOS5_HSI_MEM_SYS_PWR_REG,\t\t\t{ 0x3, 0x0, 0x0} },\n\t{ EXYNOS5_MCUIOP_MEM_SYS_PWR_REG,\t\t{ 0x3, 0x0, 0x0} },\n\t{ EXYNOS5_SATA_MEM_SYS_PWR_REG,\t\t\t{ 0x3, 0x0, 0x0} },\n\t{ EXYNOS5_PAD_RETENTION_DRAM_SYS_PWR_REG,\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_PAD_RETENTION_MAU_SYS_PWR_REG,\t{ 0x1, 0x1, 0x0} },\n\t{ EXYNOS5_PAD_RETENTION_GPIO_SYS_PWR_REG,\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_PAD_RETENTION_UART_SYS_PWR_REG,\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_PAD_RETENTION_MMCA_SYS_PWR_REG,\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_PAD_RETENTION_MMCB_SYS_PWR_REG,\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_PAD_RETENTION_EBIA_SYS_PWR_REG,\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_PAD_RETENTION_EBIB_SYS_PWR_REG,\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_PAD_RETENTION_SPI_SYS_PWR_REG,\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_PAD_RETENTION_GPIO_SYSMEM_SYS_PWR_REG, { 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_PAD_ISOLATION_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_PAD_ISOLATION_SYSMEM_SYS_PWR_REG,\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_PAD_ALV_SEL_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_XUSBXTI_SYS_PWR_REG,\t\t\t{ 0x1, 0x1, 0x1} },\n\t{ EXYNOS5_XXTI_SYS_PWR_REG,\t\t\t{ 0x1, 0x1, 0x0} },\n\t{ EXYNOS5_EXT_REGULATOR_SYS_PWR_REG,\t\t{ 0x1, 0x1, 0x0} },\n\t{ EXYNOS5_GPIO_MODE_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_GPIO_MODE_SYSMEM_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_GPIO_MODE_MAU_SYS_PWR_REG,\t\t{ 0x1, 0x1, 0x0} },\n\t{ EXYNOS5_TOP_ASB_RESET_SYS_PWR_REG,\t\t{ 0x1, 0x1, 0x1} },\n\t{ EXYNOS5_TOP_ASB_ISOLATION_SYS_PWR_REG,\t{ 0x1, 0x0, 0x1} },\n\t{ EXYNOS5_GSCL_SYS_PWR_REG,\t\t\t{ 0x7, 0x0, 0x0} },\n\t{ EXYNOS5_ISP_SYS_PWR_REG,\t\t\t{ 0x7, 0x0, 0x0} },\n\t{ EXYNOS5_MFC_SYS_PWR_REG,\t\t\t{ 0x7, 0x0, 0x0} },\n\t{ EXYNOS5_G3D_SYS_PWR_REG,\t\t\t{ 0x7, 0x0, 0x0} },\n\t{ EXYNOS5_DISP1_SYS_PWR_REG,\t\t\t{ 0x7, 0x0, 0x0} },\n\t{ EXYNOS5_MAU_SYS_PWR_REG,\t\t\t{ 0x7, 0x7, 0x0} },\n\t{ EXYNOS5_CMU_CLKSTOP_GSCL_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_CMU_CLKSTOP_ISP_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_CMU_CLKSTOP_MFC_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_CMU_CLKSTOP_G3D_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_CMU_CLKSTOP_DISP1_SYS_PWR_REG,\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_CMU_CLKSTOP_MAU_SYS_PWR_REG,\t\t{ 0x1, 0x1, 0x0} },\n\t{ EXYNOS5_CMU_SYSCLK_GSCL_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_CMU_SYSCLK_ISP_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_CMU_SYSCLK_MFC_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_CMU_SYSCLK_G3D_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_CMU_SYSCLK_DISP1_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_CMU_SYSCLK_MAU_SYS_PWR_REG,\t\t{ 0x1, 0x1, 0x0} },\n\t{ EXYNOS5_CMU_RESET_GSCL_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_CMU_RESET_ISP_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_CMU_RESET_MFC_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_CMU_RESET_G3D_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_CMU_RESET_DISP1_SYS_PWR_REG,\t\t{ 0x1, 0x0, 0x0} },\n\t{ EXYNOS5_CMU_RESET_MAU_SYS_PWR_REG,\t\t{ 0x1, 0x1, 0x0} },\n\t{ PMU_TABLE_END,},\n};\n\nstatic unsigned int const exynos5_list_both_cnt_feed[] = {\n\tEXYNOS5_ARM_CORE0_OPTION,\n\tEXYNOS5_ARM_CORE1_OPTION,\n\tEXYNOS5_ARM_COMMON_OPTION,\n\tEXYNOS5_GSCL_OPTION,\n\tEXYNOS5_ISP_OPTION,\n\tEXYNOS5_MFC_OPTION,\n\tEXYNOS5_G3D_OPTION,\n\tEXYNOS5_DISP1_OPTION,\n\tEXYNOS5_MAU_OPTION,\n\tEXYNOS5_TOP_PWR_OPTION,\n\tEXYNOS5_TOP_PWR_SYSMEM_OPTION,\n};\n\nstatic unsigned int const exynos5_list_disable_wfi_wfe[] = {\n\tEXYNOS5_ARM_CORE1_OPTION,\n\tEXYNOS5_FSYS_ARM_OPTION,\n\tEXYNOS5_ISP_ARM_OPTION,\n};\n\nstatic void exynos5250_pmu_init(void)\n{\n\tunsigned int value;\n\t \n\tvalue = pmu_raw_readl(EXYNOS5_AUTO_WDTRESET_DISABLE);\n\tvalue &= ~EXYNOS5_SYS_WDTRESET;\n\tpmu_raw_writel(value, EXYNOS5_AUTO_WDTRESET_DISABLE);\n\n\tvalue = pmu_raw_readl(EXYNOS5_MASK_WDTRESET_REQUEST);\n\tvalue &= ~EXYNOS5_SYS_WDTRESET;\n\tpmu_raw_writel(value, EXYNOS5_MASK_WDTRESET_REQUEST);\n}\n\nstatic void exynos5_powerdown_conf(enum sys_powerdown mode)\n{\n\tunsigned int i;\n\tunsigned int tmp;\n\n\t \n\tfor (i = 0; i < ARRAY_SIZE(exynos5_list_both_cnt_feed); i++) {\n\t\ttmp = pmu_raw_readl(exynos5_list_both_cnt_feed[i]);\n\t\ttmp |= (EXYNOS5_USE_SC_FEEDBACK |\n\t\t\tEXYNOS5_USE_SC_COUNTER);\n\t\tpmu_raw_writel(tmp, exynos5_list_both_cnt_feed[i]);\n\t}\n\n\t \n\ttmp = pmu_raw_readl(EXYNOS5_ARM_COMMON_OPTION);\n\ttmp |= EXYNOS5_SKIP_DEACTIVATE_ACEACP_IN_PWDN;\n\tpmu_raw_writel(tmp, EXYNOS5_ARM_COMMON_OPTION);\n\n\t \n\tfor (i = 0; i < ARRAY_SIZE(exynos5_list_disable_wfi_wfe); i++) {\n\t\ttmp = pmu_raw_readl(exynos5_list_disable_wfi_wfe[i]);\n\t\ttmp &= ~(EXYNOS5_OPTION_USE_STANDBYWFE |\n\t\t\t EXYNOS5_OPTION_USE_STANDBYWFI);\n\t\tpmu_raw_writel(tmp, exynos5_list_disable_wfi_wfe[i]);\n\t}\n}\n\nconst struct exynos_pmu_data exynos5250_pmu_data = {\n\t.pmu_config\t= exynos5250_pmu_config,\n\t.pmu_init\t= exynos5250_pmu_init,\n\t.powerdown_conf\t= exynos5_powerdown_conf,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}