<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="rayTriangleIntersect" language="c" vlnv="xilinx.com:hls:rayTriangleIntersect:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="64" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_DIR" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_P1_DRAM" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_P2_DRAM" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_P3_DRAM" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_INTERSECTINDEX" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <arg name="dir_DRAM" addressQualifier="1" id="0" port="M_AXI_DIR" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="P1_DRAM_offset" addressQualifier="1" id="1" port="M_AXI_P1_DRAM" size="0x4" offset="0x1C" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="P2_DRAM_offset" addressQualifier="1" id="2" port="M_AXI_P2_DRAM" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="P3_DRAM_offset" addressQualifier="1" id="3" port="M_AXI_P3_DRAM" size="0x4" offset="0x34" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="intersectIndex_offset" addressQualifier="1" id="4" port="M_AXI_INTERSECTINDEX" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type=""/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
