("fpga:/\tfpga sumitfpga schematic" (("open" (nil hierarchy "/{sumitfpga fpga schematic }:a"))) (((-52.6375 -52.90625) (89.2875 15.71875)) "a" "Schematics" 1))("IO_block:/\tIO_block sumitfpga schematic" (("open" (nil hierarchy "/{sumitfpga IO_block schematic }:a"))) (((-10.25 -1.65) (9.675 7.1)) "a" "analogArtist-Schematic" 2))("clb:/\tclb sumitfpga schematic" (("open" (nil hierarchy "/{sumitfpga clb schematic }:a"))) (((-8.5 -8.56875) (16.1375 2.78125)) "a" "Schematics" 1))("col_decoder_new:/\tcol_decoder_new sumitfpga schematic" (("open" (nil hierarchy "/{sumitfpga col_decoder_new schematic }:a"))) (((-133.6875 -56.275) (140.2125 69.90625)) "a" "Schematics" 1))("dump:/\tdump sumitfpga schematic" (("open" (nil hierarchy "/{sumitfpga dump schematic }:a"))) (((-3.15625 -1.0375) (4.8 2.625)) "a" "Schematics" 2))("dramcell_exposed:/\tdramcell_exposed sumitfpga schematic" (("open" (nil hierarchy "/{sumitfpga dramcell_exposed schematic }:a"))) (((-2.125 -1.5875) (2.1625 1.6125)) "a" "Schematics" 2))("D_Flip_Flop:/\tD_Flip_Flop sumitfpga schematic" (("open" (nil hierarchy "/{sumitfpga D_Flip_Flop schematic }:a"))) (((-4.63125 -3.875) (3.98125 2.8375)) "a" "Schematics" 1))("D_flop_latch:/\tD_flop_latch jaskirat1 layout" (("open" (nil hierarchy "/{jaskirat1 D_flop_latch layout }:a"))) (((3.424 -14.918) (31.77 -2.493)) "a" "Layout" 10))("D_flop_latch:/\tD_flop_latch jaskirat1 schematic" (("open" (nil hierarchy "/{jaskirat1 D_flop_latch schematic }:a"))) (((-3.0125 5.8625) (21.875 17.325)) "a" "Schematics" 8))("row_decoder:/\trow_decoder sumitfpga schematic" (("open" (nil hierarchy "/{sumitfpga row_decoder schematic }:a"))) (((-343.3875 -183.35) (134.3875 49.6)) "a" "Schematics" 4))