Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : {/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl }

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45t-fgg484-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 53.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" into library work
Parsing module <top>.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3145: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3146: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3147: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3148: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3149: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3150: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3151: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3152: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3153: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3154: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3155: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3156: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3157: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3158: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3159: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4045: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4046: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4047: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4048: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4049: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4050: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4051: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4052: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4053: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4054: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4055: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4056: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4057: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4058: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4059: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4849: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4874: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4899: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5058: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5059: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5060: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5061: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5062: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5063: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5064: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5065: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5066: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5067: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5586: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5611: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5636: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5795: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5796: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5797: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5798: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5799: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5800: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5801: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5802: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5803: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5804: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18715: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18716: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18717: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18718: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18719: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18720: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18721: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18722: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18723: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18724: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18725: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18726: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18727: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18728: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18729: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19770: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19771: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19772: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19773: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19774: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19775: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19776: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19777: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19778: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19779: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19780: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19781: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19782: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19783: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19784: Constant value is truncated to fit in <12> bits.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/rgmii_if.vhd" into library work
Parsing entity <rgmii_if>.
Parsing architecture <PHY_IF> of entity <rgmii_if>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 26962: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27043: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27052: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27113: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27154: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27297: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27328: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27356: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27387: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27415: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27446: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27474: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27505: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27533: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27564: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27592: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27623: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27651: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27682: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27710: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27741: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27769: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27800: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27828: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27859: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27887: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27918: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27946: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27977: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28005: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28036: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28064: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28095: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28123: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28154: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28182: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28213: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28241: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28267: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28611: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28663: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28682: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28701: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28725: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28750: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28769: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28788: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28812: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28837: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28856: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28875: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28899: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29019: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29071: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29090: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29109: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29133: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29158: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29177: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29196: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29220: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29245: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29264: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29283: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29307: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29477: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29497: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29564: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29596: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29633: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29665: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29702: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29734: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29908: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29939: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29971: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30008: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30040: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30077: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30109: Port OQ is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 90: Using initial value of soc_videosoc_ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 134: Using initial value of soc_videosoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 147: Using initial value of soc_videosoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 166: Using initial value of soc_videosoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 179: Using initial value of soc_videosoc_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 207: Using initial value of soc_videosoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 213: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 315: Using initial value of soc_suart_storage since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 328: Using initial value of soc_suart_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 329: Using initial value of soc_suart_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 365: Using initial value of soc_suart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 366: Using initial value of soc_suart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 382: Using initial value of soc_suart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 419: Using initial value of soc_suart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 447: Using initial value of soc_spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 486: Using initial value of soc_half_rate_phy_dfi_p0_wrdata_en since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 645: Using initial value of soc_videosoc_sdram_inti_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 661: Using initial value of soc_videosoc_sdram_inti_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 677: Using initial value of soc_videosoc_sdram_inti_p2_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 693: Using initial value of soc_videosoc_sdram_inti_p3_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 836: Using initial value of soc_videosoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 852: Using initial value of soc_videosoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 868: Using initial value of soc_videosoc_sdram_phaseinjector2_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 884: Using initial value of soc_videosoc_sdram_phaseinjector3_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 904: Using initial value of soc_videosoc_sdram_dfi_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 920: Using initial value of soc_videosoc_sdram_dfi_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 936: Using initial value of soc_videosoc_sdram_dfi_p2_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 952: Using initial value of soc_videosoc_sdram_dfi_p3_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1026: Using initial value of soc_videosoc_sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1027: Using initial value of soc_videosoc_sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1031: Using initial value of soc_videosoc_sdram_timer_load since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1032: Using initial value of soc_videosoc_sdram_timer_load_count since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1059: Using initial value of soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1060: Using initial value of soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1076: Using initial value of soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1148: Using initial value of soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1149: Using initial value of soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1165: Using initial value of soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1237: Using initial value of soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1238: Using initial value of soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1254: Using initial value of soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1326: Using initial value of soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1327: Using initial value of soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1343: Using initial value of soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1415: Using initial value of soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1416: Using initial value of soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1432: Using initial value of soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1504: Using initial value of soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1505: Using initial value of soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1521: Using initial value of soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1593: Using initial value of soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1594: Using initial value of soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1610: Using initial value of soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1682: Using initial value of soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1683: Using initial value of soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1699: Using initial value of soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1751: Using initial value of soc_videosoc_sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1752: Using initial value of soc_videosoc_sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1753: Using initial value of soc_videosoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1771: Using initial value of soc_videosoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1772: Using initial value of soc_videosoc_sdram_choose_req_want_activates since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1787: Using initial value of soc_videosoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1788: Using initial value of soc_videosoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1793: Using initial value of soc_videosoc_sdram_steerer0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1794: Using initial value of soc_videosoc_sdram_steerer1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1795: Using initial value of soc_videosoc_sdram_steerer2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1796: Using initial value of soc_videosoc_sdram_steerer3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1797: Using initial value of soc_videosoc_sdram_steerer4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1798: Using initial value of soc_videosoc_sdram_steerer5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1799: Using initial value of soc_videosoc_sdram_steerer6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1800: Using initial value of soc_videosoc_sdram_steerer7 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1825: Using initial value of soc_videosoc_sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1828: Using initial value of soc_videosoc_sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1901: Using initial value of soc_ethphy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1904: Using initial value of soc_ethphy_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1905: Using initial value of soc_ethphy_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1935: Using initial value of soc_ethmac_preamble_crc_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1952: Using initial value of soc_ethmac_preamble_inserter_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2007: Using initial value of soc_ethmac_crc32_checker_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2043: Using initial value of soc_ethmac_crc32_checker_syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2118: Using initial value of soc_ethmac_tx_last_be_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2121: Using initial value of soc_ethmac_tx_last_be_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2122: Using initial value of soc_ethmac_tx_last_be_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2326: Using initial value of soc_ethmac_writer_sink_sink_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2358: Using initial value of soc_ethmac_writer_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2359: Using initial value of soc_ethmac_writer_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2375: Using initial value of soc_ethmac_writer_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2403: Using initial value of soc_ethmac_reader_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2407: Using initial value of soc_ethmac_reader_source_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2410: Using initial value of soc_ethmac_reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2435: Using initial value of soc_ethmac_reader_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2436: Using initial value of soc_ethmac_reader_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2452: Using initial value of soc_ethmac_reader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2490: Using initial value of soc_ethmac_sram0_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2503: Using initial value of soc_ethmac_sram1_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2516: Using initial value of soc_ethmac_sram0_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2531: Using initial value of soc_ethmac_sram1_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2595: Using initial value of soc_hdmi_in0_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2598: Using initial value of soc_hdmi_in0_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2605: Using initial value of hdmi_in0_pix_o_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2621: Using initial value of soc_hdmi_in0_s6datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2626: Using initial value of soc_hdmi_in0_s6datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2712: Using initial value of soc_hdmi_in0_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2741: Using initial value of soc_hdmi_in0_s6datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2746: Using initial value of soc_hdmi_in0_s6datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2832: Using initial value of soc_hdmi_in0_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2861: Using initial value of soc_hdmi_in0_s6datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2866: Using initial value of soc_hdmi_in0_s6datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2952: Using initial value of soc_hdmi_in0_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3103: Using initial value of soc_hdmi_in0_frame_rgb2ycbcr_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3104: Using initial value of soc_hdmi_in0_frame_rgb2ycbcr_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3260: Using initial value of soc_hdmi_in0_frame_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3261: Using initial value of soc_hdmi_in0_frame_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3389: Using initial value of soc_hdmi_in0_dma_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3390: Using initial value of soc_hdmi_in0_dma_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3404: Using initial value of soc_hdmi_in0_dma_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3495: Using initial value of soc_hdmi_in1_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3498: Using initial value of soc_hdmi_in1_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3505: Using initial value of hdmi_in1_pix_o_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3521: Using initial value of soc_hdmi_in1_s6datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3526: Using initial value of soc_hdmi_in1_s6datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3612: Using initial value of soc_hdmi_in1_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3641: Using initial value of soc_hdmi_in1_s6datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3646: Using initial value of soc_hdmi_in1_s6datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3732: Using initial value of soc_hdmi_in1_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3761: Using initial value of soc_hdmi_in1_s6datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3766: Using initial value of soc_hdmi_in1_s6datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3852: Using initial value of soc_hdmi_in1_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4003: Using initial value of soc_hdmi_in1_frame_rgb2ycbcr_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4004: Using initial value of soc_hdmi_in1_frame_rgb2ycbcr_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4160: Using initial value of soc_hdmi_in1_frame_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4161: Using initial value of soc_hdmi_in1_frame_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4289: Using initial value of soc_hdmi_in1_dma_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4290: Using initial value of soc_hdmi_in1_dma_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4304: Using initial value of soc_hdmi_in1_dma_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4345: Using initial value of soc_hdmi_out0_dram_port_wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4346: Using initial value of soc_hdmi_out0_dram_port_wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4349: Using initial value of soc_hdmi_out0_dram_port_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4350: Using initial value of soc_hdmi_out0_dram_port_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4354: Using initial value of soc_hdmi_out0_dram_port_litedramnativeport0_cmd_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4355: Using initial value of soc_hdmi_out0_dram_port_litedramnativeport0_cmd_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4356: Using initial value of soc_hdmi_out0_dram_port_litedramnativeport0_cmd_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4453: Using initial value of soc_hdmi_out0_dram_port_litedramnativeport1_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4454: Using initial value of soc_hdmi_out0_dram_port_litedramnativeport1_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4459: Using initial value of soc_hdmi_out0_dram_port_cmd_buffer_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4460: Using initial value of soc_hdmi_out0_dram_port_cmd_buffer_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4474: Using initial value of soc_hdmi_out0_dram_port_cmd_buffer_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4549: Using initial value of soc_hdmi_out0_core_underflow_update_underflow_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4567: Using initial value of soc_hdmi_out0_core_initiator_cdc_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4568: Using initial value of soc_hdmi_out0_core_initiator_cdc_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4735: Using initial value of soc_hdmi_out0_core_dmareader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4782: Using initial value of soc_hdmi_out0_driver_clocking_send_cmd_data_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4785: Using initial value of soc_hdmi_out0_driver_clocking_send_go_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4800: Using initial value of soc_hdmi_out0_driver_clocking_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4803: Using initial value of soc_hdmi_out0_driver_clocking_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4919: Using initial value of soc_hdmi_out0_resetinserter_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4920: Using initial value of soc_hdmi_out0_resetinserter_source_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4926: Using initial value of soc_hdmi_out0_resetinserter_y_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4927: Using initial value of soc_hdmi_out0_resetinserter_y_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4941: Using initial value of soc_hdmi_out0_resetinserter_y_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4959: Using initial value of soc_hdmi_out0_resetinserter_cb_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4960: Using initial value of soc_hdmi_out0_resetinserter_cb_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4974: Using initial value of soc_hdmi_out0_resetinserter_cb_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4992: Using initial value of soc_hdmi_out0_resetinserter_cr_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4993: Using initial value of soc_hdmi_out0_resetinserter_cr_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5007: Using initial value of soc_hdmi_out0_resetinserter_cr_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5127: Using initial value of soc_hdmi_out1_dram_port_wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5128: Using initial value of soc_hdmi_out1_dram_port_wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5131: Using initial value of soc_hdmi_out1_dram_port_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5132: Using initial value of soc_hdmi_out1_dram_port_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5136: Using initial value of soc_hdmi_out1_dram_port_litedramnativeport0_cmd_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5137: Using initial value of soc_hdmi_out1_dram_port_litedramnativeport0_cmd_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5138: Using initial value of soc_hdmi_out1_dram_port_litedramnativeport0_cmd_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5235: Using initial value of soc_hdmi_out1_dram_port_litedramnativeport1_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5236: Using initial value of soc_hdmi_out1_dram_port_litedramnativeport1_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5241: Using initial value of soc_hdmi_out1_dram_port_cmd_buffer_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5242: Using initial value of soc_hdmi_out1_dram_port_cmd_buffer_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5256: Using initial value of soc_hdmi_out1_dram_port_cmd_buffer_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5331: Using initial value of soc_hdmi_out1_core_underflow_update_underflow_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5349: Using initial value of soc_hdmi_out1_core_initiator_cdc_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5350: Using initial value of soc_hdmi_out1_core_initiator_cdc_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5517: Using initial value of soc_hdmi_out1_core_dmareader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5656: Using initial value of soc_hdmi_out1_resetinserter_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5657: Using initial value of soc_hdmi_out1_resetinserter_source_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5663: Using initial value of soc_hdmi_out1_resetinserter_y_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5664: Using initial value of soc_hdmi_out1_resetinserter_y_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5678: Using initial value of soc_hdmi_out1_resetinserter_y_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5696: Using initial value of soc_hdmi_out1_resetinserter_cb_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5697: Using initial value of soc_hdmi_out1_resetinserter_cb_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5711: Using initial value of soc_hdmi_out1_resetinserter_cb_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5729: Using initial value of soc_hdmi_out1_resetinserter_cr_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5730: Using initial value of soc_hdmi_out1_resetinserter_cr_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5744: Using initial value of soc_hdmi_out1_resetinserter_cr_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5914: Using initial value of vns_locked0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5915: Using initial value of vns_locked1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5916: Using initial value of vns_locked2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5917: Using initial value of vns_locked3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5918: Using initial value of vns_locked4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5919: Using initial value of vns_locked5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5920: Using initial value of vns_locked6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5921: Using initial value of vns_locked7 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5922: Using initial value of vns_locked8 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5923: Using initial value of vns_locked9 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5924: Using initial value of vns_locked10 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5925: Using initial value of vns_locked11 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5926: Using initial value of vns_locked12 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5927: Using initial value of vns_locked13 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5928: Using initial value of vns_locked14 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5929: Using initial value of vns_locked15 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5930: Using initial value of vns_locked16 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5931: Using initial value of vns_locked17 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5932: Using initial value of vns_locked18 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5933: Using initial value of vns_locked19 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5934: Using initial value of vns_locked20 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5935: Using initial value of vns_locked21 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5936: Using initial value of vns_locked22 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5937: Using initial value of vns_locked23 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5938: Using initial value of vns_locked24 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5939: Using initial value of vns_locked25 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5940: Using initial value of vns_locked26 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5941: Using initial value of vns_locked27 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5942: Using initial value of vns_locked28 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5943: Using initial value of vns_locked29 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5944: Using initial value of vns_locked30 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5945: Using initial value of vns_locked31 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5946: Using initial value of vns_locked32 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5947: Using initial value of vns_locked33 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5948: Using initial value of vns_locked34 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5949: Using initial value of vns_locked35 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5950: Using initial value of vns_locked36 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5951: Using initial value of vns_locked37 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5952: Using initial value of vns_locked38 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5953: Using initial value of vns_locked39 since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27003: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_1.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27023: Signal <mem_1> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
Reading initialization file \"edid_mem.init\".
Reading initialization file \"edid_mem_1.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 7760: Assignment to soc_opsis_i2c_i2cpads0_scl_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 7800: Assignment to soc_opsis_i2c_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 7805: Assignment to soc_opsis_i2c_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8023: Assignment to soc_suart_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8024: Assignment to soc_suart_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8028: Assignment to soc_suart_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8074: Assignment to soc_suart_tx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8099: Assignment to soc_suart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8100: Assignment to soc_suart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8104: Assignment to soc_suart_rx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8154: Assignment to soc_half_rate_phy_dfi_p0_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8241: Assignment to soc_half_rate_phy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8242: Assignment to soc_half_rate_phy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8245: Assignment to soc_half_rate_phy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8246: Assignment to soc_half_rate_phy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8269: Assignment to soc_dfi_dfi_p0_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8301: Assignment to soc_dfi_dfi_p2_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8317: Assignment to soc_dfi_dfi_p3_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8337: Assignment to soc_videosoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8353: Assignment to soc_videosoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8369: Assignment to soc_videosoc_sdram_dfi_p2_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8385: Assignment to soc_videosoc_sdram_dfi_p3_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8751: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8848: Assignment to soc_videosoc_sdram_bankmachine0_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8849: Assignment to soc_videosoc_sdram_bankmachine0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8850: Assignment to soc_videosoc_sdram_bankmachine0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9010: Assignment to soc_videosoc_sdram_bankmachine1_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9011: Assignment to soc_videosoc_sdram_bankmachine1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9012: Assignment to soc_videosoc_sdram_bankmachine1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9172: Assignment to soc_videosoc_sdram_bankmachine2_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9173: Assignment to soc_videosoc_sdram_bankmachine2_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9174: Assignment to soc_videosoc_sdram_bankmachine2_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9334: Assignment to soc_videosoc_sdram_bankmachine3_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9335: Assignment to soc_videosoc_sdram_bankmachine3_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9336: Assignment to soc_videosoc_sdram_bankmachine3_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9496: Assignment to soc_videosoc_sdram_bankmachine4_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9497: Assignment to soc_videosoc_sdram_bankmachine4_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9498: Assignment to soc_videosoc_sdram_bankmachine4_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9658: Assignment to soc_videosoc_sdram_bankmachine5_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9659: Assignment to soc_videosoc_sdram_bankmachine5_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9660: Assignment to soc_videosoc_sdram_bankmachine5_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9820: Assignment to soc_videosoc_sdram_bankmachine6_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9821: Assignment to soc_videosoc_sdram_bankmachine6_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9822: Assignment to soc_videosoc_sdram_bankmachine6_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9982: Assignment to soc_videosoc_sdram_bankmachine7_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9983: Assignment to soc_videosoc_sdram_bankmachine7_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9984: Assignment to soc_videosoc_sdram_bankmachine7_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10118: Assignment to soc_videosoc_sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10155: Assignment to soc_videosoc_sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10393: Assignment to soc_hdmi_out0_dram_port_wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10394: Assignment to soc_hdmi_out1_dram_port_wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10396: Assignment to soc_litedramnativeport0_rdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10397: Assignment to soc_litedramnativeport1_rdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10431: Assignment to soc_litedramnativeport0_rdata_payload_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10432: Assignment to soc_litedramnativeport1_rdata_payload_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10484: Assignment to soc_hdmi_out0_dram_port_cmd_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10485: Assignment to soc_hdmi_out0_dram_port_cmd_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10528: Assignment to soc_hdmi_out0_dram_port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10594: Assignment to soc_hdmi_out0_dram_port_cmd_buffer_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10600: Assignment to soc_hdmi_out0_dram_port_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10601: Assignment to soc_hdmi_out0_dram_port_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10622: Assignment to soc_hdmi_out0_dram_port_rdata_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10641: Assignment to soc_hdmi_out0_dram_port_rdata_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10642: Assignment to soc_hdmi_out0_dram_port_rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10685: Assignment to soc_hdmi_out0_dram_port_rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10735: Assignment to soc_hdmi_out1_dram_port_cmd_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10736: Assignment to soc_hdmi_out1_dram_port_cmd_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10779: Assignment to soc_hdmi_out1_dram_port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10845: Assignment to soc_hdmi_out1_dram_port_cmd_buffer_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10851: Assignment to soc_hdmi_out1_dram_port_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10852: Assignment to soc_hdmi_out1_dram_port_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10873: Assignment to soc_hdmi_out1_dram_port_rdata_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10892: Assignment to soc_hdmi_out1_dram_port_rdata_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10893: Assignment to soc_hdmi_out1_dram_port_rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10936: Assignment to soc_hdmi_out1_dram_port_rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10974: Result of 32-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10975: Assignment to soc_videosoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11057: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11042: Assignment to soc_videosoc_port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11255: Assignment to soc_ethmac_crc32_inserter_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11389: Assignment to soc_ethmac_crc32_checker_crc_value ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11435: Assignment to soc_ethmac_crc32_checker_syncfifo_source_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11436: Assignment to soc_ethmac_crc32_checker_syncfifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11437: Assignment to soc_ethmac_crc32_checker_syncfifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11609: Assignment to soc_ethmac_tx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11743: Assignment to soc_ethmac_tx_last_be_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11747: Assignment to soc_ethmac_tx_last_be_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11778: Assignment to soc_ethphy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11779: Assignment to soc_ethphy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11781: Assignment to soc_ethphy_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11782: Assignment to soc_ethphy_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11784: Assignment to soc_ethphy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11827: Assignment to soc_ethmac_writer_sink_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11871: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11874: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11878: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11881: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11906: Assignment to soc_ethmac_writer_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11907: Assignment to soc_ethmac_writer_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12041: Assignment to soc_ethmac_reader_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12042: Assignment to soc_ethmac_reader_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12132: Assignment to soc_ethmac_sram0_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12133: Assignment to soc_ethmac_sram0_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12135: Assignment to soc_ethmac_sram0_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12136: Assignment to soc_ethmac_sram0_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12137: Assignment to soc_ethmac_sram0_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12139: Assignment to soc_ethmac_sram1_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12140: Assignment to soc_ethmac_sram1_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12142: Assignment to soc_ethmac_sram1_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12143: Assignment to soc_ethmac_sram1_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12144: Assignment to soc_ethmac_sram1_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12150: Assignment to soc_ethmac_sram0_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12151: Assignment to soc_ethmac_sram0_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12157: Assignment to soc_ethmac_sram1_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12158: Assignment to soc_ethmac_sram1_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12201: Assignment to soc_hdmi_in0_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12202: Assignment to soc_hdmi_in0_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12205: Assignment to soc_hdmi_in0_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12206: Assignment to soc_hdmi_in0_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12218: Assignment to soc_hdmi_in0_dma_frame_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12219: Assignment to soc_hdmi_in0_dma_frame_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12224: Assignment to soc_hdmi_in0_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12226: Assignment to soc_hdmi_in0_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12546: Assignment to soc_hdmi_in0_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12574: Assignment to soc_hdmi_in0_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12580: Assignment to soc_hdmi_in0_frame_rgb2ycbcr_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12582: Assignment to soc_hdmi_in0_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12595: Assignment to soc_hdmi_in0_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12596: Assignment to soc_hdmi_in0_frame_chroma_downsampler_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12597: Assignment to soc_hdmi_in0_frame_chroma_downsampler_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12651: Result of 1024-bit expression is truncated to fit in 128-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12661: Assignment to soc_hdmi_in0_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12672: Assignment to soc_hdmi_in0_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12720: Assignment to soc_hdmi_in0_dma_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12721: Assignment to soc_hdmi_in0_dma_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12835: Assignment to soc_hdmi_in1_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12836: Assignment to soc_hdmi_in1_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12839: Assignment to soc_hdmi_in1_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12840: Assignment to soc_hdmi_in1_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12852: Assignment to soc_hdmi_in1_dma_frame_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12853: Assignment to soc_hdmi_in1_dma_frame_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12858: Assignment to soc_hdmi_in1_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12860: Assignment to soc_hdmi_in1_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13180: Assignment to soc_hdmi_in1_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13208: Assignment to soc_hdmi_in1_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13214: Assignment to soc_hdmi_in1_frame_rgb2ycbcr_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13216: Assignment to soc_hdmi_in1_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13229: Assignment to soc_hdmi_in1_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13230: Assignment to soc_hdmi_in1_frame_chroma_downsampler_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13231: Assignment to soc_hdmi_in1_frame_chroma_downsampler_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13285: Result of 1024-bit expression is truncated to fit in 128-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13295: Assignment to soc_hdmi_in1_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13306: Assignment to soc_hdmi_in1_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13354: Assignment to soc_hdmi_in1_dma_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13355: Assignment to soc_hdmi_in1_dma_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13505: Assignment to soc_hdmi_out0_core_initiator_source_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13506: Assignment to soc_hdmi_out0_core_initiator_source_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13519: Assignment to soc_hdmi_out0_core_initiator_cdc_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13587: Result of 31-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13588: Result of 31-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13592: Assignment to soc_hdmi_out0_core_dmareader_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13593: Assignment to soc_hdmi_out0_core_dmareader_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13595: Assignment to soc_hdmi_out0_dram_port_litedramnativeport1_cmd_payload_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13625: Assignment to soc_hdmi_out0_core_dmareader_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13642: Assignment to soc_hdmi_out0_core_dmareader_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13675: Assignment to soc_hdmi_out0_driver_hdmi_phy_sink_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13677: Assignment to soc_hdmi_out0_driver_hdmi_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13678: Assignment to soc_hdmi_out0_driver_hdmi_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13743: Assignment to soc_hdmi_out0_resetinserter_y_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13744: Assignment to soc_hdmi_out0_resetinserter_y_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13770: Assignment to soc_hdmi_out0_resetinserter_cb_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13771: Assignment to soc_hdmi_out0_resetinserter_cb_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13797: Assignment to soc_hdmi_out0_resetinserter_cr_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13798: Assignment to soc_hdmi_out0_resetinserter_cr_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13819: Assignment to soc_hdmi_out0_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13908: Assignment to soc_hdmi_out1_core_initiator_source_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13909: Assignment to soc_hdmi_out1_core_initiator_source_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13922: Assignment to soc_hdmi_out1_core_initiator_cdc_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13990: Result of 31-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13991: Result of 31-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13995: Assignment to soc_hdmi_out1_core_dmareader_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13996: Assignment to soc_hdmi_out1_core_dmareader_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13998: Assignment to soc_hdmi_out1_dram_port_litedramnativeport1_cmd_payload_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14028: Assignment to soc_hdmi_out1_core_dmareader_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14045: Assignment to soc_hdmi_out1_core_dmareader_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14078: Assignment to soc_hdmi_out1_driver_hdmi_phy_sink_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14080: Assignment to soc_hdmi_out1_driver_hdmi_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14081: Assignment to soc_hdmi_out1_driver_hdmi_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14141: Assignment to soc_hdmi_out1_resetinserter_y_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14142: Assignment to soc_hdmi_out1_resetinserter_y_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14168: Assignment to soc_hdmi_out1_resetinserter_cb_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14169: Assignment to soc_hdmi_out1_resetinserter_cb_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14195: Assignment to soc_hdmi_out1_resetinserter_cr_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14196: Assignment to soc_hdmi_out1_resetinserter_cr_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14217: Assignment to soc_hdmi_out1_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14241: Assignment to soc_videosoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14242: Assignment to soc_videosoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14246: Assignment to vns_wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14273: Assignment to soc_videosoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14274: Assignment to soc_videosoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14276: Assignment to soc_videosoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14277: Assignment to soc_videosoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14278: Assignment to soc_videosoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14284: Assignment to soc_videosoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14285: Assignment to soc_videosoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14288: Assignment to soc_videosoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14291: Assignment to soc_videosoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14292: Assignment to soc_videosoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14294: Assignment to soc_spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14295: Assignment to soc_spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14297: Assignment to soc_spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14298: Assignment to soc_spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14299: Assignment to soc_spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14336: Assignment to soc_videosoc_ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14346: Assignment to vns_videosoc_csrbank0_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14347: Assignment to vns_videosoc_csrbank0_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14348: Assignment to vns_videosoc_csrbank0_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14349: Assignment to vns_videosoc_csrbank0_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14350: Assignment to vns_videosoc_csrbank0_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14351: Assignment to vns_videosoc_csrbank0_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14352: Assignment to vns_videosoc_csrbank0_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14353: Assignment to vns_videosoc_csrbank0_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14354: Assignment to soc_videosoc_ctrl_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14364: Assignment to vns_videosoc_csrbank1_sram_writer_slot_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14365: Assignment to vns_videosoc_csrbank1_sram_writer_slot_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14366: Assignment to vns_videosoc_csrbank1_sram_writer_length3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14367: Assignment to vns_videosoc_csrbank1_sram_writer_length3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14368: Assignment to vns_videosoc_csrbank1_sram_writer_length2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14369: Assignment to vns_videosoc_csrbank1_sram_writer_length2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14370: Assignment to vns_videosoc_csrbank1_sram_writer_length1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14371: Assignment to vns_videosoc_csrbank1_sram_writer_length1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14372: Assignment to vns_videosoc_csrbank1_sram_writer_length0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14373: Assignment to vns_videosoc_csrbank1_sram_writer_length0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14374: Assignment to vns_videosoc_csrbank1_sram_writer_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14375: Assignment to vns_videosoc_csrbank1_sram_writer_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14376: Assignment to vns_videosoc_csrbank1_sram_writer_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14377: Assignment to vns_videosoc_csrbank1_sram_writer_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14378: Assignment to vns_videosoc_csrbank1_sram_writer_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14379: Assignment to vns_videosoc_csrbank1_sram_writer_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14380: Assignment to vns_videosoc_csrbank1_sram_writer_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14381: Assignment to vns_videosoc_csrbank1_sram_writer_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14382: Assignment to soc_ethmac_writer_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14383: Assignment to soc_ethmac_writer_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14388: Assignment to soc_ethmac_reader_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14390: Assignment to vns_videosoc_csrbank1_sram_reader_ready_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14391: Assignment to vns_videosoc_csrbank1_sram_reader_ready_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14392: Assignment to vns_videosoc_csrbank1_sram_reader_level_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14393: Assignment to vns_videosoc_csrbank1_sram_reader_level_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14400: Assignment to soc_ethmac_reader_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14401: Assignment to soc_ethmac_reader_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14406: Assignment to vns_videosoc_csrbank1_preamble_crc_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14407: Assignment to vns_videosoc_csrbank1_preamble_crc_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14408: Assignment to vns_videosoc_csrbank1_preamble_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14409: Assignment to vns_videosoc_csrbank1_preamble_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14410: Assignment to vns_videosoc_csrbank1_preamble_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14411: Assignment to vns_videosoc_csrbank1_preamble_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14412: Assignment to vns_videosoc_csrbank1_preamble_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14413: Assignment to vns_videosoc_csrbank1_preamble_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14414: Assignment to vns_videosoc_csrbank1_preamble_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14415: Assignment to vns_videosoc_csrbank1_preamble_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14416: Assignment to vns_videosoc_csrbank1_crc_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14417: Assignment to vns_videosoc_csrbank1_crc_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14418: Assignment to vns_videosoc_csrbank1_crc_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14419: Assignment to vns_videosoc_csrbank1_crc_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14420: Assignment to vns_videosoc_csrbank1_crc_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14421: Assignment to vns_videosoc_csrbank1_crc_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14422: Assignment to vns_videosoc_csrbank1_crc_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14423: Assignment to vns_videosoc_csrbank1_crc_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14458: Assignment to vns_videosoc_csrbank2_mdio_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14459: Assignment to vns_videosoc_csrbank2_mdio_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14466: Assignment to vns_videosoc_csrbank3_switches_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14467: Assignment to vns_videosoc_csrbank3_switches_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14484: Assignment to vns_videosoc_csrbank4_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14485: Assignment to vns_videosoc_csrbank4_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14490: Assignment to vns_videosoc_csrbank4_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14491: Assignment to vns_videosoc_csrbank4_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14494: Assignment to vns_videosoc_csrbank4_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14495: Assignment to vns_videosoc_csrbank4_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14496: Assignment to vns_videosoc_csrbank4_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14497: Assignment to vns_videosoc_csrbank4_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14502: Assignment to soc_hdmi_in0_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14504: Assignment to soc_hdmi_in0_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14506: Assignment to vns_videosoc_csrbank4_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14507: Assignment to vns_videosoc_csrbank4_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14510: Assignment to vns_videosoc_csrbank4_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14511: Assignment to vns_videosoc_csrbank4_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14512: Assignment to vns_videosoc_csrbank4_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14513: Assignment to vns_videosoc_csrbank4_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14514: Assignment to soc_hdmi_in0_s6datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14516: Assignment to vns_videosoc_csrbank4_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14517: Assignment to vns_videosoc_csrbank4_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14518: Assignment to vns_videosoc_csrbank4_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14519: Assignment to vns_videosoc_csrbank4_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14520: Assignment to soc_hdmi_in0_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14522: Assignment to vns_videosoc_csrbank4_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14523: Assignment to vns_videosoc_csrbank4_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14524: Assignment to vns_videosoc_csrbank4_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14525: Assignment to vns_videosoc_csrbank4_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14526: Assignment to vns_videosoc_csrbank4_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14527: Assignment to vns_videosoc_csrbank4_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14530: Assignment to vns_videosoc_csrbank4_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14531: Assignment to vns_videosoc_csrbank4_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14532: Assignment to vns_videosoc_csrbank4_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14533: Assignment to vns_videosoc_csrbank4_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14534: Assignment to soc_hdmi_in0_s6datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14536: Assignment to vns_videosoc_csrbank4_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14537: Assignment to vns_videosoc_csrbank4_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14538: Assignment to vns_videosoc_csrbank4_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14539: Assignment to vns_videosoc_csrbank4_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14540: Assignment to soc_hdmi_in0_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14542: Assignment to vns_videosoc_csrbank4_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14543: Assignment to vns_videosoc_csrbank4_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14544: Assignment to vns_videosoc_csrbank4_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14545: Assignment to vns_videosoc_csrbank4_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14546: Assignment to vns_videosoc_csrbank4_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14547: Assignment to vns_videosoc_csrbank4_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14550: Assignment to vns_videosoc_csrbank4_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14551: Assignment to vns_videosoc_csrbank4_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14552: Assignment to vns_videosoc_csrbank4_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14553: Assignment to vns_videosoc_csrbank4_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14554: Assignment to soc_hdmi_in0_s6datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14556: Assignment to vns_videosoc_csrbank4_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14557: Assignment to vns_videosoc_csrbank4_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14558: Assignment to vns_videosoc_csrbank4_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14559: Assignment to vns_videosoc_csrbank4_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14560: Assignment to soc_hdmi_in0_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14562: Assignment to vns_videosoc_csrbank4_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14563: Assignment to vns_videosoc_csrbank4_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14564: Assignment to vns_videosoc_csrbank4_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14565: Assignment to vns_videosoc_csrbank4_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14566: Assignment to vns_videosoc_csrbank4_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14567: Assignment to vns_videosoc_csrbank4_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14568: Assignment to vns_videosoc_csrbank4_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14569: Assignment to vns_videosoc_csrbank4_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14570: Assignment to vns_videosoc_csrbank4_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14571: Assignment to vns_videosoc_csrbank4_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14572: Assignment to vns_videosoc_csrbank4_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14573: Assignment to vns_videosoc_csrbank4_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14574: Assignment to vns_videosoc_csrbank4_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14575: Assignment to vns_videosoc_csrbank4_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14576: Assignment to vns_videosoc_csrbank4_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14577: Assignment to vns_videosoc_csrbank4_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14578: Assignment to soc_hdmi_in0_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14608: Assignment to soc_hdmi_in0_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14609: Assignment to soc_hdmi_in0_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14676: Assignment to vns_videosoc_csrbank5_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14677: Assignment to vns_videosoc_csrbank5_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14678: Assignment to vns_videosoc_csrbank5_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14679: Assignment to vns_videosoc_csrbank5_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14680: Assignment to vns_videosoc_csrbank5_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14681: Assignment to vns_videosoc_csrbank5_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14682: Assignment to vns_videosoc_csrbank5_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14683: Assignment to vns_videosoc_csrbank5_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14699: Assignment to vns_videosoc_csrbank6_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14700: Assignment to vns_videosoc_csrbank6_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14705: Assignment to vns_videosoc_csrbank6_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14706: Assignment to vns_videosoc_csrbank6_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14709: Assignment to vns_videosoc_csrbank6_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14710: Assignment to vns_videosoc_csrbank6_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14711: Assignment to vns_videosoc_csrbank6_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14712: Assignment to vns_videosoc_csrbank6_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14717: Assignment to soc_hdmi_in1_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14719: Assignment to soc_hdmi_in1_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14721: Assignment to vns_videosoc_csrbank6_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14722: Assignment to vns_videosoc_csrbank6_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14725: Assignment to vns_videosoc_csrbank6_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14726: Assignment to vns_videosoc_csrbank6_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14727: Assignment to vns_videosoc_csrbank6_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14728: Assignment to vns_videosoc_csrbank6_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14729: Assignment to soc_hdmi_in1_s6datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14731: Assignment to vns_videosoc_csrbank6_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14732: Assignment to vns_videosoc_csrbank6_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14733: Assignment to vns_videosoc_csrbank6_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14734: Assignment to vns_videosoc_csrbank6_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14735: Assignment to soc_hdmi_in1_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14737: Assignment to vns_videosoc_csrbank6_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14738: Assignment to vns_videosoc_csrbank6_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14739: Assignment to vns_videosoc_csrbank6_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14740: Assignment to vns_videosoc_csrbank6_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14741: Assignment to vns_videosoc_csrbank6_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14742: Assignment to vns_videosoc_csrbank6_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14745: Assignment to vns_videosoc_csrbank6_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14746: Assignment to vns_videosoc_csrbank6_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14747: Assignment to vns_videosoc_csrbank6_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14748: Assignment to vns_videosoc_csrbank6_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14749: Assignment to soc_hdmi_in1_s6datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14751: Assignment to vns_videosoc_csrbank6_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14752: Assignment to vns_videosoc_csrbank6_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14753: Assignment to vns_videosoc_csrbank6_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14754: Assignment to vns_videosoc_csrbank6_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14755: Assignment to soc_hdmi_in1_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14757: Assignment to vns_videosoc_csrbank6_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14758: Assignment to vns_videosoc_csrbank6_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14759: Assignment to vns_videosoc_csrbank6_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14760: Assignment to vns_videosoc_csrbank6_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14761: Assignment to vns_videosoc_csrbank6_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14762: Assignment to vns_videosoc_csrbank6_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14765: Assignment to vns_videosoc_csrbank6_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14766: Assignment to vns_videosoc_csrbank6_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14767: Assignment to vns_videosoc_csrbank6_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14768: Assignment to vns_videosoc_csrbank6_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14769: Assignment to soc_hdmi_in1_s6datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14771: Assignment to vns_videosoc_csrbank6_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14772: Assignment to vns_videosoc_csrbank6_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14773: Assignment to vns_videosoc_csrbank6_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14774: Assignment to vns_videosoc_csrbank6_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14775: Assignment to soc_hdmi_in1_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14777: Assignment to vns_videosoc_csrbank6_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14778: Assignment to vns_videosoc_csrbank6_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14779: Assignment to vns_videosoc_csrbank6_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14780: Assignment to vns_videosoc_csrbank6_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14781: Assignment to vns_videosoc_csrbank6_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14782: Assignment to vns_videosoc_csrbank6_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14783: Assignment to vns_videosoc_csrbank6_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14784: Assignment to vns_videosoc_csrbank6_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14785: Assignment to vns_videosoc_csrbank6_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14786: Assignment to vns_videosoc_csrbank6_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14787: Assignment to vns_videosoc_csrbank6_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14788: Assignment to vns_videosoc_csrbank6_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14789: Assignment to vns_videosoc_csrbank6_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14790: Assignment to vns_videosoc_csrbank6_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14791: Assignment to vns_videosoc_csrbank6_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14792: Assignment to vns_videosoc_csrbank6_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14793: Assignment to soc_hdmi_in1_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14823: Assignment to soc_hdmi_in1_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14824: Assignment to soc_hdmi_in1_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14891: Assignment to vns_videosoc_csrbank7_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14892: Assignment to vns_videosoc_csrbank7_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14893: Assignment to vns_videosoc_csrbank7_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14894: Assignment to vns_videosoc_csrbank7_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14895: Assignment to vns_videosoc_csrbank7_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14896: Assignment to vns_videosoc_csrbank7_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14897: Assignment to vns_videosoc_csrbank7_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14898: Assignment to vns_videosoc_csrbank7_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14906: Assignment to soc_hdmi_out0_core_underflow_update_underflow_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14908: Assignment to vns_videosoc_csrbank8_core_underflow_counter3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14909: Assignment to vns_videosoc_csrbank8_core_underflow_counter3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14910: Assignment to vns_videosoc_csrbank8_core_underflow_counter2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14911: Assignment to vns_videosoc_csrbank8_core_underflow_counter2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14912: Assignment to vns_videosoc_csrbank8_core_underflow_counter1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14913: Assignment to vns_videosoc_csrbank8_core_underflow_counter1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14914: Assignment to vns_videosoc_csrbank8_core_underflow_counter0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14915: Assignment to vns_videosoc_csrbank8_core_underflow_counter0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14978: Assignment to soc_hdmi_out0_driver_clocking_send_cmd_data_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14980: Assignment to soc_hdmi_out0_driver_clocking_send_go_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14982: Assignment to vns_videosoc_csrbank8_driver_clocking_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14983: Assignment to vns_videosoc_csrbank8_driver_clocking_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14988: Assignment to vns_videosoc_csrbank8_driver_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14989: Assignment to vns_videosoc_csrbank8_driver_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14990: Assignment to vns_videosoc_csrbank8_driver_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14991: Assignment to vns_videosoc_csrbank8_driver_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14996: Assignment to soc_hdmi_out0_driver_clocking_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14998: Assignment to soc_hdmi_out0_driver_clocking_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15000: Assignment to vns_videosoc_csrbank8_driver_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15001: Assignment to vns_videosoc_csrbank8_driver_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15004: Assignment to vns_videosoc_csrbank8_i2c_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15005: Assignment to vns_videosoc_csrbank8_i2c_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15048: Assignment to soc_hdmi_out0_core_dmareader_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15073: Assignment to soc_hdmi_out1_core_underflow_update_underflow_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15075: Assignment to vns_videosoc_csrbank9_core_underflow_counter3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15076: Assignment to vns_videosoc_csrbank9_core_underflow_counter3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15077: Assignment to vns_videosoc_csrbank9_core_underflow_counter2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15078: Assignment to vns_videosoc_csrbank9_core_underflow_counter2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15079: Assignment to vns_videosoc_csrbank9_core_underflow_counter1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15080: Assignment to vns_videosoc_csrbank9_core_underflow_counter1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15081: Assignment to vns_videosoc_csrbank9_core_underflow_counter0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15082: Assignment to vns_videosoc_csrbank9_core_underflow_counter0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15143: Assignment to vns_videosoc_csrbank9_i2c_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15144: Assignment to vns_videosoc_csrbank9_i2c_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15187: Assignment to soc_hdmi_out1_core_dmareader_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15204: Assignment to vns_videosoc_csrbank10_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15205: Assignment to vns_videosoc_csrbank10_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15206: Assignment to vns_videosoc_csrbank10_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15207: Assignment to vns_videosoc_csrbank10_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15208: Assignment to vns_videosoc_csrbank10_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15209: Assignment to vns_videosoc_csrbank10_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15210: Assignment to vns_videosoc_csrbank10_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15211: Assignment to vns_videosoc_csrbank10_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15212: Assignment to vns_videosoc_csrbank10_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15213: Assignment to vns_videosoc_csrbank10_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15214: Assignment to vns_videosoc_csrbank10_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15215: Assignment to vns_videosoc_csrbank10_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15216: Assignment to vns_videosoc_csrbank10_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15217: Assignment to vns_videosoc_csrbank10_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15218: Assignment to vns_videosoc_csrbank10_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15219: Assignment to vns_videosoc_csrbank10_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15220: Assignment to vns_videosoc_csrbank10_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15221: Assignment to vns_videosoc_csrbank10_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15222: Assignment to vns_videosoc_csrbank10_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15223: Assignment to vns_videosoc_csrbank10_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15224: Assignment to vns_videosoc_csrbank10_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15225: Assignment to vns_videosoc_csrbank10_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15226: Assignment to vns_videosoc_csrbank10_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15227: Assignment to vns_videosoc_csrbank10_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15228: Assignment to vns_videosoc_csrbank10_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15229: Assignment to vns_videosoc_csrbank10_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15230: Assignment to vns_videosoc_csrbank10_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15231: Assignment to vns_videosoc_csrbank10_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15232: Assignment to vns_videosoc_csrbank10_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15233: Assignment to vns_videosoc_csrbank10_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15234: Assignment to vns_videosoc_csrbank10_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15235: Assignment to vns_videosoc_csrbank10_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15236: Assignment to vns_videosoc_csrbank10_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15237: Assignment to vns_videosoc_csrbank10_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15238: Assignment to vns_videosoc_csrbank10_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15239: Assignment to vns_videosoc_csrbank10_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15240: Assignment to vns_videosoc_csrbank10_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15241: Assignment to vns_videosoc_csrbank10_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15242: Assignment to vns_videosoc_csrbank10_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15243: Assignment to vns_videosoc_csrbank10_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15244: Assignment to vns_videosoc_csrbank10_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15245: Assignment to vns_videosoc_csrbank10_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15246: Assignment to vns_videosoc_csrbank10_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15247: Assignment to vns_videosoc_csrbank10_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15248: Assignment to vns_videosoc_csrbank10_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15249: Assignment to vns_videosoc_csrbank10_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15250: Assignment to vns_videosoc_csrbank10_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15251: Assignment to vns_videosoc_csrbank10_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15252: Assignment to vns_videosoc_csrbank10_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15253: Assignment to vns_videosoc_csrbank10_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15254: Assignment to vns_videosoc_csrbank10_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15255: Assignment to vns_videosoc_csrbank10_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15256: Assignment to vns_videosoc_csrbank10_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15257: Assignment to vns_videosoc_csrbank10_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15258: Assignment to vns_videosoc_csrbank10_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15259: Assignment to vns_videosoc_csrbank10_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15260: Assignment to vns_videosoc_csrbank10_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15261: Assignment to vns_videosoc_csrbank10_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15262: Assignment to vns_videosoc_csrbank10_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15263: Assignment to vns_videosoc_csrbank10_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15264: Assignment to vns_videosoc_csrbank10_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15265: Assignment to vns_videosoc_csrbank10_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15266: Assignment to vns_videosoc_csrbank10_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15267: Assignment to vns_videosoc_csrbank10_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15268: Assignment to vns_videosoc_csrbank10_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15269: Assignment to vns_videosoc_csrbank10_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15270: Assignment to vns_videosoc_csrbank10_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15271: Assignment to vns_videosoc_csrbank10_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15272: Assignment to vns_videosoc_csrbank10_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15273: Assignment to vns_videosoc_csrbank10_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15274: Assignment to vns_videosoc_csrbank10_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15275: Assignment to vns_videosoc_csrbank10_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15276: Assignment to vns_videosoc_csrbank10_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15277: Assignment to vns_videosoc_csrbank10_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15278: Assignment to vns_videosoc_csrbank10_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15279: Assignment to vns_videosoc_csrbank10_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15280: Assignment to vns_videosoc_csrbank10_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15281: Assignment to vns_videosoc_csrbank10_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15282: Assignment to vns_videosoc_csrbank10_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15283: Assignment to vns_videosoc_csrbank10_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15284: Assignment to vns_videosoc_csrbank10_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15285: Assignment to vns_videosoc_csrbank10_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15286: Assignment to vns_videosoc_csrbank10_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15287: Assignment to vns_videosoc_csrbank10_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15288: Assignment to vns_videosoc_csrbank10_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15289: Assignment to vns_videosoc_csrbank10_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15290: Assignment to vns_videosoc_csrbank10_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15291: Assignment to vns_videosoc_csrbank10_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15339: Assignment to vns_videosoc_csrbank11_master_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15340: Assignment to vns_videosoc_csrbank11_master_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15369: Assignment to soc_videosoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15385: Assignment to vns_videosoc_csrbank12_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15386: Assignment to vns_videosoc_csrbank12_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15387: Assignment to vns_videosoc_csrbank12_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15388: Assignment to vns_videosoc_csrbank12_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15389: Assignment to vns_videosoc_csrbank12_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15390: Assignment to vns_videosoc_csrbank12_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15391: Assignment to vns_videosoc_csrbank12_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15392: Assignment to vns_videosoc_csrbank12_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15395: Assignment to soc_videosoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15411: Assignment to vns_videosoc_csrbank12_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15412: Assignment to vns_videosoc_csrbank12_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15413: Assignment to vns_videosoc_csrbank12_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15414: Assignment to vns_videosoc_csrbank12_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15415: Assignment to vns_videosoc_csrbank12_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15416: Assignment to vns_videosoc_csrbank12_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15417: Assignment to vns_videosoc_csrbank12_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15418: Assignment to vns_videosoc_csrbank12_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15421: Assignment to soc_videosoc_sdram_phaseinjector2_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15437: Assignment to vns_videosoc_csrbank12_dfii_pi2_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15438: Assignment to vns_videosoc_csrbank12_dfii_pi2_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15439: Assignment to vns_videosoc_csrbank12_dfii_pi2_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15440: Assignment to vns_videosoc_csrbank12_dfii_pi2_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15441: Assignment to vns_videosoc_csrbank12_dfii_pi2_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15442: Assignment to vns_videosoc_csrbank12_dfii_pi2_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15443: Assignment to vns_videosoc_csrbank12_dfii_pi2_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15444: Assignment to vns_videosoc_csrbank12_dfii_pi2_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15447: Assignment to soc_videosoc_sdram_phaseinjector3_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15463: Assignment to vns_videosoc_csrbank12_dfii_pi3_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15464: Assignment to vns_videosoc_csrbank12_dfii_pi3_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15465: Assignment to vns_videosoc_csrbank12_dfii_pi3_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15466: Assignment to vns_videosoc_csrbank12_dfii_pi3_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15467: Assignment to vns_videosoc_csrbank12_dfii_pi3_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15468: Assignment to vns_videosoc_csrbank12_dfii_pi3_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15469: Assignment to vns_videosoc_csrbank12_dfii_pi3_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15470: Assignment to vns_videosoc_csrbank12_dfii_pi3_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15471: Assignment to soc_videosoc_sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15473: Assignment to vns_videosoc_csrbank12_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15474: Assignment to vns_videosoc_csrbank12_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15475: Assignment to vns_videosoc_csrbank12_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15476: Assignment to vns_videosoc_csrbank12_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15477: Assignment to vns_videosoc_csrbank12_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15478: Assignment to vns_videosoc_csrbank12_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15479: Assignment to vns_videosoc_csrbank12_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15480: Assignment to vns_videosoc_csrbank12_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15481: Assignment to vns_videosoc_csrbank12_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15482: Assignment to vns_videosoc_csrbank12_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15483: Assignment to vns_videosoc_csrbank12_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15484: Assignment to vns_videosoc_csrbank12_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15485: Assignment to vns_videosoc_csrbank12_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15486: Assignment to vns_videosoc_csrbank12_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15563: Assignment to vns_videosoc_csrbank13_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15564: Assignment to vns_videosoc_csrbank13_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15591: Assignment to soc_videosoc_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15593: Assignment to vns_videosoc_csrbank14_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15594: Assignment to vns_videosoc_csrbank14_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15595: Assignment to vns_videosoc_csrbank14_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15596: Assignment to vns_videosoc_csrbank14_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15597: Assignment to vns_videosoc_csrbank14_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15598: Assignment to vns_videosoc_csrbank14_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15599: Assignment to vns_videosoc_csrbank14_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15600: Assignment to vns_videosoc_csrbank14_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15601: Assignment to soc_videosoc_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15602: Assignment to soc_videosoc_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15628: Assignment to vns_videosoc_csrbank15_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15629: Assignment to vns_videosoc_csrbank15_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15630: Assignment to vns_videosoc_csrbank15_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15631: Assignment to vns_videosoc_csrbank15_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15632: Assignment to soc_suart_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15633: Assignment to soc_suart_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15683: Assignment to vns_videosoc_interface2_sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15702: Assignment to vns_videosoc_interface2_sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 17669: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 17669: Assignment to vns_xilinxmultiregimpl22 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 17683: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 17683: Assignment to vns_xilinxmultiregimpl35 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 17697: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 17697: Assignment to vns_xilinxmultiregimpl48 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 17725: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 17725: Assignment to vns_xilinxmultiregimpl73 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 17739: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 17739: Assignment to vns_xilinxmultiregimpl86 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 17753: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 17753: Assignment to vns_xilinxmultiregimpl99 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 17785: Assignment to soc_ethmac_rx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18039: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18139: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18239: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18504: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18520: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18529: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18538: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 17983: Assignment to soc_hdmi_in0_frame_next_vsync10 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19022: Assignment to soc_hdmi_in0_syncpol_c0 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19094: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19194: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19294: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19559: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19575: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19584: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19593: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19038: Assignment to soc_hdmi_in1_frame_next_vsync10 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20077: Assignment to soc_hdmi_in1_syncpol_c0 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20338: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20339: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20340: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20347: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20356: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20365: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20088: Assignment to soc_hdmi_out0_record3_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20797: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20798: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20799: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20806: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20815: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20824: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20547: Assignment to soc_hdmi_out1_record3_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 21049: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 21050: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 21015: Assignment to soc_half_rate_phy_record0_cs_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 21101: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 21102: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 21142: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 21339: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 22608: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 21086: Assignment to vns_rbank ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=1'b1,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=3'b110,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=2'b10,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=230.0,CLKOUT3_DIVIDE=2'b10,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=210.0,CLKOUT4_DIVIDE=3'b100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27086: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27089: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27184: Assignment to soc_opsis_i2c_fx2_reset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27200: Assignment to soc_suart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27217: Assignment to soc_suart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28304: Assignment to soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28318: Assignment to soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28332: Assignment to soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28346: Assignment to soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28360: Assignment to soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28374: Assignment to soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28388: Assignment to soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28402: Assignment to soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
Going to vhdl side to elaborate module rgmii_if

Elaborating entity <rgmii_if> (architecture <PHY_IF>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28487: Assignment to soc_ethmac_crc32_checker_syncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28503: Assignment to soc_ethmac_tx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28519: Assignment to soc_ethmac_rx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28533: Assignment to soc_ethmac_writer_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28549: Assignment to soc_ethmac_writer_memory0_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28565: Assignment to soc_ethmac_writer_memory1_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28579: Assignment to soc_ethmac_reader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFDS>.

Elaborating module <PLL_ADV(CLKFBOUT_MULT=4'b1010,CLKOUT0_DIVIDE=1'b1,CLKOUT1_DIVIDE=3'b101,CLKOUT2_DIVIDE=4'b1010,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=3'b101)>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="STAY_AT_LIMIT",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="MASTER")>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="WRAPAROUND",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="SLAVE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="MASTER")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28929: Assignment to soc_hdmi_in0_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28943: Assignment to soc_hdmi_in0_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28957: Assignment to soc_hdmi_in0_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28973: Assignment to soc_hdmi_in0_frame_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28987: Assignment to soc_hdmi_in0_dma_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29337: Assignment to soc_hdmi_in1_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29351: Assignment to soc_hdmi_in1_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29365: Assignment to soc_hdmi_in1_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29381: Assignment to soc_hdmi_in1_frame_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29395: Assignment to soc_hdmi_in1_dma_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29411: Assignment to soc_hdmi_out0_dram_port_cmd_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29427: Assignment to soc_hdmi_out0_dram_port_rdata_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29441: Assignment to soc_hdmi_out0_dram_port_cmd_buffer_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29457: Assignment to soc_hdmi_out0_core_initiator_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29474: Assignment to soc_hdmi_out0_core_dmareader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=2.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=20.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="MASTER")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29782: Assignment to soc_hdmi_out0_resetinserter_y_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29796: Assignment to soc_hdmi_out0_resetinserter_cb_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29810: Assignment to soc_hdmi_out0_resetinserter_cr_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29814: Assignment to soc_i2c0_scl_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29832: Assignment to soc_hdmi_out1_dram_port_cmd_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29848: Assignment to soc_hdmi_out1_dram_port_rdata_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29862: Assignment to soc_hdmi_out1_dram_port_cmd_buffer_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29878: Assignment to soc_hdmi_out1_core_initiator_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29895: Assignment to soc_hdmi_out1_core_dmareader_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30157: Assignment to soc_hdmi_out1_resetinserter_y_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30171: Assignment to soc_hdmi_out1_resetinserter_cb_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30185: Assignment to soc_hdmi_out1_resetinserter_cr_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30189: Assignment to soc_i2c1_scl_i ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30405: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30425: Assignment to encoder_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v".
    Set property "register_balancing = no" for signal <soc_ethmac_tx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_ethmac_tx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_ethmac_rx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_ethmac_rx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_in0_frame_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_in0_frame_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_in1_frame_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_in1_frame_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out0_core_initiator_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out1_core_initiator_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl8_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl9_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl9_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl9_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl9_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl10_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl10_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl10_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl10_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl22_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl22_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl22_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl22_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl25_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl25_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl25_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl25_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl35_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl35_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl35_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl35_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl38_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl38_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl38_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl38_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl48_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl48_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl48_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl48_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl51_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl51_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl51_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl51_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl54_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl54_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl54_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl54_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl55_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl55_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl55_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl55_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl56_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl56_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl56_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl56_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl57_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl57_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl57_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl57_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl61_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl61_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl61_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl61_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl73_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl73_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl73_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl73_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl76_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl76_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl76_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl76_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl86_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl86_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl86_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl86_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl89_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl89_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl89_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl89_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl99_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl99_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl99_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl99_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl102_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl102_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl102_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl102_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl105_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl105_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl105_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl105_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl106_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl106_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl106_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl106_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl107_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl107_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl107_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl107_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl108_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl108_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl108_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl108_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl112_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl112_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl112_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl112_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl113_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl113_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl113_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl113_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl114_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl114_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl114_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl114_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl115_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl115_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl115_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl115_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl116_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl116_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl116_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl116_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl117_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl117_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl117_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl117_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl118_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl118_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl118_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl118_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl122_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl122_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl122_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl122_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl123_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl123_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl123_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl123_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl124_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl124_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl124_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl124_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl125_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl125_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl125_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl125_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl126_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl126_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl126_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl126_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl127_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl127_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl127_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl127_regs1>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine0_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine0_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine0_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine1_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine1_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine1_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine2_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine2_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine2_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine3_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine3_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine3_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine4_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine4_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine4_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine5_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine5_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine5_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine6_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine6_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine6_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine7_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine7_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine7_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_trrdcon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_tfawcon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_tccdcon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_twtrcon_ready>.
    Set property "KEEP = TRUE" for signal <eth_rx_clk>.
    Set property "KEEP = TRUE" for signal <eth_tx_clk>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl6_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl11_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl11_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl11_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl11_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl12_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl12_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl12_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl12_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl13_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl13_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl13_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl13_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl14_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl14_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl14_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl14_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl15_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl15_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl15_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl15_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl16_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl16_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl16_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl16_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl17_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl17_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl17_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl17_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl18_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl18_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl18_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl18_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl19_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl19_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl19_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl19_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl20_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl20_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl20_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl20_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl21_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl21_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl21_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl21_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl23_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl23_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl23_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl23_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl24_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl24_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl24_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl24_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl26_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl26_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl26_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl26_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl27_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl27_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl27_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl27_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl28_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl28_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl28_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl28_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl29_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl29_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl29_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl29_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl30_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl30_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl30_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl30_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl31_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl31_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl31_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl31_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl32_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl32_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl32_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl32_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl33_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl33_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl33_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl33_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl34_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl34_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl34_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl34_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl36_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl36_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl36_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl36_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl37_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl37_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl37_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl37_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl39_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl39_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl39_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl39_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl40_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl40_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl40_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl40_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl41_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl41_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl41_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl41_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl42_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl42_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl42_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl42_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl43_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl43_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl43_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl43_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl44_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl44_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl44_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl44_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl45_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl45_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl45_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl45_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl46_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl46_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl46_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl46_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl47_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl47_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl47_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl47_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl49_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl49_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl49_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl49_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl50_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl50_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl50_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl50_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl52_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl52_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl52_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl52_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl53_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl53_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl53_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl53_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl58_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl58_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl58_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl58_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl59_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl59_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl59_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl59_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl60_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl60_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl60_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl60_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl62_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl62_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl62_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl62_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl63_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl63_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl63_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl63_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl64_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl64_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl64_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl64_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl65_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl65_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl65_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl65_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl66_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl66_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl66_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl66_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl67_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl67_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl67_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl67_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl68_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl68_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl68_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl68_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl69_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl69_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl69_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl69_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl70_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl70_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl70_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl70_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl71_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl71_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl71_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl71_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl72_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl72_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl72_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl72_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl74_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl74_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl74_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl74_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl75_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl75_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl75_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl75_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl77_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl77_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl77_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl77_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl78_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl78_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl78_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl78_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl79_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl79_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl79_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl79_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl80_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl80_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl80_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl80_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl81_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl81_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl81_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl81_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl82_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl82_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl82_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl82_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl83_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl83_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl83_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl83_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl84_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl84_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl84_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl84_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl85_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl85_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl85_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl85_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl87_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl87_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl87_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl87_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl88_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl88_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl88_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl88_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl90_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl90_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl90_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl90_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl91_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl91_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl91_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl91_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl92_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl92_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl92_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl92_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl93_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl93_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl93_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl93_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl94_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl94_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl94_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl94_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl95_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl95_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl95_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl95_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl96_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl96_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl96_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl96_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl97_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl97_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl97_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl97_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl98_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl98_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl98_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl98_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl100_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl100_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl100_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl100_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl101_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl101_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl101_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl101_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl103_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl103_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl103_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl103_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl104_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl104_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl104_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl104_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl109_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl109_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl109_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl109_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl110_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl110_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl110_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl110_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl111_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl111_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl111_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl111_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl119_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl119_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl119_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl119_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl120_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl120_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl120_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl120_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl121_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl121_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl121_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl121_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl128_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl128_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl128_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl128_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl129_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl129_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl129_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl129_regs1>.
WARNING:Xst:647 - Input <eth_int_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi_out0_hpd_notif> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi_out1_hpd_notif> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 26964: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 26964: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 26964: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 26964: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 26964: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 26964: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 28455: Output port <clock_speed> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 28455: Output port <link_status> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 28455: Output port <duplex_status> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 28455: Output port <crs_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 28455: Output port <col_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 28455: Output port <rx_er_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mem_2', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 8192x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_2>, simulation mismatch.
    Found 9x8-bit single-port Read Only RAM <Mram_mem_2> for signal <mem_2>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x24-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x24-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x24-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x24-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 512x128-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 512x24-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_10>, simulation mismatch.
    Found 5x12-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 64x42-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 64x42-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 2x35-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_3>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_3> for signal <mem_3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_4>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_4> for signal <mem_4>.
    Found 2x14-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
    Found 8x21-bit dual-port RAM <Mram_storage_15> for signal <storage_15>.
    Found 8x21-bit dual-port RAM <Mram_storage_16> for signal <storage_16>.
    Found 8x21-bit dual-port RAM <Mram_storage_17> for signal <storage_17>.
    Found 512x131-bit dual-port RAM <Mram_storage_18> for signal <storage_18>.
    Found 16x130-bit dual-port RAM <Mram_storage_19> for signal <storage_19>.
    Found 8x21-bit dual-port RAM <Mram_storage_20> for signal <storage_20>.
    Found 8x21-bit dual-port RAM <Mram_storage_21> for signal <storage_21>.
    Found 8x21-bit dual-port RAM <Mram_storage_22> for signal <storage_22>.
    Found 512x131-bit dual-port RAM <Mram_storage_23> for signal <storage_23>.
    Found 16x130-bit dual-port RAM <Mram_storage_24> for signal <storage_24>.
    Found 4x27-bit dual-port RAM <Mram_storage_25> for signal <storage_25>.
    Found 16x130-bit dual-port RAM <Mram_storage_26> for signal <storage_26>.
    Found 4x10-bit dual-port RAM <Mram_storage_27> for signal <storage_27>.
    Found 2x162-bit dual-port RAM <Mram_storage_28> for signal <storage_28>.
    Found 4096x18-bit dual-port RAM <Mram_storage_29> for signal <storage_29>.
    Found 4x10-bit dual-port RAM <Mram_storage_30> for signal <storage_30>.
    Found 4x10-bit dual-port RAM <Mram_storage_31> for signal <storage_31>.
    Found 4x10-bit dual-port RAM <Mram_storage_32> for signal <storage_32>.
    Found 4x27-bit dual-port RAM <Mram_storage_33> for signal <storage_33>.
    Found 16x130-bit dual-port RAM <Mram_storage_34> for signal <storage_34>.
    Found 4x10-bit dual-port RAM <Mram_storage_35> for signal <storage_35>.
    Found 2x162-bit dual-port RAM <Mram_storage_36> for signal <storage_36>.
    Found 4096x18-bit dual-port RAM <Mram_storage_37> for signal <storage_37>.
    Found 4x10-bit dual-port RAM <Mram_storage_38> for signal <storage_38>.
    Found 4x10-bit dual-port RAM <Mram_storage_39> for signal <storage_39>.
    Found 4x10-bit dual-port RAM <Mram_storage_40> for signal <storage_40>.
    Register <soc_hdmi_out0_next_s12> equivalent to <soc_hdmi_out0_de_r> has been removed
    Register <soc_hdmi_in0_frame_next_de0> equivalent to <soc_hdmi_in0_resdetection_de_r> has been removed
    Register <soc_hdmi_in0_frame_de_r> equivalent to <soc_hdmi_in0_resdetection_de_r> has been removed
    Register <soc_hdmi_in1_frame_next_de0> equivalent to <soc_hdmi_in1_resdetection_de_r> has been removed
    Register <soc_hdmi_in1_frame_de_r> equivalent to <soc_hdmi_in1_resdetection_de_r> has been removed
    Register <memadr_21> equivalent to <memadr_14> has been removed
    Register <soc_half_rate_phy_record1_cke> equivalent to <soc_half_rate_phy_record0_cke> has been removed
    Register <soc_ethphy_rx_dv_d> equivalent to <soc_ethphy_source_valid> has been removed
    Register <memadr_53> equivalent to <memadr_39> has been removed
    Register <memadr_51> equivalent to <memadr_39> has been removed
    Register <memadr_49> equivalent to <memadr_39> has been removed
    Register <memadr_47> equivalent to <memadr_39> has been removed
    Register <memadr_45> equivalent to <memadr_39> has been removed
    Register <memadr_43> equivalent to <memadr_39> has been removed
    Register <memadr_41> equivalent to <memadr_39> has been removed
    Register <soc_hdmi_out1_next_s12> equivalent to <soc_hdmi_out1_de_r> has been removed
    Register <soc_half_rate_phy_record1_reset_n> equivalent to <soc_half_rate_phy_record0_reset_n> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es2_new_de0> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de0> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es1_new_de0> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de0> has been removed
    Register <memadr_54> equivalent to <memadr_10> has been removed
    Register <memadr_52> equivalent to <memadr_10> has been removed
    Register <memadr_50> equivalent to <memadr_10> has been removed
    Register <memadr_48> equivalent to <memadr_10> has been removed
    Register <memadr_46> equivalent to <memadr_10> has been removed
    Register <memadr_44> equivalent to <memadr_10> has been removed
    Register <memadr_42> equivalent to <memadr_10> has been removed
    Register <memadr_40> equivalent to <memadr_10> has been removed
    Register <memadr_12> equivalent to <memadr_10> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es2_new_de0> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de0> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es1_new_de0> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de0> has been removed
    Register <soc_hdmi_in0_frame_vsync_r> equivalent to <soc_hdmi_in0_resdetection_vsync_r> has been removed
    Register <memadr_4> equivalent to <memadr_3> has been removed
    Register <soc_hdmi_in1_frame_vsync_r> equivalent to <soc_hdmi_in1_resdetection_vsync_r> has been removed
    Register <soc_half_rate_phy_record1_odt> equivalent to <soc_half_rate_phy_record0_odt> has been removed
    Register <soc_dfi_dfi_p3_rddata_valid> equivalent to <soc_dfi_dfi_p2_rddata_valid> has been removed
    Register <memadr_1> equivalent to <memadr> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es1_new_de1> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de1> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es2_new_de1> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de1> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es1_new_de1> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de1> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es2_new_de1> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de1> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es2_new_de2> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de2> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es1_new_de2> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de2> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es2_new_de2> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de2> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es1_new_de2> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de2> has been removed
    Found 1-bit register for signal <soc_ethphy_source_valid>.
    Found 8-bit register for signal <soc_ethphy_source_payload_data>.
    Found 1-bit register for signal <vns_liteethmacpreamblechecker_state>.
    Found 32-bit register for signal <soc_ethmac_crc32_checker_crc_reg>.
    Found 3-bit register for signal <soc_ethmac_crc32_checker_syncfifo_produce>.
    Found 3-bit register for signal <soc_ethmac_crc32_checker_syncfifo_consume>.
    Found 3-bit register for signal <soc_ethmac_crc32_checker_syncfifo_level>.
    Found 2-bit register for signal <vns_liteethmaccrc32checker_state>.
    Found 1-bit register for signal <soc_ethmac_ps_preamble_error_toggle_i>.
    Found 1-bit register for signal <soc_ethmac_ps_crc_error_toggle_i>.
    Found 1-bit register for signal <soc_ethmac_rx_converter_converter_strobe_all>.
    Found 2-bit register for signal <soc_ethmac_rx_converter_converter_demux>.
    Found 1-bit register for signal <soc_ethmac_rx_converter_converter_source_first>.
    Found 1-bit register for signal <soc_ethmac_rx_converter_converter_source_last>.
    Found 40-bit register for signal <soc_ethmac_rx_converter_converter_source_payload_data>.
    Found 7-bit register for signal <soc_ethmac_rx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <soc_ethmac_rx_cdc_graycounter0_q>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl10_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl10_regs1>.
    Found 8-bit register for signal <soc_ethphy_tx_data>.
    Found 1-bit register for signal <soc_ethphy_tx_valid>.
    Found 4-bit register for signal <soc_ethmac_tx_gap_inserter_counter>.
    Found 1-bit register for signal <soc_ethmac_tx_gap_inserter_counter_ce>.
    Found 3-bit register for signal <soc_ethmac_preamble_inserter_cnt>.
    Found 2-bit register for signal <vns_liteethmacpreambleinserter_state>.
    Found 2-bit register for signal <soc_ethmac_crc32_inserter_cnt>.
    Found 32-bit register for signal <soc_ethmac_crc32_inserter_reg>.
    Found 2-bit register for signal <vns_liteethmaccrc32inserter_state>.
    Found 16-bit register for signal <soc_ethmac_padding_inserter_counter>.
    Found 1-bit register for signal <vns_liteethmacpaddinginserter_state>.
    Found 1-bit register for signal <soc_ethmac_tx_last_be_ongoing>.
    Found 2-bit register for signal <soc_ethmac_tx_converter_converter_mux>.
    Found 7-bit register for signal <soc_ethmac_tx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <soc_ethmac_tx_cdc_graycounter1_q>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl7_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl7_regs1>.
    Found 6-bit register for signal <soc_hdmi_in0_freq_q_binary>.
    Found 6-bit register for signal <soc_hdmi_in0_freq_q>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture0_d>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync0_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync0_found_control>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync0_control_position>.
    Found 3-bit register for signal <soc_hdmi_in0_charsync0_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync0_synced>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync0_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync0_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync0_data>.
    Found 9-bit register for signal <soc_hdmi_in0_wer0_data_r>.
    Found 4-bit register for signal <soc_hdmi_in0_wer0_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_is_control>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_is_error>.
    Found 24-bit register for signal <soc_hdmi_in0_wer0_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_period_done>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in0_wer0_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in0_wer0_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding0_output_de>.
    Found 2-bit register for signal <soc_hdmi_in0_decoding0_output_c>.
    Found 10-bit register for signal <soc_hdmi_in0_decoding0_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in0_decoding0_output_d>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding0_valid_o>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture1_d>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync1_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync1_found_control>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync1_control_position>.
    Found 3-bit register for signal <soc_hdmi_in0_charsync1_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync1_synced>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync1_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync1_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync1_data>.
    Found 9-bit register for signal <soc_hdmi_in0_wer1_data_r>.
    Found 4-bit register for signal <soc_hdmi_in0_wer1_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_is_control>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_is_error>.
    Found 24-bit register for signal <soc_hdmi_in0_wer1_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_period_done>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in0_wer1_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in0_wer1_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding1_output_de>.
    Found 2-bit register for signal <soc_hdmi_in0_decoding1_output_c>.
    Found 10-bit register for signal <soc_hdmi_in0_decoding1_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in0_decoding1_output_d>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding1_valid_o>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture2_d>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync2_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync2_found_control>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync2_control_position>.
    Found 3-bit register for signal <soc_hdmi_in0_charsync2_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync2_synced>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync2_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync2_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync2_data>.
    Found 9-bit register for signal <soc_hdmi_in0_wer2_data_r>.
    Found 4-bit register for signal <soc_hdmi_in0_wer2_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_is_control>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_is_error>.
    Found 24-bit register for signal <soc_hdmi_in0_wer2_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_period_done>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in0_wer2_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in0_wer2_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding2_output_de>.
    Found 2-bit register for signal <soc_hdmi_in0_decoding2_output_c>.
    Found 10-bit register for signal <soc_hdmi_in0_decoding2_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in0_decoding2_output_d>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding2_valid_o>.
    Found 1-bit register for signal <soc_hdmi_in0_chansync_chan_synced>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <soc_hdmi_in0_syncpol_valid_o>.
    Found 8-bit register for signal <soc_hdmi_in0_syncpol_r>.
    Found 8-bit register for signal <soc_hdmi_in0_syncpol_g>.
    Found 8-bit register for signal <soc_hdmi_in0_syncpol_b>.
    Found 1-bit register for signal <soc_hdmi_in0_syncpol_de_r>.
    Found 2-bit register for signal <soc_hdmi_in0_syncpol_c_polarity>.
    Found 2-bit register for signal <soc_hdmi_in0_syncpol_c_out>.
    Found 1-bit register for signal <soc_hdmi_in0_resdetection_de_r>.
    Found 11-bit register for signal <soc_hdmi_in0_resdetection_hcounter>.
    Found 11-bit register for signal <soc_hdmi_in0_resdetection_hcounter_st>.
    Found 1-bit register for signal <soc_hdmi_in0_resdetection_vsync_r>.
    Found 11-bit register for signal <soc_hdmi_in0_resdetection_vcounter>.
    Found 11-bit register for signal <soc_hdmi_in0_resdetection_vcounter_st>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de1>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de2>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de3>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de4>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de5>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de6>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de7>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de8>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de9>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de10>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_cur_word_valid>.
    Found 3-bit register for signal <soc_hdmi_in0_frame_pack_counter>.
    Found 128-bit register for signal <soc_hdmi_in0_frame_cur_word>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_fifo_sink_payload_sof>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_pix_overflow>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n7>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_cr>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_cr>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_cr_sum>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_source_cb_cr>.
    Found 10-bit register for signal <soc_hdmi_in0_frame_fifo_graycounter0_q_binary>.
    Found 10-bit register for signal <soc_hdmi_in0_frame_fifo_graycounter0_q>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_overflow_reset_ack_toggle_i>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl57_regs0>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl57_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl59_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl59_regs1>.
    Found 8-bit register for signal <soc_hdmi_in0_s6datacapture0_lateness>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture0_dsr>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <soc_hdmi_in0_s6datacapture1_lateness>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture1_dsr>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <soc_hdmi_in0_s6datacapture2_lateness>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture2_dsr>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_reset_lateness_toggle_o_r>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl16_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl16_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl17_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl17_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl18_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl18_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl19_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl19_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl20_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl20_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl21_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl21_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl23_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl23_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl29_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl29_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl30_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl30_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl31_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl31_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl32_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl32_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl33_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl33_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl34_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl34_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl36_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl36_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl42_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl42_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl43_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl43_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl44_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl44_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl45_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl45_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl46_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl46_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl47_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl47_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl49_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl49_regs1>.
    Found 6-bit register for signal <soc_hdmi_in1_freq_q_binary>.
    Found 6-bit register for signal <soc_hdmi_in1_freq_q>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture0_d>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync0_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync0_found_control>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync0_control_position>.
    Found 3-bit register for signal <soc_hdmi_in1_charsync0_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync0_synced>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync0_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync0_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync0_data>.
    Found 9-bit register for signal <soc_hdmi_in1_wer0_data_r>.
    Found 4-bit register for signal <soc_hdmi_in1_wer0_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_is_control>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_is_error>.
    Found 24-bit register for signal <soc_hdmi_in1_wer0_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_period_done>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in1_wer0_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in1_wer0_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding0_output_de>.
    Found 2-bit register for signal <soc_hdmi_in1_decoding0_output_c>.
    Found 10-bit register for signal <soc_hdmi_in1_decoding0_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in1_decoding0_output_d>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding0_valid_o>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture1_d>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync1_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync1_found_control>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync1_control_position>.
    Found 3-bit register for signal <soc_hdmi_in1_charsync1_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync1_synced>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync1_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync1_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync1_data>.
    Found 9-bit register for signal <soc_hdmi_in1_wer1_data_r>.
    Found 4-bit register for signal <soc_hdmi_in1_wer1_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_is_control>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_is_error>.
    Found 24-bit register for signal <soc_hdmi_in1_wer1_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_period_done>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in1_wer1_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in1_wer1_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding1_output_de>.
    Found 2-bit register for signal <soc_hdmi_in1_decoding1_output_c>.
    Found 10-bit register for signal <soc_hdmi_in1_decoding1_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in1_decoding1_output_d>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding1_valid_o>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture2_d>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync2_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync2_found_control>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync2_control_position>.
    Found 3-bit register for signal <soc_hdmi_in1_charsync2_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync2_synced>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync2_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync2_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync2_data>.
    Found 9-bit register for signal <soc_hdmi_in1_wer2_data_r>.
    Found 4-bit register for signal <soc_hdmi_in1_wer2_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_is_control>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_is_error>.
    Found 24-bit register for signal <soc_hdmi_in1_wer2_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_period_done>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in1_wer2_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in1_wer2_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding2_output_de>.
    Found 2-bit register for signal <soc_hdmi_in1_decoding2_output_c>.
    Found 10-bit register for signal <soc_hdmi_in1_decoding2_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in1_decoding2_output_d>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding2_valid_o>.
    Found 1-bit register for signal <soc_hdmi_in1_chansync_chan_synced>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <soc_hdmi_in1_syncpol_valid_o>.
    Found 8-bit register for signal <soc_hdmi_in1_syncpol_r>.
    Found 8-bit register for signal <soc_hdmi_in1_syncpol_g>.
    Found 8-bit register for signal <soc_hdmi_in1_syncpol_b>.
    Found 1-bit register for signal <soc_hdmi_in1_syncpol_de_r>.
    Found 2-bit register for signal <soc_hdmi_in1_syncpol_c_polarity>.
    Found 2-bit register for signal <soc_hdmi_in1_syncpol_c_out>.
    Found 1-bit register for signal <soc_hdmi_in1_resdetection_de_r>.
    Found 11-bit register for signal <soc_hdmi_in1_resdetection_hcounter>.
    Found 11-bit register for signal <soc_hdmi_in1_resdetection_hcounter_st>.
    Found 1-bit register for signal <soc_hdmi_in1_resdetection_vsync_r>.
    Found 11-bit register for signal <soc_hdmi_in1_resdetection_vcounter>.
    Found 11-bit register for signal <soc_hdmi_in1_resdetection_vcounter_st>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de1>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de2>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de3>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de4>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de5>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de6>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de7>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de8>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de9>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de10>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_cur_word_valid>.
    Found 3-bit register for signal <soc_hdmi_in1_frame_pack_counter>.
    Found 128-bit register for signal <soc_hdmi_in1_frame_cur_word>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_fifo_sink_payload_sof>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_pix_overflow>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n7>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_cr>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_cr>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_cr_sum>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_source_cb_cr>.
    Found 10-bit register for signal <soc_hdmi_in1_frame_fifo_graycounter0_q_binary>.
    Found 10-bit register for signal <soc_hdmi_in1_frame_fifo_graycounter0_q>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_overflow_reset_ack_toggle_i>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl108_regs0>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl108_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl110_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl110_regs1>.
    Found 8-bit register for signal <soc_hdmi_in1_s6datacapture0_lateness>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture0_dsr>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <soc_hdmi_in1_s6datacapture1_lateness>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture1_dsr>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <soc_hdmi_in1_s6datacapture2_lateness>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture2_dsr>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_reset_lateness_toggle_o_r>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl67_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl67_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl68_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl68_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl69_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl69_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl70_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl70_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl71_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl71_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl72_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl72_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl74_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl74_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl80_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl80_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl81_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl81_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl82_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl82_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl83_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl83_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl84_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl84_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl85_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl85_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl87_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl87_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl93_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl93_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl94_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl94_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl95_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl95_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl96_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl96_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl97_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl97_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl98_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl98_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl100_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl100_regs1>.
    Found 3-bit register for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary>.
    Found 3-bit register for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q>.
    Found 5-bit register for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary>.
    Found 5-bit register for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q>.
    Found 3-bit register for signal <soc_hdmi_out0_dram_port_counter>.
    Found 8-bit register for signal <soc_hdmi_out0_dram_port_rdata_chunk>.
    Found 2-bit register for signal <soc_hdmi_out0_dram_port_cmd_buffer_produce>.
    Found 2-bit register for signal <soc_hdmi_out0_dram_port_cmd_buffer_consume>.
    Found 3-bit register for signal <soc_hdmi_out0_dram_port_cmd_buffer_level>.
    Found 1-bit register for signal <soc_hdmi_out0_dram_port_rdata_buffer_valid_n>.
    Found 128-bit register for signal <soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data>.
    Found 3-bit register for signal <soc_hdmi_out0_dram_port_rdata_converter_converter_mux>.
    Found 1-bit register for signal <soc_hdmi_out0_de_r>.
    Found 1-bit register for signal <soc_hdmi_out0_core_source_valid_d>.
    Found 16-bit register for signal <soc_hdmi_out0_core_source_data_d>.
    Found 32-bit register for signal <soc_hdmi_out0_core_underflow_counter>.
    Found 32-bit register for signal <soc_hdmi_out0_core_underflow_counter_status>.
    Found 2-bit register for signal <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary>.
    Found 2-bit register for signal <soc_hdmi_out0_core_initiator_cdc_graycounter1_q>.
    Found 1-bit register for signal <soc_hdmi_out0_core_timinggenerator_hactive>.
    Found 1-bit register for signal <soc_hdmi_out0_core_timinggenerator_vactive>.
    Found 12-bit register for signal <soc_hdmi_out0_core_timinggenerator_hcounter>.
    Found 12-bit register for signal <soc_hdmi_out0_core_timinggenerator_vcounter>.
    Found 1-bit register for signal <soc_hdmi_out0_core_timinggenerator_source_last>.
    Found 1-bit register for signal <soc_hdmi_out0_core_timinggenerator_source_payload_hsync>.
    Found 1-bit register for signal <soc_hdmi_out0_core_timinggenerator_source_payload_vsync>.
    Found 13-bit register for signal <soc_hdmi_out0_core_dmareader_rsv_level>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_fifo_readable>.
    Found 12-bit register for signal <soc_hdmi_out0_core_dmareader_fifo_produce>.
    Found 12-bit register for signal <soc_hdmi_out0_core_dmareader_fifo_consume>.
    Found 13-bit register for signal <soc_hdmi_out0_core_dmareader_fifo_level0>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_sink_sink_valid>.
    Found 27-bit register for signal <soc_hdmi_out0_core_dmareader_offset>.
    Found 1-bit register for signal <soc_hdmi_out0_core_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_out0_resetinserter_parity_in>.
    Found 1-bit register for signal <soc_hdmi_out0_resetinserter_parity_out>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_y_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_y_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out0_resetinserter_y_fifo_level>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_cb_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_cb_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out0_resetinserter_cb_fifo_level>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_cr_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_cr_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out0_resetinserter_cr_fifo_level>.
    Found 8-bit register for signal <soc_hdmi_out0_record0_ycbcr_n_y>.
    Found 9-bit register for signal <soc_hdmi_out0_cb_minus_coffset>.
    Found 9-bit register for signal <soc_hdmi_out0_cr_minus_coffset>.
    Found 9-bit register for signal <soc_hdmi_out0_y_minus_yoffset>.
    Found 20-bit register for signal <soc_hdmi_out0_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <soc_hdmi_out0_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <soc_hdmi_out0_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <soc_hdmi_out0_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <soc_hdmi_out0_r>.
    Found 12-bit register for signal <soc_hdmi_out0_g>.
    Found 12-bit register for signal <soc_hdmi_out0_b>.
    Found 8-bit register for signal <soc_hdmi_out0_source_r>.
    Found 8-bit register for signal <soc_hdmi_out0_source_g>.
    Found 8-bit register for signal <soc_hdmi_out0_source_b>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s0>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s1>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s2>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s3>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s4>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s5>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s6>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s7>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s8>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s9>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s10>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s11>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s13>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s14>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s15>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s16>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s17>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_out>.
    Found 6-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_out>.
    Found 6-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_out>.
    Found 6-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl114_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl114_regs1>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl115_regs0>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl115_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl117_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl117_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl120_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl120_regs1>.
    Found 5-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol>.
    Found 5-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_ed_2x_pol>.
    Found 5-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_ed_2x_pol>.
    Found 3-bit register for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary>.
    Found 3-bit register for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q>.
    Found 5-bit register for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary>.
    Found 5-bit register for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q>.
    Found 3-bit register for signal <soc_hdmi_out1_dram_port_counter>.
    Found 8-bit register for signal <soc_hdmi_out1_dram_port_rdata_chunk>.
    Found 2-bit register for signal <soc_hdmi_out1_dram_port_cmd_buffer_produce>.
    Found 2-bit register for signal <soc_hdmi_out1_dram_port_cmd_buffer_consume>.
    Found 3-bit register for signal <soc_hdmi_out1_dram_port_cmd_buffer_level>.
    Found 1-bit register for signal <soc_hdmi_out1_dram_port_rdata_buffer_valid_n>.
    Found 128-bit register for signal <soc_hdmi_out1_dram_port_rdata_buffer_source_payload_data>.
    Found 3-bit register for signal <soc_hdmi_out1_dram_port_rdata_converter_converter_mux>.
    Found 1-bit register for signal <soc_hdmi_out1_de_r>.
    Found 1-bit register for signal <soc_hdmi_out1_core_source_valid_d>.
    Found 16-bit register for signal <soc_hdmi_out1_core_source_data_d>.
    Found 32-bit register for signal <soc_hdmi_out1_core_underflow_counter>.
    Found 32-bit register for signal <soc_hdmi_out1_core_underflow_counter_status>.
    Found 2-bit register for signal <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary>.
    Found 2-bit register for signal <soc_hdmi_out1_core_initiator_cdc_graycounter1_q>.
    Found 1-bit register for signal <soc_hdmi_out1_core_timinggenerator_hactive>.
    Found 1-bit register for signal <soc_hdmi_out1_core_timinggenerator_vactive>.
    Found 12-bit register for signal <soc_hdmi_out1_core_timinggenerator_hcounter>.
    Found 12-bit register for signal <soc_hdmi_out1_core_timinggenerator_vcounter>.
    Found 1-bit register for signal <soc_hdmi_out1_core_timinggenerator_source_last>.
    Found 1-bit register for signal <soc_hdmi_out1_core_timinggenerator_source_payload_hsync>.
    Found 1-bit register for signal <soc_hdmi_out1_core_timinggenerator_source_payload_vsync>.
    Found 13-bit register for signal <soc_hdmi_out1_core_dmareader_rsv_level>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_fifo_readable>.
    Found 12-bit register for signal <soc_hdmi_out1_core_dmareader_fifo_produce>.
    Found 12-bit register for signal <soc_hdmi_out1_core_dmareader_fifo_consume>.
    Found 13-bit register for signal <soc_hdmi_out1_core_dmareader_fifo_level0>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_sink_sink_valid>.
    Found 27-bit register for signal <soc_hdmi_out1_core_dmareader_offset>.
    Found 1-bit register for signal <soc_hdmi_out1_core_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_out1_resetinserter_parity_in>.
    Found 1-bit register for signal <soc_hdmi_out1_resetinserter_parity_out>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_y_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_y_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out1_resetinserter_y_fifo_level>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_cb_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_cb_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out1_resetinserter_cb_fifo_level>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_cr_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_cr_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out1_resetinserter_cr_fifo_level>.
    Found 8-bit register for signal <soc_hdmi_out1_record0_ycbcr_n_y>.
    Found 9-bit register for signal <soc_hdmi_out1_cb_minus_coffset>.
    Found 9-bit register for signal <soc_hdmi_out1_cr_minus_coffset>.
    Found 9-bit register for signal <soc_hdmi_out1_y_minus_yoffset>.
    Found 20-bit register for signal <soc_hdmi_out1_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <soc_hdmi_out1_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <soc_hdmi_out1_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <soc_hdmi_out1_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <soc_hdmi_out1_r>.
    Found 12-bit register for signal <soc_hdmi_out1_g>.
    Found 12-bit register for signal <soc_hdmi_out1_b>.
    Found 8-bit register for signal <soc_hdmi_out1_source_r>.
    Found 8-bit register for signal <soc_hdmi_out1_source_g>.
    Found 8-bit register for signal <soc_hdmi_out1_source_b>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s0>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s1>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s2>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s3>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s4>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s5>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s6>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s7>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s8>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s9>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s10>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s11>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s13>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s14>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s15>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s16>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s17>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_out>.
    Found 6-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_out>.
    Found 6-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_out>.
    Found 6-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl123_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl123_regs1>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl124_regs0>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl124_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl126_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl126_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl129_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl129_regs1>.
    Found 5-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_ed_2x_pol>.
    Found 5-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_ed_2x_pol>.
    Found 5-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_ed_2x_pol>.
    Found 11-bit register for signal <soc_crg_por>.
    Found 1-bit register for signal <soc_half_rate_phy_phase_sel>.
    Found 1-bit register for signal <soc_half_rate_phy_phase_half>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_reset_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_odt>.
    Found 15-bit register for signal <soc_half_rate_phy_record0_address>.
    Found 3-bit register for signal <soc_half_rate_phy_record0_bank>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_cke>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_cas_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_ras_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_we_n>.
    Found 15-bit register for signal <soc_half_rate_phy_record1_address>.
    Found 3-bit register for signal <soc_half_rate_phy_record1_bank>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_cas_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_ras_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_we_n>.
    Found 15-bit register for signal <ddram_a>.
    Found 3-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddram_reset_n>.
    Found 1-bit register for signal <ddram_odt>.
    Found 1-bit register for signal <soc_half_rate_phy_postamble>.
    Found 5-bit register for signal <soc_half_rate_phy_r_drive_dq>.
    Found 6-bit register for signal <soc_half_rate_phy_r_dfi_wrdata_en>.
    Found 32-bit register for signal <soc_videosoc_ctrl_bus_errors>.
    Found 1-bit register for signal <soc_videosoc_rom_bus_ack>.
    Found 1-bit register for signal <soc_videosoc_sram_bus_ack>.
    Found 1-bit register for signal <soc_videosoc_interface_we>.
    Found 8-bit register for signal <soc_videosoc_interface_dat_w>.
    Found 14-bit register for signal <soc_videosoc_interface_adr>.
    Found 32-bit register for signal <soc_videosoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <soc_videosoc_bus_wishbone_ack>.
    Found 2-bit register for signal <soc_videosoc_counter>.
    Found 32-bit register for signal <soc_videosoc_value>.
    Found 32-bit register for signal <soc_videosoc_value_status>.
    Found 1-bit register for signal <soc_videosoc_zero_pending>.
    Found 1-bit register for signal <soc_videosoc_zero_old_trigger>.
    Found 7-bit register for signal <soc_dna_cnt>.
    Found 57-bit register for signal <soc_dna_status>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_drv_reg>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_drv_reg>.
    Found 3-bit register for signal <soc_opsis_i2c_samp_count>.
    Found 1-bit register for signal <soc_opsis_i2c_samp_carry>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_i>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_i>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_r>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_r>.
    Found 4-bit register for signal <soc_opsis_i2c_counter>.
    Found 8-bit register for signal <soc_opsis_i2c_din>.
    Found 1-bit register for signal <soc_opsis_i2c_is_read>.
    Found 1-bit register for signal <soc_opsis_i2c_data_drv>.
    Found 1-bit register for signal <soc_opsis_i2c_data_bit>.
    Found 4-bit register for signal <vns_opsisi2c_state>.
    Found 1-bit register for signal <soc_suart_sink_ready>.
    Found 8-bit register for signal <soc_suart_tx_reg>.
    Found 4-bit register for signal <soc_suart_tx_bitcount>.
    Found 1-bit register for signal <soc_suart_tx_busy>.
    Found 1-bit register for signal <fx2_serial_tx>.
    Found 32-bit register for signal <soc_suart_phase_accumulator_tx>.
    Found 1-bit register for signal <soc_suart_uart_clk_txen>.
    Found 1-bit register for signal <soc_suart_source_valid>.
    Found 1-bit register for signal <soc_suart_rx_r>.
    Found 1-bit register for signal <soc_suart_rx_busy>.
    Found 4-bit register for signal <soc_suart_rx_bitcount>.
    Found 8-bit register for signal <soc_suart_source_payload_data>.
    Found 8-bit register for signal <soc_suart_rx_reg>.
    Found 32-bit register for signal <soc_suart_phase_accumulator_rx>.
    Found 1-bit register for signal <soc_suart_uart_clk_rxen>.
    Found 1-bit register for signal <soc_suart_tx_pending>.
    Found 1-bit register for signal <soc_suart_tx_old_trigger>.
    Found 1-bit register for signal <soc_suart_rx_pending>.
    Found 1-bit register for signal <soc_suart_rx_old_trigger>.
    Found 1-bit register for signal <soc_suart_tx_fifo_readable>.
    Found 4-bit register for signal <soc_suart_tx_fifo_produce>.
    Found 4-bit register for signal <soc_suart_tx_fifo_consume>.
    Found 5-bit register for signal <soc_suart_tx_fifo_level0>.
    Found 1-bit register for signal <soc_suart_rx_fifo_readable>.
    Found 4-bit register for signal <soc_suart_rx_fifo_produce>.
    Found 4-bit register for signal <soc_suart_rx_fifo_consume>.
    Found 5-bit register for signal <soc_suart_rx_fifo_level0>.
    Found 1-bit register for signal <soc_spiflash_clk>.
    Found 4-bit register for signal <soc_spiflash_dqi>.
    Found 2-bit register for signal <soc_spiflash_i1>.
    Found 32-bit register for signal <soc_spiflash_sr>.
    Found 1-bit register for signal <soc_spiflash_dq_oe>.
    Found 1-bit register for signal <soc_spiflash_cs_n>.
    Found 1-bit register for signal <soc_spiflash_bus_ack>.
    Found 8-bit register for signal <soc_spiflash_counter>.
    Found 26-bit register for signal <soc_front_panel_count>.
    Found 1-bit register for signal <soc_phase_sys>.
    Found 32-bit register for signal <soc_dfi_dfi_p0_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p0_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p1_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p1_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p2_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p2_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p3_rddata>.
    Found 32-bit register for signal <soc_videosoc_sdram_phaseinjector0_status>.
    Found 32-bit register for signal <soc_videosoc_sdram_phaseinjector1_status>.
    Found 32-bit register for signal <soc_videosoc_sdram_phaseinjector2_status>.
    Found 32-bit register for signal <soc_videosoc_sdram_phaseinjector3_status>.
    Found 9-bit register for signal <soc_videosoc_sdram_timer_count>.
    Found 14-bit register for signal <soc_videosoc_sdram_cmd_payload_a>.
    Found 1-bit register for signal <soc_videosoc_sdram_cmd_payload_cas>.
    Found 1-bit register for signal <soc_videosoc_sdram_cmd_payload_ras>.
    Found 1-bit register for signal <soc_videosoc_sdram_cmd_payload_we>.
    Found 1-bit register for signal <soc_videosoc_sdram_generator_done>.
    Found 6-bit register for signal <soc_videosoc_sdram_generator_counter>.
    Found 2-bit register for signal <vns_refresher_state>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine0_row_opened>.
    Found 14-bit register for signal <soc_videosoc_sdram_bankmachine0_row>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine0_twtpcon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine0_twtpcon_ready>.
    Found 2-bit register for signal <soc_videosoc_sdram_bankmachine0_trccon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine0_trccon_ready>.
    Found 2-bit register for signal <soc_videosoc_sdram_bankmachine0_trascon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine0_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine0_state>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine1_row_opened>.
    Found 14-bit register for signal <soc_videosoc_sdram_bankmachine1_row>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine1_twtpcon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine1_twtpcon_ready>.
    Found 2-bit register for signal <soc_videosoc_sdram_bankmachine1_trccon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine1_trccon_ready>.
    Found 2-bit register for signal <soc_videosoc_sdram_bankmachine1_trascon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine1_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine1_state>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine2_row_opened>.
    Found 14-bit register for signal <soc_videosoc_sdram_bankmachine2_row>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine2_twtpcon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine2_twtpcon_ready>.
    Found 2-bit register for signal <soc_videosoc_sdram_bankmachine2_trccon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine2_trccon_ready>.
    Found 2-bit register for signal <soc_videosoc_sdram_bankmachine2_trascon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine2_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine2_state>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine3_row_opened>.
    Found 14-bit register for signal <soc_videosoc_sdram_bankmachine3_row>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine3_twtpcon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine3_twtpcon_ready>.
    Found 2-bit register for signal <soc_videosoc_sdram_bankmachine3_trccon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine3_trccon_ready>.
    Found 2-bit register for signal <soc_videosoc_sdram_bankmachine3_trascon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine3_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine3_state>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine4_row_opened>.
    Found 14-bit register for signal <soc_videosoc_sdram_bankmachine4_row>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine4_twtpcon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine4_twtpcon_ready>.
    Found 2-bit register for signal <soc_videosoc_sdram_bankmachine4_trccon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine4_trccon_ready>.
    Found 2-bit register for signal <soc_videosoc_sdram_bankmachine4_trascon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine4_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine4_state>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine5_row_opened>.
    Found 14-bit register for signal <soc_videosoc_sdram_bankmachine5_row>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine5_twtpcon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine5_twtpcon_ready>.
    Found 2-bit register for signal <soc_videosoc_sdram_bankmachine5_trccon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine5_trccon_ready>.
    Found 2-bit register for signal <soc_videosoc_sdram_bankmachine5_trascon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine5_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine5_state>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine6_row_opened>.
    Found 14-bit register for signal <soc_videosoc_sdram_bankmachine6_row>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine6_twtpcon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine6_twtpcon_ready>.
    Found 2-bit register for signal <soc_videosoc_sdram_bankmachine6_trccon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine6_trccon_ready>.
    Found 2-bit register for signal <soc_videosoc_sdram_bankmachine6_trascon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine6_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine6_state>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine7_row_opened>.
    Found 14-bit register for signal <soc_videosoc_sdram_bankmachine7_row>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine7_twtpcon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine7_twtpcon_ready>.
    Found 2-bit register for signal <soc_videosoc_sdram_bankmachine7_trccon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine7_trccon_ready>.
    Found 2-bit register for signal <soc_videosoc_sdram_bankmachine7_trascon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine7_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine7_state>.
    Found 5-bit register for signal <soc_videosoc_sdram_time0>.
    Found 4-bit register for signal <soc_videosoc_sdram_time1>.
    Found 3-bit register for signal <soc_videosoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <soc_videosoc_sdram_choose_req_grant>.
    Found 3-bit register for signal <soc_videosoc_sdram_dfi_p0_bank>.
    Found 14-bit register for signal <soc_videosoc_sdram_dfi_p0_address>.
    Found 1-bit register for signal <soc_videosoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <soc_videosoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <soc_videosoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <soc_videosoc_sdram_dfi_p0_rddata_en>.
    Found 3-bit register for signal <soc_videosoc_sdram_dfi_p1_bank>.
    Found 14-bit register for signal <soc_videosoc_sdram_dfi_p1_address>.
    Found 1-bit register for signal <soc_videosoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <soc_videosoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <soc_videosoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <soc_videosoc_sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <soc_videosoc_sdram_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <soc_videosoc_sdram_trrdcon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_trrdcon_ready>.
    Found 3-bit register for signal <soc_videosoc_sdram_tfawcon_window>.
    Found 1-bit register for signal <soc_videosoc_sdram_tfawcon_ready>.
    Found 3-bit register for signal <soc_videosoc_sdram_twtrcon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_twtrcon_ready>.
    Found 3-bit register for signal <vns_multiplexer_state>.
    Found 1-bit register for signal <soc_videosoc_sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <soc_videosoc_sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <soc_videosoc_sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <soc_videosoc_sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <soc_videosoc_sdram_bandwidth_counter>.
    Found 1-bit register for signal <soc_videosoc_sdram_bandwidth_period>.
    Found 24-bit register for signal <soc_videosoc_sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <soc_videosoc_sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <soc_videosoc_sdram_bandwidth_nreads>.
    Found 24-bit register for signal <soc_videosoc_sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <soc_videosoc_sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <soc_videosoc_sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <vns_new_master_wdata_ready0>.
    Found 1-bit register for signal <vns_new_master_wdata_ready1>.
    Found 1-bit register for signal <vns_new_master_wdata_ready2>.
    Found 1-bit register for signal <vns_new_master_wdata_ready3>.
    Found 1-bit register for signal <vns_new_master_wdata_ready4>.
    Found 1-bit register for signal <vns_new_master_wdata_ready5>.
    Found 1-bit register for signal <vns_new_master_wdata_ready6>.
    Found 1-bit register for signal <vns_new_master_wdata_ready7>.
    Found 1-bit register for signal <vns_new_master_wdata_ready8>.
    Found 1-bit register for signal <vns_new_master_wdata_ready9>.
    Found 1-bit register for signal <vns_new_master_rdata_valid0>.
    Found 1-bit register for signal <vns_new_master_rdata_valid1>.
    Found 1-bit register for signal <vns_new_master_rdata_valid2>.
    Found 1-bit register for signal <vns_new_master_rdata_valid3>.
    Found 1-bit register for signal <vns_new_master_rdata_valid4>.
    Found 1-bit register for signal <vns_new_master_rdata_valid15>.
    Found 1-bit register for signal <vns_new_master_rdata_valid16>.
    Found 1-bit register for signal <vns_new_master_rdata_valid17>.
    Found 1-bit register for signal <vns_new_master_rdata_valid18>.
    Found 1-bit register for signal <vns_new_master_rdata_valid19>.
    Found 1-bit register for signal <vns_new_master_rdata_valid20>.
    Found 1-bit register for signal <vns_new_master_rdata_valid21>.
    Found 1-bit register for signal <vns_new_master_rdata_valid22>.
    Found 1-bit register for signal <vns_new_master_rdata_valid23>.
    Found 1-bit register for signal <vns_new_master_rdata_valid24>.
    Found 3-bit register for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter1_q_binary>.
    Found 3-bit register for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter1_q>.
    Found 5-bit register for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary>.
    Found 5-bit register for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q>.
    Found 3-bit register for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter1_q_binary>.
    Found 3-bit register for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter1_q>.
    Found 5-bit register for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary>.
    Found 5-bit register for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q>.
    Found 3-bit register for signal <vns_roundrobin0_grant>.
    Found 3-bit register for signal <vns_roundrobin1_grant>.
    Found 3-bit register for signal <vns_roundrobin2_grant>.
    Found 3-bit register for signal <vns_roundrobin3_grant>.
    Found 3-bit register for signal <vns_roundrobin4_grant>.
    Found 3-bit register for signal <vns_roundrobin5_grant>.
    Found 3-bit register for signal <vns_roundrobin6_grant>.
    Found 3-bit register for signal <vns_roundrobin7_grant>.
    Found 2-bit register for signal <soc_videosoc_adr_offset_r>.
    Found 3-bit register for signal <vns_cache_state>.
    Found 2-bit register for signal <vns_litedramwishbone2native_state>.
    Found 32-bit register for signal <soc_ethmac_preamble_errors_status>.
    Found 32-bit register for signal <soc_ethmac_crc_errors_status>.
    Found 1-bit register for signal <soc_ethmac_ps_preamble_error_toggle_o_r>.
    Found 1-bit register for signal <soc_ethmac_ps_crc_error_toggle_o_r>.
    Found 7-bit register for signal <soc_ethmac_tx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <soc_ethmac_tx_cdc_graycounter0_q>.
    Found 7-bit register for signal <soc_ethmac_rx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <soc_ethmac_rx_cdc_graycounter1_q>.
    Found 32-bit register for signal <soc_ethmac_writer_counter>.
    Found 1-bit register for signal <soc_ethmac_writer_slot>.
    Found 1-bit register for signal <soc_ethmac_writer_fifo_produce>.
    Found 1-bit register for signal <soc_ethmac_writer_fifo_consume>.
    Found 2-bit register for signal <soc_ethmac_writer_fifo_level>.
    Found 3-bit register for signal <vns_liteethmacsramwriter_state>.
    Found 32-bit register for signal <soc_ethmac_writer_errors_status>.
    Found 11-bit register for signal <soc_ethmac_reader_counter>.
    Found 1-bit register for signal <soc_ethmac_reader_last_d>.
    Found 1-bit register for signal <soc_ethmac_reader_done_pending>.
    Found 1-bit register for signal <soc_ethmac_reader_fifo_produce>.
    Found 1-bit register for signal <soc_ethmac_reader_fifo_consume>.
    Found 2-bit register for signal <soc_ethmac_reader_fifo_level>.
    Found 2-bit register for signal <vns_liteethmacsramreader_state>.
    Found 1-bit register for signal <soc_ethmac_sram0_bus_ack0>.
    Found 1-bit register for signal <soc_ethmac_sram1_bus_ack0>.
    Found 1-bit register for signal <soc_ethmac_sram0_bus_ack1>.
    Found 1-bit register for signal <soc_ethmac_sram1_bus_ack1>.
    Found 4-bit register for signal <soc_ethmac_slave_sel_r>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_sda_drv_reg>.
    Found 6-bit register for signal <soc_hdmi_in0_edid_samp_count>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_samp_carry>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_scl_i>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_sda_i>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_scl_r>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_sda_r>.
    Found 4-bit register for signal <soc_hdmi_in0_edid_counter>.
    Found 8-bit register for signal <soc_hdmi_in0_edid_din>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_is_read>.
    Found 8-bit register for signal <soc_hdmi_in0_edid_offset_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_data_drv>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_data_bit>.
    Found 4-bit register for signal <vns_edid0_state>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_drdy_status>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in0_wer0_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in0_wer0_status>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in0_wer1_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in0_wer1_status>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in0_wer2_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in0_wer2_status>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_overflow_mask>.
    Found 10-bit register for signal <soc_hdmi_in0_frame_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <soc_hdmi_in0_frame_fifo_graycounter1_q>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_overflow_reset_ack_toggle_o_r>.
    Found 24-bit register for signal <soc_hdmi_in0_dma_current_address>.
    Found 24-bit register for signal <soc_hdmi_in0_dma_mwords_remaining>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_slot_array_current_slot>.
    Found 4-bit register for signal <soc_hdmi_in0_dma_fifo_produce>.
    Found 4-bit register for signal <soc_hdmi_in0_dma_fifo_consume>.
    Found 5-bit register for signal <soc_hdmi_in0_dma_fifo_level>.
    Found 2-bit register for signal <vns_dma0_state>.
    Found 32-bit register for signal <soc_hdmi_in0_freq_period_counter>.
    Found 6-bit register for signal <soc_hdmi_in0_freq_gray_decoder_o>.
    Found 6-bit register for signal <soc_hdmi_in0_freq_sampler_i_d>.
    Found 32-bit register for signal <soc_hdmi_in0_freq_sampler_counter>.
    Found 32-bit register for signal <soc_hdmi_in0_freq_sampler_value>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_sda_drv_reg>.
    Found 6-bit register for signal <soc_hdmi_in1_edid_samp_count>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_samp_carry>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_scl_i>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_sda_i>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_scl_r>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_sda_r>.
    Found 4-bit register for signal <soc_hdmi_in1_edid_counter>.
    Found 8-bit register for signal <soc_hdmi_in1_edid_din>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_is_read>.
    Found 8-bit register for signal <soc_hdmi_in1_edid_offset_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_data_drv>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_data_bit>.
    Found 4-bit register for signal <vns_edid1_state>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_drdy_status>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in1_wer0_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in1_wer0_status>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in1_wer1_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in1_wer1_status>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in1_wer2_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in1_wer2_status>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_overflow_mask>.
    Found 10-bit register for signal <soc_hdmi_in1_frame_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <soc_hdmi_in1_frame_fifo_graycounter1_q>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_overflow_reset_ack_toggle_o_r>.
    Found 24-bit register for signal <soc_hdmi_in1_dma_current_address>.
    Found 24-bit register for signal <soc_hdmi_in1_dma_mwords_remaining>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_slot_array_current_slot>.
    Found 4-bit register for signal <soc_hdmi_in1_dma_fifo_produce>.
    Found 4-bit register for signal <soc_hdmi_in1_dma_fifo_consume>.
    Found 5-bit register for signal <soc_hdmi_in1_dma_fifo_level>.
    Found 2-bit register for signal <vns_dma1_state>.
    Found 32-bit register for signal <soc_hdmi_in1_freq_period_counter>.
    Found 6-bit register for signal <soc_hdmi_in1_freq_gray_decoder_o>.
    Found 6-bit register for signal <soc_hdmi_in1_freq_sampler_i_d>.
    Found 32-bit register for signal <soc_hdmi_in1_freq_sampler_counter>.
    Found 32-bit register for signal <soc_hdmi_in1_freq_sampler_value>.
    Found 2-bit register for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary>.
    Found 2-bit register for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q>.
    Found 1-bit register for signal <soc_hdmi_out0_core_toggle_i>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_clocking_remaining_bits>.
    Found 10-bit register for signal <soc_hdmi_out0_driver_clocking_sr>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_clocking_busy_counter>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_drdy_status>.
    Found 2-bit register for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary>.
    Found 2-bit register for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q>.
    Found 1-bit register for signal <soc_hdmi_out1_core_toggle_i>.
    Found 1-bit register for signal <vns_videosoc_grant>.
    Found 6-bit register for signal <vns_videosoc_slave_sel_r>.
    Found 20-bit register for signal <vns_videosoc_count>.
    Found 8-bit register for signal <vns_videosoc_interface0_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<31>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<30>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<29>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<28>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<27>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<26>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<25>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<24>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<23>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<22>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<21>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<20>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<19>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<18>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<17>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<16>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<15>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<14>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<13>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<12>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<11>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<10>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<9>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<8>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<7>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<6>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<5>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<4>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<3>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<2>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<1>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<0>>.
    Found 8-bit register for signal <vns_videosoc_interface1_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_ethmac_writer_storage_full>.
    Found 1-bit register for signal <soc_ethmac_reader_slot_storage_full>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<10>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<9>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<8>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<7>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<6>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<5>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<4>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<3>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<2>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<1>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<0>>.
    Found 1-bit register for signal <soc_ethmac_reader_eventmanager_storage_full>.
    Found 8-bit register for signal <vns_videosoc_interface2_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_ethphy_crg_storage_full>.
    Found 3-bit register for signal <soc_ethphy_mdio_storage_full>.
    Found 8-bit register for signal <vns_videosoc_interface3_bank_bus_dat_r>.
    Found 2-bit register for signal <soc_front_panel_leds_storage_full>.
    Found 1-bit register for signal <vns_videosoc_sram0_sel_r>.
    Found 8-bit register for signal <vns_videosoc_interface4_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi_in0_hpd_en>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_reset_storage_full>.
    Found 5-bit register for signal <soc_hdmi_in0_pll_adr_storage_full>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<27>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<4>>.
    Found 2-bit register for signal <soc_hdmi_in0_dma_slot_array_slot0_status_storage_full>.
    Found 28-bit register for signal <soc_hdmi_in0_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <soc_hdmi_in0_dma_slot_array_slot1_status_storage_full>.
    Found 28-bit register for signal <soc_hdmi_in0_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <soc_hdmi_in0_dma_slot_array_storage_full>.
    Found 8-bit register for signal <vns_videosoc_interface5_bank_bus_dat_r>.
    Found 1-bit register for signal <vns_videosoc_sram1_sel_r>.
    Found 8-bit register for signal <vns_videosoc_interface6_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi_in1_hpd_en>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_reset_storage_full>.
    Found 5-bit register for signal <soc_hdmi_in1_pll_adr_storage_full>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<27>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<4>>.
    Found 2-bit register for signal <soc_hdmi_in1_dma_slot_array_slot0_status_storage_full>.
    Found 28-bit register for signal <soc_hdmi_in1_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <soc_hdmi_in1_dma_slot_array_slot1_status_storage_full>.
    Found 28-bit register for signal <soc_hdmi_in1_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <soc_hdmi_in1_dma_slot_array_storage_full>.
    Found 8-bit register for signal <vns_videosoc_interface7_bank_bus_dat_r>.
    Found 8-bit register for signal <vns_videosoc_interface8_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_hdmi_out0_core_underflow_enable_storage_full>.
    Found 1-bit register for signal <soc_hdmi_out0_core_initiator_enable_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank8_core_initiator_hres_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage0_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank8_core_initiator_hsync_start_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage1_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank8_core_initiator_hsync_end_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage2_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank8_core_initiator_hscan_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage3_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank8_core_initiator_vres_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage4_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank8_core_initiator_vsync_start_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage5_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank8_core_initiator_vsync_end_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage6_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank8_core_initiator_vscan_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage7_storage_full>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_base_backstore<23>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_base_backstore<22>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_base_backstore<21>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_base_backstore<20>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_base_backstore<19>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_base_backstore<18>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_base_backstore<17>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_base_backstore<16>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_base_backstore<15>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_base_backstore<14>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_base_backstore<13>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_base_backstore<12>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_base_backstore<11>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_base_backstore<10>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_base_backstore<9>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_base_backstore<8>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_base_backstore<7>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_base_backstore<6>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_base_backstore<5>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_base_backstore<4>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_base_backstore<3>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_base_backstore<2>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_base_backstore<1>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_base_backstore<0>>.
    Found 32-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage8_storage_full>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_length_backstore<23>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_length_backstore<22>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_length_backstore<21>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_length_backstore<20>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_length_backstore<19>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_length_backstore<18>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_length_backstore<17>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_length_backstore<16>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_length_backstore<15>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_length_backstore<14>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_length_backstore<13>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_length_backstore<12>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_length_backstore<11>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_length_backstore<10>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_length_backstore<9>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_length_backstore<8>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_length_backstore<7>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_length_backstore<6>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_length_backstore<5>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_length_backstore<4>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_length_backstore<3>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_length_backstore<2>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_length_backstore<1>>.
    Found 1-bit register for signal <vns_videosoc_csrbank8_core_initiator_length_backstore<0>>.
    Found 32-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage9_storage_full>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<31>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<30>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<29>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<28>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<27>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<0>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<0>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_reset_storage_full>.
    Found 5-bit register for signal <soc_hdmi_out0_driver_clocking_pll_adr_storage_full>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<0>>.
    Found 8-bit register for signal <soc_i2c0_storage_full>.
    Found 8-bit register for signal <vns_videosoc_interface9_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_hdmi_out1_core_underflow_enable_storage_full>.
    Found 1-bit register for signal <soc_hdmi_out1_core_initiator_enable_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank9_core_initiator_hres_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage0_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank9_core_initiator_hsync_start_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage1_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank9_core_initiator_hsync_end_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage2_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank9_core_initiator_hscan_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage3_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank9_core_initiator_vres_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage4_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank9_core_initiator_vsync_start_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage5_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank9_core_initiator_vsync_end_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage6_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank9_core_initiator_vscan_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage7_storage_full>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_base_backstore<23>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_base_backstore<22>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_base_backstore<21>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_base_backstore<20>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_base_backstore<19>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_base_backstore<18>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_base_backstore<17>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_base_backstore<16>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_base_backstore<15>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_base_backstore<14>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_base_backstore<13>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_base_backstore<12>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_base_backstore<11>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_base_backstore<10>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_base_backstore<9>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_base_backstore<8>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_base_backstore<7>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_base_backstore<6>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_base_backstore<5>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_base_backstore<4>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_base_backstore<3>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_base_backstore<2>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_base_backstore<1>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_base_backstore<0>>.
    Found 32-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage8_storage_full>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_length_backstore<23>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_length_backstore<22>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_length_backstore<21>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_length_backstore<20>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_length_backstore<19>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_length_backstore<18>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_length_backstore<17>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_length_backstore<16>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_length_backstore<15>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_length_backstore<14>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_length_backstore<13>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_length_backstore<12>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_length_backstore<11>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_length_backstore<10>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_length_backstore<9>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_length_backstore<8>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_length_backstore<7>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_length_backstore<6>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_length_backstore<5>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_length_backstore<4>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_length_backstore<3>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_length_backstore<2>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_length_backstore<1>>.
    Found 1-bit register for signal <vns_videosoc_csrbank9_core_initiator_length_backstore<0>>.
    Found 32-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage9_storage_full>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<31>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<30>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<29>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<28>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<27>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<0>>.
    Found 8-bit register for signal <soc_i2c1_storage_full>.
    Found 1-bit register for signal <vns_videosoc_sram2_sel_r>.
    Found 8-bit register for signal <vns_videosoc_interface10_bank_bus_dat_r>.
    Found 8-bit register for signal <vns_videosoc_interface11_bank_bus_dat_r>.
    Found 8-bit register for signal <soc_opsis_i2c_master_storage_full>.
    Found 1-bit register for signal <soc_opsis_i2c_fx2_reset_storage_full>.
    Found 8-bit register for signal <soc_opsis_i2c_shift_reg_storage_full>.
    Found 2-bit register for signal <soc_opsis_i2c_status_storage_full>.
    Found 7-bit register for signal <soc_opsis_i2c_slave_addr_storage_full>.
    Found 1-bit register for signal <soc_opsis_i2c_slave_addr_re>.
    Found 1-bit register for signal <vns_opsisi2c_storage_full>.
    Found 8-bit register for signal <vns_videosoc_interface12_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_videosoc_sdram_storage_full>.
    Found 6-bit register for signal <soc_videosoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_address_storage_full<13>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <soc_videosoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 6-bit register for signal <soc_videosoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_address_storage_full<13>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <soc_videosoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 6-bit register for signal <soc_videosoc_sdram_phaseinjector2_command_storage_full>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_address_storage_full<13>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_address_storage_full<12>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_address_storage_full<11>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_address_storage_full<10>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_address_storage_full<9>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_address_storage_full<8>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_address_storage_full<7>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_address_storage_full<6>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_address_storage_full<5>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_address_storage_full<4>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_address_storage_full<3>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_address_storage_full<2>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_address_storage_full<1>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_address_storage_full<0>>.
    Found 3-bit register for signal <soc_videosoc_sdram_phaseinjector2_baddress_storage_full>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector2_wrdata_storage_full<0>>.
    Found 6-bit register for signal <soc_videosoc_sdram_phaseinjector3_command_storage_full>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_address_storage_full<13>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_address_storage_full<12>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_address_storage_full<11>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_address_storage_full<10>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_address_storage_full<9>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_address_storage_full<8>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_address_storage_full<7>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_address_storage_full<6>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_address_storage_full<5>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_address_storage_full<4>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_address_storage_full<3>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_address_storage_full<2>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_address_storage_full<1>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_address_storage_full<0>>.
    Found 3-bit register for signal <soc_videosoc_sdram_phaseinjector3_baddress_storage_full>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector3_wrdata_storage_full<0>>.
    Found 8-bit register for signal <vns_videosoc_interface13_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_spiflash_bitbang_storage_full>.
    Found 1-bit register for signal <soc_spiflash_bitbang_en_storage_full>.
    Found 8-bit register for signal <vns_videosoc_interface14_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<31>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<30>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<29>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<28>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<27>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<26>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<25>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<24>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<23>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<22>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<21>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<20>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<19>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<18>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<17>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<16>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<15>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<14>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<13>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<12>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<11>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<10>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<9>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<8>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<7>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<6>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<5>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<4>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<3>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<2>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<1>>.
    Found 1-bit register for signal <soc_videosoc_load_storage_full<0>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<31>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<30>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<29>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<28>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<27>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<26>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<25>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<24>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<23>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<22>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<21>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<20>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<19>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<18>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<17>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<16>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<15>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<14>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<13>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<12>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<11>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<10>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<9>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<8>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<7>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<6>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<5>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<4>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<3>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<2>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<1>>.
    Found 1-bit register for signal <soc_videosoc_reload_storage_full<0>>.
    Found 1-bit register for signal <soc_videosoc_en_storage_full>.
    Found 1-bit register for signal <soc_videosoc_eventmanager_storage_full>.
    Found 8-bit register for signal <vns_videosoc_interface15_bank_bus_dat_r>.
    Found 2-bit register for signal <soc_suart_eventmanager_storage_full>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl4_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl4_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl5_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl5_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl6_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl6_regs1>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl8_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl8_regs1>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl9_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl9_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl11_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl11_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl12_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl12_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl13_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl13_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl14_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl14_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl15_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl15_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl22_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl22_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl24_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl24_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl25_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl25_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl26_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl26_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl27_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl27_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl28_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl28_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl35_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl35_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl37_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl37_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl38_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl38_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl39_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl39_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl40_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl40_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl41_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl41_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl48_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl48_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl50_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl50_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl51_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl51_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl52_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl52_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl53_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl53_regs1>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl54_regs0>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl54_regs1>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl55_regs0>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl55_regs1>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl56_regs0>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl56_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl58_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl58_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl60_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl60_regs1>.
    Found 6-bit register for signal <vns_xilinxmultiregimpl61_regs0>.
    Found 6-bit register for signal <vns_xilinxmultiregimpl61_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl62_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl62_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl63_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl63_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl64_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl64_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl65_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl65_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl66_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl66_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl73_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl73_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl75_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl75_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl76_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl76_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl77_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl77_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl78_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl78_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl79_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl79_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl86_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl86_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl88_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl88_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl89_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl89_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl90_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl90_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl91_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl91_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl92_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl92_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl99_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl99_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl101_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl101_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl102_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl102_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl103_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl103_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl104_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl104_regs1>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl105_regs0>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl105_regs1>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl106_regs0>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl106_regs1>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl107_regs0>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl107_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl109_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl109_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl111_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl111_regs1>.
    Found 6-bit register for signal <vns_xilinxmultiregimpl112_regs0>.
    Found 6-bit register for signal <vns_xilinxmultiregimpl112_regs1>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl113_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl113_regs1>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl116_regs0>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl116_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl118_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl118_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl119_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl119_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl121_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl121_regs1>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl122_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl122_regs1>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl125_regs0>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl125_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl127_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl127_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl128_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl128_regs1>.
    Found 1-bit register for signal <soc_phase_sel>.
    Found 1-bit register for signal <soc_phase_sys2x>.
    Found 1-bit register for signal <soc_wr_data_en_d>.
    Found 2-bit register for signal <soc_rddata_valid>.
    Found 32-bit register for signal <soc_rddata0>.
    Found 32-bit register for signal <soc_rddata1>.
    Found 1-bit register for signal <soc_half_rate_phy_phase_sys>.
    Found 1-bit register for signal <soc_half_rate_phy_bitslip_inc>.
    Found 4-bit register for signal <soc_half_rate_phy_bitslip_cnt>.
    Found 32-bit register for signal <soc_half_rate_phy_record2_wrdata>.
    Found 4-bit register for signal <soc_half_rate_phy_record2_wrdata_mask>.
    Found 32-bit register for signal <soc_half_rate_phy_record3_wrdata>.
    Found 4-bit register for signal <soc_half_rate_phy_record3_wrdata_mask>.
    Found 1-bit register for signal <soc_half_rate_phy_drive_dq_n1>.
    Found 1-bit register for signal <soc_half_rate_phy_wrdata_en_d>.
    Found 6-bit register for signal <soc_half_rate_phy_rddata_sr>.
    Found 13-bit register for signal <memadr>.
    Found 4-bit register for signal <memadr_2>.
    Found 10-bit register for signal <memdat_1>.
    Found 10-bit register for signal <memdat_3>.
    Found 9-bit register for signal <memadr_3>.
    Found 6-bit register for signal <memadr_6>.
    Found 6-bit register for signal <memadr_8>.
    Found 9-bit register for signal <memadr_10>.
    Found 8-bit register for signal <memadr_13>.
    Found 8-bit register for signal <memadr_14>.
    Found 9-bit register for signal <memadr_19>.
    Found 8-bit register for signal <memadr_20>.
    Found 9-bit register for signal <memadr_26>.
    Found 2-bit register for signal <memadr_28>.
    Found 4-bit register for signal <memadr_30>.
    Found 1-bit register for signal <memadr_32>.
    Found 18-bit register for signal <memdat_19>.
    Found 2-bit register for signal <memadr_34>.
    Found 4-bit register for signal <memadr_36>.
    Found 1-bit register for signal <memadr_38>.
    Found 18-bit register for signal <memdat_25>.
    Found 9-bit register for signal <memadr_39>.
    Found finite state machine <FSM_0> for signal <vns_liteethmaccrc32checker_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_rx_clk (rising_edge)                       |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <vns_liteethmacpreambleinserter_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <vns_liteethmaccrc32inserter_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <vns_opsisi2c_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 85                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <vns_refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <vns_bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <vns_bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <vns_bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <vns_bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <vns_bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <vns_bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <vns_bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <vns_bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <soc_videosoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <soc_videosoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <vns_multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 57                                             |
    | Inputs             | 14                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <vns_roundrobin0_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <vns_roundrobin1_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <vns_roundrobin2_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <vns_roundrobin3_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_20> for signal <vns_roundrobin4_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_21> for signal <vns_roundrobin5_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_22> for signal <vns_roundrobin6_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_23> for signal <vns_roundrobin7_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_24> for signal <vns_cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_25> for signal <vns_litedramwishbone2native_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 19                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_26> for signal <vns_liteethmacsramwriter_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_27> for signal <vns_liteethmacsramreader_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_28> for signal <vns_edid0_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 66                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_29> for signal <vns_dma0_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_30> for signal <vns_edid1_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 66                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_31> for signal <vns_dma1_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <soc_hdmi_in0_freq_sampler_counter_inc> created at line 12799.
    Found 6-bit subtractor for signal <soc_hdmi_in1_freq_sampler_counter_inc> created at line 13433.
    Found 27-bit subtractor for signal <soc_hdmi_out0_core_dmareader_length[26]_GND_1_o_sub_2293_OUT> created at line 13656.
    Found 27-bit subtractor for signal <soc_hdmi_out1_core_dmareader_length[26]_GND_1_o_sub_2453_OUT> created at line 14059.
    Found 3-bit subtractor for signal <soc_ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_sub_4465_OUT> created at line 17816.
    Found 2-bit subtractor for signal <soc_ethmac_crc32_inserter_cnt[1]_GND_1_o_sub_4510_OUT> created at line 17923.
    Found 9-bit subtractor for signal <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_4874_OUT> created at line 18499.
    Found 9-bit subtractor for signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_4875_OUT> created at line 18500.
    Found 12-bit subtractor for signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4880_OUT> created at line 18505.
    Found 12-bit subtractor for signal <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4881_OUT> created at line 18506.
    Found 8-bit subtractor for signal <soc_hdmi_in0_s6datacapture0_lateness[7]_GND_1_o_sub_5152_OUT> created at line 18819.
    Found 8-bit subtractor for signal <soc_hdmi_in0_s6datacapture1_lateness[7]_GND_1_o_sub_5158_OUT> created at line 18867.
    Found 8-bit subtractor for signal <soc_hdmi_in0_s6datacapture2_lateness[7]_GND_1_o_sub_5164_OUT> created at line 18915.
    Found 9-bit subtractor for signal <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_5517_OUT> created at line 19554.
    Found 9-bit subtractor for signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_5518_OUT> created at line 19555.
    Found 12-bit subtractor for signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_5523_OUT> created at line 19560.
    Found 12-bit subtractor for signal <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_5524_OUT> created at line 19561.
    Found 8-bit subtractor for signal <soc_hdmi_in1_s6datacapture0_lateness[7]_GND_1_o_sub_5795_OUT> created at line 19874.
    Found 8-bit subtractor for signal <soc_hdmi_in1_s6datacapture1_lateness[7]_GND_1_o_sub_5801_OUT> created at line 19922.
    Found 8-bit subtractor for signal <soc_hdmi_in1_s6datacapture2_lateness[7]_GND_1_o_sub_5807_OUT> created at line 19970.
    Found 3-bit subtractor for signal <soc_hdmi_out0_dram_port_cmd_buffer_level[2]_GND_1_o_sub_5839_OUT> created at line 20111.
    Found 13-bit subtractor for signal <soc_hdmi_out0_core_dmareader_rsv_level[12]_GND_1_o_sub_5871_OUT> created at line 20196.
    Found 13-bit subtractor for signal <soc_hdmi_out0_core_dmareader_fifo_level0[12]_GND_1_o_sub_5880_OUT> created at line 20218.
    Found 3-bit subtractor for signal <soc_hdmi_out0_resetinserter_y_fifo_level[2]_GND_1_o_sub_5890_OUT> created at line 20244.
    Found 3-bit subtractor for signal <soc_hdmi_out0_resetinserter_cb_fifo_level[2]_GND_1_o_sub_5899_OUT> created at line 20259.
    Found 3-bit subtractor for signal <soc_hdmi_out0_resetinserter_cr_fifo_level[2]_GND_1_o_sub_5908_OUT> created at line 20274.
    Found 9-bit subtractor for signal <soc_hdmi_out0_cb_minus_coffset[8]_GND_1_o_mux_5954_OUT> created at line 20331.
    Found 9-bit subtractor for signal <soc_hdmi_out0_cr_minus_coffset[8]_GND_1_o_mux_5955_OUT> created at line 20332.
    Found 9-bit subtractor for signal <soc_hdmi_out0_y_minus_yoffset[8]_GND_1_o_mux_5956_OUT> created at line 20333.
    Found 3-bit subtractor for signal <soc_hdmi_out1_dram_port_cmd_buffer_level[2]_GND_1_o_sub_6252_OUT> created at line 20570.
    Found 13-bit subtractor for signal <soc_hdmi_out1_core_dmareader_rsv_level[12]_GND_1_o_sub_6284_OUT> created at line 20655.
    Found 13-bit subtractor for signal <soc_hdmi_out1_core_dmareader_fifo_level0[12]_GND_1_o_sub_6293_OUT> created at line 20677.
    Found 3-bit subtractor for signal <soc_hdmi_out1_resetinserter_y_fifo_level[2]_GND_1_o_sub_6303_OUT> created at line 20703.
    Found 3-bit subtractor for signal <soc_hdmi_out1_resetinserter_cb_fifo_level[2]_GND_1_o_sub_6312_OUT> created at line 20718.
    Found 3-bit subtractor for signal <soc_hdmi_out1_resetinserter_cr_fifo_level[2]_GND_1_o_sub_6321_OUT> created at line 20733.
    Found 9-bit subtractor for signal <soc_hdmi_out1_cb_minus_coffset[8]_GND_1_o_mux_6367_OUT> created at line 20790.
    Found 9-bit subtractor for signal <soc_hdmi_out1_cr_minus_coffset[8]_GND_1_o_mux_6368_OUT> created at line 20791.
    Found 9-bit subtractor for signal <soc_hdmi_out1_y_minus_yoffset[8]_GND_1_o_mux_6369_OUT> created at line 20792.
    Found 11-bit subtractor for signal <soc_crg_por[10]_GND_1_o_sub_6657_OUT> created at line 21008.
    Found 32-bit subtractor for signal <soc_videosoc_value[31]_GND_1_o_sub_6686_OUT> created at line 21124.
    Found 5-bit subtractor for signal <soc_suart_tx_fifo_level0[4]_GND_1_o_sub_6746_OUT> created at line 21297.
    Found 5-bit subtractor for signal <soc_suart_rx_fifo_level0[4]_GND_1_o_sub_6755_OUT> created at line 21319.
    Found 26-bit subtractor for signal <soc_front_panel_count[25]_GND_1_o_sub_6779_OUT> created at line 21366.
    Found 9-bit subtractor for signal <soc_videosoc_sdram_timer_count[8]_GND_1_o_sub_6787_OUT> created at line 21397.
    Found 4-bit subtractor for signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6808_OUT> created at line 21455.
    Found 3-bit subtractor for signal <soc_videosoc_sdram_bankmachine0_twtpcon_count[2]_GND_1_o_sub_6812_OUT> created at line 21478.
    Found 2-bit subtractor for signal <soc_videosoc_sdram_bankmachine0_trccon_count[1]_GND_1_o_sub_6816_OUT> created at line 21493.
    Found 2-bit subtractor for signal <soc_videosoc_sdram_bankmachine0_trascon_count[1]_GND_1_o_sub_6820_OUT> created at line 21508.
    Found 4-bit subtractor for signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6832_OUT> created at line 21535.
    Found 3-bit subtractor for signal <soc_videosoc_sdram_bankmachine1_twtpcon_count[2]_GND_1_o_sub_6836_OUT> created at line 21558.
    Found 2-bit subtractor for signal <soc_videosoc_sdram_bankmachine1_trccon_count[1]_GND_1_o_sub_6840_OUT> created at line 21573.
    Found 2-bit subtractor for signal <soc_videosoc_sdram_bankmachine1_trascon_count[1]_GND_1_o_sub_6844_OUT> created at line 21588.
    Found 4-bit subtractor for signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6856_OUT> created at line 21615.
    Found 3-bit subtractor for signal <soc_videosoc_sdram_bankmachine2_twtpcon_count[2]_GND_1_o_sub_6860_OUT> created at line 21638.
    Found 2-bit subtractor for signal <soc_videosoc_sdram_bankmachine2_trccon_count[1]_GND_1_o_sub_6864_OUT> created at line 21653.
    Found 2-bit subtractor for signal <soc_videosoc_sdram_bankmachine2_trascon_count[1]_GND_1_o_sub_6868_OUT> created at line 21668.
    Found 4-bit subtractor for signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6880_OUT> created at line 21695.
    Found 3-bit subtractor for signal <soc_videosoc_sdram_bankmachine3_twtpcon_count[2]_GND_1_o_sub_6884_OUT> created at line 21718.
    Found 2-bit subtractor for signal <soc_videosoc_sdram_bankmachine3_trccon_count[1]_GND_1_o_sub_6888_OUT> created at line 21733.
    Found 2-bit subtractor for signal <soc_videosoc_sdram_bankmachine3_trascon_count[1]_GND_1_o_sub_6892_OUT> created at line 21748.
    Found 4-bit subtractor for signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6904_OUT> created at line 21775.
    Found 3-bit subtractor for signal <soc_videosoc_sdram_bankmachine4_twtpcon_count[2]_GND_1_o_sub_6908_OUT> created at line 21798.
    Found 2-bit subtractor for signal <soc_videosoc_sdram_bankmachine4_trccon_count[1]_GND_1_o_sub_6912_OUT> created at line 21813.
    Found 2-bit subtractor for signal <soc_videosoc_sdram_bankmachine4_trascon_count[1]_GND_1_o_sub_6916_OUT> created at line 21828.
    Found 4-bit subtractor for signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6928_OUT> created at line 21855.
    Found 3-bit subtractor for signal <soc_videosoc_sdram_bankmachine5_twtpcon_count[2]_GND_1_o_sub_6932_OUT> created at line 21878.
    Found 2-bit subtractor for signal <soc_videosoc_sdram_bankmachine5_trccon_count[1]_GND_1_o_sub_6936_OUT> created at line 21893.
    Found 2-bit subtractor for signal <soc_videosoc_sdram_bankmachine5_trascon_count[1]_GND_1_o_sub_6940_OUT> created at line 21908.
    Found 4-bit subtractor for signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6952_OUT> created at line 21935.
    Found 3-bit subtractor for signal <soc_videosoc_sdram_bankmachine6_twtpcon_count[2]_GND_1_o_sub_6956_OUT> created at line 21958.
    Found 2-bit subtractor for signal <soc_videosoc_sdram_bankmachine6_trccon_count[1]_GND_1_o_sub_6960_OUT> created at line 21973.
    Found 2-bit subtractor for signal <soc_videosoc_sdram_bankmachine6_trascon_count[1]_GND_1_o_sub_6964_OUT> created at line 21988.
    Found 4-bit subtractor for signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6976_OUT> created at line 22015.
    Found 3-bit subtractor for signal <soc_videosoc_sdram_bankmachine7_twtpcon_count[2]_GND_1_o_sub_6980_OUT> created at line 22038.
    Found 2-bit subtractor for signal <soc_videosoc_sdram_bankmachine7_trccon_count[1]_GND_1_o_sub_6984_OUT> created at line 22053.
    Found 2-bit subtractor for signal <soc_videosoc_sdram_bankmachine7_trascon_count[1]_GND_1_o_sub_6988_OUT> created at line 22068.
    Found 5-bit subtractor for signal <soc_videosoc_sdram_time0[4]_GND_1_o_sub_6992_OUT> created at line 22079.
    Found 4-bit subtractor for signal <soc_videosoc_sdram_time1[3]_GND_1_o_sub_6995_OUT> created at line 22086.
    Found 3-bit subtractor for signal <soc_videosoc_sdram_twtrcon_count[2]_GND_1_o_sub_7119_OUT> created at line 22640.
    Found 2-bit subtractor for signal <soc_ethmac_writer_fifo_level[1]_GND_1_o_sub_7436_OUT> created at line 23511.
    Found 2-bit subtractor for signal <soc_ethmac_reader_fifo_level[1]_GND_1_o_sub_7447_OUT> created at line 23544.
    Found 24-bit subtractor for signal <soc_hdmi_in0_dma_mwords_remaining[23]_GND_1_o_sub_7477_OUT> created at line 23788.
    Found 5-bit subtractor for signal <soc_hdmi_in0_dma_fifo_level[4]_GND_1_o_sub_7488_OUT> created at line 23811.
    Found 24-bit subtractor for signal <soc_hdmi_in1_dma_mwords_remaining[23]_GND_1_o_sub_7523_OUT> created at line 24051.
    Found 5-bit subtractor for signal <soc_hdmi_in1_dma_fifo_level[4]_GND_1_o_sub_7534_OUT> created at line 24074.
    Found 4-bit subtractor for signal <soc_hdmi_out0_driver_clocking_remaining_bits[3]_GND_1_o_sub_7542_OUT> created at line 24101.
    Found 4-bit subtractor for signal <soc_hdmi_out0_driver_clocking_busy_counter[3]_GND_1_o_sub_7547_OUT> created at line 24109.
    Found 20-bit subtractor for signal <vns_videosoc_count[19]_GND_1_o_sub_7550_OUT> created at line 24143.
    Found 2-bit adder for signal <n20329> created at line 10259.
    Found 2-bit adder for signal <soc_videosoc_sdram_tfawcon_count> created at line 10259.
    Found 3-bit adder for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary[2]_GND_1_o_add_1356_OUT> created at line 10461.
    Found 3-bit adder for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter1_q_binary[2]_GND_1_o_add_1359_OUT> created at line 10470.
    Found 5-bit adder for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary[4]_GND_1_o_add_1376_OUT> created at line 10512.
    Found 5-bit adder for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary[4]_GND_1_o_add_1379_OUT> created at line 10521.
    Found 3-bit adder for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary[2]_GND_1_o_add_1423_OUT> created at line 10712.
    Found 3-bit adder for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter1_q_binary[2]_GND_1_o_add_1426_OUT> created at line 10721.
    Found 5-bit adder for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary[4]_GND_1_o_add_1443_OUT> created at line 10763.
    Found 5-bit adder for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary[4]_GND_1_o_add_1446_OUT> created at line 10772.
    Found 7-bit adder for signal <soc_ethmac_tx_cdc_graycounter0_q_binary[6]_GND_1_o_add_1638_OUT> created at line 11676.
    Found 7-bit adder for signal <soc_ethmac_tx_cdc_graycounter1_q_binary[6]_GND_1_o_add_1641_OUT> created at line 11685.
    Found 7-bit adder for signal <soc_ethmac_rx_cdc_graycounter0_q_binary[6]_GND_1_o_add_1660_OUT> created at line 11719.
    Found 7-bit adder for signal <soc_ethmac_rx_cdc_graycounter1_q_binary[6]_GND_1_o_add_1663_OUT> created at line 11728.
    Found 32-bit adder for signal <soc_ethmac_writer_errors_status[31]_GND_1_o_add_1716_OUT> created at line 11976.
    Found 11-bit adder for signal <soc_ethmac_reader_counter[10]_GND_1_o_add_1740_OUT> created at line 12008.
    Found 10-bit adder for signal <soc_hdmi_in0_frame_fifo_graycounter0_q_binary[9]_GND_1_o_add_1947_OUT> created at line 12632.
    Found 10-bit adder for signal <soc_hdmi_in0_frame_fifo_graycounter1_q_binary[9]_GND_1_o_add_1950_OUT> created at line 12641.
    Found 6-bit adder for signal <soc_hdmi_in0_freq_q_next_binary> created at line 12784.
    Found 10-bit adder for signal <soc_hdmi_in1_frame_fifo_graycounter0_q_binary[9]_GND_1_o_add_2145_OUT> created at line 13266.
    Found 10-bit adder for signal <soc_hdmi_in1_frame_fifo_graycounter1_q_binary[9]_GND_1_o_add_2148_OUT> created at line 13275.
    Found 6-bit adder for signal <soc_hdmi_in1_freq_q_next_binary> created at line 13418.
    Found 2-bit adder for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary[1]_GND_1_o_add_2266_OUT> created at line 13559.
    Found 2-bit adder for signal <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary[1]_GND_1_o_add_2269_OUT> created at line 13568.
    Found 27-bit adder for signal <soc_hdmi_out0_core_dmareader_sink_sink_payload_address> created at line 13589.
    Found 27-bit adder for signal <soc_hdmi_out0_core_dmareader_offset[26]_GND_1_o_add_2291_OUT> created at line 13654.
    Found 2-bit adder for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary[1]_GND_1_o_add_2426_OUT> created at line 13962.
    Found 2-bit adder for signal <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary[1]_GND_1_o_add_2429_OUT> created at line 13971.
    Found 27-bit adder for signal <soc_hdmi_out1_core_dmareader_sink_sink_payload_address> created at line 13992.
    Found 27-bit adder for signal <soc_hdmi_out1_core_dmareader_offset[26]_GND_1_o_add_2451_OUT> created at line 14057.
    Found 3-bit adder for signal <soc_ethmac_crc32_checker_syncfifo_produce[2]_GND_1_o_add_4455_OUT> created at line 17800.
    Found 3-bit adder for signal <soc_ethmac_crc32_checker_syncfifo_consume[2]_GND_1_o_add_4459_OUT> created at line 17807.
    Found 3-bit adder for signal <soc_ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_add_4462_OUT> created at line 17812.
    Found 2-bit adder for signal <soc_ethmac_rx_converter_converter_demux[1]_GND_1_o_add_4471_OUT> created at line 17839.
    Found 4-bit adder for signal <soc_ethmac_tx_gap_inserter_counter[3]_GND_1_o_add_4503_OUT> created at line 17907.
    Found 3-bit adder for signal <soc_ethmac_preamble_inserter_cnt[2]_GND_1_o_add_4506_OUT> created at line 17915.
    Found 16-bit adder for signal <soc_ethmac_padding_inserter_counter[15]_GND_1_o_add_4514_OUT> created at line 17937.
    Found 2-bit adder for signal <soc_ethmac_tx_converter_converter_mux[1]_GND_1_o_add_4517_OUT> created at line 17954.
    Found 3-bit adder for signal <soc_hdmi_in0_charsync0_control_counter[2]_GND_1_o_add_4598_OUT> created at line 18033.
    Found 2-bit adder for signal <n20410[1:0]> created at line 18041.
    Found 3-bit adder for signal <n20413[2:0]> created at line 18041.
    Found 25-bit adder for signal <n20430> created at line 18044.
    Found 24-bit adder for signal <soc_hdmi_in0_wer0_wer_counter[23]_GND_1_o_add_4615_OUT> created at line 18051.
    Found 3-bit adder for signal <soc_hdmi_in0_charsync1_control_counter[2]_GND_1_o_add_4679_OUT> created at line 18133.
    Found 2-bit adder for signal <n20437[1:0]> created at line 18141.
    Found 3-bit adder for signal <n20440[2:0]> created at line 18141.
    Found 25-bit adder for signal <n20457> created at line 18144.
    Found 24-bit adder for signal <soc_hdmi_in0_wer1_wer_counter[23]_GND_1_o_add_4696_OUT> created at line 18151.
    Found 3-bit adder for signal <soc_hdmi_in0_charsync2_control_counter[2]_GND_1_o_add_4760_OUT> created at line 18233.
    Found 2-bit adder for signal <n20464[1:0]> created at line 18241.
    Found 3-bit adder for signal <n20467[2:0]> created at line 18241.
    Found 25-bit adder for signal <n20484> created at line 18244.
    Found 24-bit adder for signal <soc_hdmi_in0_wer2_wer_counter[23]_GND_1_o_add_4777_OUT> created at line 18251.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer0_produce[2]_GND_1_o_add_4789_OUT> created at line 18295.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer0_consume[2]_GND_1_o_add_4790_OUT> created at line 18297.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer1_produce[2]_GND_1_o_add_4792_OUT> created at line 18299.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer1_consume[2]_GND_1_o_add_4793_OUT> created at line 18301.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer2_produce[2]_GND_1_o_add_4795_OUT> created at line 18303.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer2_consume[2]_GND_1_o_add_4796_OUT> created at line 18305.
    Found 11-bit adder for signal <soc_hdmi_in0_resdetection_hcounter[10]_GND_1_o_add_4801_OUT> created at line 18320.
    Found 11-bit adder for signal <soc_hdmi_in0_resdetection_vcounter[10]_GND_1_o_add_4805_OUT> created at line 18336.
    Found 3-bit adder for signal <soc_hdmi_in0_frame_pack_counter[2]_GND_1_o_add_4820_OUT> created at line 18401.
    Found 18-bit adder for signal <soc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_soc_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_4829_OUT> created at line 18503.
    Found 17-bit adder for signal <n17020> created at line 18504.
    Found 11-bit adder for signal <soc_hdmi_in0_frame_rgb2ycbcr_y[10]_soc_hdmi_in0_frame_rgb2ycbcr_yraw_r1[10]_mux_4886_OUT> created at line 18511.
    Found 12-bit adder for signal <soc_hdmi_in0_frame_rgb2ycbcr_cb[11]_soc_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_4887_OUT> created at line 18512.
    Found 12-bit adder for signal <soc_hdmi_in0_frame_rgb2ycbcr_cr[11]_soc_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_4888_OUT> created at line 18513.
    Found 9-bit adder for signal <n19562> created at line 18579.
    Found 9-bit adder for signal <n19563> created at line 18580.
    Found 8-bit adder for signal <soc_hdmi_in0_s6datacapture0_lateness[7]_GND_1_o_add_5153_OUT> created at line 18822.
    Found 8-bit adder for signal <soc_hdmi_in0_s6datacapture1_lateness[7]_GND_1_o_add_5159_OUT> created at line 18870.
    Found 8-bit adder for signal <soc_hdmi_in0_s6datacapture2_lateness[7]_GND_1_o_add_5165_OUT> created at line 18918.
    Found 3-bit adder for signal <soc_hdmi_in1_charsync0_control_counter[2]_GND_1_o_add_5241_OUT> created at line 19088.
    Found 2-bit adder for signal <n20533[1:0]> created at line 19096.
    Found 3-bit adder for signal <n20536[2:0]> created at line 19096.
    Found 25-bit adder for signal <n20553> created at line 19099.
    Found 24-bit adder for signal <soc_hdmi_in1_wer0_wer_counter[23]_GND_1_o_add_5258_OUT> created at line 19106.
    Found 3-bit adder for signal <soc_hdmi_in1_charsync1_control_counter[2]_GND_1_o_add_5322_OUT> created at line 19188.
    Found 2-bit adder for signal <n20560[1:0]> created at line 19196.
    Found 3-bit adder for signal <n20563[2:0]> created at line 19196.
    Found 25-bit adder for signal <n20580> created at line 19199.
    Found 24-bit adder for signal <soc_hdmi_in1_wer1_wer_counter[23]_GND_1_o_add_5339_OUT> created at line 19206.
    Found 3-bit adder for signal <soc_hdmi_in1_charsync2_control_counter[2]_GND_1_o_add_5403_OUT> created at line 19288.
    Found 2-bit adder for signal <n20587[1:0]> created at line 19296.
    Found 3-bit adder for signal <n20590[2:0]> created at line 19296.
    Found 25-bit adder for signal <n20607> created at line 19299.
    Found 24-bit adder for signal <soc_hdmi_in1_wer2_wer_counter[23]_GND_1_o_add_5420_OUT> created at line 19306.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer0_produce[2]_GND_1_o_add_5432_OUT> created at line 19350.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer0_consume[2]_GND_1_o_add_5433_OUT> created at line 19352.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer1_produce[2]_GND_1_o_add_5435_OUT> created at line 19354.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer1_consume[2]_GND_1_o_add_5436_OUT> created at line 19356.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer2_produce[2]_GND_1_o_add_5438_OUT> created at line 19358.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer2_consume[2]_GND_1_o_add_5439_OUT> created at line 19360.
    Found 11-bit adder for signal <soc_hdmi_in1_resdetection_hcounter[10]_GND_1_o_add_5444_OUT> created at line 19375.
    Found 11-bit adder for signal <soc_hdmi_in1_resdetection_vcounter[10]_GND_1_o_add_5448_OUT> created at line 19391.
    Found 3-bit adder for signal <soc_hdmi_in1_frame_pack_counter[2]_GND_1_o_add_5463_OUT> created at line 19456.
    Found 18-bit adder for signal <soc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_soc_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_5472_OUT> created at line 19558.
    Found 17-bit adder for signal <n17328> created at line 19559.
    Found 11-bit adder for signal <soc_hdmi_in1_frame_rgb2ycbcr_y[10]_soc_hdmi_in1_frame_rgb2ycbcr_yraw_r1[10]_mux_5529_OUT> created at line 19566.
    Found 12-bit adder for signal <soc_hdmi_in1_frame_rgb2ycbcr_cb[11]_soc_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_5530_OUT> created at line 19567.
    Found 12-bit adder for signal <soc_hdmi_in1_frame_rgb2ycbcr_cr[11]_soc_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_5531_OUT> created at line 19568.
    Found 9-bit adder for signal <n19624> created at line 19634.
    Found 9-bit adder for signal <n19625> created at line 19635.
    Found 8-bit adder for signal <soc_hdmi_in1_s6datacapture0_lateness[7]_GND_1_o_add_5796_OUT> created at line 19877.
    Found 8-bit adder for signal <soc_hdmi_in1_s6datacapture1_lateness[7]_GND_1_o_add_5802_OUT> created at line 19925.
    Found 8-bit adder for signal <soc_hdmi_in1_s6datacapture2_lateness[7]_GND_1_o_add_5808_OUT> created at line 19973.
    Found 3-bit adder for signal <soc_hdmi_out0_dram_port_counter[2]_GND_1_o_add_5829_OUT> created at line 20094.
    Found 2-bit adder for signal <soc_hdmi_out0_dram_port_cmd_buffer_produce[1]_GND_1_o_add_5832_OUT> created at line 20100.
    Found 2-bit adder for signal <soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_GND_1_o_add_5834_OUT> created at line 20103.
    Found 3-bit adder for signal <soc_hdmi_out0_dram_port_cmd_buffer_level[2]_GND_1_o_add_5836_OUT> created at line 20107.
    Found 3-bit adder for signal <soc_hdmi_out0_dram_port_rdata_converter_converter_mux[2]_GND_1_o_add_5842_OUT> created at line 20128.
    Found 32-bit adder for signal <soc_hdmi_out0_core_underflow_counter[31]_GND_1_o_add_5845_OUT> created at line 20136.
    Found 12-bit adder for signal <soc_hdmi_out0_core_timinggenerator_hcounter[11]_GND_1_o_add_5849_OUT> created at line 20154.
    Found 12-bit adder for signal <soc_hdmi_out0_core_timinggenerator_vcounter[11]_GND_1_o_add_5856_OUT> created at line 20173.
    Found 13-bit adder for signal <soc_hdmi_out0_core_dmareader_rsv_level[12]_GND_1_o_add_5868_OUT> created at line 20192.
    Found 12-bit adder for signal <soc_hdmi_out0_core_dmareader_fifo_produce[11]_GND_1_o_add_5873_OUT> created at line 20207.
    Found 12-bit adder for signal <soc_hdmi_out0_core_dmareader_fifo_consume[11]_GND_1_o_add_5875_OUT> created at line 20210.
    Found 13-bit adder for signal <soc_hdmi_out0_core_dmareader_fifo_level0[12]_GND_1_o_add_5877_OUT> created at line 20214.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_y_fifo_produce[1]_GND_1_o_add_5883_OUT> created at line 20233.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_y_fifo_consume[1]_GND_1_o_add_5885_OUT> created at line 20236.
    Found 3-bit adder for signal <soc_hdmi_out0_resetinserter_y_fifo_level[2]_GND_1_o_add_5887_OUT> created at line 20240.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_cb_fifo_produce[1]_GND_1_o_add_5892_OUT> created at line 20248.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_cb_fifo_consume[1]_GND_1_o_add_5894_OUT> created at line 20251.
    Found 3-bit adder for signal <soc_hdmi_out0_resetinserter_cb_fifo_level[2]_GND_1_o_add_5896_OUT> created at line 20255.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_cr_fifo_produce[1]_GND_1_o_add_5901_OUT> created at line 20263.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_cr_fifo_consume[1]_GND_1_o_add_5903_OUT> created at line 20266.
    Found 3-bit adder for signal <soc_hdmi_out0_resetinserter_cr_fifo_level[2]_GND_1_o_add_5905_OUT> created at line 20270.
    Found 14-bit adder for signal <n17596> created at line 20338.
    Found 14-bit adder for signal <n20700> created at line 20339.
    Found 14-bit adder for signal <n17598> created at line 20339.
    Found 14-bit adder for signal <n17599> created at line 20340.
    Found 2-bit adder for signal <n20708[1:0]> created at line 20387.
    Found 3-bit adder for signal <n20711[2:0]> created at line 20387.
    Found 4-bit adder for signal <n20730> created at line 20398.
    Found 4-bit adder for signal <n20733> created at line 20398.
    Found 4-bit adder for signal <n20736> created at line 20398.
    Found 4-bit adder for signal <n20739> created at line 20398.
    Found 4-bit adder for signal <n20742> created at line 20398.
    Found 4-bit adder for signal <n20745> created at line 20398.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5988_OUT> created at line 20398.
    Found 2-bit adder for signal <n20750[1:0]> created at line 20399.
    Found 3-bit adder for signal <n20753[2:0]> created at line 20399.
    Found 2-bit adder for signal <n20786[1:0]> created at line 20435.
    Found 3-bit adder for signal <n20789[2:0]> created at line 20435.
    Found 4-bit adder for signal <n20808> created at line 20446.
    Found 4-bit adder for signal <n20811> created at line 20446.
    Found 4-bit adder for signal <n20814> created at line 20446.
    Found 4-bit adder for signal <n20817> created at line 20446.
    Found 4-bit adder for signal <n20820> created at line 20446.
    Found 4-bit adder for signal <n20823> created at line 20446.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6045_OUT> created at line 20446.
    Found 2-bit adder for signal <n20828[1:0]> created at line 20447.
    Found 3-bit adder for signal <n20831[2:0]> created at line 20447.
    Found 2-bit adder for signal <n20864[1:0]> created at line 20483.
    Found 3-bit adder for signal <n20867[2:0]> created at line 20483.
    Found 4-bit adder for signal <n20886> created at line 20494.
    Found 4-bit adder for signal <n20889> created at line 20494.
    Found 4-bit adder for signal <n20892> created at line 20494.
    Found 4-bit adder for signal <n20895> created at line 20494.
    Found 4-bit adder for signal <n20898> created at line 20494.
    Found 4-bit adder for signal <n20901> created at line 20494.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6102_OUT> created at line 20494.
    Found 2-bit adder for signal <n20906[1:0]> created at line 20495.
    Found 3-bit adder for signal <n20909[2:0]> created at line 20495.
    Found 3-bit adder for signal <soc_hdmi_out1_dram_port_counter[2]_GND_1_o_add_6242_OUT> created at line 20553.
    Found 2-bit adder for signal <soc_hdmi_out1_dram_port_cmd_buffer_produce[1]_GND_1_o_add_6245_OUT> created at line 20559.
    Found 2-bit adder for signal <soc_hdmi_out1_dram_port_cmd_buffer_consume[1]_GND_1_o_add_6247_OUT> created at line 20562.
    Found 3-bit adder for signal <soc_hdmi_out1_dram_port_cmd_buffer_level[2]_GND_1_o_add_6249_OUT> created at line 20566.
    Found 3-bit adder for signal <soc_hdmi_out1_dram_port_rdata_converter_converter_mux[2]_GND_1_o_add_6255_OUT> created at line 20587.
    Found 32-bit adder for signal <soc_hdmi_out1_core_underflow_counter[31]_GND_1_o_add_6258_OUT> created at line 20595.
    Found 12-bit adder for signal <soc_hdmi_out1_core_timinggenerator_hcounter[11]_GND_1_o_add_6262_OUT> created at line 20613.
    Found 12-bit adder for signal <soc_hdmi_out1_core_timinggenerator_vcounter[11]_GND_1_o_add_6269_OUT> created at line 20632.
    Found 13-bit adder for signal <soc_hdmi_out1_core_dmareader_rsv_level[12]_GND_1_o_add_6281_OUT> created at line 20651.
    Found 12-bit adder for signal <soc_hdmi_out1_core_dmareader_fifo_produce[11]_GND_1_o_add_6286_OUT> created at line 20666.
    Found 12-bit adder for signal <soc_hdmi_out1_core_dmareader_fifo_consume[11]_GND_1_o_add_6288_OUT> created at line 20669.
    Found 13-bit adder for signal <soc_hdmi_out1_core_dmareader_fifo_level0[12]_GND_1_o_add_6290_OUT> created at line 20673.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_y_fifo_produce[1]_GND_1_o_add_6296_OUT> created at line 20692.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_y_fifo_consume[1]_GND_1_o_add_6298_OUT> created at line 20695.
    Found 3-bit adder for signal <soc_hdmi_out1_resetinserter_y_fifo_level[2]_GND_1_o_add_6300_OUT> created at line 20699.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_cb_fifo_produce[1]_GND_1_o_add_6305_OUT> created at line 20707.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_cb_fifo_consume[1]_GND_1_o_add_6307_OUT> created at line 20710.
    Found 3-bit adder for signal <soc_hdmi_out1_resetinserter_cb_fifo_level[2]_GND_1_o_add_6309_OUT> created at line 20714.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_cr_fifo_produce[1]_GND_1_o_add_6314_OUT> created at line 20722.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_cr_fifo_consume[1]_GND_1_o_add_6316_OUT> created at line 20725.
    Found 3-bit adder for signal <soc_hdmi_out1_resetinserter_cr_fifo_level[2]_GND_1_o_add_6318_OUT> created at line 20729.
    Found 14-bit adder for signal <n17860> created at line 20797.
    Found 14-bit adder for signal <n20988> created at line 20798.
    Found 14-bit adder for signal <n17862> created at line 20798.
    Found 14-bit adder for signal <n17863> created at line 20799.
    Found 2-bit adder for signal <n20996[1:0]> created at line 20846.
    Found 3-bit adder for signal <n20999[2:0]> created at line 20846.
    Found 4-bit adder for signal <n21018> created at line 20857.
    Found 4-bit adder for signal <n21021> created at line 20857.
    Found 4-bit adder for signal <n21024> created at line 20857.
    Found 4-bit adder for signal <n21027> created at line 20857.
    Found 4-bit adder for signal <n21030> created at line 20857.
    Found 4-bit adder for signal <n21033> created at line 20857.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6401_OUT> created at line 20857.
    Found 2-bit adder for signal <n21038[1:0]> created at line 20858.
    Found 3-bit adder for signal <n21041[2:0]> created at line 20858.
    Found 2-bit adder for signal <n21074[1:0]> created at line 20894.
    Found 3-bit adder for signal <n21077[2:0]> created at line 20894.
    Found 4-bit adder for signal <n21096> created at line 20905.
    Found 4-bit adder for signal <n21099> created at line 20905.
    Found 4-bit adder for signal <n21102> created at line 20905.
    Found 4-bit adder for signal <n21105> created at line 20905.
    Found 4-bit adder for signal <n21108> created at line 20905.
    Found 4-bit adder for signal <n21111> created at line 20905.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6458_OUT> created at line 20905.
    Found 2-bit adder for signal <n21116[1:0]> created at line 20906.
    Found 3-bit adder for signal <n21119[2:0]> created at line 20906.
    Found 2-bit adder for signal <n21152[1:0]> created at line 20942.
    Found 3-bit adder for signal <n21155[2:0]> created at line 20942.
    Found 4-bit adder for signal <n21174> created at line 20953.
    Found 4-bit adder for signal <n21177> created at line 20953.
    Found 4-bit adder for signal <n21180> created at line 20953.
    Found 4-bit adder for signal <n21183> created at line 20953.
    Found 4-bit adder for signal <n21186> created at line 20953.
    Found 4-bit adder for signal <n21189> created at line 20953.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6515_OUT> created at line 20953.
    Found 2-bit adder for signal <n21194[1:0]> created at line 20954.
    Found 3-bit adder for signal <n21197[2:0]> created at line 20954.
    Found 1-bit adder for signal <soc_half_rate_phy_phase_sel_PWR_1_o_add_6662_OUT<0>> created at line 21019.
    Found 1-bit adder for signal <soc_half_rate_phy_phase_half_PWR_1_o_add_6663_OUT<0>> created at line 21021.
    Found 32-bit adder for signal <soc_videosoc_ctrl_bus_errors[31]_GND_1_o_add_6674_OUT> created at line 21089.
    Found 2-bit adder for signal <soc_videosoc_counter[1]_GND_1_o_add_6681_OUT> created at line 21114.
    Found 7-bit adder for signal <soc_dna_cnt[6]_GND_1_o_add_6690_OUT> created at line 21140.
    Found 4-bit adder for signal <n21239> created at line 21147.
    Found 4-bit adder for signal <soc_opsis_i2c_counter[3]_GND_1_o_add_6697_OUT> created at line 21161.
    Found 4-bit adder for signal <soc_suart_tx_bitcount[3]_GND_1_o_add_6711_OUT> created at line 21212.
    Found 33-bit adder for signal <n21245> created at line 21228.
    Found 4-bit adder for signal <soc_suart_rx_bitcount[3]_GND_1_o_add_6723_OUT> created at line 21241.
    Found 33-bit adder for signal <n21249> created at line 21260.
    Found 4-bit adder for signal <soc_suart_tx_fifo_produce[3]_GND_1_o_add_6739_OUT> created at line 21286.
    Found 4-bit adder for signal <soc_suart_tx_fifo_consume[3]_GND_1_o_add_6741_OUT> created at line 21289.
    Found 5-bit adder for signal <soc_suart_tx_fifo_level0[4]_GND_1_o_add_6743_OUT> created at line 21293.
    Found 4-bit adder for signal <soc_suart_rx_fifo_produce[3]_GND_1_o_add_6748_OUT> created at line 21308.
    Found 4-bit adder for signal <soc_suart_rx_fifo_consume[3]_GND_1_o_add_6750_OUT> created at line 21311.
    Found 5-bit adder for signal <soc_suart_rx_fifo_level0[4]_GND_1_o_add_6752_OUT> created at line 21315.
    Found 2-bit adder for signal <soc_spiflash_i1[1]_GND_1_o_add_6760_OUT> created at line 21331.
    Found 8-bit adder for signal <soc_spiflash_counter[7]_GND_1_o_add_6773_OUT> created at line 21357.
    Found 6-bit adder for signal <soc_videosoc_sdram_generator_counter[5]_GND_1_o_add_6795_OUT> created at line 21427.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6801_OUT> created at line 21444.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6803_OUT> created at line 21447.
    Found 4-bit adder for signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_add_6805_OUT> created at line 21451.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6825_OUT> created at line 21524.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6827_OUT> created at line 21527.
    Found 4-bit adder for signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_add_6829_OUT> created at line 21531.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6849_OUT> created at line 21604.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6851_OUT> created at line 21607.
    Found 4-bit adder for signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_add_6853_OUT> created at line 21611.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6873_OUT> created at line 21684.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6875_OUT> created at line 21687.
    Found 4-bit adder for signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_add_6877_OUT> created at line 21691.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6897_OUT> created at line 21764.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6899_OUT> created at line 21767.
    Found 4-bit adder for signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_add_6901_OUT> created at line 21771.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6921_OUT> created at line 21844.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6923_OUT> created at line 21847.
    Found 4-bit adder for signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_add_6925_OUT> created at line 21851.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6945_OUT> created at line 21924.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6947_OUT> created at line 21927.
    Found 4-bit adder for signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_add_6949_OUT> created at line 21931.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6969_OUT> created at line 22004.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6971_OUT> created at line 22007.
    Found 4-bit adder for signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_add_6973_OUT> created at line 22011.
    Found 1-bit adder for signal <soc_videosoc_sdram_trrdcon_count_GND_1_o_add_7113_OUT<0>> created at line 22601.
    Found 25-bit adder for signal <n21321> created at line 22651.
    Found 24-bit adder for signal <soc_videosoc_sdram_bandwidth_nreads[23]_GND_1_o_add_7123_OUT> created at line 22660.
    Found 24-bit adder for signal <soc_videosoc_sdram_bandwidth_nwrites[23]_GND_1_o_add_7125_OUT> created at line 22663.
    Found 32-bit adder for signal <soc_ethmac_preamble_errors_status[31]_GND_1_o_add_7423_OUT> created at line 23478.
    Found 32-bit adder for signal <soc_ethmac_crc_errors_status[31]_GND_1_o_add_7425_OUT> created at line 23481.
    Found 32-bit adder for signal <soc_ethmac_writer_counter[31]_GND_1_o_add_7427_OUT> created at line 23493.
    Found 1-bit adder for signal <soc_ethmac_writer_slot_PWR_1_o_add_7430_OUT<0>> created at line 23497.
    Found 1-bit adder for signal <soc_ethmac_writer_fifo_produce_PWR_1_o_add_7431_OUT<0>> created at line 23500.
    Found 1-bit adder for signal <soc_ethmac_writer_fifo_consume_PWR_1_o_add_7432_OUT<0>> created at line 23503.
    Found 2-bit adder for signal <soc_ethmac_writer_fifo_level[1]_GND_1_o_add_7433_OUT> created at line 23507.
    Found 1-bit adder for signal <soc_ethmac_reader_fifo_produce_PWR_1_o_add_7442_OUT<0>> created at line 23533.
    Found 1-bit adder for signal <soc_ethmac_reader_fifo_consume_PWR_1_o_add_7443_OUT<0>> created at line 23536.
    Found 2-bit adder for signal <soc_ethmac_reader_fifo_level[1]_GND_1_o_add_7444_OUT> created at line 23540.
    Found 7-bit adder for signal <n21348> created at line 23566.
    Found 4-bit adder for signal <soc_hdmi_in0_edid_counter[3]_GND_1_o_add_7452_OUT> created at line 23580.
    Found 8-bit adder for signal <soc_hdmi_in0_edid_offset_counter[7]_GND_1_o_add_7457_OUT> created at line 23591.
    Found 24-bit adder for signal <soc_hdmi_in0_dma_current_address[23]_GND_1_o_add_7475_OUT> created at line 23787.
    Found 4-bit adder for signal <soc_hdmi_in0_dma_fifo_produce[3]_GND_1_o_add_7481_OUT> created at line 23800.
    Found 4-bit adder for signal <soc_hdmi_in0_dma_fifo_consume[3]_GND_1_o_add_7483_OUT> created at line 23803.
    Found 5-bit adder for signal <soc_hdmi_in0_dma_fifo_level[4]_GND_1_o_add_7485_OUT> created at line 23807.
    Found 32-bit adder for signal <soc_hdmi_in0_freq_period_counter[31]_GND_1_o_add_7490_OUT> created at line 23818.
    Found 32-bit adder for signal <soc_hdmi_in0_freq_sampler_counter[31]_GND_1_o_add_7492_OUT> created at line 23826.
    Found 7-bit adder for signal <n21367> created at line 23829.
    Found 4-bit adder for signal <soc_hdmi_in1_edid_counter[3]_GND_1_o_add_7498_OUT> created at line 23843.
    Found 8-bit adder for signal <soc_hdmi_in1_edid_offset_counter[7]_GND_1_o_add_7503_OUT> created at line 23854.
    Found 24-bit adder for signal <soc_hdmi_in1_dma_current_address[23]_GND_1_o_add_7521_OUT> created at line 24050.
    Found 4-bit adder for signal <soc_hdmi_in1_dma_fifo_produce[3]_GND_1_o_add_7527_OUT> created at line 24063.
    Found 4-bit adder for signal <soc_hdmi_in1_dma_fifo_consume[3]_GND_1_o_add_7529_OUT> created at line 24066.
    Found 5-bit adder for signal <soc_hdmi_in1_dma_fifo_level[4]_GND_1_o_add_7531_OUT> created at line 24070.
    Found 32-bit adder for signal <soc_hdmi_in1_freq_period_counter[31]_GND_1_o_add_7536_OUT> created at line 24081.
    Found 32-bit adder for signal <soc_hdmi_in1_freq_sampler_counter[31]_GND_1_o_add_7538_OUT> created at line 24089.
    Found 4-bit adder for signal <soc_half_rate_phy_bitslip_cnt[3]_GND_1_o_add_8366_OUT> created at line 26932.
    Found 4-bit adder for signal <_n27049> created at line 20495.
    Found 4-bit adder for signal <_n27050> created at line 20495.
    Found 4-bit adder for signal <_n27051> created at line 20495.
    Found 4-bit adder for signal <_n27052> created at line 20495.
    Found 4-bit adder for signal <BUS_0235_GND_1_o_add_6109_OUT> created at line 20495.
    Found 4-bit adder for signal <_n27063> created at line 19296.
    Found 4-bit adder for signal <_n27064> created at line 19296.
    Found 4-bit adder for signal <_n27065> created at line 19296.
    Found 4-bit adder for signal <_n27066> created at line 19296.
    Found 4-bit adder for signal <BUS_0116_GND_1_o_add_5415_OUT> created at line 19296.
    Found 4-bit adder for signal <_n27069> created at line 20435.
    Found 4-bit adder for signal <_n27070> created at line 20435.
    Found 4-bit adder for signal <_n27071> created at line 20435.
    Found 4-bit adder for signal <_n27072> created at line 20435.
    Found 4-bit adder for signal <BUS_0195_GND_1_o_add_6030_OUT> created at line 20435.
    Found 6-bit subtractor for signal <_n27074> created at line 20416.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6005_OUT> created at line 20416.
    Found 6-bit subtractor for signal <_n27078> created at line 20875.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6418_OUT> created at line 20875.
    Found 4-bit adder for signal <_n27098> created at line 20447.
    Found 4-bit adder for signal <_n27099> created at line 20447.
    Found 4-bit adder for signal <_n27100> created at line 20447.
    Found 4-bit adder for signal <_n27101> created at line 20447.
    Found 4-bit adder for signal <BUS_0209_GND_1_o_add_6052_OUT> created at line 20447.
    Found 6-bit subtractor for signal <_n27103> created at line 20413.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6002_OUT> created at line 20413.
    Found 6-bit subtractor for signal <_n27124> created at line 20524.
    Found 6-bit subtractor for signal <_n27125> created at line 20524.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6134_OUT> created at line 20524.
    Found 6-bit subtractor for signal <_n27127> created at line 20872.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6415_OUT> created at line 20872.
    Found 4-bit adder for signal <_n27129> created at line 20846.
    Found 4-bit adder for signal <_n27130> created at line 20846.
    Found 4-bit adder for signal <_n27131> created at line 20846.
    Found 4-bit adder for signal <_n27132> created at line 20846.
    Found 4-bit adder for signal <BUS_0272_GND_1_o_add_6386_OUT> created at line 20846.
    Found 4-bit adder for signal <_n27144> created at line 20906.
    Found 4-bit adder for signal <_n27145> created at line 20906.
    Found 4-bit adder for signal <_n27146> created at line 20906.
    Found 4-bit adder for signal <_n27147> created at line 20906.
    Found 4-bit adder for signal <BUS_0312_GND_1_o_add_6465_OUT> created at line 20906.
    Found 4-bit adder for signal <_n27160> created at line 20387.
    Found 4-bit adder for signal <_n27161> created at line 20387.
    Found 4-bit adder for signal <_n27162> created at line 20387.
    Found 4-bit adder for signal <_n27163> created at line 20387.
    Found 4-bit adder for signal <BUS_0169_GND_1_o_add_5973_OUT> created at line 20387.
    Found 4-bit adder for signal <_n27175> created at line 18141.
    Found 4-bit adder for signal <_n27176> created at line 18141.
    Found 4-bit adder for signal <_n27177> created at line 18141.
    Found 4-bit adder for signal <_n27178> created at line 18141.
    Found 4-bit adder for signal <BUS_0057_GND_1_o_add_4691_OUT> created at line 18141.
    Found 4-bit adder for signal <_n27180> created at line 20894.
    Found 4-bit adder for signal <_n27181> created at line 20894.
    Found 4-bit adder for signal <_n27182> created at line 20894.
    Found 4-bit adder for signal <_n27183> created at line 20894.
    Found 4-bit adder for signal <BUS_0298_GND_1_o_add_6443_OUT> created at line 20894.
    Found 4-bit adder for signal <_n27186> created at line 20942.
    Found 4-bit adder for signal <_n27187> created at line 20942.
    Found 4-bit adder for signal <_n27188> created at line 20942.
    Found 4-bit adder for signal <_n27189> created at line 20942.
    Found 4-bit adder for signal <BUS_0324_GND_1_o_add_6500_OUT> created at line 20942.
    Found 6-bit subtractor for signal <_n27209> created at line 20971.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6532_OUT> created at line 20971.
    Found 6-bit subtractor for signal <_n27244> created at line 20935.
    Found 6-bit subtractor for signal <_n27245> created at line 20935.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6490_OUT> created at line 20935.
    Found 4-bit adder for signal <_n27247> created at line 20399.
    Found 4-bit adder for signal <_n27248> created at line 20399.
    Found 4-bit adder for signal <_n27249> created at line 20399.
    Found 4-bit adder for signal <_n27250> created at line 20399.
    Found 4-bit adder for signal <BUS_0183_GND_1_o_add_5995_OUT> created at line 20399.
    Found 6-bit subtractor for signal <_n27252> created at line 20464.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6062_OUT> created at line 20464.
    Found 4-bit adder for signal <_n27263> created at line 18241.
    Found 4-bit adder for signal <_n27264> created at line 18241.
    Found 4-bit adder for signal <_n27265> created at line 18241.
    Found 4-bit adder for signal <_n27266> created at line 18241.
    Found 4-bit adder for signal <BUS_0067_GND_1_o_add_4772_OUT> created at line 18241.
    Found 6-bit subtractor for signal <_n27268> created at line 20428.
    Found 6-bit subtractor for signal <_n27269> created at line 20428.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6020_OUT> created at line 20428.
    Found 6-bit subtractor for signal <_n27271> created at line 20882.
    Found 6-bit adder for signal <_n27272> created at line 20882.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6430_OUT> created at line 20882.
    Found 6-bit subtractor for signal <_n27274> created at line 20887.
    Found 6-bit subtractor for signal <_n27275> created at line 20887.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6433_OUT> created at line 20887.
    Found 4-bit adder for signal <_n27277> created at line 20858.
    Found 4-bit adder for signal <_n27278> created at line 20858.
    Found 4-bit adder for signal <_n27279> created at line 20858.
    Found 4-bit adder for signal <_n27280> created at line 20858.
    Found 4-bit adder for signal <BUS_0286_GND_1_o_add_6408_OUT> created at line 20858.
    Found 6-bit subtractor for signal <_n27282> created at line 20519.
    Found 6-bit adder for signal <_n27283> created at line 20519.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6131_OUT> created at line 20519.
    Found 4-bit adder for signal <_n27312> created at line 20954.
    Found 4-bit adder for signal <_n27313> created at line 20954.
    Found 4-bit adder for signal <_n27314> created at line 20954.
    Found 4-bit adder for signal <_n27315> created at line 20954.
    Found 4-bit adder for signal <BUS_0338_GND_1_o_add_6522_OUT> created at line 20954.
    Found 6-bit subtractor for signal <_n27318> created at line 20512.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6119_OUT> created at line 20512.
    Found 6-bit subtractor for signal <_n27320> created at line 20423.
    Found 6-bit adder for signal <_n27321> created at line 20423.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6017_OUT> created at line 20423.
    Found 6-bit subtractor for signal <_n27323> created at line 20461.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6059_OUT> created at line 20461.
    Found 6-bit subtractor for signal <_n27334> created at line 20509.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6116_OUT> created at line 20509.
    Found 6-bit subtractor for signal <_n27337> created at line 20968.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6529_OUT> created at line 20968.
    Found 6-bit subtractor for signal <_n27339> created at line 20983.
    Found 6-bit subtractor for signal <_n27340> created at line 20983.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6547_OUT> created at line 20983.
    Found 6-bit subtractor for signal <_n27342> created at line 20978.
    Found 6-bit adder for signal <_n27343> created at line 20978.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6544_OUT> created at line 20978.
    Found 4-bit adder for signal <_n27345> created at line 20483.
    Found 4-bit adder for signal <_n27346> created at line 20483.
    Found 4-bit adder for signal <_n27347> created at line 20483.
    Found 4-bit adder for signal <_n27348> created at line 20483.
    Found 4-bit adder for signal <BUS_0221_GND_1_o_add_6087_OUT> created at line 20483.
    Found 4-bit adder for signal <_n27350> created at line 18041.
    Found 4-bit adder for signal <_n27351> created at line 18041.
    Found 4-bit adder for signal <_n27352> created at line 18041.
    Found 4-bit adder for signal <_n27353> created at line 18041.
    Found 4-bit adder for signal <BUS_0047_GND_1_o_add_4610_OUT> created at line 18041.
    Found 4-bit adder for signal <_n27355> created at line 19196.
    Found 4-bit adder for signal <_n27356> created at line 19196.
    Found 4-bit adder for signal <_n27357> created at line 19196.
    Found 4-bit adder for signal <_n27358> created at line 19196.
    Found 4-bit adder for signal <BUS_0106_GND_1_o_add_5334_OUT> created at line 19196.
    Found 6-bit subtractor for signal <_n27360> created at line 20923.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6475_OUT> created at line 20923.
    Found 6-bit subtractor for signal <_n27362> created at line 20930.
    Found 6-bit adder for signal <_n27363> created at line 20930.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6487_OUT> created at line 20930.
    Found 6-bit subtractor for signal <_n27365> created at line 20920.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6472_OUT> created at line 20920.
    Found 6-bit subtractor for signal <_n27368> created at line 20476.
    Found 6-bit subtractor for signal <_n27369> created at line 20476.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6077_OUT> created at line 20476.
    Found 6-bit subtractor for signal <_n27371> created at line 20471.
    Found 6-bit adder for signal <_n27372> created at line 20471.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6074_OUT> created at line 20471.
    Found 4-bit adder for signal <_n27474> created at line 19096.
    Found 4-bit adder for signal <_n27475> created at line 19096.
    Found 4-bit adder for signal <_n27476> created at line 19096.
    Found 4-bit adder for signal <_n27477> created at line 19096.
    Found 4-bit adder for signal <BUS_0096_GND_1_o_add_5253_OUT> created at line 19096.
    Found 20-bit shifter logical right for signal <n16908> created at line 18039
    Found 20-bit shifter logical right for signal <n16940> created at line 18139
    Found 20-bit shifter logical right for signal <n16972> created at line 18239
    Found 9x7-bit multiplier for signal <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4827_OUT> created at line 18501.
    Found 9x5-bit multiplier for signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4828_OUT> created at line 18502.
    Found 12x9-bit multiplier for signal <n17023> created at line 18508.
    Found 12x9-bit multiplier for signal <n17024> created at line 18509.
    Found 20-bit shifter logical right for signal <n17216> created at line 19094
    Found 20-bit shifter logical right for signal <n17248> created at line 19194
    Found 20-bit shifter logical right for signal <n17280> created at line 19294
    Found 9x7-bit multiplier for signal <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5470_OUT> created at line 19556.
    Found 9x5-bit multiplier for signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5471_OUT> created at line 19557.
    Found 12x9-bit multiplier for signal <n17331> created at line 19563.
    Found 12x9-bit multiplier for signal <n17332> created at line 19564.
    Found 9x8-bit multiplier for signal <soc_hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_5922_OUT> created at line 20334.
    Found 9x5-bit multiplier for signal <soc_hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_5923_OUT> created at line 20335.
    Found 9x6-bit multiplier for signal <soc_hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_5924_OUT> created at line 20336.
    Found 9x8-bit multiplier for signal <soc_hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_5925_OUT> created at line 20337.
    Found 9x8-bit multiplier for signal <soc_hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_6335_OUT> created at line 20793.
    Found 9x5-bit multiplier for signal <soc_hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_6336_OUT> created at line 20794.
    Found 9x6-bit multiplier for signal <soc_hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_6337_OUT> created at line 20795.
    Found 9x8-bit multiplier for signal <soc_hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_6338_OUT> created at line 20796.
    Found 8x8-bit Read Only RAM for signal <soc_ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_1545_OUT>
    Found 4x10-bit Read Only RAM for signal <vns_sync_f_array_muxed0>
    Found 4x10-bit Read Only RAM for signal <vns_sync_f_array_muxed3>
    Found 256x8-bit dual-port RAM <Mram_edid_mem> for signal <edid_mem>.
    Found 256x8-bit dual-port RAM <Mram_edid_mem_1> for signal <edid_mem_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain0>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain0> for signal <mem_grain0>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain1> for signal <mem_grain1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain2>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain2> for signal <mem_grain2>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain3>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain3> for signal <mem_grain3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain0_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain0_1> for signal <mem_grain0_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain1_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain1_1> for signal <mem_grain1_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain2_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain2_1> for signal <mem_grain2_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain3_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain3_1> for signal <mem_grain3_1>.
    Found 16-bit 8-to-1 multiplexer for signal <soc_hdmi_out0_dram_port_rdata_converter_converter_source_payload_data> created at line 10658.
    Found 16-bit 8-to-1 multiplexer for signal <soc_hdmi_out1_dram_port_rdata_converter_converter_source_payload_data> created at line 10909.
    Found 32-bit 4-to-1 multiplexer for signal <soc_videosoc_interface0_wb_sdram_dat_r> created at line 10955.
    Found 1-bit 3-to-1 multiplexer for signal <soc_videosoc_ack> created at line 11054.
    Found 8-bit 4-to-1 multiplexer for signal <soc_ethmac_crc32_inserter_cnt[1]_soc_ethmac_crc32_inserter_value[7]_wide_mux_1567_OUT> created at line 11324.
    Found 10-bit 4-to-1 multiplexer for signal <soc_ethmac_tx_converter_converter_source_payload_data> created at line 11594.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed0> created at line 15778.
    Found 14-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed1> created at line 15807.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed3> created at line 15865.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed4> created at line 15894.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed0> created at line 15952.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed1> created at line 15981.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed2> created at line 16010.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed6> created at line 16039.
    Found 14-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed7> created at line 16068.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed9> created at line 16126.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed10> created at line 16155.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed3> created at line 16213.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed4> created at line 16242.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed5> created at line 16271.
    Found 3-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed8> created at line 17166.
    Found 14-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed9> created at line 17183.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed10> created at line 17200.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed11> created at line 17217.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed12> created at line 17234.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed13> created at line 17251.
    Found 3-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed15> created at line 17285.
    Found 14-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed16> created at line 17302.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed17> created at line 17319.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed18> created at line 17336.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed19> created at line 17353.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed20> created at line 17370.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed21> created at line 17387.
    Found 40-bit 4-to-1 multiplexer for signal <soc_ethmac_rx_converter_converter_demux[1]_soc_ethmac_rx_converter_converter_source_payload_data[39]_wide_mux_4474_OUT> created at line 17857.
    Found 8-bit 12-to-1 multiplexer for signal <vns_videosoc_interface0_bank_bus_adr[3]_GND_1_o_wide_mux_7552_OUT> created at line 24150.
    Found 8-bit 31-to-1 multiplexer for signal <vns_videosoc_interface1_bank_bus_adr[4]_GND_1_o_wide_mux_7554_OUT> created at line 24195.
    Found 8-bit 4-to-1 multiplexer for signal <vns_videosoc_interface2_bank_bus_adr[1]_GND_1_o_wide_mux_7556_OUT> created at line 24309.
    Found 8-bit 4-to-1 multiplexer for signal <vns_videosoc_interface5_bank_bus_adr[1]_vns_videosoc_csrbank5_value0_w[7]_wide_mux_7572_OUT> created at line 24629.
    Found 8-bit 4-to-1 multiplexer for signal <vns_videosoc_interface7_bank_bus_adr[1]_vns_videosoc_csrbank7_value0_w[7]_wide_mux_7584_OUT> created at line 24929.
    Found 8-bit 53-to-1 multiplexer for signal <vns_videosoc_interface8_bank_bus_adr[5]_GND_1_o_wide_mux_7586_OUT> created at line 24946.
    Found 8-bit 41-to-1 multiplexer for signal <vns_videosoc_interface9_bank_bus_adr[5]_GND_1_o_wide_mux_7608_OUT> created at line 25233.
    Found 8-bit 8-to-1 multiplexer for signal <vns_videosoc_interface11_bank_bus_adr[2]_GND_1_o_wide_mux_7631_OUT> created at line 25594.
    Found 8-bit 63-to-1 multiplexer for signal <vns_videosoc_interface12_bank_bus_adr[5]_GND_1_o_wide_mux_7639_OUT> created at line 25650.
    Found 8-bit 4-to-1 multiplexer for signal <vns_videosoc_interface13_bank_bus_adr[1]_GND_1_o_wide_mux_7650_OUT> created at line 25954.
    Found 8-bit 21-to-1 multiplexer for signal <vns_videosoc_interface14_bank_bus_adr[4]_GND_1_o_wide_mux_7653_OUT> created at line 25976.
    Found 8-bit 7-to-1 multiplexer for signal <vns_videosoc_interface15_bank_bus_adr[2]_GND_1_o_wide_mux_7655_OUT> created at line 26066.
    Found 21-bit 4-to-1 multiplexer for signal <_n27061> created at line 7353.
    Found 21-bit 4-to-1 multiplexer for signal <_n27087> created at line 7344.
    Found 1-bit 4-to-1 multiplexer for signal <_n27096> created at line 7345.
    Found 1-bit 8-to-1 multiplexer for signal <_n27121> created at line 21176.
    Found 1-bit 4-to-1 multiplexer for signal <_n27142> created at line 7346.
    Found 21-bit 4-to-1 multiplexer for signal <_n27158> created at line 7350.
    Found 1-bit 4-to-1 multiplexer for signal <_n27173> created at line 7361.
    Found 1-bit 4-to-1 multiplexer for signal <_n27198> created at line 7355.
    Found 1-bit 4-to-1 multiplexer for signal <_n27207> created at line 7349.
    Found 1-bit 8-to-1 multiplexer for signal <_n27224> created at line 23865.
    Found 21-bit 4-to-1 multiplexer for signal <_n27233> created at line 7347.
    Found 1-bit 4-to-1 multiplexer for signal <_n27242> created at line 7348.
    Found 1-bit 4-to-1 multiplexer for signal <_n27261> created at line 7343.
    Found 1-bit 8-to-1 multiplexer for signal <_n27301> created at line 23602.
    Found 1-bit 4-to-1 multiplexer for signal <_n27310> created at line 7352.
    Found 1-bit 4-to-1 multiplexer for signal <_n27332> created at line 7364.
    Found 1-bit 4-to-1 multiplexer for signal <_n27381> created at line 7342.
    Found 1-bit 4-to-1 multiplexer for signal <_n27390> created at line 7351.
    Found 1-bit 4-to-1 multiplexer for signal <_n27399> created at line 7354.
    Found 1-bit 4-to-1 multiplexer for signal <_n27408> created at line 7357.
    Found 1-bit 4-to-1 multiplexer for signal <_n27417> created at line 7360.
    Found 1-bit 4-to-1 multiplexer for signal <_n27426> created at line 7363.
    Found 1-bit 4-to-1 multiplexer for signal <_n27435> created at line 7358.
    Found 21-bit 4-to-1 multiplexer for signal <_n27444> created at line 7341.
    Found 21-bit 4-to-1 multiplexer for signal <_n27453> created at line 7356.
    Found 21-bit 4-to-1 multiplexer for signal <_n27462> created at line 7359.
    Found 21-bit 4-to-1 multiplexer for signal <_n27471> created at line 7362.
    Found 1-bit tristate buffer for signal <fx2_reset> created at line 27183
    Found 1-bit tristate buffer for signal <spiflash4x_dq<3>> created at line 27220
    Found 1-bit tristate buffer for signal <spiflash4x_dq<2>> created at line 27220
    Found 1-bit tristate buffer for signal <spiflash4x_dq<1>> created at line 27220
    Found 1-bit tristate buffer for signal <spiflash4x_dq<0>> created at line 27220
    Found 1-bit tristate buffer for signal <eth_mdio> created at line 28473
    Found 1-bit tristate buffer for signal <hdmi_in0_sda> created at line 28602
    Found 1-bit tristate buffer for signal <hdmi_in1_sda> created at line 29010
    Found 1-bit tristate buffer for signal <hdmi_out0_scl> created at line 29813
    Found 1-bit tristate buffer for signal <hdmi_out0_sda> created at line 29816
    Found 1-bit tristate buffer for signal <hdmi_out1_scl> created at line 30188
    Found 1-bit tristate buffer for signal <hdmi_out1_sda> created at line 30191
    Found 1-bit tristate buffer for signal <opsis_i2c_scl> created at line 30194
    Found 1-bit tristate buffer for signal <opsis_i2c_sda> created at line 30197
    Found 7-bit comparator equal for signal <soc_opsis_i2c_din[7]_soc_opsis_i2c_slave_addr_storage[6]_equal_15_o> created at line 7836
    Found 14-bit comparator equal for signal <soc_videosoc_sdram_bankmachine0_row_hit> created at line 8795
    Found 14-bit comparator not equal for signal <n0497> created at line 8811
    Found 14-bit comparator equal for signal <soc_videosoc_sdram_bankmachine1_row_hit> created at line 8957
    Found 14-bit comparator not equal for signal <n0591> created at line 8973
    Found 14-bit comparator equal for signal <soc_videosoc_sdram_bankmachine2_row_hit> created at line 9119
    Found 14-bit comparator not equal for signal <n0684> created at line 9135
    Found 14-bit comparator equal for signal <soc_videosoc_sdram_bankmachine3_row_hit> created at line 9281
    Found 14-bit comparator not equal for signal <n0777> created at line 9297
    Found 14-bit comparator equal for signal <soc_videosoc_sdram_bankmachine4_row_hit> created at line 9443
    Found 14-bit comparator not equal for signal <n0870> created at line 9459
    Found 14-bit comparator equal for signal <soc_videosoc_sdram_bankmachine5_row_hit> created at line 9605
    Found 14-bit comparator not equal for signal <n0963> created at line 9621
    Found 14-bit comparator equal for signal <soc_videosoc_sdram_bankmachine6_row_hit> created at line 9767
    Found 14-bit comparator not equal for signal <n1056> created at line 9783
    Found 14-bit comparator equal for signal <soc_videosoc_sdram_bankmachine7_row_hit> created at line 9929
    Found 14-bit comparator not equal for signal <n1149> created at line 9945
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine0_cmd_payload_is_read_soc_videosoc_sdram_choose_req_want_reads_equal_586_o> created at line 10140
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine0_cmd_payload_is_write_soc_videosoc_sdram_choose_req_want_writes_equal_587_o> created at line 10140
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine1_cmd_payload_is_read_soc_videosoc_sdram_choose_req_want_reads_equal_588_o> created at line 10141
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine1_cmd_payload_is_write_soc_videosoc_sdram_choose_req_want_writes_equal_589_o> created at line 10141
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine2_cmd_payload_is_read_soc_videosoc_sdram_choose_req_want_reads_equal_590_o> created at line 10142
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine2_cmd_payload_is_write_soc_videosoc_sdram_choose_req_want_writes_equal_591_o> created at line 10142
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine3_cmd_payload_is_read_soc_videosoc_sdram_choose_req_want_reads_equal_592_o> created at line 10143
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine3_cmd_payload_is_write_soc_videosoc_sdram_choose_req_want_writes_equal_593_o> created at line 10143
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine4_cmd_payload_is_read_soc_videosoc_sdram_choose_req_want_reads_equal_594_o> created at line 10144
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine4_cmd_payload_is_write_soc_videosoc_sdram_choose_req_want_writes_equal_595_o> created at line 10144
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine5_cmd_payload_is_read_soc_videosoc_sdram_choose_req_want_reads_equal_596_o> created at line 10145
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine5_cmd_payload_is_write_soc_videosoc_sdram_choose_req_want_writes_equal_597_o> created at line 10145
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine6_cmd_payload_is_read_soc_videosoc_sdram_choose_req_want_reads_equal_598_o> created at line 10146
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine6_cmd_payload_is_write_soc_videosoc_sdram_choose_req_want_writes_equal_599_o> created at line 10146
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine7_cmd_payload_is_read_soc_videosoc_sdram_choose_req_want_reads_equal_600_o> created at line 10147
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine7_cmd_payload_is_write_soc_videosoc_sdram_choose_req_want_writes_equal_601_o> created at line 10147
    Found 1-bit comparator equal for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q[2]_soc_hdmi_out0_dram_port_cmd_fifo_consume_wdomain[2]_equal_1349_o> created at line 10451
    Found 1-bit comparator equal for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q[1]_soc_hdmi_out0_dram_port_cmd_fifo_consume_wdomain[1]_equal_1350_o> created at line 10451
    Found 1-bit comparator not equal for signal <n1622> created at line 10451
    Found 3-bit comparator equal for signal <n1625> created at line 10452
    Found 1-bit comparator equal for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q[4]_soc_hdmi_out0_dram_port_rdata_fifo_consume_wdomain[4]_equal_1369_o> created at line 10502
    Found 1-bit comparator equal for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q[3]_soc_hdmi_out0_dram_port_rdata_fifo_consume_wdomain[3]_equal_1370_o> created at line 10502
    Found 3-bit comparator not equal for signal <n1657> created at line 10502
    Found 5-bit comparator not equal for signal <n1660> created at line 10503
    Found 1-bit comparator equal for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q[2]_soc_hdmi_out1_dram_port_cmd_fifo_consume_wdomain[2]_equal_1416_o> created at line 10702
    Found 1-bit comparator equal for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q[1]_soc_hdmi_out1_dram_port_cmd_fifo_consume_wdomain[1]_equal_1417_o> created at line 10702
    Found 1-bit comparator not equal for signal <n1753> created at line 10702
    Found 3-bit comparator equal for signal <n1756> created at line 10703
    Found 1-bit comparator equal for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q[4]_soc_hdmi_out1_dram_port_rdata_fifo_consume_wdomain[4]_equal_1436_o> created at line 10753
    Found 1-bit comparator equal for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q[3]_soc_hdmi_out1_dram_port_rdata_fifo_consume_wdomain[3]_equal_1437_o> created at line 10753
    Found 3-bit comparator not equal for signal <n1786> created at line 10753
    Found 5-bit comparator not equal for signal <n1789> created at line 10754
    Found 23-bit comparator equal for signal <soc_videosoc_tag_do_tag[22]_GND_1_o_equal_1499_o> created at line 10990
    Found 16-bit comparator greater for signal <_n29179> created at line 11487
    Found 1-bit comparator equal for signal <soc_ethmac_tx_cdc_graycounter0_q[6]_soc_ethmac_tx_cdc_consume_wdomain[6]_equal_1631_o> created at line 11666
    Found 1-bit comparator equal for signal <soc_ethmac_tx_cdc_graycounter0_q[5]_soc_ethmac_tx_cdc_consume_wdomain[5]_equal_1632_o> created at line 11666
    Found 5-bit comparator not equal for signal <n2596> created at line 11666
    Found 7-bit comparator not equal for signal <n2599> created at line 11667
    Found 1-bit comparator equal for signal <soc_ethmac_rx_cdc_graycounter0_q[6]_soc_ethmac_rx_cdc_consume_wdomain[6]_equal_1653_o> created at line 11709
    Found 1-bit comparator equal for signal <soc_ethmac_rx_cdc_graycounter0_q[5]_soc_ethmac_rx_cdc_consume_wdomain[5]_equal_1654_o> created at line 11709
    Found 5-bit comparator not equal for signal <n2631> created at line 11709
    Found 7-bit comparator equal for signal <n2634> created at line 11710
    Found 11-bit comparator greater for signal <soc_ethmac_reader_last_INV_333_o> created at line 12008
    Found 1-bit comparator equal for signal <soc_hdmi_in0_frame_fifo_graycounter0_q[9]_soc_hdmi_in0_frame_fifo_consume_wdomain[9]_equal_1940_o> created at line 12622
    Found 1-bit comparator equal for signal <soc_hdmi_in0_frame_fifo_graycounter0_q[8]_soc_hdmi_in0_frame_fifo_consume_wdomain[8]_equal_1941_o> created at line 12622
    Found 8-bit comparator not equal for signal <n3192> created at line 12622
    Found 10-bit comparator equal for signal <n3195> created at line 12623
    Found 1-bit comparator equal for signal <soc_hdmi_in1_frame_fifo_graycounter0_q[9]_soc_hdmi_in1_frame_fifo_consume_wdomain[9]_equal_2138_o> created at line 13256
    Found 1-bit comparator equal for signal <soc_hdmi_in1_frame_fifo_graycounter0_q[8]_soc_hdmi_in1_frame_fifo_consume_wdomain[8]_equal_2139_o> created at line 13256
    Found 8-bit comparator not equal for signal <n3606> created at line 13256
    Found 10-bit comparator equal for signal <n3609> created at line 13257
    Found 1-bit comparator equal for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q[1]_soc_hdmi_out0_core_initiator_cdc_consume_wdomain[1]_equal_2262_o> created at line 13549
    Found 1-bit comparator equal for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q[0]_soc_hdmi_out0_core_initiator_cdc_consume_wdomain[0]_equal_2263_o> created at line 13549
    Found 2-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_sink_valid_INV_778_o> created at line 13550
    Found 27-bit comparator equal for signal <soc_hdmi_out0_core_dmareader_offset[26]_soc_hdmi_out0_core_dmareader_length[26]_equal_2294_o> created at line 13656
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_driver_hdmi_phy_es0_n1d[3]_LessThan_2311_o> created at line 13701
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_driver_hdmi_phy_es1_n1d[3]_LessThan_2314_o> created at line 13703
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_driver_hdmi_phy_es2_n1d[3]_LessThan_2317_o> created at line 13705
    Found 1-bit comparator equal for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q[1]_soc_hdmi_out1_core_initiator_cdc_consume_wdomain[1]_equal_2422_o> created at line 13952
    Found 1-bit comparator equal for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q[0]_soc_hdmi_out1_core_initiator_cdc_consume_wdomain[0]_equal_2423_o> created at line 13952
    Found 2-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_sink_valid_INV_849_o> created at line 13953
    Found 27-bit comparator equal for signal <soc_hdmi_out1_core_dmareader_offset[26]_soc_hdmi_out1_core_dmareader_length[26]_equal_2454_o> created at line 14059
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_driver_hdmi_phy_es0_n1d[3]_LessThan_2468_o> created at line 14099
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_driver_hdmi_phy_es1_n1d[3]_LessThan_2471_o> created at line 14101
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_driver_hdmi_phy_es2_n1d[3]_LessThan_2474_o> created at line 14103
    Found 11-bit comparator greater for signal <GND_1_o_soc_crg_por[10]_LessThan_4412_o> created at line 17641
    Found 4-bit comparator equal for signal <soc_hdmi_in0_charsync0_control_position[3]_soc_hdmi_in0_charsync0_previous_control_position[3]_equal_4597_o> created at line 18027
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_wer0_transition_count[3]_LessThan_4614_o> created at line 18043
    Found 4-bit comparator equal for signal <soc_hdmi_in0_charsync1_control_position[3]_soc_hdmi_in0_charsync1_previous_control_position[3]_equal_4678_o> created at line 18127
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_wer1_transition_count[3]_LessThan_4695_o> created at line 18143
    Found 4-bit comparator equal for signal <soc_hdmi_in0_charsync2_control_position[3]_soc_hdmi_in0_charsync2_previous_control_position[3]_equal_4759_o> created at line 18227
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_wer2_transition_count[3]_LessThan_4776_o> created at line 18243
    Found 11-bit comparator greater for signal <soc_hdmi_in0_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_4839_o> created at line 18514
    Found 11-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_frame_rgb2ycbcr_y[10]_LessThan_4840_o> created at line 18517
    Found 12-bit comparator greater for signal <soc_hdmi_in0_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_4843_o> created at line 18523
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_frame_rgb2ycbcr_cb[11]_LessThan_4844_o> created at line 18526
    Found 12-bit comparator greater for signal <soc_hdmi_in0_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_4847_o> created at line 18532
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_frame_rgb2ycbcr_cr[11]_LessThan_4848_o> created at line 18535
    Found 4-bit comparator equal for signal <soc_hdmi_in1_charsync0_control_position[3]_soc_hdmi_in1_charsync0_previous_control_position[3]_equal_5240_o> created at line 19082
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_wer0_transition_count[3]_LessThan_5257_o> created at line 19098
    Found 4-bit comparator equal for signal <soc_hdmi_in1_charsync1_control_position[3]_soc_hdmi_in1_charsync1_previous_control_position[3]_equal_5321_o> created at line 19182
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_wer1_transition_count[3]_LessThan_5338_o> created at line 19198
    Found 4-bit comparator equal for signal <soc_hdmi_in1_charsync2_control_position[3]_soc_hdmi_in1_charsync2_previous_control_position[3]_equal_5402_o> created at line 19282
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_wer2_transition_count[3]_LessThan_5419_o> created at line 19298
    Found 11-bit comparator greater for signal <soc_hdmi_in1_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_5482_o> created at line 19569
    Found 11-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_frame_rgb2ycbcr_y[10]_LessThan_5483_o> created at line 19572
    Found 12-bit comparator greater for signal <soc_hdmi_in1_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_5486_o> created at line 19578
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_frame_rgb2ycbcr_cb[11]_LessThan_5487_o> created at line 19581
    Found 12-bit comparator greater for signal <soc_hdmi_in1_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_5490_o> created at line 19587
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_frame_rgb2ycbcr_cr[11]_LessThan_5491_o> created at line 19590
    Found 12-bit comparator not equal for signal <soc_hdmi_out0_core_timinggenerator_hcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_hres[11]_equal_5852_o> created at line 20158
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_hcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_hsync_start[11]_equal_5853_o> created at line 20161
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_hcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_hsync_end[11]_equal_5854_o> created at line 20164
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_hcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_hscan[11]_equal_5855_o> created at line 20167
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vscan[11]_equal_5856_o> created at line 20169
    Found 12-bit comparator not equal for signal <soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vres[11]_equal_5862_o> created at line 20179
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vsync_start[11]_equal_5863_o> created at line 20182
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vsync_end[11]_equal_5864_o> created at line 20185
    Found 12-bit comparator greater for signal <soc_hdmi_out0_r[11]_GND_1_o_LessThan_5931_o> created at line 20341
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_r[11]_LessThan_5932_o> created at line 20344
    Found 12-bit comparator greater for signal <soc_hdmi_out0_g[11]_GND_1_o_LessThan_5935_o> created at line 20350
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_g[11]_LessThan_5936_o> created at line 20353
    Found 12-bit comparator greater for signal <soc_hdmi_out0_b[11]_GND_1_o_LessThan_5939_o> created at line 20359
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_b[11]_LessThan_5940_o> created at line 20362
    Found 4-bit comparator equal for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_equal_5998_o> created at line 20408
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_LessThan_6008_o> created at line 20419
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_LessThan_6010_o> created at line 20419
    Found 4-bit comparator equal for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_equal_6055_o> created at line 20456
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_LessThan_6065_o> created at line 20467
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_LessThan_6067_o> created at line 20467
    Found 4-bit comparator equal for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_equal_6112_o> created at line 20504
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_LessThan_6122_o> created at line 20515
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_LessThan_6124_o> created at line 20515
    Found 12-bit comparator not equal for signal <soc_hdmi_out1_core_timinggenerator_hcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_hres[11]_equal_6265_o> created at line 20617
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_hcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_hsync_start[11]_equal_6266_o> created at line 20620
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_hcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_hsync_end[11]_equal_6267_o> created at line 20623
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_hcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_hscan[11]_equal_6268_o> created at line 20626
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_vcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_vscan[11]_equal_6269_o> created at line 20628
    Found 12-bit comparator not equal for signal <soc_hdmi_out1_core_timinggenerator_vcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_vres[11]_equal_6275_o> created at line 20638
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_vcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_vsync_start[11]_equal_6276_o> created at line 20641
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_vcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_vsync_end[11]_equal_6277_o> created at line 20644
    Found 12-bit comparator greater for signal <soc_hdmi_out1_r[11]_GND_1_o_LessThan_6344_o> created at line 20800
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_r[11]_LessThan_6345_o> created at line 20803
    Found 12-bit comparator greater for signal <soc_hdmi_out1_g[11]_GND_1_o_LessThan_6348_o> created at line 20809
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_g[11]_LessThan_6349_o> created at line 20812
    Found 12-bit comparator greater for signal <soc_hdmi_out1_b[11]_GND_1_o_LessThan_6352_o> created at line 20818
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_b[11]_LessThan_6353_o> created at line 20821
    Found 4-bit comparator equal for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_equal_6411_o> created at line 20867
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_LessThan_6421_o> created at line 20878
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_LessThan_6423_o> created at line 20878
    Found 4-bit comparator equal for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_equal_6468_o> created at line 20915
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_LessThan_6478_o> created at line 20926
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_LessThan_6480_o> created at line 20926
    Found 4-bit comparator equal for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_equal_6525_o> created at line 20963
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_LessThan_6535_o> created at line 20974
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_LessThan_6537_o> created at line 20974
    Found 1-bit comparator equal for signal <soc_half_rate_phy_phase_half_soc_half_rate_phy_phase_sys_equal_6662_o> created at line 21016
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_PWR_1_o_LessThan_6690_o> created at line 21139
    Found 1-bit comparator equal for signal <soc_phase_sys2x_soc_phase_sys_equal_8365_o> created at line 26917
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_GND_1_o_LessThan_8428_o> created at line 27178
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_videosoc_sdram_cmd_payload_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_videosoc_sdram_dfi_p2_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_videosoc_sdram_dfi_p3_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_videosoc_sdram_dfi_p2_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_videosoc_sdram_dfi_p2_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_videosoc_sdram_dfi_p2_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_videosoc_sdram_dfi_p3_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_videosoc_sdram_dfi_p3_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_videosoc_sdram_dfi_p3_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_videosoc_sdram_dfi_p2_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_videosoc_sdram_dfi_p3_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_videosoc_sdram_dfi_p2_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_videosoc_sdram_dfi_p3_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_rx_clk may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_tx_clk may hinder XST clustering optimizations.
    Summary:
	inferred  71 RAM(s).
	inferred  16 Multiplier(s).
	inferred 468 Adder/Subtractor(s).
	inferred 9100 D-type flip-flop(s).
	inferred 157 Comparator(s).
	inferred 2308 Multiplexer(s).
	inferred   6 Combinational logic shifter(s).
	inferred  14 Tristate(s).
	inferred  32 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_8_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_9_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_9_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_32> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_10_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_10_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_14_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_33> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_15_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_15_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_17_o_GND_17_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_34> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_22_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

Synthesizing Unit <rgmii_if>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/rgmii_if.vhd".
    Found 1-bit register for signal <gmii_rxd_reg<2>>.
    Found 1-bit register for signal <gmii_rxd_reg<1>>.
    Found 1-bit register for signal <gmii_rxd_reg<0>>.
    Found 1-bit register for signal <gmii_rx_dv_reg>.
    Found 1-bit register for signal <link_status>.
    Found 2-bit register for signal <clock_speed>.
    Found 1-bit register for signal <duplex_status>.
    Found 1-bit register for signal <gmii_rxd_reg<3>>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <rgmii_if> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 77
 1024x32-bit dual-port RAM                             : 2
 16x10-bit dual-port RAM                               : 2
 16x130-bit dual-port RAM                              : 4
 256x21-bit dual-port RAM                              : 2
 256x8-bit dual-port RAM                               : 4
 2x14-bit dual-port RAM                                : 1
 2x162-bit dual-port RAM                               : 2
 2x35-bit dual-port RAM                                : 1
 32x32-bit dual-port RAM                               : 2
 382x32-bit dual-port RAM                              : 2
 382x8-bit dual-port RAM                               : 16
 4096x18-bit dual-port RAM                             : 2
 4x10-bit dual-port RAM                                : 8
 4x10-bit single-port Read Only RAM                    : 2
 4x27-bit dual-port RAM                                : 2
 512x128-bit dual-port RAM                             : 1
 512x131-bit dual-port RAM                             : 2
 512x24-bit dual-port RAM                              : 1
 5x12-bit dual-port RAM                                : 1
 64x42-bit dual-port RAM                               : 2
 8192x32-bit dual-port RAM                             : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x21-bit dual-port RAM                                : 6
 8x24-bit dual-port RAM                                : 8
 8x8-bit single-port Read Only RAM                     : 1
 9x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 17
 12x9-bit multiplier                                   : 4
 32x32-bit multiplier                                  : 1
 9x5-bit multiplier                                    : 4
 9x6-bit multiplier                                    : 2
 9x7-bit multiplier                                    : 2
 9x8-bit multiplier                                    : 4
# Adders/Subtractors                                   : 483
 1-bit adder                                           : 8
 10-bit adder                                          : 4
 11-bit adder                                          : 7
 11-bit subtractor                                     : 1
 12-bit adder                                          : 12
 12-bit subtractor                                     : 4
 13-bit addsub                                         : 4
 14-bit adder                                          : 8
 16-bit adder                                          : 1
 17-bit adder                                          : 2
 18-bit adder                                          : 2
 2-bit adder                                           : 48
 2-bit addsub                                          : 2
 2-bit subtractor                                      : 17
 20-bit subtractor                                     : 1
 24-bit adder                                          : 10
 24-bit subtractor                                     : 2
 25-bit adder                                          : 7
 26-bit subtractor                                     : 1
 27-bit adder                                          : 4
 27-bit subtractor                                     : 2
 3-bit adder                                           : 65
 3-bit addsub                                          : 9
 3-bit subtractor                                      : 9
 30-bit adder                                          : 2
 32-bit adder                                          : 12
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 148
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 3
 5-bit adder                                           : 4
 5-bit addsub                                          : 4
 5-bit subtractor                                      : 1
 6-bit adder                                           : 9
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 15
 7-bit adder                                           : 7
 8-bit adder                                           : 3
 8-bit addsub                                          : 6
 8-bit subtractor                                      : 2
 9-bit adder                                           : 4
 9-bit subtractor                                      : 11
# Registers                                            : 1806
 1-bit register                                        : 857
 10-bit register                                       : 45
 11-bit register                                       : 26
 12-bit register                                       : 38
 128-bit register                                      : 5
 13-bit register                                       : 5
 14-bit register                                       : 12
 15-bit register                                       : 3
 16-bit register                                       : 3
 17-bit register                                       : 4
 18-bit register                                       : 2
 2-bit register                                        : 173
 20-bit register                                       : 19
 21-bit register                                       : 8
 23-bit register                                       : 1
 24-bit register                                       : 34
 25-bit register                                       : 9
 26-bit register                                       : 1
 27-bit register                                       : 2
 28-bit register                                       : 4
 3-bit register                                        : 92
 30-bit register                                       : 10
 32-bit register                                       : 60
 4-bit register                                        : 109
 40-bit register                                       : 1
 5-bit register                                        : 34
 57-bit register                                       : 1
 6-bit register                                        : 29
 7-bit register                                        : 20
 8-bit register                                        : 161
 9-bit register                                        : 38
# Comparators                                          : 168
 1-bit comparator equal                                : 39
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 2
 11-bit comparator greater                             : 6
 12-bit comparator equal                               : 12
 12-bit comparator greater                             : 20
 12-bit comparator not equal                           : 4
 14-bit comparator equal                               : 8
 14-bit comparator not equal                           : 8
 16-bit comparator greater                             : 1
 2-bit comparator equal                                : 2
 21-bit comparator equal                               : 2
 23-bit comparator equal                               : 1
 27-bit comparator equal                               : 2
 3-bit comparator equal                                : 2
 3-bit comparator not equal                            : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 5-bit comparator not equal                            : 4
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 2456
 1-bit 2-to-1 multiplexer                              : 1874
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 57
 1-bit 8-to-1 multiplexer                              : 16
 10-bit 2-to-1 multiplexer                             : 8
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 128-bit 2-to-1 multiplexer                            : 2
 14-bit 2-to-1 multiplexer                             : 10
 14-bit 4-to-1 multiplexer                             : 2
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 8-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 35
 20-bit 2-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 8
 21-bit 4-to-1 multiplexer                             : 8
 24-bit 2-to-1 multiplexer                             : 13
 26-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 28
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 67
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 62
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 13
 6-bit 2-to-1 multiplexer                              : 33
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 163
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 31-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 5
 8-bit 41-to-1 multiplexer                             : 1
 8-bit 53-to-1 multiplexer                             : 1
 8-bit 63-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 7
 20-bit shifter logical right                          : 6
 64-bit shifter logical right                          : 1
# Tristates                                            : 14
 1-bit tristate buffer                                 : 14
# FSMs                                                 : 35
# Xors                                                 : 346
 1-bit xor2                                            : 200
 1-bit xor3                                            : 115
 1-bit xor4                                            : 7
 10-bit xor2                                           : 4
 2-bit xor2                                            : 6
 3-bit xor2                                            : 4
 5-bit xor2                                            : 4
 6-bit xor2                                            : 2
 7-bit xor2                                            : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal eth_rx_clk and eth_tx_clk eth_tx_clk signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into accumulator <soc_hdmi_out0_driver_hdmi_phy_es1_cnt>: 1 register on signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <soc_hdmi_out1_driver_hdmi_phy_es1_cnt>: 1 register on signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <soc_hdmi_out0_driver_hdmi_phy_es0_cnt>: 1 register on signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <soc_hdmi_out0_driver_hdmi_phy_es2_cnt>: 1 register on signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt>.
The following registers are absorbed into accumulator <soc_hdmi_out1_driver_hdmi_phy_es0_cnt>: 1 register on signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <soc_hdmi_out1_driver_hdmi_phy_es2_cnt>: 1 register on signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt>.
The following registers are absorbed into accumulator <soc_hdmi_in0_freq_sampler_counter>: 1 register on signal <soc_hdmi_in0_freq_sampler_counter>.
The following registers are absorbed into accumulator <soc_hdmi_in1_freq_sampler_counter>: 1 register on signal <soc_hdmi_in1_freq_sampler_counter>.
The following registers are absorbed into counter <soc_ethmac_tx_cdc_graycounter1_q_binary>: 1 register on signal <soc_ethmac_tx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary>: 1 register on signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary>: 1 register on signal <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary>: 1 register on signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary>: 1 register on signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary>: 1 register on signal <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_front_panel_count>: 1 register on signal <soc_front_panel_count>.
The following registers are absorbed into counter <soc_hdmi_out0_dram_port_cmd_fifo_graycounter1_q_binary>: 1 register on signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out1_dram_port_cmd_fifo_graycounter1_q_binary>: 1 register on signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_ethmac_rx_cdc_graycounter1_q_binary>: 1 register on signal <soc_ethmac_rx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_hdmi_in0_frame_fifo_graycounter1_q_binary>: 1 register on signal <soc_hdmi_in0_frame_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_hdmi_in1_frame_fifo_graycounter1_q_binary>: 1 register on signal <soc_hdmi_in1_frame_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_ethmac_rx_cdc_graycounter0_q_binary>: 1 register on signal <soc_ethmac_rx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_ethmac_crc32_checker_syncfifo_produce>: 1 register on signal <soc_ethmac_crc32_checker_syncfifo_produce>.
The following registers are absorbed into counter <soc_ethmac_crc32_checker_syncfifo_consume>: 1 register on signal <soc_ethmac_crc32_checker_syncfifo_consume>.
The following registers are absorbed into counter <soc_ethmac_crc32_checker_syncfifo_level>: 1 register on signal <soc_ethmac_crc32_checker_syncfifo_level>.
The following registers are absorbed into counter <soc_ethmac_rx_converter_converter_demux>: 1 register on signal <soc_ethmac_rx_converter_converter_demux>.
The following registers are absorbed into counter <soc_hdmi_in0_freq_q_binary>: 1 register on signal <soc_hdmi_in0_freq_q_binary>.
The following registers are absorbed into counter <soc_hdmi_in1_freq_q_binary>: 1 register on signal <soc_hdmi_in1_freq_q_binary>.
The following registers are absorbed into counter <soc_ethmac_preamble_inserter_cnt>: 1 register on signal <soc_ethmac_preamble_inserter_cnt>.
The following registers are absorbed into counter <soc_ethmac_tx_gap_inserter_counter>: 1 register on signal <soc_ethmac_tx_gap_inserter_counter>.
The following registers are absorbed into accumulator <soc_ethmac_crc32_inserter_cnt>: 1 register on signal <soc_ethmac_crc32_inserter_cnt>.
The following registers are absorbed into counter <soc_ethmac_padding_inserter_counter>: 1 register on signal <soc_ethmac_padding_inserter_counter>.
The following registers are absorbed into counter <soc_ethmac_tx_converter_converter_mux>: 1 register on signal <soc_ethmac_tx_converter_converter_mux>.
The following registers are absorbed into counter <soc_crg_por>: 1 register on signal <soc_crg_por>.
The following registers are absorbed into counter <soc_hdmi_in0_s6datacapture0_lateness>: 1 register on signal <soc_hdmi_in0_s6datacapture0_lateness>.
The following registers are absorbed into counter <soc_hdmi_in0_s6datacapture2_lateness>: 1 register on signal <soc_hdmi_in0_s6datacapture2_lateness>.
The following registers are absorbed into counter <soc_hdmi_in0_s6datacapture1_lateness>: 1 register on signal <soc_hdmi_in0_s6datacapture1_lateness>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer0_produce>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer1_produce>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer2_produce>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <soc_hdmi_in0_frame_fifo_graycounter0_q_binary>: 1 register on signal <soc_hdmi_in0_frame_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi_in0_charsync0_control_counter>: 1 register on signal <soc_hdmi_in0_charsync0_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_charsync2_control_counter>: 1 register on signal <soc_hdmi_in0_charsync2_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_charsync1_control_counter>: 1 register on signal <soc_hdmi_in0_charsync1_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_resdetection_hcounter>: 1 register on signal <soc_hdmi_in0_resdetection_hcounter>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer0_consume>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer1_consume>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer2_consume>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <soc_hdmi_in0_wer0_wer_counter>: 1 register on signal <soc_hdmi_in0_wer0_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_wer2_wer_counter>: 1 register on signal <soc_hdmi_in0_wer2_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_wer1_wer_counter>: 1 register on signal <soc_hdmi_in0_wer1_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_resdetection_vcounter>: 1 register on signal <soc_hdmi_in0_resdetection_vcounter>.
The following registers are absorbed into counter <soc_hdmi_in0_frame_pack_counter>: 1 register on signal <soc_hdmi_in0_frame_pack_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_s6datacapture1_lateness>: 1 register on signal <soc_hdmi_in1_s6datacapture1_lateness>.
The following registers are absorbed into counter <soc_hdmi_in1_s6datacapture0_lateness>: 1 register on signal <soc_hdmi_in1_s6datacapture0_lateness>.
The following registers are absorbed into counter <soc_hdmi_in1_s6datacapture2_lateness>: 1 register on signal <soc_hdmi_in1_s6datacapture2_lateness>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer0_produce>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer2_produce>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer1_produce>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <soc_hdmi_in1_frame_fifo_graycounter0_q_binary>: 1 register on signal <soc_hdmi_in1_frame_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi_in1_charsync0_control_counter>: 1 register on signal <soc_hdmi_in1_charsync0_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_charsync2_control_counter>: 1 register on signal <soc_hdmi_in1_charsync2_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_charsync1_control_counter>: 1 register on signal <soc_hdmi_in1_charsync1_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_resdetection_hcounter>: 1 register on signal <soc_hdmi_in1_resdetection_hcounter>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer0_consume>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer1_consume>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer2_consume>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <soc_hdmi_in1_wer0_wer_counter>: 1 register on signal <soc_hdmi_in1_wer0_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_wer2_wer_counter>: 1 register on signal <soc_hdmi_in1_wer2_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_wer1_wer_counter>: 1 register on signal <soc_hdmi_in1_wer1_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_resdetection_vcounter>: 1 register on signal <soc_hdmi_in1_resdetection_vcounter>.
The following registers are absorbed into counter <soc_hdmi_in1_frame_pack_counter>: 1 register on signal <soc_hdmi_in1_frame_pack_counter>.
The following registers are absorbed into counter <soc_ethmac_writer_fifo_level>: 1 register on signal <soc_ethmac_writer_fifo_level>.
The following registers are absorbed into counter <soc_ethmac_writer_slot>: 1 register on signal <soc_ethmac_writer_slot>.
The following registers are absorbed into counter <soc_half_rate_phy_phase_half>: 1 register on signal <soc_half_rate_phy_phase_half>.
The following registers are absorbed into counter <soc_half_rate_phy_phase_sel>: 1 register on signal <soc_half_rate_phy_phase_sel>.
The following registers are absorbed into counter <soc_half_rate_phy_bitslip_cnt>: 1 register on signal <soc_half_rate_phy_bitslip_cnt>.
The following registers are absorbed into counter <soc_spiflash_i1>: 1 register on signal <soc_spiflash_i1>.
The following registers are absorbed into counter <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary>: 1 register on signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary>: 1 register on signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_ethmac_tx_cdc_graycounter0_q_binary>: 1 register on signal <soc_ethmac_tx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi_in0_freq_period_counter>: 1 register on signal <soc_hdmi_in0_freq_period_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_freq_period_counter>: 1 register on signal <soc_hdmi_in1_freq_period_counter>.
The following registers are absorbed into counter <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary>: 1 register on signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary>: 1 register on signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_videosoc_sdram_timer_count>: 1 register on signal <soc_videosoc_sdram_timer_count>.
The following registers are absorbed into counter <soc_videosoc_ctrl_bus_errors>: 1 register on signal <soc_videosoc_ctrl_bus_errors>.
The following registers are absorbed into counter <soc_dna_cnt>: 1 register on signal <soc_dna_cnt>.
The following registers are absorbed into counter <soc_videosoc_counter>: 1 register on signal <soc_videosoc_counter>.
The following registers are absorbed into counter <soc_suart_rx_bitcount>: 1 register on signal <soc_suart_rx_bitcount>.
The following registers are absorbed into counter <soc_suart_tx_bitcount>: 1 register on signal <soc_suart_tx_bitcount>.
The following registers are absorbed into counter <soc_suart_tx_fifo_produce>: 1 register on signal <soc_suart_tx_fifo_produce>.
The following registers are absorbed into counter <soc_suart_tx_fifo_consume>: 1 register on signal <soc_suart_tx_fifo_consume>.
The following registers are absorbed into counter <soc_suart_tx_fifo_level0>: 1 register on signal <soc_suart_tx_fifo_level0>.
The following registers are absorbed into counter <soc_suart_rx_fifo_consume>: 1 register on signal <soc_suart_rx_fifo_consume>.
The following registers are absorbed into counter <soc_suart_rx_fifo_produce>: 1 register on signal <soc_suart_rx_fifo_produce>.
The following registers are absorbed into counter <soc_suart_rx_fifo_level0>: 1 register on signal <soc_suart_rx_fifo_level0>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>: 1 register on signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>: 1 register on signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_level>: 1 register on signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine0_twtpcon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine0_twtpcon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine0_trascon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine0_trascon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>: 1 register on signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>: 1 register on signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_level>: 1 register on signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine1_twtpcon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine1_twtpcon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine1_trascon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine1_trascon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>: 1 register on signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level>: 1 register on signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>: 1 register on signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine2_trascon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine2_trascon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine2_twtpcon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine2_twtpcon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>: 1 register on signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>: 1 register on signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_level>: 1 register on signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine3_twtpcon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine3_twtpcon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine3_trascon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine3_trascon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>: 1 register on signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>: 1 register on signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_level>: 1 register on signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine4_twtpcon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine4_twtpcon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine4_trascon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine4_trascon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>: 1 register on signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>: 1 register on signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_level>: 1 register on signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine5_twtpcon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine5_twtpcon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine5_trascon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine5_trascon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>: 1 register on signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>: 1 register on signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level>: 1 register on signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine6_twtpcon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine6_twtpcon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine6_trascon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine6_trascon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>: 1 register on signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_level>: 1 register on signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>: 1 register on signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine7_twtpcon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine7_twtpcon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_twtrcon_count>: 1 register on signal <soc_videosoc_sdram_twtrcon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine7_trascon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine7_trascon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bandwidth_nreads>: 1 register on signal <soc_videosoc_sdram_bandwidth_nreads>.
The following registers are absorbed into counter <soc_videosoc_sdram_bandwidth_nwrites>: 1 register on signal <soc_videosoc_sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <soc_ethmac_preamble_errors_status>: 1 register on signal <soc_ethmac_preamble_errors_status>.
The following registers are absorbed into accumulator <soc_ethmac_writer_counter>: 1 register on signal <soc_ethmac_writer_counter>.
The following registers are absorbed into counter <soc_ethmac_crc_errors_status>: 1 register on signal <soc_ethmac_crc_errors_status>.
The following registers are absorbed into counter <soc_ethmac_writer_fifo_produce>: 1 register on signal <soc_ethmac_writer_fifo_produce>.
The following registers are absorbed into counter <soc_ethmac_writer_fifo_consume>: 1 register on signal <soc_ethmac_writer_fifo_consume>.
The following registers are absorbed into counter <soc_ethmac_reader_fifo_produce>: 1 register on signal <soc_ethmac_reader_fifo_produce>.
The following registers are absorbed into counter <soc_ethmac_reader_fifo_consume>: 1 register on signal <soc_ethmac_reader_fifo_consume>.
The following registers are absorbed into counter <soc_ethmac_reader_fifo_level>: 1 register on signal <soc_ethmac_reader_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_in0_edid_offset_counter>: 1 register on signal <soc_hdmi_in0_edid_offset_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_dma_current_address>: 1 register on signal <soc_hdmi_in0_dma_current_address>.
The following registers are absorbed into counter <soc_hdmi_in0_dma_mwords_remaining>: 1 register on signal <soc_hdmi_in0_dma_mwords_remaining>.
The following registers are absorbed into counter <soc_hdmi_in0_dma_fifo_produce>: 1 register on signal <soc_hdmi_in0_dma_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_in0_dma_fifo_level>: 1 register on signal <soc_hdmi_in0_dma_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_in0_dma_fifo_consume>: 1 register on signal <soc_hdmi_in0_dma_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_in1_edid_offset_counter>: 1 register on signal <soc_hdmi_in1_edid_offset_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_dma_mwords_remaining>: 1 register on signal <soc_hdmi_in1_dma_mwords_remaining>.
The following registers are absorbed into counter <soc_hdmi_in1_dma_current_address>: 1 register on signal <soc_hdmi_in1_dma_current_address>.
The following registers are absorbed into counter <soc_hdmi_in1_dma_fifo_produce>: 1 register on signal <soc_hdmi_in1_dma_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_in1_dma_fifo_consume>: 1 register on signal <soc_hdmi_in1_dma_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_in1_dma_fifo_level>: 1 register on signal <soc_hdmi_in1_dma_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out0_driver_clocking_busy_counter>: 1 register on signal <soc_hdmi_out0_driver_clocking_busy_counter>.
The following registers are absorbed into counter <soc_hdmi_out0_driver_clocking_remaining_bits>: 1 register on signal <soc_hdmi_out0_driver_clocking_remaining_bits>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine0_trccon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine0_trccon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine1_trccon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine1_trccon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine2_trccon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine2_trccon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine3_trccon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine3_trccon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine4_trccon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine4_trccon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine5_trccon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine5_trccon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine6_trccon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine6_trccon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine7_trccon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine7_trccon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_time0>: 1 register on signal <soc_videosoc_sdram_time0>.
The following registers are absorbed into counter <soc_videosoc_sdram_time1>: 1 register on signal <soc_videosoc_sdram_time1>.
The following registers are absorbed into counter <soc_videosoc_sdram_trrdcon_count>: 1 register on signal <soc_videosoc_sdram_trrdcon_count>.
The following registers are absorbed into counter <vns_videosoc_count>: 1 register on signal <vns_videosoc_count>.
The following registers are absorbed into counter <soc_hdmi_out0_core_underflow_counter>: 1 register on signal <soc_hdmi_out0_core_underflow_counter>.
The following registers are absorbed into counter <soc_hdmi_out1_core_underflow_counter>: 1 register on signal <soc_hdmi_out1_core_underflow_counter>.
The following registers are absorbed into counter <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary>: 1 register on signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out0_dram_port_cmd_buffer_produce>: 1 register on signal <soc_hdmi_out0_dram_port_cmd_buffer_produce>.
The following registers are absorbed into counter <soc_hdmi_out0_dram_port_counter>: 1 register on signal <soc_hdmi_out0_dram_port_counter>.
The following registers are absorbed into counter <soc_hdmi_out0_dram_port_cmd_buffer_consume>: 1 register on signal <soc_hdmi_out0_dram_port_cmd_buffer_consume>.
The following registers are absorbed into counter <soc_hdmi_out0_dram_port_cmd_buffer_level>: 1 register on signal <soc_hdmi_out0_dram_port_cmd_buffer_level>.
The following registers are absorbed into counter <soc_hdmi_out0_core_dmareader_fifo_produce>: 1 register on signal <soc_hdmi_out0_core_dmareader_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out0_core_dmareader_rsv_level>: 1 register on signal <soc_hdmi_out0_core_dmareader_rsv_level>.
The following registers are absorbed into counter <soc_hdmi_out0_core_dmareader_fifo_consume>: 1 register on signal <soc_hdmi_out0_core_dmareader_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out0_core_dmareader_fifo_level0>: 1 register on signal <soc_hdmi_out0_core_dmareader_fifo_level0>.
The following registers are absorbed into counter <soc_hdmi_out0_dram_port_rdata_converter_converter_mux>: 1 register on signal <soc_hdmi_out0_dram_port_rdata_converter_converter_mux>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_y_fifo_consume>: 1 register on signal <soc_hdmi_out0_resetinserter_y_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_y_fifo_produce>: 1 register on signal <soc_hdmi_out0_resetinserter_y_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_y_fifo_level>: 1 register on signal <soc_hdmi_out0_resetinserter_y_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cb_fifo_produce>: 1 register on signal <soc_hdmi_out0_resetinserter_cb_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cb_fifo_consume>: 1 register on signal <soc_hdmi_out0_resetinserter_cb_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cr_fifo_produce>: 1 register on signal <soc_hdmi_out0_resetinserter_cr_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cb_fifo_level>: 1 register on signal <soc_hdmi_out0_resetinserter_cb_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cr_fifo_consume>: 1 register on signal <soc_hdmi_out0_resetinserter_cr_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cr_fifo_level>: 1 register on signal <soc_hdmi_out0_resetinserter_cr_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out0_core_timinggenerator_hcounter>: 1 register on signal <soc_hdmi_out0_core_timinggenerator_hcounter>.
The following registers are absorbed into counter <soc_hdmi_out0_core_timinggenerator_vcounter>: 1 register on signal <soc_hdmi_out0_core_timinggenerator_vcounter>.
The following registers are absorbed into counter <soc_hdmi_out0_core_dmareader_offset>: 1 register on signal <soc_hdmi_out0_core_dmareader_offset>.
The following registers are absorbed into counter <soc_hdmi_out1_dram_port_counter>: 1 register on signal <soc_hdmi_out1_dram_port_counter>.
The following registers are absorbed into counter <soc_hdmi_out1_dram_port_cmd_buffer_consume>: 1 register on signal <soc_hdmi_out1_dram_port_cmd_buffer_consume>.
The following registers are absorbed into counter <soc_hdmi_out1_dram_port_cmd_buffer_produce>: 1 register on signal <soc_hdmi_out1_dram_port_cmd_buffer_produce>.
The following registers are absorbed into counter <soc_hdmi_out1_dram_port_cmd_buffer_level>: 1 register on signal <soc_hdmi_out1_dram_port_cmd_buffer_level>.
The following registers are absorbed into counter <soc_hdmi_out1_core_dmareader_rsv_level>: 1 register on signal <soc_hdmi_out1_core_dmareader_rsv_level>.
The following registers are absorbed into counter <soc_hdmi_out1_core_dmareader_fifo_consume>: 1 register on signal <soc_hdmi_out1_core_dmareader_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out1_core_dmareader_fifo_produce>: 1 register on signal <soc_hdmi_out1_core_dmareader_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out1_core_dmareader_fifo_level0>: 1 register on signal <soc_hdmi_out1_core_dmareader_fifo_level0>.
The following registers are absorbed into counter <soc_hdmi_out1_dram_port_rdata_converter_converter_mux>: 1 register on signal <soc_hdmi_out1_dram_port_rdata_converter_converter_mux>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_y_fifo_produce>: 1 register on signal <soc_hdmi_out1_resetinserter_y_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_y_fifo_level>: 1 register on signal <soc_hdmi_out1_resetinserter_y_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_y_fifo_consume>: 1 register on signal <soc_hdmi_out1_resetinserter_y_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cb_fifo_produce>: 1 register on signal <soc_hdmi_out1_resetinserter_cb_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cb_fifo_consume>: 1 register on signal <soc_hdmi_out1_resetinserter_cb_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cb_fifo_level>: 1 register on signal <soc_hdmi_out1_resetinserter_cb_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cr_fifo_consume>: 1 register on signal <soc_hdmi_out1_resetinserter_cr_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cr_fifo_produce>: 1 register on signal <soc_hdmi_out1_resetinserter_cr_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cr_fifo_level>: 1 register on signal <soc_hdmi_out1_resetinserter_cr_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out1_core_timinggenerator_hcounter>: 1 register on signal <soc_hdmi_out1_core_timinggenerator_hcounter>.
The following registers are absorbed into counter <soc_hdmi_out1_core_timinggenerator_vcounter>: 1 register on signal <soc_hdmi_out1_core_timinggenerator_vcounter>.
The following registers are absorbed into counter <soc_hdmi_out1_core_dmareader_offset>: 1 register on signal <soc_hdmi_out1_core_dmareader_offset>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0209_GND_1_o_add_6052_OUT_Madd1> :
 	<Madd__n27098> in block <top>, 	<Madd__n27099> in block <top>, 	<Madd__n27101_Madd> in block <top>, 	<Madd_n20828[1:0]> in block <top>, 	<Madd_BUS_0209_GND_1_o_add_6052_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0312_GND_1_o_add_6465_OUT_Madd1> :
 	<Madd__n27144> in block <top>, 	<Madd__n27145> in block <top>, 	<Madd__n27147_Madd> in block <top>, 	<Madd_n21116[1:0]> in block <top>, 	<Madd_BUS_0312_GND_1_o_add_6465_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0183_GND_1_o_add_5995_OUT_Madd1> :
 	<Madd__n27247> in block <top>, 	<Madd__n27248> in block <top>, 	<Madd__n27250_Madd> in block <top>, 	<Madd_n20750[1:0]> in block <top>, 	<Madd_BUS_0183_GND_1_o_add_5995_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0235_GND_1_o_add_6109_OUT_Madd1> :
 	<Madd__n27049> in block <top>, 	<Madd__n27050> in block <top>, 	<Madd__n27052_Madd> in block <top>, 	<Madd_n20906[1:0]> in block <top>, 	<Madd_BUS_0235_GND_1_o_add_6109_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0286_GND_1_o_add_6408_OUT_Madd1> :
 	<Madd__n27277> in block <top>, 	<Madd__n27278> in block <top>, 	<Madd__n27280_Madd> in block <top>, 	<Madd_n21038[1:0]> in block <top>, 	<Madd_BUS_0286_GND_1_o_add_6408_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0338_GND_1_o_add_6522_OUT_Madd1> :
 	<Madd__n27312> in block <top>, 	<Madd__n27313> in block <top>, 	<Madd__n27315_Madd> in block <top>, 	<Madd_n21194[1:0]> in block <top>, 	<Madd_BUS_0338_GND_1_o_add_6522_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0195_GND_1_o_add_6030_OUT_Madd1> :
 	<Madd__n27069> in block <top>, 	<Madd__n27070> in block <top>, 	<Madd__n27072_Madd> in block <top>, 	<Madd_n20786[1:0]> in block <top>, 	<Madd_BUS_0195_GND_1_o_add_6030_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0298_GND_1_o_add_6443_OUT_Madd1> :
 	<Madd__n27180> in block <top>, 	<Madd__n27181> in block <top>, 	<Madd__n27183_Madd> in block <top>, 	<Madd_n21074[1:0]> in block <top>, 	<Madd_BUS_0298_GND_1_o_add_6443_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0169_GND_1_o_add_5973_OUT_Madd1> :
 	<Madd__n27160> in block <top>, 	<Madd__n27161> in block <top>, 	<Madd__n27163_Madd> in block <top>, 	<Madd_n20708[1:0]> in block <top>, 	<Madd_BUS_0169_GND_1_o_add_5973_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0221_GND_1_o_add_6087_OUT_Madd1> :
 	<Madd__n27345> in block <top>, 	<Madd__n27346> in block <top>, 	<Madd__n27348_Madd> in block <top>, 	<Madd_n20864[1:0]> in block <top>, 	<Madd_BUS_0221_GND_1_o_add_6087_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0324_GND_1_o_add_6500_OUT_Madd1> :
 	<Madd__n27186> in block <top>, 	<Madd__n27187> in block <top>, 	<Madd__n27189_Madd> in block <top>, 	<Madd_n21152[1:0]> in block <top>, 	<Madd_BUS_0324_GND_1_o_add_6500_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0272_GND_1_o_add_6386_OUT_Madd1> :
 	<Madd__n27129> in block <top>, 	<Madd__n27130> in block <top>, 	<Madd__n27132_Madd> in block <top>, 	<Madd_n20996[1:0]> in block <top>, 	<Madd_BUS_0272_GND_1_o_add_6386_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0047_GND_1_o_add_4610_OUT_Madd1> :
 	<Madd__n27350> in block <top>, 	<Madd__n27351> in block <top>, 	<Madd__n27353_Madd> in block <top>, 	<Madd_n20410[1:0]> in block <top>, 	<Madd_BUS_0047_GND_1_o_add_4610_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0057_GND_1_o_add_4691_OUT_Madd1> :
 	<Madd__n27175> in block <top>, 	<Madd__n27176> in block <top>, 	<Madd__n27178_Madd> in block <top>, 	<Madd_n20437[1:0]> in block <top>, 	<Madd_BUS_0057_GND_1_o_add_4691_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0067_GND_1_o_add_4772_OUT_Madd1> :
 	<Madd__n27263> in block <top>, 	<Madd__n27264> in block <top>, 	<Madd__n27266_Madd> in block <top>, 	<Madd_n20464[1:0]> in block <top>, 	<Madd_BUS_0067_GND_1_o_add_4772_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0106_GND_1_o_add_5334_OUT_Madd1> :
 	<Madd__n27355> in block <top>, 	<Madd__n27356> in block <top>, 	<Madd__n27358_Madd> in block <top>, 	<Madd_n20560[1:0]> in block <top>, 	<Madd_BUS_0106_GND_1_o_add_5334_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0096_GND_1_o_add_5253_OUT_Madd1> :
 	<Madd__n27474> in block <top>, 	<Madd__n27475> in block <top>, 	<Madd__n27477_Madd> in block <top>, 	<Madd_n20533[1:0]> in block <top>, 	<Madd_BUS_0096_GND_1_o_add_5253_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0116_GND_1_o_add_5415_OUT_Madd1> :
 	<Madd__n27063> in block <top>, 	<Madd__n27064> in block <top>, 	<Madd__n27066_Madd> in block <top>, 	<Madd_n20587[1:0]> in block <top>, 	<Madd_BUS_0116_GND_1_o_add_5415_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5988_OUT1> :
 	<Madd_n20730> in block <top>, 	<Madd_n20733> in block <top>, 	<Madd_n20736> in block <top>, 	<Madd_n20739> in block <top>, 	<Madd_n20742> in block <top>, 	<Madd_n20745> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5988_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6045_OUT1> :
 	<Madd_n20808> in block <top>, 	<Madd_n20811> in block <top>, 	<Madd_n20814> in block <top>, 	<Madd_n20817> in block <top>, 	<Madd_n20820> in block <top>, 	<Madd_n20823> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6045_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6102_OUT1> :
 	<Madd_n20886> in block <top>, 	<Madd_n20889> in block <top>, 	<Madd_n20892> in block <top>, 	<Madd_n20895> in block <top>, 	<Madd_n20898> in block <top>, 	<Madd_n20901> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6102_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6401_OUT1> :
 	<Madd_n21018> in block <top>, 	<Madd_n21021> in block <top>, 	<Madd_n21024> in block <top>, 	<Madd_n21027> in block <top>, 	<Madd_n21030> in block <top>, 	<Madd_n21033> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6401_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6458_OUT1> :
 	<Madd_n21096> in block <top>, 	<Madd_n21099> in block <top>, 	<Madd_n21102> in block <top>, 	<Madd_n21105> in block <top>, 	<Madd_n21108> in block <top>, 	<Madd_n21111> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6458_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6515_OUT1> :
 	<Madd_n21174> in block <top>, 	<Madd_n21177> in block <top>, 	<Madd_n21180> in block <top>, 	<Madd_n21183> in block <top>, 	<Madd_n21186> in block <top>, 	<Madd_n21189> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6515_OUT> in block <top>.
	Multiplier <Mmult_soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4827_OUT> in block <top> and adder/subtractor <Madd_soc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_soc_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_4829_OUT> in block <top> are combined into a MAC<Maddsub_soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4827_OUT>.
	The following registers are also absorbed by the MAC: <soc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <soc_hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Multiplier <Mmult_soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5470_OUT> in block <top> and adder/subtractor <Madd_soc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_soc_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_5472_OUT> in block <top> are combined into a MAC<Maddsub_soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5470_OUT>.
	The following registers are also absorbed by the MAC: <soc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <soc_hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Found pipelined multiplier on signal <n17023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n17024>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n17331>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n17332>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_5923_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_5925_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_5922_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_5924_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_6336_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_6338_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_6335_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_6337_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4828_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5471_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Adder/Subtractor <Msub_soc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4880_OUT> in block <top> and  <Mmult_n17023> in block <top> are combined into a MULT with pre-adder <Mmult_n170231>.
	The following registers are also absorbed by the MULT with pre-adder: <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_soc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4881_OUT> in block <top> and  <Mmult_n17024> in block <top> are combined into a MULT with pre-adder <Mmult_n170241>.
	The following registers are also absorbed by the MULT with pre-adder: <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_soc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_5523_OUT> in block <top> and  <Mmult_n17331> in block <top> are combined into a MULT with pre-adder <Mmult_n173311>.
	The following registers are also absorbed by the MULT with pre-adder: <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_soc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_5524_OUT> in block <top> and  <Mmult_n17332> in block <top> are combined into a MULT with pre-adder <Mmult_n173321>.
	The following registers are also absorbed by the MULT with pre-adder: <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
INFO:Xst:3226 - The RAM <Mram_storage_18> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_19>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_in0_frame_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_in0_frame_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi_in0_frame_cur_word,soc_hdmi_in0_frame_fifo_sink_payload_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_hdmi_in0_frame_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <soc_hdmi_in0_frame_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_23> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_26>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_in1_frame_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_in1_frame_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi_in1_frame_cur_word,soc_hdmi_in1_frame_fifo_sink_payload_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_hdmi_in1_frame_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <soc_hdmi_in1_frame_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_4> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_writer_sink_sink_valid_soc_ethmac_writer_ongoing_AND_1133_o_0> | high     |
    |     addrA          | connected to signal <soc_ethmac_writer_memory1_adr> |          |
    |     diA            | connected to signal <soc_ethmac_writer_memory1_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <vns_comb_rhs_array_muxed48<8:0>> |          |
    |     doB            | connected to signal <soc_ethmac_sram1_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_writer_memory0_we> | high     |
    |     addrA          | connected to signal <soc_ethmac_writer_memory0_adr> |          |
    |     diA            | connected to signal <soc_ethmac_writer_memory0_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <vns_comb_rhs_array_muxed48<8:0>> |          |
    |     doB            | connected to signal <soc_ethmac_sram0_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_12> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_8>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <soc_ethmac_rx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_ethmac_rx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(soc_ethmac_rx_converter_converter_source_last,soc_ethmac_rx_converter_converter_source_first,soc_ethmac_rx_converter_converter_source_payload_data<39>,soc_ethmac_rx_converter_converter_source_payload_data<29>,soc_ethmac_rx_converter_converter_source_payload_data<19>,soc_ethmac_rx_converter_converter_source_payload_data<9>,soc_ethmac_rx_converter_converter_source_payload_data<38>,soc_ethmac_rx_converter_converter_source_payload_data<28>,soc_ethmac_rx_converter_converter_source_payload_data<18>,soc_ethmac_rx_converter_converter_source_payload_data<8>,soc_ethmac_rx_converter_converter_source_payload_data<37:30>,soc_ethmac_rx_converter_converter_source_payload_data<27:20>,soc_ethmac_rx_converter_converter_source_payload_data<17:10>,soc_ethmac_rx_converter_converter_source_payload_data<7:0>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_rx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <soc_ethmac_rx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_30> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_resetinserter_y_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_resetinserter_y_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_core_source_data_d<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out0_resetinserter_y_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out0_resetinserter_y_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_38> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_resetinserter_y_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_resetinserter_y_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_core_source_data_d<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out1_resetinserter_y_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out1_resetinserter_y_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_vns_sync_f_array_muxed0> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <vns_sync_f_array_muxed0> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_vns_sync_f_array_muxed3> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <vns_sync_f_array_muxed3> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_soc_ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_1545_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <soc_ethmac_preamble_inserter_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_29> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_19>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_core_dmareader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_core_dmareader_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_dram_port_litedramnativeport1_rdata_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     enB            | connected to signal <soc_hdmi_out0_core_dmareader_fifo_do_read> | high     |
    |     addrB          | connected to signal <soc_hdmi_out0_core_dmareader_fifo_consume> |          |
    |     doB            | connected to signal <memdat_19>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_37> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_25>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_core_dmareader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_core_dmareader_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_dram_port_litedramnativeport1_rdata_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     enB            | connected to signal <soc_hdmi_out1_core_dmareader_fifo_do_read> | high     |
    |     addrB          | connected to signal <soc_hdmi_out1_core_dmareader_fifo_consume> |          |
    |     doB            | connected to signal <memdat_25>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 128-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<15>        | connected to internal node          | high     |
    |     weA<14>        | connected to internal node          | high     |
    |     weA<13>        | connected to internal node          | high     |
    |     weA<12>        | connected to internal node          | high     |
    |     weA<11>        | connected to internal node          | high     |
    |     weA<10>        | connected to internal node          | high     |
    |     weA<9>         | connected to internal node          | high     |
    |     weA<8>         | connected to internal node          | high     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<10:2>> |          |
    |     diA            | connected to signal <soc_videosoc_data_port_dat_w> |          |
    |     doA            | connected to signal <soc_videosoc_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_25> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_dram_port_litedramnativeport0_cmd_payload_addr,"0")> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     addrB          | connected to signal <memadr_28>     |          |
    |     doB            | connected to signal <soc_hdmi_out0_dram_port_cmd_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_33> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_dram_port_litedramnativeport0_cmd_payload_addr,"0")> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     addrB          | connected to signal <memadr_34>     |          |
    |     doB            | connected to signal <soc_hdmi_out1_dram_port_cmd_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_34> will be implemented as a BLOCK RAM, absorbing the following register(s): <soc_hdmi_out1_dram_port_rdata_buffer_source_payload_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary<3:0>> |          |
    |     diA            | connected to signal <("00",soc_videosoc_sdram_interface_rdata)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     enB            | connected to signal <soc_hdmi_out1_dram_port_rdata_buffer_pipe_ce> | high     |
    |     addrB          | connected to signal <memadr_36>     |          |
    |     doB            | connected to signal <soc_hdmi_out1_dram_port_rdata_buffer_source_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_26> will be implemented as a BLOCK RAM, absorbing the following register(s): <soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary<3:0>> |          |
    |     diA            | connected to signal <("00",soc_videosoc_sdram_interface_rdata)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     enB            | connected to signal <soc_hdmi_out0_dram_port_rdata_buffer_pipe_ce> | high     |
    |     addrB          | connected to signal <memadr_30>     |          |
    |     doB            | connected to signal <soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_6>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_tx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_ethmac_tx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(soc_ethmac_reader_source_source_last,"00000",soc_ethmac_reader_source_source_payload_last_be,soc_ethmac_reader_source_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <eth_rx_clk>    | rise     |
    |     addrB          | connected to signal <soc_ethmac_tx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <soc_ethmac_tx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_28> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary<0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_core_initiator_csrstorage9_storage_full,soc_hdmi_out0_core_initiator_csrstorage8_storage_full,soc_hdmi_out0_core_initiator_csrstorage7_storage_full,soc_hdmi_out0_core_initiator_csrstorage6_storage_full,soc_hdmi_out0_core_initiator_csrstorage5_storage_full,soc_hdmi_out0_core_initiator_csrstorage4_storage_full,soc_hdmi_out0_core_initiator_csrstorage3_storage_full,soc_hdmi_out0_core_initiator_csrstorage2_storage_full,soc_hdmi_out0_core_initiator_csrstorage1_storage_full,soc_hdmi_out0_core_initiator_csrstorage0_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     addrB          | connected to signal <memadr_32>     |          |
    |     doB            | connected to signal <soc_hdmi_out0_core_initiator_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_36> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary<0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_core_initiator_csrstorage9_storage_full,soc_hdmi_out1_core_initiator_csrstorage8_storage_full,soc_hdmi_out1_core_initiator_csrstorage7_storage_full,soc_hdmi_out1_core_initiator_csrstorage6_storage_full,soc_hdmi_out1_core_initiator_csrstorage5_storage_full,soc_hdmi_out1_core_initiator_csrstorage4_storage_full,soc_hdmi_out1_core_initiator_csrstorage3_storage_full,soc_hdmi_out1_core_initiator_csrstorage2_storage_full,soc_hdmi_out1_core_initiator_csrstorage1_storage_full,soc_hdmi_out1_core_initiator_csrstorage0_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     addrB          | connected to signal <memadr_38>     |          |
    |     doB            | connected to signal <soc_hdmi_out1_core_initiator_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_edid_mem1>, combined with <Mram_edid_mem>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_14> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <vns_videosoc_sram0_we> | high     |
    |     addrA          | connected to signal <soc_videosoc_interface_adr> |          |
    |     diA            | connected to signal <soc_videosoc_interface_dat_w> |          |
    |     doA            | connected to signal <vns_videosoc_sram0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_hdmi_in0_edid_offset_counter> |          |
    |     doB            | connected to signal <soc_hdmi_in0_edid_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_edid_mem_11>, combined with <Mram_edid_mem_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_14> <memadr_20>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <vns_videosoc_sram1_we> | high     |
    |     addrA          | connected to signal <soc_videosoc_interface_adr> |          |
    |     diA            | connected to signal <soc_videosoc_interface_dat_w> |          |
    |     doA            | connected to signal <vns_videosoc_sram1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_hdmi_in1_edid_offset_counter> |          |
    |     doB            | connected to signal <soc_hdmi_in1_edid_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 9-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_2>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <soc_videosoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <soc_videosoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <soc_videosoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <soc_videosoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<12:0>> |          |
    |     diA            | connected to signal <vns_comb_rhs_array_muxed49> |          |
    |     doA            | connected to signal <soc_videosoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_suart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_suart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_videosoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_suart_tx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 24-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_videosoc_tag_port_we> | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<10:2>> |          |
    |     diA            | connected to signal <(soc_videosoc_tag_di_dirty,"0000",vns_comb_rhs_array_muxed48<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain01>, combined with <Mram_mem_grain0>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_39>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram0_we<0>> | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <vns_comb_rhs_array_muxed49<7:0>> |          |
    |     doA            | connected to signal <soc_ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain11>, combined with <Mram_mem_grain1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_39>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram0_we<1>> | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <vns_comb_rhs_array_muxed49<15:8>> |          |
    |     doA            | connected to signal <soc_ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain21>, combined with <Mram_mem_grain2>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_39>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram0_we<2>> | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <vns_comb_rhs_array_muxed49<23:16>> |          |
    |     doA            | connected to signal <soc_ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain31>, combined with <Mram_mem_grain3>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_39>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram0_we<3>> | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <vns_comb_rhs_array_muxed49<31:24>> |          |
    |     doA            | connected to signal <soc_ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain0_11>, combined with <Mram_mem_grain0_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_39>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram1_we<0>> | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <vns_comb_rhs_array_muxed49<7:0>> |          |
    |     doA            | connected to signal <soc_ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain1_11>, combined with <Mram_mem_grain1_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_39>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram1_we<1>> | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <vns_comb_rhs_array_muxed49<15:8>> |          |
    |     doA            | connected to signal <soc_ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain2_11>, combined with <Mram_mem_grain2_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_39>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram1_we<2>> | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <vns_comb_rhs_array_muxed49<23:16>> |          |
    |     doA            | connected to signal <soc_ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain3_11>, combined with <Mram_mem_grain3_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_39>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram1_we<3>> | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <vns_comb_rhs_array_muxed49<31:24>> |          |
    |     doA            | connected to signal <soc_ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <soc_videosoc_rom_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_suart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_suart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_suart_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_suart_rx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <soc_ethmac_crc32_checker_syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_ethmac_crc32_checker_syncfifo_produce> |          |
    |     diA            | connected to signal <(soc_ethmac_preamble_checker_source_last,"000",soc_ethphy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     addrB          | connected to signal <soc_ethmac_crc32_checker_syncfifo_consume> |          |
    |     doB            | connected to signal <soc_ethmac_crc32_checker_syncfifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_15> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in0_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in0_decoding0_output_de,soc_hdmi_in0_decoding0_output_c,soc_hdmi_in0_decoding0_output_d,soc_hdmi_in0_decoding0_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in0_chansync_syncbuffer0_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_16> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in0_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in0_decoding1_output_de,soc_hdmi_in0_decoding1_output_c,soc_hdmi_in0_decoding1_output_d,soc_hdmi_in0_decoding1_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in0_chansync_syncbuffer1_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_17> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in0_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in0_decoding2_output_de,soc_hdmi_in0_decoding2_output_c,soc_hdmi_in0_decoding2_output_d,soc_hdmi_in0_decoding2_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in0_chansync_syncbuffer2_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_20> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in1_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in1_decoding0_output_de,soc_hdmi_in1_decoding0_output_c,soc_hdmi_in1_decoding0_output_d,soc_hdmi_in1_decoding0_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in1_chansync_syncbuffer0_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_21> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in1_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in1_decoding1_output_de,soc_hdmi_in1_decoding1_output_c,soc_hdmi_in1_decoding1_output_d,soc_hdmi_in1_decoding1_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in1_chansync_syncbuffer1_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_22> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in1_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in1_decoding2_output_de,soc_hdmi_in1_decoding2_output_c,soc_hdmi_in1_decoding2_output_d,soc_hdmi_in1_decoding2_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in1_chansync_syncbuffer2_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed12,vns_comb_rhs_array_muxed13)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed15,vns_comb_rhs_array_muxed16)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed18,vns_comb_rhs_array_muxed19)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed21,vns_comb_rhs_array_muxed22)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed24,vns_comb_rhs_array_muxed25)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed27,vns_comb_rhs_array_muxed28)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed30,vns_comb_rhs_array_muxed31)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed33,vns_comb_rhs_array_muxed34)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_writer_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_ethmac_writer_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_ethmac_writer_counter,soc_ethmac_writer_slot)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     addrB          | connected to signal <soc_ethmac_writer_fifo_consume> |          |
    |     doB            | connected to signal <soc_ethmac_writer_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_reader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_ethmac_reader_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_ethmac_reader_length_storage_full,soc_ethmac_reader_slot_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     addrB          | connected to signal <soc_ethmac_reader_fifo_consume> |          |
    |     doB            | connected to signal <soc_ethmac_reader_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_19> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi_in0_dma_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_in0_dma_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_in0_frame_fifo_asyncfifo_dout<128:1>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     addrB          | connected to signal <soc_hdmi_in0_dma_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_in0_dma_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_24> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi_in1_dma_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_in1_dma_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_in1_frame_fifo_asyncfifo_dout<128:1>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     addrB          | connected to signal <soc_hdmi_in1_dma_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_in1_dma_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_27> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_dram_port_cmd_buffer_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_dram_port_cmd_buffer_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_dram_port_cmd_buffer_sink_valid,soc_hdmi_out0_dram_port_cmd_buffer_sink_valid,soc_hdmi_out0_dram_port_cmd_buffer_sink_valid,soc_hdmi_out0_dram_port_cmd_buffer_sink_valid,soc_hdmi_out0_dram_port_cmd_buffer_sink_valid,soc_hdmi_out0_dram_port_cmd_buffer_sink_valid,soc_hdmi_out0_dram_port_cmd_buffer_sink_valid,soc_hdmi_out0_dram_port_cmd_buffer_sink_valid)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out0_dram_port_cmd_buffer_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out0_dram_port_cmd_buffer_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_31> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_resetinserter_cb_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_resetinserter_cb_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_resetinserter_cb_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out0_resetinserter_cb_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_32> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_resetinserter_cr_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_resetinserter_cr_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_resetinserter_cr_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out0_resetinserter_cr_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_35> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_dram_port_cmd_buffer_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_dram_port_cmd_buffer_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_dram_port_cmd_buffer_sink_valid,soc_hdmi_out1_dram_port_cmd_buffer_sink_valid,soc_hdmi_out1_dram_port_cmd_buffer_sink_valid,soc_hdmi_out1_dram_port_cmd_buffer_sink_valid,soc_hdmi_out1_dram_port_cmd_buffer_sink_valid,soc_hdmi_out1_dram_port_cmd_buffer_sink_valid,soc_hdmi_out1_dram_port_cmd_buffer_sink_valid,soc_hdmi_out1_dram_port_cmd_buffer_sink_valid)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out1_dram_port_cmd_buffer_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out1_dram_port_cmd_buffer_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_39> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_resetinserter_cb_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_resetinserter_cb_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_resetinserter_cb_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out1_resetinserter_cb_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_40> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_resetinserter_cr_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_resetinserter_cr_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_resetinserter_cr_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out1_resetinserter_cr_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n17023 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n17024 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n17331 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n17332 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_5923_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_5925_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_5922_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_5924_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_6336_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_6338_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_6335_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_6337_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4828_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5471_OUT by adding 1 register level(s).
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <soc_videosoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_dma_slot_array_slot0_address_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_dma_slot_array_slot0_address_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_dma_slot_array_slot1_address_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_dma_slot_array_slot1_address_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 67
 1024x32-bit dual-port block RAM                       : 2
 16x10-bit dual-port distributed RAM                   : 2
 16x130-bit dual-port block RAM                        : 2
 16x130-bit dual-port distributed RAM                  : 2
 256x21-bit dual-port block RAM                        : 2
 256x8-bit dual-port block RAM                         : 2
 2x14-bit dual-port distributed RAM                    : 1
 2x162-bit dual-port distributed RAM                   : 2
 2x35-bit dual-port distributed RAM                    : 1
 32x32-bit dual-port distributed RAM                   : 2
 382x32-bit dual-port block RAM                        : 2
 382x8-bit dual-port block RAM                         : 8
 4096x18-bit dual-port block RAM                       : 2
 4x10-bit dual-port distributed RAM                    : 8
 4x10-bit single-port distributed Read Only RAM        : 2
 4x27-bit dual-port distributed RAM                    : 2
 512x128-bit single-port block RAM                     : 1
 512x131-bit dual-port block RAM                       : 2
 512x24-bit single-port block RAM                      : 1
 5x12-bit dual-port distributed RAM                    : 1
 64x42-bit dual-port block RAM                         : 2
 8192x32-bit single-port block RAM                     : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x21-bit dual-port distributed RAM                    : 6
 8x24-bit dual-port distributed RAM                    : 8
 8x8-bit single-port distributed Read Only RAM         : 1
 9x8-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 6
 9x12-to-21-bit Mult with pre-adder                    : 4
 9x7-to-18-bit MAC                                     : 2
# Multipliers                                          : 11
 32x32-bit registered multiplier                       : 1
 9x5-bit registered multiplier                         : 4
 9x6-bit registered multiplier                         : 2
 9x8-bit registered multiplier                         : 4
# Adders/Subtractors                                   : 106
 10-bit adder                                          : 4
 11-bit adder                                          : 5
 12-bit adder                                          : 12
 2-bit adder                                           : 8
 2-bit adder carry in                                  : 1
 25-bit adder                                          : 7
 27-bit adder                                          : 2
 27-bit subtractor                                     : 2
 3-bit adder                                           : 4
 30-bit adder                                          : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 4
 5-bit adder                                           : 4
 6-bit adder                                           : 3
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 14
 7-bit adder                                           : 6
 8-bit adder                                           : 1
 9-bit adder                                           : 4
 9-bit subtractor                                      : 10
# Adder Trees                                          : 24
 4-bit / 6-inputs adder tree                           : 18
 4-bit / 8-inputs adder tree                           : 6
# Counters                                             : 212
 1-bit up counter                                      : 8
 10-bit up counter                                     : 4
 11-bit down counter                                   : 1
 11-bit up counter                                     : 4
 12-bit up counter                                     : 8
 13-bit updown counter                                 : 4
 16-bit up counter                                     : 1
 2-bit down counter                                    : 16
 2-bit up counter                                      : 24
 2-bit updown counter                                  : 2
 20-bit down counter                                   : 1
 24-bit down counter                                   : 2
 24-bit up counter                                     : 10
 26-bit down counter                                   : 1
 27-bit up counter                                     : 2
 3-bit down counter                                    : 9
 3-bit up counter                                      : 47
 3-bit updown counter                                  : 9
 32-bit up counter                                     : 8
 4-bit down counter                                    : 3
 4-bit up counter                                      : 12
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit up counter                                      : 4
 5-bit updown counter                                  : 4
 6-bit down counter                                    : 1
 6-bit up counter                                      : 2
 7-bit up counter                                      : 5
 8-bit down counter                                    : 2
 8-bit up counter                                      : 2
 8-bit updown counter                                  : 6
 9-bit down counter                                    : 1
# Accumulators                                         : 10
 2-bit down loadable accumulator                       : 1
 32-bit up loadable accumulator                        : 3
 6-bit up accumulator                                  : 6
# Registers                                            : 7980
 Flip-Flops                                            : 7980
# Comparators                                          : 168
 1-bit comparator equal                                : 39
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 2
 11-bit comparator greater                             : 6
 12-bit comparator equal                               : 12
 12-bit comparator greater                             : 20
 12-bit comparator not equal                           : 4
 14-bit comparator equal                               : 8
 14-bit comparator not equal                           : 8
 16-bit comparator greater                             : 1
 2-bit comparator equal                                : 2
 21-bit comparator equal                               : 2
 23-bit comparator equal                               : 1
 27-bit comparator equal                               : 2
 3-bit comparator equal                                : 2
 3-bit comparator not equal                            : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 5-bit comparator not equal                            : 4
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 2842
 1-bit 2-to-1 multiplexer                              : 2302
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 31-to-1 multiplexer                             : 8
 1-bit 4-to-1 multiplexer                              : 85
 1-bit 53-to-1 multiplexer                             : 8
 1-bit 63-to-1 multiplexer                             : 8
 1-bit 8-to-1 multiplexer                              : 16
 10-bit 2-to-1 multiplexer                             : 7
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 128-bit 2-to-1 multiplexer                            : 2
 14-bit 2-to-1 multiplexer                             : 8
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 8-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 24
 21-bit 2-to-1 multiplexer                             : 8
 21-bit 4-to-1 multiplexer                             : 8
 24-bit 2-to-1 multiplexer                             : 7
 3-bit 2-to-1 multiplexer                              : 7
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 50
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 58
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 13
 6-bit 2-to-1 multiplexer                              : 32
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 143
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 5
 8-bit 41-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 7
 20-bit shifter logical right                          : 6
 64-bit shifter logical right                          : 1
# FSMs                                                 : 35
# Xors                                                 : 346
 1-bit xor2                                            : 200
 1-bit xor3                                            : 115
 1-bit xor4                                            : 7
 10-bit xor2                                           : 4
 2-bit xor2                                            : 6
 3-bit xor2                                            : 4
 5-bit xor2                                            : 4
 6-bit xor2                                            : 2
 7-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_sdram_cmd_payload_a_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ethmac_rx_converter_converter_source_first> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <soc_rddata_valid_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_rddata_valid_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_videosoc_interface_adr_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_videosoc_adr_offset_r_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_videosoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_videosoc_adr_offset_r_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <soc_dfi_dfi_p0_rddata_valid> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_dfi_dfi_p1_rddata_valid> 
WARNING:Xst:1710 - FF/Latch <data_bus_error_seen> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_bus_error_exception_m> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus_error_f> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_error_d> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <vns_liteethmaccrc32checker_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_28> on signal <vns_edid0_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_30> on signal <vns_edid1_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <vns_opsisi2c_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <vns_multiplexer_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 010   | 010
 011   | 011
 101   | 101
 110   | 110
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_25> on signal <vns_litedramwishbone2native_state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 11    | 0100
 10    | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_27> on signal <vns_liteethmacsramreader_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <vns_refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
INFO:Xst:2146 - In block <top>, Counter <soc_hdmi_in0_chansync_syncbuffer0_produce> <soc_hdmi_in0_chansync_syncbuffer1_produce> <soc_hdmi_in0_chansync_syncbuffer2_produce> are equivalent, XST will keep only <soc_hdmi_in0_chansync_syncbuffer0_produce>.
INFO:Xst:2146 - In block <top>, Counter <soc_hdmi_in1_chansync_syncbuffer0_produce> <soc_hdmi_in1_chansync_syncbuffer2_produce> <soc_hdmi_in1_chansync_syncbuffer1_produce> are equivalent, XST will keep only <soc_hdmi_in1_chansync_syncbuffer0_produce>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_26> on signal <vns_liteethmacsramwriter_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_29> on signal <vns_dma0_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_31> on signal <vns_dma1_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <vns_roundrobin2_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <vns_roundrobin0_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <vns_roundrobin1_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_21> on signal <vns_roundrobin5_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <vns_roundrobin3_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_20> on signal <vns_roundrobin4_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_24> on signal <vns_cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_22> on signal <vns_roundrobin6_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_23> on signal <vns_roundrobin7_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <vns_liteethmaccrc32inserter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <vns_liteethmacpreambleinserter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <vns_bankmachine0_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <vns_bankmachine1_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <vns_bankmachine2_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <vns_bankmachine3_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <vns_bankmachine6_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <vns_bankmachine4_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <vns_bankmachine5_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <vns_bankmachine7_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <soc_videosoc_sdram_choose_cmd_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <soc_videosoc_sdram_choose_req_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_32> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_33> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_34> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding0_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding1_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding2_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding0_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding1_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding2_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1012> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1011> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_118> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_119> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1413> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1414> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2897> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28162> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28160> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3697> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36160> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36162> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_19129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_19130> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_24129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_24130> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1334> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1335> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_378> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_377> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_267> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_268> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_623> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_624> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_723> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_724> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_824> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_823> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_923> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_924> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_152> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_151> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_155> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_153> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_154> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_156> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1510> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_164> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_162> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_163> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_165> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_166> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_169> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_167> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_168> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1610> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1619> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_171> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1620> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_174> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_172> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_173> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_175> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_176> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_179> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_177> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_178> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1719> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1720> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_203> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_201> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_202> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_204> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_205> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_208> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_206> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_207> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_209> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_213> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_211> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_212> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_214> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_215> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_218> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_216> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_217> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_219> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2119> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2120> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_221> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_222> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_224> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_225> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_228> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_226> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_227> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_229> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2219> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2220> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_279> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_329> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_309> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_319> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3910> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_399> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3510> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_359> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3810> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_389> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_4010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_409> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2526> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2527> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3326> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3327> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_295> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_375> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memop_pc_w_2> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_3> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_4> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_5> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_6> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_7> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_8> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_9> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_10> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_11> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_12> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_13> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_14> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_15> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_16> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_17> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_18> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_19> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_20> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_21> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_22> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_23> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_24> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_25> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_26> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_27> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_28> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_29> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_30> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_31> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddram_a_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_record1_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_record0_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_videosoc_interface13_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_videosoc_interface13_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_videosoc_interface13_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_videosoc_interface13_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_videosoc_interface2_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_videosoc_interface2_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_videosoc_interface2_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_videosoc_interface2_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_videosoc_interface2_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_videosoc_interface3_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_videosoc_interface3_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_videosoc_interface3_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_videosoc_interface3_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_videosoc_interface3_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_videosoc_interface3_bank_bus_dat_r_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ethmac_reader_counter_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ethmac_reader_counter_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_tx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_tx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_rx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_rx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1519> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2019> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_q_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_q_binary_5> 
INFO:Xst:2261 - The FF/Latch <soc_half_rate_phy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <soc_half_rate_phy_record2_wrdata_mask_1> <soc_half_rate_phy_record2_wrdata_mask_2> <soc_half_rate_phy_record2_wrdata_mask_3> <soc_half_rate_phy_record3_wrdata_mask_0> <soc_half_rate_phy_record3_wrdata_mask_1> <soc_half_rate_phy_record3_wrdata_mask_2> <soc_half_rate_phy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_dram_port_cmd_fifo_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_dram_port_cmd_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_dram_port_cmd_fifo_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_dram_port_cmd_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_q_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_q_binary_5> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_36_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_38_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_32_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_30_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary_1> 

Optimizing unit <rgmii_if> ...

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rgmii_if/duplex_status> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/clock_speed_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/clock_speed_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/link_status> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
INFO:Xst:2399 - RAMs <Mram_storage_273>, <Mram_storage_271> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_273>, <Mram_storage_272> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_273>, <Mram_storage_276> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_273>, <Mram_storage_274> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_273>, <Mram_storage_275> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_273>, <Mram_storage_277> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_273>, <Mram_storage_278> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_352> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_355> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_353> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_354> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_356> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_357> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_358> are equivalent, second RAM is removed
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_sdram_tfawcon_ready> has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_videosoc_sdram_tfawcon_window_0> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_videosoc_sdram_tfawcon_window_1> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_videosoc_sdram_tfawcon_window_2> is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_resetinserter_y_fifo_produce_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_resetinserter_cr_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_frame_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_frame_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_0> <soc_hdmi_in1_wer2_period_counter_0> <soc_hdmi_in1_chansync_syncbuffer0_produce_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_1> <soc_hdmi_in1_wer2_period_counter_1> <soc_hdmi_in1_chansync_syncbuffer0_produce_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_2> <soc_hdmi_in1_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_3> <soc_hdmi_in1_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_4> <soc_hdmi_in1_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_frame_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_frame_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_10> <soc_hdmi_in0_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_5> <soc_hdmi_in1_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_11> <soc_hdmi_in0_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_6> <soc_hdmi_in1_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_12> <soc_hdmi_in0_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_resetinserter_parity_in> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_resetinserter_y_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_7> <soc_hdmi_in1_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_13> <soc_hdmi_in0_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_8> <soc_hdmi_in1_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_14> <soc_hdmi_in0_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_9> <soc_hdmi_in1_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_15> <soc_hdmi_in0_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_20> <soc_hdmi_in0_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_16> <soc_hdmi_in0_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_21> <soc_hdmi_in0_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_17> <soc_hdmi_in0_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_22> <soc_hdmi_in0_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_18> <soc_hdmi_in0_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_23> <soc_hdmi_in0_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_19> <soc_hdmi_in0_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_resetinserter_y_fifo_produce_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_resetinserter_cr_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_rx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_rx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_wer_counter_r_updated> <soc_hdmi_in1_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_toggle_i> <soc_hdmi_in1_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_resetinserter_cb_fifo_consume_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_resetinserter_cr_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_done> <soc_hdmi_in0_wer2_period_done> <soc_hdmi_in0_chansync_syncbuffer0_produce_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_frame_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_frame_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_resetinserter_parity_out> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_resetinserter_y_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_rx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_rx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_tx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_tx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_edid_samp_count_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_edid_samp_count_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_10> <soc_hdmi_in1_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_11> <soc_hdmi_in1_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_12> <soc_hdmi_in1_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_13> <soc_hdmi_in1_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_resetinserter_y_fifo_consume_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_out1_resetinserter_cb_fifo_consume_0> <soc_hdmi_out1_resetinserter_cr_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_14> <soc_hdmi_in1_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_15> <soc_hdmi_in1_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_20> <soc_hdmi_in1_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_done> <soc_hdmi_in1_wer2_period_done> <soc_hdmi_in1_chansync_syncbuffer0_produce_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_21> <soc_hdmi_in1_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_16> <soc_hdmi_in1_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_17> <soc_hdmi_in1_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_22> <soc_hdmi_in1_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_18> <soc_hdmi_in1_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_23> <soc_hdmi_in1_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_19> <soc_hdmi_in1_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_g_11> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_toggle_i> <soc_hdmi_in0_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <soc_spiflash_clk> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <soc_opsis_i2c_samp_count_0> <soc_videosoc_sdram_bandwidth_counter_0> <soc_hdmi_in0_edid_samp_count_0> <soc_hdmi_in1_edid_samp_count_0> <soc_spiflash_i1_1> 
INFO:Xst:2261 - The FF/Latch <memadr_36_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <memadr_36_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <memadr_36_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <soc_opsis_i2c_samp_carry> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <soc_videosoc_sdram_bandwidth_period> <soc_hdmi_in0_edid_samp_carry> <soc_hdmi_in1_edid_samp_carry> <soc_spiflash_i1_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_wer_counter_r_updated> <soc_hdmi_in0_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_resetinserter_y_fifo_consume_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_out0_resetinserter_cb_fifo_consume_0> <soc_hdmi_out0_resetinserter_cr_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_tx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_tx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_resetinserter_parity_in> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_resetinserter_y_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_0> <soc_hdmi_in0_wer2_period_counter_0> <soc_hdmi_in0_chansync_syncbuffer0_produce_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_1> <soc_hdmi_in0_wer2_period_counter_1> <soc_hdmi_in0_chansync_syncbuffer0_produce_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_2> <soc_hdmi_in0_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_3> <soc_hdmi_in0_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_4> <soc_hdmi_in0_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_5> <soc_hdmi_in0_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_g_11> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_6> <soc_hdmi_in0_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_7> <soc_hdmi_in0_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_8> <soc_hdmi_in0_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_9> <soc_hdmi_in0_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_23> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_24> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_24> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_25> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_25> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_30> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_30> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_26> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_26> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_31> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_31> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_27> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_27> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_28> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_28> 
INFO:Xst:2261 - The FF/Latch <memadr_30_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_29> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_29> 
INFO:Xst:2261 - The FF/Latch <memadr_30_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <soc_videosoc_sdram_bandwidth_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_edid_samp_count_2> <soc_hdmi_in1_edid_samp_count_2> 
INFO:Xst:2261 - The FF/Latch <memadr_30_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <soc_videosoc_sdram_bandwidth_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_edid_samp_count_3> <soc_hdmi_in1_edid_samp_count_3> 
INFO:Xst:2261 - The FF/Latch <soc_videosoc_sdram_bandwidth_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_edid_samp_count_4> <soc_hdmi_in1_edid_samp_count_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_frame_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_frame_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_resetinserter_parity_out> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_resetinserter_y_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_resetinserter_cb_fifo_consume_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_resetinserter_cr_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <soc_opsis_i2c_samp_count_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_videosoc_sdram_bandwidth_counter_1> <soc_hdmi_in0_edid_samp_count_1> <soc_hdmi_in1_edid_samp_count_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 
INFO:Xst:3203 - The FF/Latch <soc_spiflash_clk> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <soc_videosoc_sdram_timer_count_1> 
INFO:Xst:3203 - The FF/Latch <soc_opsis_i2c_samp_carry> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <soc_videosoc_sdram_timer_count_0> 
INFO:Xst:3203 - The FF/Latch <soc_opsis_i2c_samp_count_1> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <soc_videosoc_sdram_timer_count_2> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <vns_xilinxmultiregimpl26_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <vns_xilinxmultiregimpl39_regs0> <vns_xilinxmultiregimpl52_regs0> 
INFO:Xst:2261 - The FF/Latch <vns_xilinxmultiregimpl77_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <vns_xilinxmultiregimpl90_regs0> <vns_xilinxmultiregimpl103_regs0> 
INFO:Xst:2261 - The FF/Latch <vns_xilinxmultiregimpl77_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <vns_xilinxmultiregimpl90_regs1> <vns_xilinxmultiregimpl103_regs1> 
INFO:Xst:2261 - The FF/Latch <vns_xilinxmultiregimpl26_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <vns_xilinxmultiregimpl39_regs1> <vns_xilinxmultiregimpl52_regs1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_toggle_o_r> <soc_hdmi_in1_wer2_toggle_o_r> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_toggle_o_r> <soc_hdmi_in0_wer2_toggle_o_r> 
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 70.
Forward register balancing over carry chain Mcount_soc_hdmi_out0_core_timinggenerator_hcounter_cy<0>
Forward register balancing over carry chain Mcount_soc_hdmi_out1_core_timinggenerator_hcounter_cy<0>
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_driver_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_driver_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_driver_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_m> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_m_BRB0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_driver_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_driver_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_driver_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2260 - The FF/Latch <FDPE_12> in Unit <top> is equivalent to the following FF/Latch : <FDPE_10> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) Mmux_vns_videosoc_interface14_bank_bus_adr[4]_GND_1_o_wide_mux_7653_OUT251_FRB soc_videosoc_interface_adr_4 has(ve) been forward balanced into : _n29804<6>11_FRB.
	Register(s) _n2978811_FRB soc_videosoc_interface_adr_2 soc_videosoc_interface_adr_3 soc_videosoc_interface_adr_5 has(ve) been forward balanced into : _n34714<5>1_FRB.
	Register(s) _n29793<6>11_FRB soc_videosoc_interface_adr_3 soc_videosoc_interface_adr_2 has(ve) been forward balanced into : _n29985<6>11_FRB.
	Register(s) soc_videosoc_interface_adr_0 soc_videosoc_interface_adr_1 soc_videosoc_interface_adr_4 has(ve) been forward balanced into : _n29793<6>11_FRB.
	Register(s) soc_videosoc_interface_adr_1 soc_videosoc_interface_adr_2 soc_videosoc_interface_adr_0 has(ve) been forward balanced into : Mmux_vns_videosoc_interface14_bank_bus_adr[4]_GND_1_o_wide_mux_7653_OUT251_FRB.
	Register(s) soc_videosoc_interface_adr_13 soc_videosoc_interface_adr_10 soc_videosoc_interface_adr_11 soc_videosoc_interface_adr_9 soc_videosoc_interface_adr_12 has(ve) been forward balanced into : vns_videosoc_csrbank12_sel<13>1_FRB.
	Register(s) soc_videosoc_interface_adr_2 soc_videosoc_interface_adr_1 soc_videosoc_interface_adr_0 soc_videosoc_interface_adr_3 soc_videosoc_interface_adr_5 has(ve) been forward balanced into : _n29741<6>11_FRB.
	Register(s) soc_videosoc_interface_adr_3 soc_videosoc_interface_adr_2 soc_videosoc_interface_adr_1 has(ve) been forward balanced into : _n34705<5>11_FRB.
	Register(s) ddram_cas_n has(ve) been backward balanced into : ddram_cas_n_BRB2 ddram_cas_n_BRB4 ddram_cas_n_BRB5 .
	Register(s) ddram_ras_n has(ve) been backward balanced into : ddram_ras_n_BRB0 ddram_ras_n_BRB2 ddram_ras_n_BRB3 ddram_ras_n_BRB4 ddram_ras_n_BRB5 ddram_ras_n_BRB6 ddram_ras_n_BRB7.
	Register(s) ddram_we_n has(ve) been backward balanced into : ddram_we_n_BRB2 ddram_we_n_BRB4 ddram_we_n_BRB5 .
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 .
	Register(s) soc_ethmac_crc32_inserter_reg_12 has(ve) been backward balanced into : soc_ethmac_crc32_inserter_reg_12_BRB0 soc_ethmac_crc32_inserter_reg_12_BRB1 soc_ethmac_crc32_inserter_reg_12_BRB2 soc_ethmac_crc32_inserter_reg_12_BRB3 soc_ethmac_crc32_inserter_reg_12_BRB4 soc_ethmac_crc32_inserter_reg_12_BRB5.
	Register(s) soc_half_rate_phy_drive_dq_n1 has(ve) been backward balanced into : soc_half_rate_phy_drive_dq_n1_BRB0.
	Register(s) soc_half_rate_phy_rddata_sr_1 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_1_BRB0 soc_half_rate_phy_rddata_sr_1_BRB1 soc_half_rate_phy_rddata_sr_1_BRB2 soc_half_rate_phy_rddata_sr_1_BRB3 soc_half_rate_phy_rddata_sr_1_BRB4 soc_half_rate_phy_rddata_sr_1_BRB5.
	Register(s) soc_half_rate_phy_rddata_sr_2 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_2_BRB0 soc_half_rate_phy_rddata_sr_2_BRB1 soc_half_rate_phy_rddata_sr_2_BRB2 soc_half_rate_phy_rddata_sr_2_BRB3 soc_half_rate_phy_rddata_sr_2_BRB5 soc_half_rate_phy_rddata_sr_2_BRB6 soc_half_rate_phy_rddata_sr_2_BRB7 soc_half_rate_phy_rddata_sr_2_BRB8 soc_half_rate_phy_rddata_sr_2_BRB9 soc_half_rate_phy_rddata_sr_2_BRB10 soc_half_rate_phy_rddata_sr_2_BRB11 soc_half_rate_phy_rddata_sr_2_BRB12 soc_half_rate_phy_rddata_sr_2_BRB13 soc_half_rate_phy_rddata_sr_2_BRB14.
	Register(s) soc_half_rate_phy_rddata_sr_3 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_3_BRB0 soc_half_rate_phy_rddata_sr_3_BRB1 soc_half_rate_phy_rddata_sr_3_BRB2 soc_half_rate_phy_rddata_sr_3_BRB3 soc_half_rate_phy_rddata_sr_3_BRB4 soc_half_rate_phy_rddata_sr_3_BRB5 soc_half_rate_phy_rddata_sr_3_BRB6 soc_half_rate_phy_rddata_sr_3_BRB7 soc_half_rate_phy_rddata_sr_3_BRB8 soc_half_rate_phy_rddata_sr_3_BRB9 soc_half_rate_phy_rddata_sr_3_BRB10 soc_half_rate_phy_rddata_sr_3_BRB12 soc_half_rate_phy_rddata_sr_3_BRB13 soc_half_rate_phy_rddata_sr_3_BRB14 soc_half_rate_phy_rddata_sr_3_BRB15 soc_half_rate_phy_rddata_sr_3_BRB16.
	Register(s) soc_half_rate_phy_rddata_sr_4 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_4_BRB0 soc_half_rate_phy_rddata_sr_4_BRB1 soc_half_rate_phy_rddata_sr_4_BRB2 soc_half_rate_phy_rddata_sr_4_BRB3 soc_half_rate_phy_rddata_sr_4_BRB4 soc_half_rate_phy_rddata_sr_4_BRB5 soc_half_rate_phy_rddata_sr_4_BRB6 soc_half_rate_phy_rddata_sr_4_BRB7 soc_half_rate_phy_rddata_sr_4_BRB8 soc_half_rate_phy_rddata_sr_4_BRB9 soc_half_rate_phy_rddata_sr_4_BRB10 soc_half_rate_phy_rddata_sr_4_BRB12 soc_half_rate_phy_rddata_sr_4_BRB13 soc_half_rate_phy_rddata_sr_4_BRB14 soc_half_rate_phy_rddata_sr_4_BRB15 soc_half_rate_phy_rddata_sr_4_BRB16.
	Register(s) soc_half_rate_phy_rddata_sr_5 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_5_BRB0 soc_half_rate_phy_rddata_sr_5_BRB1 soc_half_rate_phy_rddata_sr_5_BRB2 soc_half_rate_phy_rddata_sr_5_BRB3 soc_half_rate_phy_rddata_sr_5_BRB4 soc_half_rate_phy_rddata_sr_5_BRB5 soc_half_rate_phy_rddata_sr_5_BRB6 soc_half_rate_phy_rddata_sr_5_BRB7 soc_half_rate_phy_rddata_sr_5_BRB8 soc_half_rate_phy_rddata_sr_5_BRB9 soc_half_rate_phy_rddata_sr_5_BRB10 soc_half_rate_phy_rddata_sr_5_BRB12 soc_half_rate_phy_rddata_sr_5_BRB13 soc_half_rate_phy_rddata_sr_5_BRB14 soc_half_rate_phy_rddata_sr_5_BRB15 soc_half_rate_phy_rddata_sr_5_BRB16.
	Register(s) soc_half_rate_phy_record0_cas_n has(ve) been backward balanced into : soc_half_rate_phy_record0_cas_n_BRB0 soc_half_rate_phy_record0_cas_n_BRB1 soc_half_rate_phy_record0_cas_n_BRB2 soc_half_rate_phy_record0_cas_n_BRB5 soc_half_rate_phy_record0_cas_n_BRB6 soc_half_rate_phy_record0_cas_n_BRB7 soc_half_rate_phy_record0_cas_n_BRB8 soc_half_rate_phy_record0_cas_n_BRB9 soc_half_rate_phy_record0_cas_n_BRB10 soc_half_rate_phy_record0_cas_n_BRB11.
	Register(s) soc_half_rate_phy_record0_cke has(ve) been backward balanced into : soc_half_rate_phy_record0_cke_BRB0 soc_half_rate_phy_record0_cke_BRB1.
	Register(s) soc_half_rate_phy_record0_odt has(ve) been backward balanced into : soc_half_rate_phy_record0_odt_BRB0 .
	Register(s) soc_half_rate_phy_record0_ras_n has(ve) been backward balanced into : soc_half_rate_phy_record0_ras_n_BRB1 soc_half_rate_phy_record0_ras_n_BRB2 soc_half_rate_phy_record0_ras_n_BRB4.
	Register(s) soc_half_rate_phy_record0_reset_n has(ve) been backward balanced into : soc_half_rate_phy_record0_reset_n_BRB0 .
	Register(s) soc_half_rate_phy_record0_we_n has(ve) been backward balanced into : soc_half_rate_phy_record0_we_n_BRB1 soc_half_rate_phy_record0_we_n_BRB2 soc_half_rate_phy_record0_we_n_BRB4.
	Register(s) soc_half_rate_phy_record1_cas_n has(ve) been backward balanced into : soc_half_rate_phy_record1_cas_n_BRB2 soc_half_rate_phy_record1_cas_n_BRB3 .
	Register(s) soc_half_rate_phy_record1_ras_n has(ve) been backward balanced into : soc_half_rate_phy_record1_ras_n_BRB1 soc_half_rate_phy_record1_ras_n_BRB2 soc_half_rate_phy_record1_ras_n_BRB3 soc_half_rate_phy_record1_ras_n_BRB4.
	Register(s) soc_half_rate_phy_record1_we_n has(ve) been backward balanced into : soc_half_rate_phy_record1_we_n_BRB2 soc_half_rate_phy_record1_we_n_BRB3 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB0 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB1 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB1 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB1 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB1 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB1 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB2 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB3 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB5 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB6 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB7 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB10.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_1_BRB1 .
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_2_BRB1 .
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_3_BRB1 .
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB2.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_5_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_6_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_7_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_8_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_9_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB0 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB1 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB1 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB1 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB1 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB1 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB2 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB3 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB5 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB6 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB7 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB10.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_1_BRB1 .
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_2_BRB1 .
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_3_BRB1 .
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB2.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_5_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_6_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_7_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_8_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_9_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB0 soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB2 soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB3 soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB0 soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB2 soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB3 soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB0 soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB2 soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB3 soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB0 soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB2 soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB3 soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB0 soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB2 soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB3 soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB0 soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB2 soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB3 soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) vns_new_master_rdata_valid0 has(ve) been backward balanced into : vns_new_master_rdata_valid0_BRB0 vns_new_master_rdata_valid0_BRB1 vns_new_master_rdata_valid0_BRB2 vns_new_master_rdata_valid0_BRB3 vns_new_master_rdata_valid0_BRB4 vns_new_master_rdata_valid0_BRB5 vns_new_master_rdata_valid0_BRB6 vns_new_master_rdata_valid0_BRB7 vns_new_master_rdata_valid0_BRB8 vns_new_master_rdata_valid0_BRB9 vns_new_master_rdata_valid0_BRB10 vns_new_master_rdata_valid0_BRB11 vns_new_master_rdata_valid0_BRB12 vns_new_master_rdata_valid0_BRB13 vns_new_master_rdata_valid0_BRB14 vns_new_master_rdata_valid0_BRB15 vns_new_master_rdata_valid0_BRB16 vns_new_master_rdata_valid0_BRB17 vns_new_master_rdata_valid0_BRB19 vns_new_master_rdata_valid0_BRB20 vns_new_master_rdata_valid0_BRB21 vns_new_master_rdata_valid0_BRB22 vns_new_master_rdata_valid0_BRB23 vns_new_master_rdata_valid0_BRB24 vns_new_master_rdata_valid0_BRB25 vns_new_master_rdata_valid0_BRB26 vns_new_master_rdata_valid0_BRB27 vns_new_master_rdata_valid0_BRB28
vns_new_master_rdata_valid0_BRB29 vns_new_master_rdata_valid0_BRB30.
	Register(s) vns_new_master_rdata_valid1 has(ve) been backward balanced into : vns_new_master_rdata_valid1_BRB0 vns_new_master_rdata_valid1_BRB1 vns_new_master_rdata_valid1_BRB2 vns_new_master_rdata_valid1_BRB3 vns_new_master_rdata_valid1_BRB4 vns_new_master_rdata_valid1_BRB5 vns_new_master_rdata_valid1_BRB6 vns_new_master_rdata_valid1_BRB7 vns_new_master_rdata_valid1_BRB8 vns_new_master_rdata_valid1_BRB9 vns_new_master_rdata_valid1_BRB10 vns_new_master_rdata_valid1_BRB11 vns_new_master_rdata_valid1_BRB12 vns_new_master_rdata_valid1_BRB13 vns_new_master_rdata_valid1_BRB14 vns_new_master_rdata_valid1_BRB15 vns_new_master_rdata_valid1_BRB16 vns_new_master_rdata_valid1_BRB17 vns_new_master_rdata_valid1_BRB18 vns_new_master_rdata_valid1_BRB19 vns_new_master_rdata_valid1_BRB21 vns_new_master_rdata_valid1_BRB22 vns_new_master_rdata_valid1_BRB23 vns_new_master_rdata_valid1_BRB24 vns_new_master_rdata_valid1_BRB25 vns_new_master_rdata_valid1_BRB26 vns_new_master_rdata_valid1_BRB27 vns_new_master_rdata_valid1_BRB28
vns_new_master_rdata_valid1_BRB29 vns_new_master_rdata_valid1_BRB30 vns_new_master_rdata_valid1_BRB31 vns_new_master_rdata_valid1_BRB32.
	Register(s) vns_new_master_rdata_valid15 has(ve) been backward balanced into : vns_new_master_rdata_valid15_BRB0 vns_new_master_rdata_valid15_BRB1 vns_new_master_rdata_valid15_BRB3 vns_new_master_rdata_valid15_BRB6 vns_new_master_rdata_valid15_BRB9 vns_new_master_rdata_valid15_BRB11 .
	Register(s) vns_new_master_rdata_valid16 has(ve) been backward balanced into : vns_new_master_rdata_valid16_BRB0 vns_new_master_rdata_valid16_BRB1 vns_new_master_rdata_valid16_BRB2 vns_new_master_rdata_valid16_BRB3 vns_new_master_rdata_valid16_BRB6 vns_new_master_rdata_valid16_BRB8 vns_new_master_rdata_valid16_BRB11 vns_new_master_rdata_valid16_BRB13 .
	Register(s) vns_new_master_rdata_valid17 has(ve) been backward balanced into : vns_new_master_rdata_valid17_BRB0 vns_new_master_rdata_valid17_BRB1 vns_new_master_rdata_valid17_BRB2 vns_new_master_rdata_valid17_BRB3 vns_new_master_rdata_valid17_BRB6 vns_new_master_rdata_valid17_BRB8 vns_new_master_rdata_valid17_BRB11 vns_new_master_rdata_valid17_BRB13 .
	Register(s) vns_new_master_rdata_valid18 has(ve) been backward balanced into : vns_new_master_rdata_valid18_BRB0 vns_new_master_rdata_valid18_BRB1 vns_new_master_rdata_valid18_BRB3 vns_new_master_rdata_valid18_BRB5.
	Register(s) vns_new_master_rdata_valid2 has(ve) been backward balanced into : vns_new_master_rdata_valid2_BRB0 vns_new_master_rdata_valid2_BRB1 vns_new_master_rdata_valid2_BRB2 vns_new_master_rdata_valid2_BRB3 vns_new_master_rdata_valid2_BRB4 vns_new_master_rdata_valid2_BRB6 vns_new_master_rdata_valid2_BRB7 vns_new_master_rdata_valid2_BRB8 vns_new_master_rdata_valid2_BRB9 vns_new_master_rdata_valid2_BRB10 vns_new_master_rdata_valid2_BRB11 vns_new_master_rdata_valid2_BRB12 vns_new_master_rdata_valid2_BRB13 vns_new_master_rdata_valid2_BRB14 vns_new_master_rdata_valid2_BRB15 vns_new_master_rdata_valid2_BRB16 vns_new_master_rdata_valid2_BRB17 vns_new_master_rdata_valid2_BRB18 vns_new_master_rdata_valid2_BRB19 vns_new_master_rdata_valid2_BRB20.
	Register(s) vns_new_master_rdata_valid20 has(ve) been backward balanced into : vns_new_master_rdata_valid20_BRB0 vns_new_master_rdata_valid20_BRB1 vns_new_master_rdata_valid20_BRB3 vns_new_master_rdata_valid20_BRB6 vns_new_master_rdata_valid20_BRB9 vns_new_master_rdata_valid20_BRB11 .
	Register(s) vns_new_master_rdata_valid21 has(ve) been backward balanced into : vns_new_master_rdata_valid21_BRB0 vns_new_master_rdata_valid21_BRB1 vns_new_master_rdata_valid21_BRB2 vns_new_master_rdata_valid21_BRB3 vns_new_master_rdata_valid21_BRB6 vns_new_master_rdata_valid21_BRB8 vns_new_master_rdata_valid21_BRB11 vns_new_master_rdata_valid21_BRB13 .
	Register(s) vns_new_master_rdata_valid22 has(ve) been backward balanced into : vns_new_master_rdata_valid22_BRB0 vns_new_master_rdata_valid22_BRB1 vns_new_master_rdata_valid22_BRB2 vns_new_master_rdata_valid22_BRB3 vns_new_master_rdata_valid22_BRB6 vns_new_master_rdata_valid22_BRB8 vns_new_master_rdata_valid22_BRB11 vns_new_master_rdata_valid22_BRB13 .
	Register(s) vns_new_master_rdata_valid23 has(ve) been backward balanced into : vns_new_master_rdata_valid23_BRB0 vns_new_master_rdata_valid23_BRB1 vns_new_master_rdata_valid23_BRB3 vns_new_master_rdata_valid23_BRB5.
	Register(s) vns_new_master_rdata_valid3 has(ve) been backward balanced into : vns_new_master_rdata_valid3_BRB0 vns_new_master_rdata_valid3_BRB1 vns_new_master_rdata_valid3_BRB2 vns_new_master_rdata_valid3_BRB3 vns_new_master_rdata_valid3_BRB4 vns_new_master_rdata_valid3_BRB5.
	Register(s) vns_new_master_wdata_ready0 has(ve) been backward balanced into : vns_new_master_wdata_ready0_BRB0 vns_new_master_wdata_ready0_BRB1 vns_new_master_wdata_ready0_BRB2 vns_new_master_wdata_ready0_BRB3 vns_new_master_wdata_ready0_BRB4 vns_new_master_wdata_ready0_BRB5.
	Register(s) vns_new_master_wdata_ready2 has(ve) been backward balanced into : vns_new_master_wdata_ready2_BRB0 vns_new_master_wdata_ready2_BRB1 vns_new_master_wdata_ready2_BRB3 vns_new_master_wdata_ready2_BRB5.
	Register(s) vns_new_master_wdata_ready4 has(ve) been backward balanced into : vns_new_master_wdata_ready4_BRB0 vns_new_master_wdata_ready4_BRB1 vns_new_master_wdata_ready4_BRB2 vns_new_master_wdata_ready4_BRB3.
	Register(s) vns_new_master_wdata_ready6 has(ve) been backward balanced into : vns_new_master_wdata_ready6_BRB0 vns_new_master_wdata_ready6_BRB1 vns_new_master_wdata_ready6_BRB3 vns_new_master_wdata_ready6_BRB5.
	Register(s) vns_new_master_wdata_ready8 has(ve) been backward balanced into : vns_new_master_wdata_ready8_BRB0 vns_new_master_wdata_ready8_BRB1 vns_new_master_wdata_ready8_BRB3 vns_new_master_wdata_ready8_BRB5.
	Register(s) vns_videosoc_interface4_bank_bus_dat_r_0 has(ve) been backward balanced into : vns_videosoc_interface4_bank_bus_dat_r_0_BRB0 vns_videosoc_interface4_bank_bus_dat_r_0_BRB1 vns_videosoc_interface4_bank_bus_dat_r_0_BRB2 vns_videosoc_interface4_bank_bus_dat_r_0_BRB3 vns_videosoc_interface4_bank_bus_dat_r_0_BRB4 vns_videosoc_interface4_bank_bus_dat_r_0_BRB5.
	Register(s) vns_videosoc_interface6_bank_bus_dat_r_0 has(ve) been backward balanced into : vns_videosoc_interface6_bank_bus_dat_r_0_BRB0 vns_videosoc_interface6_bank_bus_dat_r_0_BRB2 vns_videosoc_interface6_bank_bus_dat_r_0_BRB3 vns_videosoc_interface6_bank_bus_dat_r_0_BRB5.
Unit <top> processed.
FlipFlop soc_phase_sel has been replicated 3 time(s)
FlipFlop soc_videosoc_interface_adr_0 has been replicated 1 time(s)
FlipFlop soc_videosoc_interface_adr_4 has been replicated 1 time(s)
FlipFlop soc_videosoc_interface_adr_5 has been replicated 1 time(s)
FlipFlop soc_videosoc_interface_we has been replicated 4 time(s)
FlipFlop soc_videosoc_sdram_storage_full_0 has been replicated 4 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 5-bit shift register for signal <soc_half_rate_phy_r_drive_dq_4>.
	Found 6-bit shift register for signal <soc_half_rate_phy_r_dfi_wrdata_en_5>.
	Found 8-bit shift register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_de2>.
	Found 8-bit shift register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_de2>.
	Found 11-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_valid_n2>.
	Found 11-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_valid_n2>.
	Found 9-bit shift register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c2_0>.
	Found 9-bit shift register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c2_1>.
	Found 9-bit shift register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c2_0>.
	Found 9-bit shift register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c2_1>.
	Found 2-bit shift register for signal <soc_hdmi_out0_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <soc_hdmi_out0_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <soc_hdmi_out0_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <soc_hdmi_out0_y_minus_yoffset_3>.
	Found 2-bit shift register for signal <soc_hdmi_out1_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <soc_hdmi_out1_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <soc_hdmi_out1_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <soc_hdmi_out1_y_minus_yoffset_3>.
	Found 10-bit shift register for signal <soc_hdmi_in0_frame_next_de10>.
	Found 10-bit shift register for signal <soc_hdmi_in1_frame_next_de10>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB4>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB5>.
	Found 2-bit shift register for signal <ddram_cas_n_BRB4>.
	Found 2-bit shift register for signal <ddram_we_n_BRB4>.
	Found 5-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3>.
	Found 5-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1>.
	Found 5-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1>.
	Found 5-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1>.
	Found 5-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3>.
	Found 5-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1>.
	Found 5-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1>.
	Found 5-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB6>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB7>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB8>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB2>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB9>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB10>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB10>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB10>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB0>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB1>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB2>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB3>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB5>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB21>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB22>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB11>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB23>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB24>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB13>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB25>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB26>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB15>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB27>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB28>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB16>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB29>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB30>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB18>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB31>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB32>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB6>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB7>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB8>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB9>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB5>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB10>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB12>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB13>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB14>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB4>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB15>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB16>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 9165
 Flip-Flops                                            : 9165
# Shift Registers                                      : 80
 10-bit shift register                                 : 2
 11-bit shift register                                 : 2
 2-bit shift register                                  : 38
 3-bit shift register                                  : 9
 4-bit shift register                                  : 9
 5-bit shift register                                  : 13
 6-bit shift register                                  : 1
 8-bit shift register                                  : 2
 9-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 15060
#      GND                         : 1
#      INV                         : 303
#      LUT1                        : 819
#      LUT2                        : 1357
#      LUT3                        : 1396
#      LUT4                        : 1006
#      LUT5                        : 2219
#      LUT6                        : 4257
#      MULT_AND                    : 42
#      MUXCY                       : 1768
#      MUXF7                       : 153
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 1706
# FlipFlops/Latches                : 9301
#      FD                          : 1405
#      FDE                         : 385
#      FDP                         : 20
#      FDPE                        : 2
#      FDR                         : 2687
#      FDRE                        : 4559
#      FDS                         : 52
#      FDSE                        : 173
#      IDDR2                       : 5
#      ODDR2                       : 13
# RAMS                             : 1104
#      RAM16X1D                    : 957
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 59
#      RAMB8BWER                   : 24
# Shift Registers                  : 80
#      SRLC16E                     : 80
# Clock Buffers                    : 15
#      BUFG                        : 15
# IO Buffers                       : 103
#      BUFIO2                      : 1
#      IBUF                        : 10
#      IBUFDS                      : 8
#      IBUFG                       : 2
#      IOBUF                       : 27
#      OBUF                        : 43
#      OBUFDS                      : 9
#      OBUFT                       : 1
#      OBUFTDS                     : 2
# DCMs                             : 2
#      DCM_CLKGEN                  : 2
# DSPs                             : 19
#      DSP48A1                     : 19
# Others                           : 91
#      BUFPLL                      : 5
#      DNA_PORT                    : 1
#      IODELAY2                    : 23
#      ISERDES2                    : 28
#      OSERDES2                    : 30
#      PLL_ADV                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            9301  out of  54576    17%  
 Number of Slice LUTs:                13479  out of  27288    49%  
    Number used as Logic:             11357  out of  27288    41%  
    Number used as Memory:             2122  out of   6408    33%  
       Number used as RAM:             2042
       Number used as SRL:               80

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  17460
   Number with an unused Flip Flop:    8159  out of  17460    46%  
   Number with an unused LUT:          3981  out of  17460    22%  
   Number of fully used LUT-FF pairs:  5320  out of  17460    30%  
   Number of unique control sets:       453

IO Utilization: 
 Number of IOs:                         124
 Number of bonded IOBs:                 121  out of    296    40%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               71  out of    116    61%  
    Number using Block RAM only:         71
 Number of BUFG/BUFGCTRLs:               15  out of     16    93%  
 Number of DSP48A1s:                     19  out of     58    32%  
 Number of PLL_ADVs:                      4  out of      4   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------+------------------------+-------+
Clock Signal                                    | Clock buffer(FF name)  | Load  |
------------------------------------------------+------------------------+-------+
clk100                                          | PLL_ADV:CLKOUT5        | 6523  |
hdmi_in0_clk_p                                  | PLL_ADV:CLKOUT2        | 972   |
hdmi_in1_clk_p                                  | PLL_ADV:CLKOUT2        | 972   |
clk100                                          | PLL_ADV:CLKOUT4        | 183   |
clk100                                          | PLL_ADV:CLKOUT2        | 110   |
hdmi_in0_clk_p                                  | PLL_ADV:CLKOUT1        | 137   |
hdmi_in1_clk_p                                  | PLL_ADV:CLKOUT1        | 137   |
soc_hdmi_out0_driver_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT2        | 1196  |
eth_clocks_rx                                   | IBUFG+BUFG             | 276   |
soc_hdmi_out0_driver_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT1        | 30    |
base50_clk                                      | BUFG                   | 2     |
clk100                                          | PLL_ADV:CLKOUT1        | 2     |
clk100                                          | PLL_ADV:CLKOUT3        | 2     |
------------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.738ns (Maximum Frequency: 114.443MHz)
   Minimum input arrival time before clock: 4.306ns
   Maximum output required time after clock: 5.682ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_in0_clk_p'
  Clock period: 8.738ns (frequency: 114.443MHz)
  Total number of paths / destination ports: 13443 / 2847
-------------------------------------------------------------------------
Delay:               4.369ns (Levels of Logic = 3)
  Source:            soc_hdmi_in0_s6datacapture0_lateness_4 (FF)
  Destination:       soc_hdmi_in0_s6datacapture0_lateness_1 (FF)
  Source Clock:      hdmi_in0_clk_p rising 2.0X
  Destination Clock: hdmi_in0_clk_p rising 2.0X

  Data Path: soc_hdmi_in0_s6datacapture0_lateness_4 to soc_hdmi_in0_s6datacapture0_lateness_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.879  soc_hdmi_in0_s6datacapture0_lateness_4 (soc_hdmi_in0_s6datacapture0_lateness_4)
     LUT3:I0->O            1   0.205   0.580  soc_hdmi_in0_s6datacapture0_too_early<7>_SW0 (N1463)
     LUT6:I5->O            3   0.205   0.755  soc_hdmi_in0_s6datacapture0_too_early<7> (soc_hdmi_in0_s6datacapture0_too_early)
     LUT6:I4->O            7   0.203   0.773  _n29424_inv (_n29424_inv)
     FDRE:CE                   0.322          soc_hdmi_in0_s6datacapture0_lateness_1
    ----------------------------------------
    Total                      4.369ns (1.382ns logic, 2.987ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_in1_clk_p'
  Clock period: 8.738ns (frequency: 114.443MHz)
  Total number of paths / destination ports: 13518 / 2847
-------------------------------------------------------------------------
Delay:               4.369ns (Levels of Logic = 3)
  Source:            soc_hdmi_in1_s6datacapture1_lateness_4 (FF)
  Destination:       soc_hdmi_in1_s6datacapture1_lateness_1 (FF)
  Source Clock:      hdmi_in1_clk_p rising 2.0X
  Destination Clock: hdmi_in1_clk_p rising 2.0X

  Data Path: soc_hdmi_in1_s6datacapture1_lateness_4 to soc_hdmi_in1_s6datacapture1_lateness_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.879  soc_hdmi_in1_s6datacapture1_lateness_4 (soc_hdmi_in1_s6datacapture1_lateness_4)
     LUT3:I0->O            1   0.205   0.580  soc_hdmi_in1_s6datacapture1_too_early<7>_SW0 (N1471)
     LUT6:I5->O            3   0.205   0.755  soc_hdmi_in1_s6datacapture1_too_early<7> (soc_hdmi_in1_s6datacapture1_too_early)
     LUT6:I4->O            7   0.203   0.773  _n29456_inv (_n29456_inv)
     FDRE:CE                   0.322          soc_hdmi_in1_s6datacapture1_lateness_1
    ----------------------------------------
    Total                      4.369ns (1.382ns logic, 2.987ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 8.244ns (frequency: 121.300MHz)
  Total number of paths / destination ports: 3219024 / 22509
-------------------------------------------------------------------------
Delay:               2.634ns (Levels of Logic = 0)
  Source:            soc_videosoc_sdram_storage_full_0 (FF)
  Destination:       soc_half_rate_phy_record0_cke_BRB1 (FF)
  Source Clock:      clk100 rising 0.5X
  Destination Clock: clk100 rising 2.0X +230

  Data Path: soc_videosoc_sdram_storage_full_0 to soc_half_rate_phy_record0_cke_BRB1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           456   0.447   2.085  soc_videosoc_sdram_storage_full_0 (soc_videosoc_sdram_storage_full_0)
     FD:D                      0.102          soc_half_rate_phy_record0_cke_BRB1
    ----------------------------------------
    Total                      2.634ns (0.549ns logic, 2.085ns route)
                                       (20.8% logic, 79.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'soc_hdmi_out0_driver_clocking_clk_pix_unbuffered'
  Clock period: 7.004ns (frequency: 142.769MHz)
  Total number of paths / destination ports: 72042 / 2714
-------------------------------------------------------------------------
Delay:               7.004ns (Levels of Logic = 9)
  Source:            soc_hdmi_out0_driver_hdmi_phy_es0_cnt_0 (FF)
  Destination:       soc_hdmi_out0_driver_hdmi_phy_es0_cnt_5 (FF)
  Source Clock:      soc_hdmi_out0_driver_clocking_clk_pix_unbuffered rising
  Destination Clock: soc_hdmi_out0_driver_clocking_clk_pix_unbuffered rising

  Data Path: soc_hdmi_out0_driver_hdmi_phy_es0_cnt_0 to soc_hdmi_out0_driver_hdmi_phy_es0_cnt_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  soc_hdmi_out0_driver_hdmi_phy_es0_cnt_0 (soc_hdmi_out0_driver_hdmi_phy_es0_cnt_0)
     LUT6:I0->O            3   0.203   0.755  GND_1_o_GND_1_o_or_5998_OUT<0>1 (GND_1_o_GND_1_o_or_5998_OUT<0>1)
     LUT4:I2->O           22   0.203   1.134  GND_1_o_GND_1_o_or_5998_OUT<0>3 (GND_1_o_GND_1_o_or_5998_OUT<0>)
     LUT6:I5->O            2   0.205   0.617  Mmux_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_6021_OUT_B_A3 (Mmux_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_6021_OUT_B_rs_A<2>)
     LUT6:I5->O            2   0.205   0.721  Mmux_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_6021_OUT_B_rs_lut<2> (Mmux_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_6021_OUT_B_rs_lut<2>)
     LUT5:I3->O            3   0.203   0.651  Mmux_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_6021_OUT_B_rs_cy<2>12 (Mmux_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_6021_OUT_B_rs_cy<2>)
     LUT3:I2->O            1   0.205   0.000  Maccum_soc_hdmi_out0_driver_hdmi_phy_es0_cnt_lut<3> (Maccum_soc_hdmi_out0_driver_hdmi_phy_es0_cnt_lut<3>)
     MUXCY:S->O            1   0.172   0.000  Maccum_soc_hdmi_out0_driver_hdmi_phy_es0_cnt_cy<3> (Maccum_soc_hdmi_out0_driver_hdmi_phy_es0_cnt_cy<3>)
     MUXCY:CI->O           0   0.019   0.000  Maccum_soc_hdmi_out0_driver_hdmi_phy_es0_cnt_cy<4> (Maccum_soc_hdmi_out0_driver_hdmi_phy_es0_cnt_cy<4>)
     XORCY:CI->O           1   0.180   0.000  Maccum_soc_hdmi_out0_driver_hdmi_phy_es0_cnt_xor<5> (Result<5>28)
     FDR:D                     0.102          soc_hdmi_out0_driver_hdmi_phy_es0_cnt_5
    ----------------------------------------
    Total                      7.004ns (2.144ns logic, 4.860ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth_clocks_rx'
  Clock period: 7.256ns (frequency: 137.812MHz)
  Total number of paths / destination ports: 11440 / 704
-------------------------------------------------------------------------
Delay:               7.256ns (Levels of Logic = 5)
  Source:            vns_xilinxmultiregimpl10_regs1_5 (FF)
  Destination:       soc_ethmac_rx_converter_converter_demux_0 (FF)
  Source Clock:      eth_clocks_rx rising
  Destination Clock: eth_clocks_rx rising

  Data Path: vns_xilinxmultiregimpl10_regs1_5 to soc_ethmac_rx_converter_converter_demux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.944  vns_xilinxmultiregimpl10_regs1_5 (vns_xilinxmultiregimpl10_regs1_5)
     LUT6:I0->O            6   0.203   0.973  soc_ethmac_rx_cdc_asyncfifo_writable2 (soc_ethmac_rx_cdc_asyncfifo_writable2)
     LUT3:I0->O            5   0.205   0.715  soc_ethmac_rx_cdc_asyncfifo_writable4 (soc_ethmac_rx_cdc_asyncfifo_writable)
     LUT5:I4->O           46   0.205   1.491  soc_ethmac_crc32_checker_fifo_out1 (soc_ethmac_crc32_checker_fifo_out)
     LUT6:I5->O            2   0.205   0.617  _n277301 (_n27730)
     LUT2:I1->O            2   0.205   0.616  Mcount_soc_ethmac_rx_converter_converter_demux_val1 (Mcount_soc_ethmac_rx_converter_converter_demux_val)
     FDRE:R                    0.430          soc_ethmac_rx_converter_converter_demux_0
    ----------------------------------------
    Total                      7.256ns (1.900ns logic, 5.356ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_6 (FF)
  Destination:       FDPE_7 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_6 to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_6 (vns_xilinxasyncresetsynchronizerimpl3_rst_meta)
     FDPE:D                    0.102          FDPE_7
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 556 / 205
-------------------------------------------------------------------------
Offset:              4.306ns (Levels of Logic = 2)
  Source:            pwrsw (PAD)
  Destination:       soc_front_panel_count_0 (FF)
  Destination Clock: clk100 rising 0.5X

  Data Path: pwrsw to soc_front_panel_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.222   1.354  pwrsw_IBUF (pwrsw_IBUF)
     LUT2:I0->O           26   0.203   1.206  _n29466_inv1 (_n29466_inv)
     FDRE:CE                   0.322          soc_front_panel_count_0
    ----------------------------------------
    Total                      4.306ns (1.747ns logic, 2.559ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_in0_clk_p'
  Total number of paths / destination ports: 367 / 76
-------------------------------------------------------------------------
Offset:              3.232ns (Levels of Logic = 2)
  Source:            IODELAY2_1:BUSY (PAD)
  Destination:       soc_hdmi_in0_s6datacapture0_lateness_1 (FF)
  Destination Clock: hdmi_in0_clk_p rising 2.0X

  Data Path: IODELAY2_1:BUSY to soc_hdmi_in0_s6datacapture0_lateness_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:BUSY          4   0.000   0.788  IODELAY2_1 (soc_hdmi_in0_s6datacapture0_delay_slave_busy)
     LUT2:I0->O            1   0.203   0.944  _n29424_inv_SW0_SW0 (N2224)
     LUT6:I0->O            7   0.203   0.773  _n29424_inv (_n29424_inv)
     FDRE:CE                   0.322          soc_hdmi_in0_s6datacapture0_lateness_1
    ----------------------------------------
    Total                      3.232ns (0.728ns logic, 2.504ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_in1_clk_p'
  Total number of paths / destination ports: 367 / 76
-------------------------------------------------------------------------
Offset:              3.232ns (Levels of Logic = 2)
  Source:            IODELAY2_9:BUSY (PAD)
  Destination:       soc_hdmi_in1_s6datacapture1_lateness_1 (FF)
  Destination Clock: hdmi_in1_clk_p rising 2.0X

  Data Path: IODELAY2_9:BUSY to soc_hdmi_in1_s6datacapture1_lateness_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:BUSY          4   0.000   0.788  IODELAY2_9 (soc_hdmi_in1_s6datacapture1_delay_slave_busy)
     LUT2:I0->O            1   0.203   0.944  _n29456_inv_SW0_SW0 (N2232)
     LUT6:I0->O            7   0.203   0.773  _n29456_inv (_n29456_inv)
     FDRE:CE                   0.322          soc_hdmi_in1_s6datacapture1_lateness_1
    ----------------------------------------
    Total                      3.232ns (0.728ns logic, 2.504ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.831ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_7 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.580  crg_periph_dcm_clkgen (soc_crg_dcm_base50_locked)
     LUT2:I1->O            2   0.205   0.616  vns_xilinxasyncresetsynchronizerimpl31 (vns_xilinxasyncresetsynchronizerimpl3)
     FDPE:PRE                  0.430          FDPE_7
    ----------------------------------------
    Total                      1.831ns (0.635ns logic, 1.196ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'eth_clocks_rx'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.579ns (Levels of Logic = 0)
  Source:            rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd:DATAOUT (PAD)
  Destination:       rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in (FF)
  Destination Clock: eth_clocks_rx rising

  Data Path: rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd:DATAOUT to rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:DATAOUT       1   0.000   0.579  rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd (rgmii_if/rgmii_rxd_delay<0>)
     IDDR2:D                   0.000          rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in
    ----------------------------------------
    Total                      0.579ns (0.000ns logic, 0.579ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 278 / 205
-------------------------------------------------------------------------
Offset:              5.682ns (Levels of Logic = 3)
  Source:            ddram_ras_n_BRB3 (FF)
  Destination:       ddram_ras_n (PAD)
  Source Clock:      clk100 rising 2.0X +230

  Data Path: ddram_ras_n_BRB3 to ddram_ras_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  ddram_ras_n_BRB3 (ddram_ras_n_BRB3)
     LUT5:I0->O            1   0.203   0.684  soc_half_rate_phy_record0_ras_n_glue_set (N2050)
     LUT3:I1->O            1   0.203   0.579  Mmux_vns_sync_rhs_array_muxed311 (ddram_ras_n_OBUF)
     OBUF:I->O                 2.571          ddram_ras_n_OBUF (ddram_ras_n)
    ----------------------------------------
    Total                      5.682ns (3.424ns logic, 2.258ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_in0_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.231ns (Levels of Logic = 1)
  Source:            vns_xilinxmultiregimpl20_regs1 (FF)
  Destination:       IODELAY2:CE (PAD)
  Source Clock:      hdmi_in0_clk_p rising 2.0X

  Data Path: vns_xilinxmultiregimpl20_regs1 to IODELAY2:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.898  vns_xilinxmultiregimpl20_regs1 (vns_xilinxmultiregimpl20_regs1)
     LUT4:I0->O            4   0.203   0.683  soc_hdmi_in0_s6datacapture0_delay_ce1 (soc_hdmi_in0_s6datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2
    ----------------------------------------
    Total                      2.231ns (0.650ns logic, 1.581ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_in1_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.231ns (Levels of Logic = 1)
  Source:            vns_xilinxmultiregimpl71_regs1 (FF)
  Destination:       IODELAY2_6:CE (PAD)
  Source Clock:      hdmi_in1_clk_p rising 2.0X

  Data Path: vns_xilinxmultiregimpl71_regs1 to IODELAY2_6:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.898  vns_xilinxmultiregimpl71_regs1 (vns_xilinxmultiregimpl71_regs1)
     LUT4:I0->O            4   0.203   0.683  soc_hdmi_in1_s6datacapture0_delay_ce1 (soc_hdmi_in1_s6datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2_6
    ----------------------------------------
    Total                      2.231ns (0.650ns logic, 1.581ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'soc_hdmi_out0_driver_clocking_clk_pix_unbuffered'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.026ns (Levels of Logic = 0)
  Source:            soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 (FF)
  Destination:       OSERDES2_18:D1 (PAD)
  Source Clock:      soc_hdmi_out0_driver_clocking_clk_pix_unbuffered rising 2.0X

  Data Path: soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 to OSERDES2_18:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 (soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4)
    OSERDES2:D1                0.000          OSERDES2_18
    ----------------------------------------
    Total                      1.026ns (0.447ns logic, 0.579ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 279 / 251
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (soc_half_rate_phy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.677|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
clk100                                          |   15.540|         |    1.919|         |
eth_clocks_rx                                   |    1.263|         |         |         |
hdmi_in0_clk_p                                  |    2.418|         |         |         |
hdmi_in1_clk_p                                  |    2.418|         |         |         |
soc_hdmi_out0_driver_clocking_clk_pix_unbuffered|    7.642|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_clocks_rx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.809|         |         |         |
eth_clocks_rx  |    7.256|         |    1.063|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in0_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.232|         |         |         |
hdmi_in0_clk_p |    6.821|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in1_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.232|         |         |         |
hdmi_in1_clk_p |    6.776|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock soc_hdmi_out0_driver_clocking_clk_pix_unbuffered
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
clk100                                          |    5.295|         |         |         |
soc_hdmi_out0_driver_clocking_clk_pix_unbuffered|    7.004|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 173.00 secs
Total CPU time to Xst completion: 171.98 secs
 
--> 


Total memory usage is 711696 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1525 (   0 filtered)
Number of infos    :  359 (   0 filtered)

