parent	,	V_20
csr	,	V_75
spin_lock_init	,	F_129
dma_addr_t	,	T_2
prev	,	V_30
ch_regs	,	V_6
txx9dmac_chan_probe	,	F_120
__txx9dmac_regs	,	F_18
platform_driver_unregister	,	F_150
txx9dmac_desc_put	,	F_49
hwdesc	,	V_25
ccr	,	V_66
dev	,	V_19
len	,	V_100
txx9dmac_first_active	,	F_25
txx9dmac_resume_noirq	,	F_147
_desc	,	V_40
DMA_MEM_TO_DEV	,	V_112
defined	,	F_12
mmiowb	,	F_56
MCR_LE	,	V_164
unlikely	,	F_93
txx9dmac_desc	,	V_21
for_each_sg	,	F_99
TXX9_DMA_INITIAL_DESC_COUNT	,	V_130
tasklet	,	V_91
EIO	,	V_120
DMA_COMPLETE	,	V_119
DMA_PRIVATE	,	V_153
txx9dmac_dostart	,	F_57
dma_sync_single_for_device	,	F_69
rc	,	V_165
channel_writel	,	F_54
channel_writeq	,	F_55
CNTR	,	V_50
channel64_readl	,	F_7
xfer_count	,	V_101
GFP_KERNEL	,	V_131
channel64_readq	,	F_6
device	,	V_18
LIST_HEAD	,	F_73
dma_async_device_unregister	,	F_134
txx9dmac_prep_slave_sg	,	F_98
txx9dmac_chan_INTENT	,	F_71
""	,	L_38
"Bad descriptor submitted for DMA! (cookie: %d)\n"	,	L_18
pdata	,	V_138
dmaengine_desc_callback_invoke	,	F_65
GFP_ATOMIC	,	V_44
list_del_init	,	F_78
rx_reg	,	V_115
txx9dmac_dequeue	,	F_67
device_node	,	V_155
TXX9_DMA_MCR_FIFUM	,	F_142
device_issue_pending	,	V_147
dev_crit	,	F_76
sg	,	V_111
EBUSY	,	V_161
txx9dmac_desc_get	,	F_37
txx9_dma_have_SMPCHN	,	F_59
txx9dmac_regs32	,	V_17
txd_to_txx9dmac_desc	,	F_22
typeof	,	F_31
cb	,	V_68
txd	,	V_23
scatterlist	,	V_105
txx9dmac_regs	,	V_13
txx9dmac_last_active	,	F_27
d	,	V_74
ch	,	V_140
i	,	V_42
irq	,	V_87
regs	,	V_16
dma_async_device_register	,	F_131
txx9dmac_hwdesc32	,	V_73
desc_read_CHAR	,	F_23
tasklet_kill	,	F_136
DAIR	,	V_52
txx9dmac_scan_descriptors	,	F_79
platform_device	,	V_132
dc	,	V_5
tx	,	V_97
" memcpy"	,	L_37
__iomem	,	T_1
TXX9_DMA_CSR_ABCHC	,	V_78
dma_writel	,	F_119
dev_dbg	,	F_42
dest	,	V_98
txx9dmac_last_child	,	F_29
"desc %p not ACKed\n"	,	L_1
"BUG: All descriptors done, but channel not idle!\n"	,	L_20
dev_get_platdata	,	F_121
INIT_LIST_HEAD	,	F_34
ds	,	V_58
txx9dmac_hwdesc	,	V_72
"BUG: Attempted to start non-idle channel\n"	,	L_10
"  desc: ch%#llx s%#llx d%#llx c%#x"	,	L_13
"  freeing descriptor %p\n"	,	L_34
hwdesc32	,	V_26
TXX9_DMA_CSR_CHERR	,	V_80
sgl	,	V_106
txx9dmac_sync_desc_for_cpu	,	F_46
platform_get_irq	,	F_125
txx9dmac_off	,	F_118
ret	,	V_41
txx9dmac_chan_remove	,	F_133
descsize	,	V_38
disable_irq_nosync	,	F_86
channel_readl	,	F_58
channel32_writel	,	F_17
"prep_dma_slave\n"	,	L_27
txx9dmac_exit	,	F_151
" SAIR: %#x DAIR: %#x CCR: %#x CSR: %#x\n"	,	L_7
TXX9_DMA_CCR_XFSZ_X8	,	V_128
desc_node	,	V_29
list	,	V_70
dma_async_tx_descriptor	,	V_22
channel_write_CHAR	,	F_16
__ffs	,	F_112
channels	,	V_154
free_list	,	V_47
sg_dma_address	,	F_100
"  CHAR: %#x SAR: %#x DAR: %#x CNTR: %#x"	,	L_8
txx9dmac_suspend_noirq	,	F_145
platform_get_resource	,	F_138
dma_cookie_status	,	F_104
__dma_regs	,	F_3
desc	,	V_24
child	,	V_46
next	,	V_28
txx9dmac_remove	,	F_143
private	,	V_59
dma_cookie_complete	,	F_61
txx9dmac_chan_set_INTENT	,	F_113
channel64_write_CHAR	,	F_8
TXX9_DMA_CSR_NCHNC	,	V_88
dev_vdbg	,	F_44
BUG_ON	,	F_68
TXX9_DMA_MAX_COUNT	,	V_103
txx9dmac_chan_platform_data	,	V_134
channel32_readl	,	F_15
tasklet_init	,	F_126
dma_map_single	,	F_36
"  CHAR: %#llx SAR: %#llx DAR: %#llx CNTR: %#x"	,	L_6
CCR_LE	,	V_123
dma_has_cap	,	F_132
dev_err	,	F_45
list_del	,	F_41
txx9dmac_desc_set_INTENT	,	F_97
txx9dmac_chan_driver	,	V_167
dma_chan	,	V_2
kzalloc	,	F_33
txx9dmac_chan_set_SMPCHN	,	F_110
device_free_chan_resources	,	V_144
txx9dmac_init	,	F_148
cpdata	,	V_135
TXX9_DMA_CSR_NTRNFC	,	V_89
dmaengine_desc_get_callback	,	F_62
TXX9_DMA_CSR_CHNEN	,	V_84
tx_reg	,	V_64
"TXx9 DMA Channel (dma%d%s%s)\n"	,	L_36
dma_tx_state	,	V_117
cap_mask	,	V_150
txx9dmac_slave	,	V_57
dma_readl	,	F_88
txx9dmac_first_queued	,	F_28
tx_submit	,	V_34
start	,	V_160
spin_unlock	,	F_82
spin_unlock_bh	,	F_43
device_alloc_chan_resources	,	V_143
async_tx_test_ack	,	F_40
"prep_dma_memcpy d%#llx s%#llx l%#zx f%#lx\n"	,	L_25
memcpy_chan	,	V_148
list_entry	,	F_26
TXX9_DMA_CCR_XFSZ	,	F_111
dma	,	V_95
gfp_t	,	T_3
dma_cookie_assign	,	F_90
txx9dmac_chain_dynamic	,	F_105
TXX9_DMA_CCR_INTENE	,	V_122
ENOMEM	,	V_142
TXX9_DMA_CCR_INTENC	,	V_125
__pad_CHAR	,	V_12
"dostart %u %p\n"	,	L_9
dma_transfer_direction	,	V_108
"free_chan_resources done\n"	,	L_35
list_empty	,	F_30
dev_info	,	F_114
descs_allocated	,	V_45
"alloc_chan_resources allocated %d descriptors\n"	,	L_32
"  desc: ch%#llx s%#llx d%#llx c%#x\n"	,	L_12
"  desc: ch%#x s%#x d%#x c%#x\n"	,	L_15
txx9dmac_cregs32	,	V_7
dma_sync_single_for_cpu	,	F_48
context	,	V_110
lock	,	V_43
id	,	V_141
device_tx_status	,	V_146
to_platform_device	,	F_146
DMA_TO_DEVICE	,	V_39
ddev	,	V_15
val	,	V_9
"alloc_chan_resources\n"	,	L_29
list_for_each_entry_safe	,	F_39
cookie	,	V_62
phys	,	V_37
dmaengine_desc_callback	,	V_67
io	,	V_158
txx9dmac_probe	,	F_137
scan_done	,	V_85
device_prep_slave_sg	,	V_151
channel_read_CHAR	,	F_13
txstate	,	V_118
IRQ_HANDLED	,	V_92
dma_unmap_single	,	F_116
list_move_tail	,	F_70
txx9dmac_dump_desc	,	F_74
txx9dmac_chan_interrupt	,	F_84
TXX9_DMA_CCR_SMPCHN	,	V_124
device_prep_dma_memcpy	,	V_126
kfree	,	F_117
txx9dmac_shutdown	,	F_144
TXX9_DMA_CCR_IMMCHN	,	V_121
flags	,	V_33
dma_async_tx_descriptor_init	,	F_35
txx9dmac_interrupt	,	F_89
list_add_tail	,	F_91
txx9dmac_alloc_chan_resources	,	F_108
CHAN	,	V_156
TXX9_DMA_CSR_SORERR	,	V_82
chan2parent	,	F_21
dma_descriptor_unmap	,	F_64
channel64_read_CHAR	,	F_5
txx9dmac_complete_all	,	F_72
txx9dmac_chan	,	V_1
chain	,	V_83
dmac_dev	,	V_136
is_dmac64	,	F_14
err	,	V_139
active_list	,	V_27
"moving child desc %p to freelist\n"	,	L_4
platform_driver_probe	,	F_149
TXX9_DMA_CSR_DESERR	,	V_81
device_terminate_all	,	V_145
" si%#x di%#x cc%#x cs%#x\n"	,	L_14
EINVAL	,	V_127
txx9dmac_chan_tasklet	,	F_80
enable_irq	,	F_83
"moving desc %p to freelist\n"	,	L_5
list_splice_tail	,	F_106
txx9dmac_tasklet	,	F_87
DMA_DEV_TO_MEM	,	V_113
DAR	,	V_49
"free_chan_resources (descs allocated=%u)\n"	,	L_33
txx9dmac_desc_set_nosimple	,	F_96
txx9dmac_free_chan_resources	,	F_115
__init	,	T_8
__exit	,	T_9
dma_status	,	V_116
chan	,	V_3
txx9dmac_cregs	,	V_4
MCR	,	V_94
queue	,	V_31
first	,	V_56
TXX9_DMA_CCR_CHRST	,	V_55
data	,	V_86
desc_write_CHAR	,	F_24
dma_run_dependencies	,	F_66
CONFIG_PHYS_ADDR_T_64BIT	,	V_11
list_splice_init	,	F_50
size_t	,	T_7
dai	,	V_61
txx9dmac_tx_status	,	F_103
pdev	,	V_133
"tasklet: status=%x\n"	,	L_21
txx9dmac_driver	,	V_166
u32	,	T_4
reg_width	,	V_65
"scan_descriptors: char=%#llx\n"	,	L_19
"interrupt: status=%#x\n"	,	L_22
mcr	,	V_93
tasklet_schedule	,	F_85
dma_cookie_t	,	T_6
offset	,	V_102
__is_dmac64	,	F_95
resource	,	V_157
have_64bit_regs	,	V_162
txx9dmac_reset_chan	,	F_53
"tasklet: mcr=%x\n"	,	L_23
"scanned %u descriptors on freelist\n"	,	L_2
__dma_regs32	,	F_4
TXX9_DMA_USE_SIMPLE_CHAIN	,	F_75
"DMA channel not idle?\n"	,	L_30
"prep_dma_memcpy: length is zero!\n"	,	L_26
TXX9_DMA_CCR_EXTRQ	,	V_129
channel64_clear_CHAR	,	F_11
"not enough descriptors available\n"	,	L_3
txx9dmac_handle_error	,	F_77
txx9dmac_descriptor_complete	,	F_60
list_add	,	F_51
dma_cookie_init	,	F_109
DMA_PREP_INTERRUPT	,	V_71
chan2dev	,	F_20
list_for_each_entry	,	F_47
errors	,	V_77
DMA_SLAVE	,	V_152
sg_len	,	V_107
platform_set_drvdata	,	F_130
devm_kzalloc	,	F_122
"only allocated %d descriptors\n"	,	L_31
platform_get_drvdata	,	F_124
SAR	,	V_48
"descriptor %u %p complete\n"	,	L_11
CONFIG_32BIT	,	V_10
txx9dmac_prep_dma_memcpy	,	F_92
txx9dmac_terminate_all	,	F_102
dma_cap_set	,	F_123
to_txx9dmac_chan	,	F_1
SAIR	,	V_51
TXX9_DMA_CSR_CFERR	,	V_79
devm_free_irq	,	F_135
"Abnormal Chain Completion\n"	,	L_17
list_move	,	F_63
mem	,	V_114
__txx9dmac_regs32	,	F_19
sai	,	V_60
spin_lock	,	F_81
txx9dmac_tx_submit	,	V_35
DMA_CTRL_ACK	,	V_36
TXX9_DMA_MAX_NR_CHANNELS	,	V_96
IORESOURCE_MEM	,	V_159
direction	,	V_109
"  desc: ch%#x s%#x d%#x c%#x"	,	L_16
"terminate_all\n"	,	L_28
dev_name	,	F_128
channel64_writeq	,	F_9
CSR	,	V_54
txx9dmac_dump_regs	,	F_52
list_head	,	V_69
src	,	V_99
" slave"	,	L_39
devm_ioremap	,	F_141
txx9dmac_desc_alloc	,	F_32
irqreturn_t	,	T_5
sg_dma_len	,	F_101
txx9dmac_issue_pending	,	F_107
dev_id	,	V_90
resource_size	,	F_140
container_of	,	F_2
u64	,	V_8
TXX9_DMA_MCR_MSTEN	,	V_163
CCR	,	V_53
bad_desc	,	V_76
min_t	,	F_94
DMA_MEMCPY	,	V_149
devm_request_mem_region	,	F_139
txx9dmac_platform_data	,	V_137
channel64_writel	,	F_10
txx9dmac_dev	,	V_14
TXX9_DMA_CSR_XFACT	,	V_63
tx_list	,	V_32
TXX9_DMA_CCR_XFACT	,	V_104
"tx_submit: queued %u %p\n"	,	L_24
spin_lock_bh	,	F_38
devm_request_irq	,	F_127
