/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [22:0] _02_;
  wire [11:0] _03_;
  reg [3:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [10:0] celloutsig_0_16z;
  wire [10:0] celloutsig_0_1z;
  wire [19:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire [7:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [3:0] celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire [24:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [2:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = !(celloutsig_1_5z ? celloutsig_1_0z[0] : celloutsig_1_5z);
  assign celloutsig_0_25z = !(_00_ ? celloutsig_0_13z : celloutsig_0_22z);
  assign celloutsig_1_9z = celloutsig_1_7z | ~(celloutsig_1_3z);
  assign celloutsig_1_16z = celloutsig_1_15z | ~(celloutsig_1_12z);
  assign celloutsig_1_3z = ~(in_data[115] ^ celloutsig_1_2z);
  assign celloutsig_1_15z = ~(celloutsig_1_1z ^ celloutsig_1_6z[2]);
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 23'h000000;
    else _02_ <= in_data[156:134];
  reg [11:0] _12_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _12_ <= 12'h000;
    else _12_ <= { celloutsig_0_1z[9:2], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign { _00_, _03_[10:9], _01_, _03_[7:0] } = _12_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _04_ <= 4'h0;
    else _04_ <= { celloutsig_0_16z[4:2], celloutsig_0_6z };
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z } / { 1'h1, celloutsig_0_1z[3:2], in_data[0] };
  assign celloutsig_1_2z = { in_data[176:171], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } >= { in_data[133:125], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_5z = in_data[172:170] >= { celloutsig_1_0z[1:0], celloutsig_1_4z };
  assign celloutsig_1_11z = { celloutsig_1_10z[5:2], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z } >= in_data[150:144];
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_2z } >= celloutsig_0_3z[7:3];
  assign celloutsig_0_2z = in_data[50:46] >= celloutsig_0_1z[10:6];
  assign celloutsig_1_4z = { celloutsig_1_0z[2:1], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } <= { in_data[176:174], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_10z, celloutsig_1_4z } <= { _02_[10:5], celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_0_13z = celloutsig_0_1z[8:0] <= { celloutsig_0_3z[4:1], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_5z = { in_data[2:0], celloutsig_0_0z } && celloutsig_0_4z;
  assign celloutsig_1_12z = { _02_[16:15], celloutsig_1_1z, celloutsig_1_11z } || { _02_[4:2], celloutsig_1_5z };
  assign celloutsig_1_14z = { in_data[139:133], celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_3z } || { _02_[11:3], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_14z = celloutsig_0_7z[4:0] || { celloutsig_0_8z[4:1], celloutsig_0_8z[1] };
  assign celloutsig_0_0z = in_data[25] & ~(in_data[13]);
  assign celloutsig_0_6z = celloutsig_0_1z[3] & ~(celloutsig_0_5z);
  assign celloutsig_0_12z = celloutsig_0_11z[0] & ~(celloutsig_0_2z);
  assign celloutsig_0_3z = { in_data[51:45], celloutsig_0_0z } % { 1'h1, in_data[74:71], celloutsig_0_2z, celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_64z = celloutsig_0_11z % { 1'h1, _03_[3:2], celloutsig_0_35z };
  assign celloutsig_0_7z = { in_data[56:40], celloutsig_0_3z } % { 1'h1, in_data[66:44], celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_10z[4:1], celloutsig_1_1z, celloutsig_1_18z, celloutsig_1_5z, celloutsig_1_12z } % { 1'h1, celloutsig_1_6z[8:3], celloutsig_1_17z, celloutsig_1_7z };
  assign celloutsig_0_11z = _03_[4:1] % { 1'h1, celloutsig_0_7z[9:7] };
  assign celloutsig_0_20z = { celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_14z } % { 1'h1, celloutsig_0_7z[18:1], celloutsig_0_12z };
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z } * { in_data[184:180], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_17z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_4z } * { in_data[106:105], celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_10z = - celloutsig_1_6z[6:0];
  assign celloutsig_0_16z = - { celloutsig_0_7z[12:11], celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_1_1z = | { celloutsig_1_0z, in_data[162:154] };
  assign celloutsig_0_35z = ^ celloutsig_0_3z[5:2];
  assign celloutsig_0_63z = ^ { celloutsig_0_20z[17:0], celloutsig_0_25z, celloutsig_0_6z };
  assign celloutsig_0_22z = ^ { _04_, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_1z = { in_data[60:54], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >> { in_data[44:38], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[147:145] - in_data[173:171];
  assign celloutsig_1_18z = { celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_14z } - { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_16z };
  assign { celloutsig_0_8z[1], celloutsig_0_8z[6:2] } = ~ { celloutsig_0_6z, celloutsig_0_1z[4:0] };
  assign { _03_[11], _03_[8] } = { _00_, _01_ };
  assign celloutsig_0_8z[0] = celloutsig_0_8z[1];
  assign { out_data[135:128], out_data[110:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
