{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567220191197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567220191197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 31 10:56:31 2019 " "Processing started: Sat Aug 31 10:56:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567220191197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567220191197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off key_scan -c key_scan " "Command: quartus_map --read_settings_files=on --write_settings_files=off key_scan -c key_scan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567220191197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1567220192023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/15929/desktop/calculator/src/beep_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/15929/desktop/calculator/src/beep_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_driver " "Found entity 1: beep_driver" {  } { { "../src/beep_driver.v" "" { Text "C:/Users/15929/Desktop/calculator/src/beep_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567220192123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567220192123 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "compute.v(52) " "Verilog HDL information at compute.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "../src/compute.v" "" { Text "C:/Users/15929/Desktop/calculator/src/compute.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1567220192128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/15929/desktop/calculator/src/compute.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/15929/desktop/calculator/src/compute.v" { { "Info" "ISGN_ENTITY_NAME" "1 compute " "Found entity 1: compute" {  } { { "../src/compute.v" "" { Text "C:/Users/15929/Desktop/calculator/src/compute.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567220192128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567220192128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/15929/desktop/calculator/src/seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/15929/desktop/calculator/src/seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "../src/seg7.v" "" { Text "C:/Users/15929/Desktop/calculator/src/seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567220192132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567220192132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/15929/desktop/calculator/src/seg_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/15929/desktop/calculator/src/seg_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_driver " "Found entity 1: seg_driver" {  } { { "../src/seg_driver.v" "" { Text "C:/Users/15929/Desktop/calculator/src/seg_driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567220192137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567220192137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/15929/desktop/calculator/src/freq.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/15929/desktop/calculator/src/freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq " "Found entity 1: freq" {  } { { "../src/freq.v" "" { Text "C:/Users/15929/Desktop/calculator/src/freq.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567220192142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567220192142 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "s0 ../src/seg7.v 15 key_scan.v(47) " "Verilog HDL macro warning at key_scan.v(47): overriding existing definition for macro \"s0\", which was defined in \"../src/seg7.v\", line 15" {  } { { "../src/key_scan.v" "" { Text "C:/Users/15929/Desktop/calculator/src/key_scan.v" 47 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1567220192147 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "s1 ../src/seg7.v 16 key_scan.v(48) " "Verilog HDL macro warning at key_scan.v(48): overriding existing definition for macro \"s1\", which was defined in \"../src/seg7.v\", line 16" {  } { { "../src/key_scan.v" "" { Text "C:/Users/15929/Desktop/calculator/src/key_scan.v" 48 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1567220192147 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "s2 ../src/seg7.v 17 key_scan.v(49) " "Verilog HDL macro warning at key_scan.v(49): overriding existing definition for macro \"s2\", which was defined in \"../src/seg7.v\", line 17" {  } { { "../src/key_scan.v" "" { Text "C:/Users/15929/Desktop/calculator/src/key_scan.v" 49 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1567220192147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/15929/desktop/calculator/src/key_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/15929/desktop/calculator/src/key_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_scan " "Found entity 1: key_scan" {  } { { "../src/key_scan.v" "" { Text "C:/Users/15929/Desktop/calculator/src/key_scan.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567220192148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567220192148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/15929/desktop/calculator/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/15929/desktop/calculator/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.v" "" { Text "C:/Users/15929/Desktop/calculator/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567220192152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567220192152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/15929/desktop/calculator/sim/top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/15929/desktop/calculator/sim/top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "../sim/top_tb.v" "" { Text "C:/Users/15929/Desktop/calculator/sim/top_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567220192157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567220192157 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1567220192267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq freq:freq_dut " "Elaborating entity \"freq\" for hierarchy \"freq:freq_dut\"" {  } { { "../src/top.v" "freq_dut" { Text "C:/Users/15929/Desktop/calculator/src/top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567220192302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_scan key_scan:key_scan_dut " "Elaborating entity \"key_scan\" for hierarchy \"key_scan:key_scan_dut\"" {  } { { "../src/top.v" "key_scan_dut" { Text "C:/Users/15929/Desktop/calculator/src/top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567220192306 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "key_scan.v(140) " "Verilog HDL Case Statement warning at key_scan.v(140): incomplete case statement has no default case item" {  } { { "../src/key_scan.v" "" { Text "C:/Users/15929/Desktop/calculator/src/key_scan.v" 140 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1567220192308 "|top|key_scan:key_scan_dut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "press_num key_scan.v(134) " "Verilog HDL Always Construct warning at key_scan.v(134): inferring latch(es) for variable \"press_num\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/key_scan.v" "" { Text "C:/Users/15929/Desktop/calculator/src/key_scan.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1567220192308 "|top|key_scan:key_scan_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "press_num\[0\] key_scan.v(140) " "Inferred latch for \"press_num\[0\]\" at key_scan.v(140)" {  } { { "../src/key_scan.v" "" { Text "C:/Users/15929/Desktop/calculator/src/key_scan.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1567220192308 "|top|key_scan:key_scan_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "press_num\[1\] key_scan.v(140) " "Inferred latch for \"press_num\[1\]\" at key_scan.v(140)" {  } { { "../src/key_scan.v" "" { Text "C:/Users/15929/Desktop/calculator/src/key_scan.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1567220192308 "|top|key_scan:key_scan_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "press_num\[2\] key_scan.v(140) " "Inferred latch for \"press_num\[2\]\" at key_scan.v(140)" {  } { { "../src/key_scan.v" "" { Text "C:/Users/15929/Desktop/calculator/src/key_scan.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1567220192308 "|top|key_scan:key_scan_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "press_num\[3\] key_scan.v(140) " "Inferred latch for \"press_num\[3\]\" at key_scan.v(140)" {  } { { "../src/key_scan.v" "" { Text "C:/Users/15929/Desktop/calculator/src/key_scan.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1567220192308 "|top|key_scan:key_scan_dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compute compute:compute_dut " "Elaborating entity \"compute\" for hierarchy \"compute:compute_dut\"" {  } { { "../src/top.v" "compute_dut" { Text "C:/Users/15929/Desktop/calculator/src/top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567220192311 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_t compute.v(47) " "Verilog HDL or VHDL warning at compute.v(47): object \"data_t\" assigned a value but never read" {  } { { "../src/compute.v" "" { Text "C:/Users/15929/Desktop/calculator/src/compute.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1567220192312 "|top|compute:compute_dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 compute.v(84) " "Verilog HDL assignment warning at compute.v(84): truncated value with size 32 to match size of target (24)" {  } { { "../src/compute.v" "" { Text "C:/Users/15929/Desktop/calculator/src/compute.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567220192313 "|top|compute:compute_dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 compute.v(129) " "Verilog HDL assignment warning at compute.v(129): truncated value with size 32 to match size of target (24)" {  } { { "../src/compute.v" "" { Text "C:/Users/15929/Desktop/calculator/src/compute.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567220192315 "|top|compute:compute_dut"}
{ "Error" "EVRFX_VERI_EXPONENT_NOT_SUPPORTED_FOR_THE_OPERANDS" "either exponent or base must be a constant. compute.v(187) " "Verilog HDL error at compute.v(187): exponentiation is not supported for specified operands, either exponent or base must be a constant." {  } { { "../src/compute.v" "" { Text "C:/Users/15929/Desktop/calculator/src/compute.v" 187 0 0 } }  } 0 10256 "Verilog HDL error at %2!s!: exponentiation is not supported for specified operands, %1!s!" 0 0 "Quartus II" 0 -1 1567220192316 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "compute:compute_dut " "Can't elaborate user hierarchy \"compute:compute_dut\"" {  } { { "../src/top.v" "compute_dut" { Text "C:/Users/15929/Desktop/calculator/src/top.v" 41 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567220192321 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/15929/Desktop/calculator/prj/output_files/key_scan.map.smsg " "Generated suppressed messages file C:/Users/15929/Desktop/calculator/prj/output_files/key_scan.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1567220192407 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567220192538 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Aug 31 10:56:32 2019 " "Processing ended: Sat Aug 31 10:56:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567220192538 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567220192538 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567220192538 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567220192538 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567220193262 ""}
