{
  "Top": "matchFilter",
  "RtlTop": "matchFilter",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintex7",
    "Device": "xc7k160t",
    "Package": "fbg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "641",
    "Uncertainty": "0.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "matchFilter",
    "Version": "1.0",
    "DisplayName": "Matchfilter",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/matchFilter.cpp"],
    "Vhdl": [
      "impl\/vhdl\/matchFilter_buffIbkb.vhd",
      "impl\/vhdl\/matchFilter_buffIcud.vhd",
      "impl\/vhdl\/matchFilter.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/matchFilter_buffIbkb.v",
      "impl\/verilog\/matchFilter_buffIcud.v",
      "impl\/verilog\/matchFilter.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "in_r out_r",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "in_r": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    },
    "out_r": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_r_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "in_data_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_last_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "out_data_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "out_last_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "3"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "matchFilter"},
    "Metrics": {"matchFilter": {
        "Latency": {
          "LatencyBest": "641",
          "LatencyAvg": "641",
          "LatencyWorst": "641",
          "PipelineII": "642",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.15"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "127",
            "Latency": "381",
            "PipelineII": "",
            "PipelineDepth": "3"
          },
          {
            "Name": "Loop 2",
            "TripCount": "128",
            "Latency": "256",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "1",
          "FF": "254",
          "LUT": "486",
          "DSP48E": "0"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-03-23 11:59:24 EDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
