INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_5/project_5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_5/project_5.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_5/project_5.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_5/project_5.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_5/project_5.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_5/project_5.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_5/project_5.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_5/project_5.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_5/project_5.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_5/project_5.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_5/project_5.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_5/project_5.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_5/project_5.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_5/project_5.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_5/project_5.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_5/project_5.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_5/project_5.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_5/project_5.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_5/project_5.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
