module top
#(parameter param181 = ((~&(((&(8'ha9)) ? ((8'h9f) ? (7'h43) : (8'ha5)) : (^(8'hbb))) ? (8'hae) : {{(8'ha6), (7'h41)}})) > {(((^(7'h40)) | (-(8'had))) | ({(8'hb3)} ? {(8'h9d), (8'ha3)} : (8'hb2)))}), 
parameter param182 = (8'ha7))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h26c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hf):(1'h0)] wire3;
  input wire signed [(5'h14):(1'h0)] wire2;
  input wire signed [(5'h15):(1'h0)] wire1;
  input wire [(5'h15):(1'h0)] wire0;
  wire [(5'h15):(1'h0)] wire180;
  wire [(2'h2):(1'h0)] wire179;
  wire [(5'h12):(1'h0)] wire178;
  wire [(3'h5):(1'h0)] wire177;
  wire [(3'h5):(1'h0)] wire176;
  wire signed [(4'he):(1'h0)] wire175;
  wire signed [(4'hd):(1'h0)] wire174;
  wire signed [(3'h5):(1'h0)] wire173;
  wire [(5'h12):(1'h0)] wire142;
  wire signed [(5'h13):(1'h0)] wire141;
  wire [(3'h6):(1'h0)] wire123;
  wire signed [(5'h15):(1'h0)] wire27;
  wire [(2'h2):(1'h0)] wire125;
  reg signed [(3'h5):(1'h0)] reg172 = (1'h0);
  reg [(3'h4):(1'h0)] reg171 = (1'h0);
  reg signed [(4'he):(1'h0)] reg170 = (1'h0);
  reg [(4'ha):(1'h0)] reg169 = (1'h0);
  reg [(4'h8):(1'h0)] reg168 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg167 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg166 = (1'h0);
  reg [(4'ha):(1'h0)] reg165 = (1'h0);
  reg [(4'hd):(1'h0)] reg164 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg163 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg162 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg161 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg160 = (1'h0);
  reg [(2'h3):(1'h0)] reg159 = (1'h0);
  reg [(4'ha):(1'h0)] reg158 = (1'h0);
  reg [(4'hf):(1'h0)] reg157 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg156 = (1'h0);
  reg [(5'h14):(1'h0)] reg155 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg154 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg153 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg152 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg151 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg150 = (1'h0);
  reg [(4'ha):(1'h0)] reg149 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg148 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg147 = (1'h0);
  reg [(5'h11):(1'h0)] reg146 = (1'h0);
  reg [(2'h3):(1'h0)] reg145 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg144 = (1'h0);
  reg [(3'h7):(1'h0)] reg143 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg140 = (1'h0);
  reg [(4'hb):(1'h0)] reg139 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg138 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg137 = (1'h0);
  reg [(5'h13):(1'h0)] reg136 = (1'h0);
  reg [(5'h14):(1'h0)] reg135 = (1'h0);
  reg [(5'h12):(1'h0)] reg134 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg133 = (1'h0);
  reg signed [(4'he):(1'h0)] reg132 = (1'h0);
  reg [(2'h3):(1'h0)] reg131 = (1'h0);
  reg [(2'h2):(1'h0)] reg130 = (1'h0);
  reg [(4'hb):(1'h0)] reg129 = (1'h0);
  reg signed [(4'he):(1'h0)] reg128 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg127 = (1'h0);
  assign y = {wire180,
                 wire179,
                 wire178,
                 wire177,
                 wire176,
                 wire175,
                 wire174,
                 wire173,
                 wire142,
                 wire141,
                 wire123,
                 wire27,
                 wire125,
                 reg172,
                 reg171,
                 reg170,
                 reg169,
                 reg168,
                 reg167,
                 reg166,
                 reg165,
                 reg164,
                 reg163,
                 reg162,
                 reg161,
                 reg160,
                 reg159,
                 reg158,
                 reg157,
                 reg156,
                 reg155,
                 reg154,
                 reg153,
                 reg152,
                 reg151,
                 reg150,
                 reg149,
                 reg148,
                 reg147,
                 reg146,
                 reg145,
                 reg144,
                 reg143,
                 reg140,
                 reg139,
                 reg138,
                 reg137,
                 reg136,
                 reg135,
                 reg134,
                 reg133,
                 reg132,
                 reg131,
                 reg130,
                 reg129,
                 reg128,
                 reg127,
                 (1'h0)};
  module4 #() modinst28 (.wire5((8'hb4)), .clk(clk), .y(wire27), .wire6(wire0), .wire7(wire2), .wire8(wire3), .wire9(wire1));
  module29 #() modinst124 (wire123, clk, wire1, wire27, wire0, wire2, wire3);
  module13 #() modinst126 (.wire14(wire2), .wire16(wire123), .y(wire125), .clk(clk), .wire18(wire27), .wire17(wire1), .wire15(wire0));
  always
    @(posedge clk) begin
      reg127 <= (wire0[(4'h9):(3'h5)] ? wire27 : wire27);
      reg128 <= (wire27 <<< ((wire27 ?
          ($unsigned(wire0) ?
              (wire125 ?
                  wire125 : wire1) : $unsigned(wire125)) : wire3) ^~ (~|$unsigned((8'ha6)))));
      reg129 <= (~&((~|reg128[(4'hb):(4'h8)]) == (wire0[(4'hf):(4'hc)] ?
          $signed((wire123 ? wire0 : wire27)) : {$signed(wire3),
              $unsigned(wire27)})));
      if ($unsigned($unsigned($unsigned((&(|reg127))))))
        begin
          if ({(-$signed(((wire123 <= wire27) ?
                  (wire125 ? reg127 : reg129) : wire2))),
              reg128[(3'h5):(1'h0)]})
            begin
              reg130 <= $unsigned($unsigned(((wire27[(2'h2):(1'h1)] ?
                  reg127 : (&wire125)) ^ ((wire123 ?
                  wire27 : wire2) << wire123))));
            end
          else
            begin
              reg130 <= wire0;
              reg131 <= wire27[(4'hf):(4'hd)];
              reg132 <= (($signed(((wire125 - reg130) ?
                          ((8'ha7) ? reg131 : reg127) : (8'hbf))) ?
                      $signed((~|(wire0 ?
                          wire123 : reg130))) : $signed((~(wire0 < wire1)))) ?
                  ($unsigned($signed((reg128 && reg131))) >= (reg127[(1'h0):(1'h0)] ?
                      (8'hae) : reg131[(2'h3):(2'h3)])) : {((&(^reg131)) ?
                          reg131 : $unsigned($unsigned(wire3)))});
              reg133 <= {$unsigned((8'ha6)),
                  (wire125 ?
                      (((wire125 ? reg128 : wire27) * ((8'hbb) || wire123)) ?
                          $unsigned((|(8'had))) : ((~^(8'hb4)) ?
                              (reg130 ?
                                  reg132 : wire123) : $unsigned(reg129))) : ($unsigned((wire1 >> (8'h9c))) >> $signed($unsigned((8'ha5)))))};
            end
          if (reg127[(3'h5):(2'h3)])
            begin
              reg134 <= (((&$unsigned($signed(reg130))) ?
                  reg130[(1'h0):(1'h0)] : ($unsigned(reg132) ?
                      {$unsigned(wire1),
                          (wire125 + (8'h9d))} : (&$unsigned(reg133)))) && $unsigned($signed($unsigned((~reg130)))));
              reg135 <= $signed(((reg132 ?
                  $unsigned((reg129 - reg131)) : wire3) >= $unsigned($unsigned(reg132[(3'h7):(3'h4)]))));
              reg136 <= $signed(($signed((8'ha4)) ?
                  (!reg127[(2'h3):(1'h0)]) : wire1));
              reg137 <= {(~(8'hbb))};
              reg138 <= (+((8'ha5) * ({((8'hac) | wire2)} > $unsigned(reg131))));
            end
          else
            begin
              reg134 <= wire2;
              reg135 <= $signed(wire27[(4'h9):(1'h1)]);
              reg136 <= ($signed(($signed((&reg130)) ?
                  reg135 : wire2)) ^~ $unsigned(reg132[(2'h3):(1'h0)]));
            end
        end
      else
        begin
          if (reg134)
            begin
              reg130 <= $unsigned(reg129);
              reg131 <= {reg133[(4'h9):(1'h1)]};
              reg132 <= $unsigned((~&$unsigned(reg137[(3'h5):(1'h0)])));
            end
          else
            begin
              reg130 <= $unsigned((&($signed($signed(reg129)) ?
                  {{reg138, reg136}, $unsigned(reg134)} : reg138)));
              reg131 <= reg135;
              reg132 <= $unsigned((($unsigned($signed((8'hb9))) ?
                  reg130[(1'h0):(1'h0)] : {$signed((8'ha4))}) && wire27[(5'h14):(3'h7)]));
              reg133 <= wire1;
              reg134 <= (~^$unsigned((-($signed(reg137) ?
                  $signed(wire27) : (reg129 > wire3)))));
            end
          if (wire2)
            begin
              reg135 <= $signed(reg133[(1'h1):(1'h1)]);
              reg136 <= reg128[(4'he):(4'h9)];
              reg137 <= (($signed(($unsigned(wire1) ?
                          reg128 : reg129[(3'h4):(1'h1)])) ?
                      $signed((wire2 ?
                          $signed(reg127) : (wire1 & wire0))) : (reg138 ?
                          $unsigned(reg127) : reg134[(4'hc):(2'h2)])) ?
                  reg137 : wire123[(1'h1):(1'h1)]);
            end
          else
            begin
              reg135 <= (~((reg129[(1'h0):(1'h0)] ?
                  ($unsigned(wire125) ?
                      $signed(reg128) : (wire2 | reg137)) : wire27) > (($unsigned(reg128) <= wire3) == $signed({wire123}))));
              reg136 <= {($unsigned((~^(8'hb4))) ?
                      reg133[(2'h2):(1'h0)] : $unsigned((|$unsigned(reg130))))};
              reg137 <= ((reg137[(4'h9):(4'h8)] ?
                  reg129[(4'ha):(1'h1)] : {(wire123[(3'h4):(3'h4)] + ((8'hbb) ?
                          wire123 : wire1))}) >> (^~(reg128[(4'hc):(4'hc)] || {reg138[(4'h8):(1'h1)]})));
              reg138 <= (8'hab);
              reg139 <= {reg138[(4'hd):(1'h0)]};
            end
          reg140 <= reg135[(4'hd):(4'ha)];
        end
    end
  assign wire141 = reg137[(2'h3):(2'h3)];
  assign wire142 = (($unsigned(wire0[(3'h6):(2'h2)]) ~^ $unsigned(reg131[(2'h2):(1'h0)])) ?
                       wire2 : (((wire123 ?
                           $signed((8'hb0)) : $unsigned(reg140)) > $unsigned({wire141,
                           wire125})) || ((^wire3) <= $unsigned($unsigned(reg130)))));
  always
    @(posedge clk) begin
      if (($signed((({reg135, reg127} && $signed(reg140)) ?
              $unsigned({wire27, (8'haa)}) : {(+reg139)})) ?
          ((!$signed(reg133)) + reg130) : $unsigned($signed(reg139[(1'h1):(1'h0)]))))
        begin
          if (wire2[(2'h3):(2'h3)])
            begin
              reg143 <= reg135;
              reg144 <= (($unsigned(({reg137} ?
                      reg135 : (reg127 <= wire123))) ^ (($signed(wire2) >>> (8'hb0)) >= $unsigned((&(8'h9e))))) ?
                  reg131[(2'h2):(1'h0)] : (reg139[(1'h1):(1'h0)] ?
                      (reg127[(3'h5):(1'h1)] ?
                          reg135 : {((8'hab) <= wire125)}) : (reg131[(2'h2):(2'h2)] + reg132)));
              reg145 <= $signed($signed(((-$signed(reg130)) ?
                  $signed(wire3[(2'h3):(1'h1)]) : reg139[(3'h4):(1'h1)])));
              reg146 <= ({(^~reg138[(4'h8):(3'h7)]),
                  ({(reg133 ? wire27 : wire142),
                      $signed(wire141)} && ((reg144 == wire141) << $signed(reg145)))} || $unsigned(wire0[(4'h8):(3'h4)]));
              reg147 <= (-(wire3 ^~ {(~^(wire142 ? (8'ha6) : reg132))}));
            end
          else
            begin
              reg143 <= wire1[(5'h10):(1'h1)];
            end
          if ((~^(|(wire1[(3'h6):(1'h1)] || $unsigned($signed(wire125))))))
            begin
              reg148 <= $unsigned(reg131);
              reg149 <= wire27;
              reg150 <= ((^~((|wire1[(4'hc):(3'h6)]) ?
                      reg138[(4'ha):(2'h3)] : $unsigned((reg132 ?
                          reg148 : wire27)))) ?
                  wire1 : $signed((reg138[(3'h7):(3'h6)] ?
                      (reg134 ?
                          reg130[(1'h0):(1'h0)] : $unsigned((8'hb9))) : (reg147 ?
                          $unsigned(reg132) : $signed(reg146)))));
              reg151 <= (($signed((~&$signed((8'h9d)))) ?
                  reg127 : wire1[(5'h15):(2'h3)]) <= (($unsigned($signed(wire27)) ?
                      reg132[(4'hc):(3'h5)] : $unsigned((^~reg145))) ?
                  reg132[(1'h1):(1'h1)] : $signed($unsigned(reg139[(2'h2):(2'h2)]))));
              reg152 <= reg128;
            end
          else
            begin
              reg148 <= ($unsigned(wire1[(2'h2):(2'h2)]) + {(reg130 ?
                      $unsigned($signed((8'hbd))) : (^~{reg132}))});
              reg149 <= (((~(reg127 ?
                  $unsigned(wire1) : reg148)) ^ (($signed(reg146) ?
                      $unsigned(reg128) : {reg151, reg148}) ?
                  {wire0[(4'h9):(1'h0)]} : (~wire141))) == (~^(~(8'hb8))));
              reg150 <= ((~{reg128}) ?
                  (~(((reg144 ^ (7'h40)) <<< (reg135 | reg152)) << reg128[(4'hc):(3'h5)])) : reg128[(4'h9):(1'h1)]);
              reg151 <= (|$signed($signed({(8'haa)})));
              reg152 <= reg131;
            end
          reg153 <= (&(($signed($unsigned(wire1)) && ((8'ha3) ?
              reg130[(1'h0):(1'h0)] : reg130[(1'h1):(1'h1)])) ^~ (reg133 > (+(wire27 && (8'ha6))))));
          reg154 <= $unsigned(((+($unsigned(reg144) - $unsigned(reg153))) ?
              {reg148} : reg130[(1'h1):(1'h1)]));
          reg155 <= ((~^((((8'ha4) ? reg135 : reg150) ?
              $signed(reg146) : $unsigned(reg148)) + (reg154 ?
              (~^reg148) : reg146))) < (|({$unsigned(reg151),
              $unsigned(reg135)} > ($signed(reg132) ?
              $signed((8'hbd)) : ((8'hb6) ? reg138 : reg132)))));
        end
      else
        begin
          if (($unsigned($unsigned(reg143)) ?
              $unsigned((($unsigned((8'hb7)) || reg143) ?
                  $unsigned(reg135[(1'h1):(1'h1)]) : (reg148 ?
                      $signed(reg127) : (wire125 != reg128)))) : (~^$signed({((8'ha8) ?
                      reg133 : reg146)}))))
            begin
              reg143 <= reg134[(5'h10):(2'h2)];
              reg144 <= wire142[(4'he):(4'hc)];
              reg145 <= wire123[(3'h5):(2'h2)];
            end
          else
            begin
              reg143 <= $signed((~|(-$signed(reg135))));
              reg144 <= (8'h9d);
            end
          reg146 <= reg128;
          if ({((~($signed(reg151) ^~ (reg144 ? (8'ha4) : reg149))) ?
                  wire1[(4'ha):(3'h7)] : (reg151[(2'h3):(2'h2)] ?
                      reg127 : ($signed(wire1) ?
                          $signed(reg137) : $unsigned(wire125)))),
              $unsigned(($unsigned(reg131[(2'h3):(2'h2)]) ?
                  $unsigned(wire142[(4'hd):(1'h0)]) : {reg136}))})
            begin
              reg147 <= (^~$signed($signed(reg136)));
            end
          else
            begin
              reg147 <= (&(&$signed(((reg151 ?
                  reg139 : wire125) > $unsigned(reg144)))));
            end
          reg148 <= reg153[(2'h2):(1'h0)];
          if (wire1[(4'hf):(4'hc)])
            begin
              reg149 <= $unsigned((+$signed(reg136)));
            end
          else
            begin
              reg149 <= $signed(($signed((~$unsigned(reg131))) ?
                  {$signed((reg129 || (8'hba)))} : (wire0 != reg128)));
              reg150 <= (~^(~|reg137[(1'h1):(1'h0)]));
              reg151 <= $signed(reg133);
              reg152 <= $signed($signed((+$unsigned(wire125))));
              reg153 <= reg130;
            end
        end
      if ($unsigned($signed((reg132 ? wire2 : reg153))))
        begin
          reg156 <= reg148[(1'h0):(1'h0)];
          reg157 <= $signed({wire142, reg153[(3'h5):(1'h0)]});
          if (reg132[(3'h6):(3'h5)])
            begin
              reg158 <= ((~|reg149) || $signed((|{{reg155, (8'hb7)},
                  (wire123 >> reg135)})));
              reg159 <= ($signed(reg158[(1'h0):(1'h0)]) ?
                  reg155 : reg155[(5'h11):(4'hc)]);
            end
          else
            begin
              reg158 <= (8'ha4);
              reg159 <= ($signed((+$unsigned($unsigned(reg152)))) ?
                  $signed((^~(reg152[(1'h0):(1'h0)] ?
                      (reg153 ?
                          reg138 : reg127) : $unsigned(reg144)))) : ($signed(reg128) ?
                      (~|($unsigned(reg137) < (wire3 | wire3))) : reg146));
              reg160 <= $unsigned($unsigned(reg134));
            end
        end
      else
        begin
          reg156 <= $signed($signed($signed(reg140[(4'ha):(2'h2)])));
        end
      if ({reg127, wire141})
        begin
          if ((reg137 ~^ reg139[(3'h4):(2'h2)]))
            begin
              reg161 <= $unsigned((8'hba));
            end
          else
            begin
              reg161 <= $signed((~|$signed((!reg148))));
              reg162 <= {((8'hbd) ~^ $signed(wire27)),
                  $unsigned((reg152 + reg157[(4'h8):(3'h6)]))};
              reg163 <= reg132[(3'h7):(1'h0)];
              reg164 <= $unsigned($unsigned(wire125[(2'h2):(1'h0)]));
            end
        end
      else
        begin
          if ((((|$signed({reg159})) ?
                  ($unsigned(wire1) ?
                      $signed((reg139 ?
                          (8'hbc) : reg133)) : (~|{reg150})) : $unsigned($signed(wire27[(4'h9):(4'h9)]))) ?
              (8'hab) : (~^(($signed(reg146) != (reg138 <<< reg128)) ?
                  (((8'hbf) == reg160) * (|reg128)) : reg151))))
            begin
              reg161 <= $signed((^~((8'hbd) != reg154[(4'hb):(2'h3)])));
              reg162 <= ({reg146,
                      (((reg150 <= reg148) <= $unsigned(wire1)) ?
                          reg162 : (8'had))} ?
                  reg152 : $signed((7'h42)));
              reg163 <= reg138;
              reg164 <= {(7'h40),
                  (wire141[(1'h0):(1'h0)] ?
                      reg131 : (-(reg155[(5'h14):(3'h4)] && $unsigned(reg147))))};
            end
          else
            begin
              reg161 <= $unsigned({$signed(reg148[(3'h7):(2'h2)])});
              reg162 <= $unsigned(($signed($unsigned(wire0[(5'h14):(4'h8)])) ^~ ($signed((~reg156)) ~^ (8'ha7))));
              reg163 <= (~$signed(reg132[(3'h5):(1'h1)]));
              reg164 <= reg147;
            end
          reg165 <= ($signed(reg161) != $unsigned(reg152));
          if ($signed((&reg138)))
            begin
              reg166 <= reg138[(4'h8):(1'h1)];
            end
          else
            begin
              reg166 <= reg158[(4'h8):(2'h2)];
              reg167 <= reg131[(2'h2):(1'h1)];
            end
          if ((reg145 ?
              ((((reg167 < (8'ha5)) << (reg166 ?
                  reg160 : reg129)) != (((8'hb4) ? reg156 : (8'ha1)) ?
                  $signed((8'ha5)) : (reg155 ?
                      reg137 : reg166))) < wire0[(4'he):(1'h0)]) : {reg135,
                  reg162}))
            begin
              reg168 <= $unsigned(reg150[(1'h0):(1'h0)]);
              reg169 <= wire0[(4'hf):(1'h0)];
              reg170 <= $unsigned(reg161[(2'h2):(1'h1)]);
              reg171 <= {reg163,
                  ({((reg165 << reg147) + $signed(reg165)), (~|(^~reg150))} ?
                      ($unsigned(reg146) ?
                          reg127 : ({reg133} ?
                              reg149[(3'h5):(3'h5)] : reg147[(4'ha):(4'h8)])) : (~&reg156))};
            end
          else
            begin
              reg168 <= (~|($unsigned($signed($signed(reg152))) ?
                  (^(!(reg161 ~^ reg143))) : (8'ha4)));
              reg169 <= ($signed((+(^$signed(reg145)))) ?
                  ((^$unsigned($unsigned(reg157))) ?
                      {(^~(reg146 ? reg149 : reg154))} : ({reg156,
                          (reg147 ^ reg138)} >> $unsigned(reg148[(3'h6):(3'h4)]))) : (|$unsigned((&(wire27 <<< (8'hae))))));
              reg170 <= reg161;
              reg171 <= (($unsigned($unsigned(reg167[(4'ha):(3'h7)])) ~^ ($unsigned((^~reg133)) ?
                  ($unsigned(wire141) > (wire1 ?
                      reg162 : (8'ha9))) : $signed(reg156[(4'ha):(3'h5)]))) < (-$signed($signed($unsigned((7'h44))))));
            end
          reg172 <= ((reg159 > (8'ha2)) ?
              (!$unsigned(((~|reg144) << (8'hac)))) : wire0);
        end
    end
  assign wire173 = $unsigned($unsigned((|(reg164 || reg128[(3'h5):(1'h1)]))));
  assign wire174 = $unsigned(reg168);
  assign wire175 = {({$unsigned((!reg154)), $unsigned((wire174 ^~ reg162))} ?
                           {({reg161, reg155} - {reg136, reg135}),
                               reg170[(3'h5):(2'h3)]} : reg129[(2'h2):(1'h0)]),
                       (-(($unsigned(wire0) <= $unsigned(reg131)) ?
                           (~(^reg139)) : reg171))};
  assign wire176 = $unsigned((reg143 ?
                       (((^~reg127) ? (reg147 < reg153) : reg151) ?
                           {(~reg169),
                               $signed(reg159)} : (!reg162)) : $unsigned($signed((+reg132)))));
  assign wire177 = ({(~^((reg166 ? wire0 : wire123) != (+reg137)))} ?
                       $signed(($signed(((8'ha1) | reg132)) - {{reg161},
                           reg162[(1'h0):(1'h0)]})) : ({$signed(reg159[(1'h0):(1'h0)])} ^ reg166));
  assign wire178 = $signed(reg149);
  assign wire179 = ((wire142[(3'h5):(2'h2)] ?
                       $unsigned(reg132) : {($signed((8'hb8)) - ((8'hb3) ~^ (8'hac)))}) >>> wire178[(4'hd):(2'h2)]);
  assign wire180 = reg154[(1'h0):(1'h0)];
endmodule

module module29
#(parameter param121 = (((({(8'haa), (8'hbb)} ? {(8'hac), (8'ha7)} : (8'h9e)) ? (~^((8'ha7) >>> (8'ha2))) : {(~(8'h9c)), (~^(8'ha4))}) ~^ ((+((8'h9d) <= (8'hb1))) && (((8'hbf) ^~ (8'h9d)) ^~ (~^(8'hb6))))) ? (((((8'hbc) ? (8'hab) : (8'ha3)) ? (|(8'hac)) : (|(8'haf))) || (((8'hbf) >>> (8'hb4)) ? ((8'hae) ? (7'h43) : (8'ha2)) : (~&(8'hb3)))) || ((((8'hbf) ? (8'haf) : (8'hb3)) ? ((8'haf) == (8'hbe)) : ((8'h9f) ? (8'hb6) : (8'hbe))) ? (((8'h9e) ~^ (8'ha0)) - ((8'hac) ? (8'haa) : (7'h40))) : (((8'hae) | (8'haa)) ? ((8'hb8) + (8'hae)) : ((8'hb0) ? (7'h41) : (8'hac))))) : (((((8'hbe) ? (8'hbd) : (8'ha1)) ? {(8'hb4)} : (8'ha5)) <= (((8'h9e) * (8'ha7)) ~^ (~(8'hb1)))) ? (8'hb9) : (7'h41))), 
parameter param122 = (((((param121 ? param121 : param121) ? param121 : {(8'haa), param121}) ? ({(8'ha4)} & (param121 == param121)) : (~|param121)) ^~ param121) & (param121 ? param121 : (^~param121))))
(y, clk, wire34, wire33, wire32, wire31, wire30);
  output wire [(32'h68):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hd):(1'h0)] wire34;
  input wire signed [(5'h15):(1'h0)] wire33;
  input wire signed [(5'h13):(1'h0)] wire32;
  input wire signed [(5'h12):(1'h0)] wire31;
  input wire signed [(4'hf):(1'h0)] wire30;
  wire signed [(3'h6):(1'h0)] wire120;
  wire [(5'h13):(1'h0)] wire63;
  wire [(4'he):(1'h0)] wire36;
  wire signed [(4'ha):(1'h0)] wire35;
  wire signed [(2'h2):(1'h0)] wire65;
  wire signed [(5'h12):(1'h0)] wire118;
  reg signed [(5'h14):(1'h0)] reg66 = (1'h0);
  reg signed [(4'he):(1'h0)] reg67 = (1'h0);
  assign y = {wire120,
                 wire63,
                 wire36,
                 wire35,
                 wire65,
                 wire118,
                 reg66,
                 reg67,
                 (1'h0)};
  assign wire35 = wire34;
  assign wire36 = wire33;
  module37 #() modinst64 (wire63, clk, wire31, wire34, wire33, wire35, wire30);
  assign wire65 = {$unsigned((~wire30)),
                      ($signed(((8'hb6) || $unsigned(wire63))) ?
                          ($unsigned($signed(wire34)) > wire33) : $unsigned(wire35))};
  always
    @(posedge clk) begin
      reg66 <= (((((&wire63) ?
          $signed(wire35) : ((8'haf) << wire34)) > (~|wire30[(3'h4):(1'h1)])) >>> $unsigned((8'haf))) <<< $unsigned($unsigned({(wire31 ?
              wire33 : wire65),
          $signed(wire33)})));
      reg67 <= $signed(((+wire34) + wire65));
    end
  module68 #() modinst119 (.clk(clk), .wire71(wire63), .wire70(wire30), .wire69(wire36), .y(wire118), .wire72(reg66));
  assign wire120 = $unsigned($unsigned((8'ha2)));
endmodule

module module4  (y, clk, wire9, wire8, wire7, wire6, wire5);
  output wire [(32'h37):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h15):(1'h0)] wire9;
  input wire [(4'hd):(1'h0)] wire8;
  input wire signed [(5'h14):(1'h0)] wire7;
  input wire signed [(5'h15):(1'h0)] wire6;
  input wire [(4'hb):(1'h0)] wire5;
  wire signed [(4'h9):(1'h0)] wire25;
  wire signed [(4'hb):(1'h0)] wire11;
  wire signed [(4'he):(1'h0)] wire10;
  reg signed [(5'h14):(1'h0)] reg12 = (1'h0);
  assign y = {wire25, wire11, wire10, reg12, (1'h0)};
  assign wire10 = {$unsigned($unsigned($signed($signed(wire7))))};
  assign wire11 = $unsigned(wire10);
  always
    @(posedge clk) begin
      reg12 <= (wire5[(4'ha):(3'h6)] ?
          wire5 : (($signed(wire9[(5'h15):(5'h10)]) && wire5) ?
              $signed((wire7 ?
                  $signed(wire6) : wire9[(5'h14):(1'h0)])) : (8'hab)));
    end
  module13 #() modinst26 (.y(wire25), .wire18(wire8), .wire14(wire9), .wire15(reg12), .wire16(wire7), .wire17(wire10), .clk(clk));
endmodule

module module13  (y, clk, wire18, wire17, wire16, wire15, wire14);
  output wire [(32'h50):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire18;
  input wire signed [(4'he):(1'h0)] wire17;
  input wire [(3'h6):(1'h0)] wire16;
  input wire signed [(5'h14):(1'h0)] wire15;
  input wire signed [(5'h12):(1'h0)] wire14;
  wire signed [(4'hb):(1'h0)] wire24;
  wire signed [(3'h7):(1'h0)] wire21;
  wire [(2'h2):(1'h0)] wire20;
  wire signed [(5'h14):(1'h0)] wire19;
  reg [(5'h12):(1'h0)] reg23 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg22 = (1'h0);
  assign y = {wire24, wire21, wire20, wire19, reg23, reg22, (1'h0)};
  assign wire19 = (~^wire18[(1'h1):(1'h1)]);
  assign wire20 = $signed((~^{($unsigned(wire15) >> $unsigned((8'h9e))),
                      (wire18 ? $unsigned(wire18) : (wire18 + wire18))}));
  assign wire21 = $signed(wire18);
  always
    @(posedge clk) begin
      reg22 <= (!(wire20 + $signed($unsigned((wire17 ? wire19 : wire19)))));
      reg23 <= wire17;
    end
  assign wire24 = wire16;
endmodule

module module68  (y, clk, wire72, wire71, wire70, wire69);
  output wire [(32'h1db):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h14):(1'h0)] wire72;
  input wire signed [(5'h10):(1'h0)] wire71;
  input wire signed [(3'h7):(1'h0)] wire70;
  input wire signed [(2'h2):(1'h0)] wire69;
  wire signed [(2'h3):(1'h0)] wire113;
  wire [(4'h9):(1'h0)] wire85;
  wire [(2'h3):(1'h0)] wire84;
  wire signed [(4'hf):(1'h0)] wire83;
  wire signed [(5'h15):(1'h0)] wire82;
  wire signed [(5'h11):(1'h0)] wire81;
  wire [(5'h10):(1'h0)] wire80;
  wire signed [(5'h15):(1'h0)] wire79;
  wire [(5'h15):(1'h0)] wire73;
  reg signed [(5'h13):(1'h0)] reg117 = (1'h0);
  reg [(3'h7):(1'h0)] reg116 = (1'h0);
  reg [(4'hc):(1'h0)] reg115 = (1'h0);
  reg [(3'h4):(1'h0)] reg114 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg112 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg111 = (1'h0);
  reg [(4'h9):(1'h0)] reg110 = (1'h0);
  reg [(5'h15):(1'h0)] reg109 = (1'h0);
  reg [(3'h7):(1'h0)] reg108 = (1'h0);
  reg [(2'h3):(1'h0)] reg107 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg106 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg105 = (1'h0);
  reg [(3'h4):(1'h0)] reg104 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg103 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg102 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg101 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg100 = (1'h0);
  reg [(5'h13):(1'h0)] reg99 = (1'h0);
  reg [(4'hb):(1'h0)] reg98 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg97 = (1'h0);
  reg [(4'hc):(1'h0)] reg96 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg95 = (1'h0);
  reg [(5'h14):(1'h0)] reg94 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg93 = (1'h0);
  reg [(3'h5):(1'h0)] reg92 = (1'h0);
  reg [(3'h4):(1'h0)] reg91 = (1'h0);
  reg [(2'h2):(1'h0)] reg90 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg89 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg88 = (1'h0);
  reg [(3'h4):(1'h0)] reg87 = (1'h0);
  reg [(5'h10):(1'h0)] reg86 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg78 = (1'h0);
  reg [(4'ha):(1'h0)] reg77 = (1'h0);
  reg [(3'h6):(1'h0)] reg76 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg75 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg74 = (1'h0);
  assign y = {wire113,
                 wire85,
                 wire84,
                 wire83,
                 wire82,
                 wire81,
                 wire80,
                 wire79,
                 wire73,
                 reg117,
                 reg116,
                 reg115,
                 reg114,
                 reg112,
                 reg111,
                 reg110,
                 reg109,
                 reg108,
                 reg107,
                 reg106,
                 reg105,
                 reg104,
                 reg103,
                 reg102,
                 reg101,
                 reg100,
                 reg99,
                 reg98,
                 reg97,
                 reg96,
                 reg95,
                 reg94,
                 reg93,
                 reg92,
                 reg91,
                 reg90,
                 reg89,
                 reg88,
                 reg87,
                 reg86,
                 reg78,
                 reg77,
                 reg76,
                 reg75,
                 reg74,
                 (1'h0)};
  assign wire73 = $unsigned($signed(wire71));
  always
    @(posedge clk) begin
      reg74 <= (^~{$unsigned(wire69[(2'h2):(2'h2)]), (^wire70[(2'h2):(1'h1)])});
      reg75 <= reg74[(4'h9):(4'h9)];
      reg76 <= reg75;
      reg77 <= reg76[(2'h2):(2'h2)];
      reg78 <= (reg76[(1'h0):(1'h0)] != {{wire71[(4'hf):(2'h3)],
              ($signed(reg75) == $signed(wire69))},
          reg76});
    end
  assign wire79 = wire72;
  assign wire80 = (~|reg78);
  assign wire81 = $signed((|wire80[(4'hc):(4'ha)]));
  assign wire82 = wire72;
  assign wire83 = wire70;
  assign wire84 = ($unsigned($unsigned($unsigned(reg78))) ?
                      $unsigned(reg78[(3'h6):(3'h6)]) : ($unsigned((+wire70)) || {$unsigned($signed(wire81))}));
  assign wire85 = wire80;
  always
    @(posedge clk) begin
      if (($signed(({$unsigned(wire70)} >>> (~&wire71[(2'h3):(2'h2)]))) + {((!(reg75 < wire70)) != {wire82[(4'hd):(4'hc)],
              reg74[(2'h2):(1'h1)]}),
          reg78}))
        begin
          reg86 <= wire70[(2'h2):(2'h2)];
          if ({(-wire83[(4'h9):(1'h1)])})
            begin
              reg87 <= $unsigned(wire83);
              reg88 <= (wire70 ~^ ({{(|reg86), {reg74, wire72}},
                      ((wire81 ? wire72 : wire85) ?
                          (~|reg78) : {reg76, reg87})} ?
                  {(&((8'hb2) - reg75))} : ((~&$unsigned(wire70)) ?
                      wire85 : (~|wire70))));
              reg89 <= (8'hb7);
            end
          else
            begin
              reg87 <= wire85;
              reg88 <= wire73[(3'h6):(1'h0)];
              reg89 <= $signed(($signed(($unsigned((8'had)) & $signed((7'h42)))) ?
                  $signed($unsigned(wire72)) : ((8'h9f) * (~&$unsigned(reg78)))));
              reg90 <= (-$unsigned($signed((~$unsigned(reg76)))));
              reg91 <= {reg75};
            end
          reg92 <= ((wire71[(4'hd):(4'h8)] ?
              $unsigned(wire71[(4'hb):(1'h0)]) : $unsigned((-reg78[(1'h1):(1'h0)]))) + wire70);
        end
      else
        begin
          reg86 <= $unsigned($signed((8'hbe)));
          if ((reg89[(3'h6):(3'h4)] != reg87))
            begin
              reg87 <= ($unsigned(reg90) || (-$signed($signed(wire79))));
              reg88 <= reg77;
              reg89 <= (!$unsigned((7'h42)));
              reg90 <= $unsigned(wire71[(1'h1):(1'h1)]);
            end
          else
            begin
              reg87 <= (^~$unsigned($signed($unsigned(reg90))));
            end
        end
    end
  always
    @(posedge clk) begin
      if (reg74)
        begin
          if ((((~&(~&(wire70 || wire73))) << $unsigned(({wire70, wire82} ?
                  $unsigned(wire72) : (wire81 ? (8'hbc) : reg74)))) ?
              ((8'h9e) ?
                  $unsigned(((~^wire70) >= (wire73 * reg89))) : $signed({wire73[(2'h3):(1'h0)],
                      (wire79 ? reg75 : wire71)})) : wire69))
            begin
              reg93 <= $signed($signed($signed(wire84)));
              reg94 <= {{((8'hb4) >>> reg86[(3'h5):(1'h1)]),
                      $signed($signed($signed(reg76)))}};
              reg95 <= {{$signed($unsigned(wire83[(4'h9):(4'h8)])), wire81}};
            end
          else
            begin
              reg93 <= $unsigned(wire84[(2'h3):(2'h2)]);
              reg94 <= (-wire70);
              reg95 <= ({(|($signed(wire82) ~^ (reg75 ? (8'hb3) : reg89))),
                      reg77[(4'h9):(1'h1)]} ?
                  reg75[(1'h1):(1'h1)] : (!(wire85[(2'h3):(1'h0)] ?
                      (wire69 ?
                          ((8'hba) ?
                              wire80 : wire80) : $unsigned(wire71)) : {(wire71 ?
                              reg74 : wire72)})));
              reg96 <= (($signed(((reg76 && (7'h43)) ^ (wire79 ?
                      wire84 : wire82))) >>> $signed((wire81 ?
                      $signed(wire73) : (wire71 ? wire79 : wire80)))) ?
                  {$signed((^~(reg87 ? reg77 : reg76))),
                      $signed((8'ha5))} : (reg87[(2'h3):(2'h2)] * {(|$unsigned(wire84)),
                      (-wire85)}));
            end
          reg97 <= $unsigned(reg74[(2'h3):(2'h3)]);
          reg98 <= (({reg90, wire73} || reg86[(3'h4):(1'h1)]) ?
              wire80[(3'h5):(3'h4)] : (reg92 ?
                  ($unsigned({reg76}) ?
                      wire81[(3'h7):(3'h6)] : ($signed(wire83) ?
                          wire85 : wire72[(4'h9):(3'h7)])) : ({{wire73,
                          wire83}} || ($signed(wire72) | $signed(reg77)))));
        end
      else
        begin
          reg93 <= reg91[(3'h4):(2'h2)];
          if (wire71)
            begin
              reg94 <= $unsigned($signed(wire80[(4'hf):(4'hc)]));
              reg95 <= $signed({reg93});
              reg96 <= (({$signed({(8'ha3)}),
                  {$unsigned((8'h9d))}} < reg77[(3'h5):(2'h2)]) | ((reg74 == (((8'hb6) ?
                      wire85 : reg93) != {(8'ha5)})) ?
                  {((wire69 > wire85) ^ (reg78 ? reg92 : reg95)),
                      wire80[(3'h7):(1'h1)]} : reg97[(4'h9):(1'h0)]));
              reg97 <= $unsigned(reg77[(2'h3):(1'h0)]);
            end
          else
            begin
              reg94 <= {(((~^(reg93 ? reg97 : reg97)) ?
                          $unsigned($signed(reg96)) : ((reg74 ?
                                  wire69 : (8'ha0)) ?
                              (reg96 ? (8'hbd) : reg78) : (reg97 ?
                                  wire81 : reg97))) ?
                      wire80 : $signed(({wire69, (8'ha3)} ?
                          (wire69 ? reg93 : reg74) : $signed(reg96))))};
            end
          if (((reg92[(3'h5):(2'h3)] || $unsigned((!{reg91, wire72}))) ?
              (reg90 >>> wire83) : {($unsigned($unsigned(wire72)) ?
                      reg96 : ($signed(wire70) ? reg78 : $unsigned(wire70))),
                  {reg91[(1'h0):(1'h0)]}}))
            begin
              reg98 <= (reg87[(2'h3):(2'h2)] && wire81[(3'h7):(3'h6)]);
              reg99 <= ((~|reg97[(4'ha):(3'h7)]) ? wire73 : (7'h43));
              reg100 <= (wire85 ?
                  $signed({{reg87[(2'h3):(2'h2)],
                          reg90[(2'h2):(1'h1)]}}) : (8'hbd));
            end
          else
            begin
              reg98 <= (~^(^~{$unsigned((^~reg93)),
                  $unsigned(reg74[(1'h0):(1'h0)])}));
              reg99 <= $signed((($unsigned($unsigned(wire85)) ?
                  {(reg90 >>> reg90), $unsigned((8'hb4))} : $signed(((8'hb4) ?
                      wire71 : reg86))) > {($unsigned(wire80) ?
                      (^reg78) : reg94)}));
              reg100 <= $signed((+$signed(reg100[(1'h0):(1'h0)])));
            end
        end
      if ($signed(reg78[(1'h1):(1'h1)]))
        begin
          if ((~|$unsigned(reg74[(3'h7):(3'h7)])))
            begin
              reg101 <= $unsigned($unsigned(((wire69[(1'h1):(1'h0)] ?
                  (wire70 ?
                      reg93 : wire79) : wire70[(3'h5):(3'h5)]) & reg100)));
              reg102 <= (^~{((wire69[(2'h2):(2'h2)] ?
                          reg88[(2'h2):(2'h2)] : $unsigned(reg97)) ?
                      reg77 : $signed((reg99 << reg92))),
                  $unsigned($signed({reg76, (8'ha5)}))});
              reg103 <= (&$unsigned(reg96));
              reg104 <= $unsigned($signed((+reg94[(3'h4):(2'h3)])));
            end
          else
            begin
              reg101 <= (^~reg77);
              reg102 <= $unsigned((^$signed(wire79)));
              reg103 <= $unsigned(((reg104 < $unsigned((reg93 ?
                      wire70 : reg98))) ?
                  wire70 : (-(reg93[(1'h1):(1'h1)] ?
                      (wire73 ? reg91 : reg75) : (7'h41)))));
            end
          reg105 <= (^~reg93);
        end
      else
        begin
          reg101 <= {wire69,
              ((^~($unsigned(wire71) || wire72)) <= reg102[(1'h0):(1'h0)])};
        end
      reg106 <= (^(!($signed((reg76 ?
          reg105 : (8'had))) <= reg91[(2'h3):(1'h0)])));
      if ($unsigned($unsigned((^$signed(wire79)))))
        begin
          reg107 <= {reg94};
          reg108 <= reg75[(3'h5):(3'h4)];
        end
      else
        begin
          if ((($unsigned(wire82[(4'h8):(4'h8)]) ?
              ((((8'hbb) >>> reg104) ? (reg101 ? wire80 : reg78) : reg95) ?
                  (~|reg75) : $signed(reg105[(2'h2):(2'h2)])) : ((wire72 ?
                  (&reg76) : reg106[(3'h6):(1'h0)]) >= ((reg93 != reg74) ?
                  $signed(reg104) : $unsigned((7'h41))))) ^~ wire83[(4'hc):(4'h8)]))
            begin
              reg107 <= wire79;
            end
          else
            begin
              reg107 <= reg77;
              reg108 <= (reg94[(4'h8):(1'h0)] ^~ reg91[(1'h1):(1'h1)]);
              reg109 <= $unsigned((~|wire81[(1'h1):(1'h1)]));
            end
          reg110 <= $unsigned({reg88});
          reg111 <= (($signed({$unsigned((8'hbb)), reg93[(1'h1):(1'h1)]}) ?
                  reg74[(3'h6):(2'h3)] : ((^(reg99 ?
                      reg76 : reg92)) - $unsigned((reg106 ?
                      wire73 : reg101)))) ?
              $signed(({(wire72 * wire71), reg101} ?
                  $signed(reg77[(4'h8):(1'h1)]) : $signed(((8'ha8) ?
                      reg105 : reg109)))) : reg99);
          reg112 <= reg105;
        end
    end
  assign wire113 = $signed(($signed($unsigned({reg96})) >> reg89[(3'h6):(3'h6)]));
  always
    @(posedge clk) begin
      if (($signed($unsigned(reg105)) - reg89[(3'h7):(3'h4)]))
        begin
          reg114 <= (!{$unsigned($signed(reg77[(1'h0):(1'h0)]))});
          reg115 <= (((!$unsigned((wire113 < wire81))) <<< reg114) ?
              {reg89} : $signed((wire113 ?
                  wire69[(2'h2):(1'h1)] : (~(^~reg86)))));
        end
      else
        begin
          reg114 <= (reg86 & ($unsigned($unsigned(((8'hb3) ?
                  wire69 : (8'hbc)))) ?
              (|$signed((reg86 || reg91))) : reg112[(4'hb):(1'h0)]));
          reg115 <= ($signed(wire85) ?
              (+(reg109[(4'hd):(1'h1)] || $unsigned({wire71,
                  reg105}))) : ((&$unsigned((reg112 * reg88))) ?
                  $signed(wire113[(2'h3):(2'h2)]) : {(reg109 ?
                          (^(8'hbc)) : reg99[(4'hd):(4'h8)]),
                      (reg93 ? $unsigned((8'hb5)) : ((8'hb3) <<< wire72))}));
          reg116 <= (~|reg101[(4'hb):(3'h4)]);
        end
      reg117 <= reg77[(1'h0):(1'h0)];
    end
endmodule

module module37  (y, clk, wire42, wire41, wire40, wire39, wire38);
  output wire [(32'hdb):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h12):(1'h0)] wire42;
  input wire signed [(4'hd):(1'h0)] wire41;
  input wire [(4'hb):(1'h0)] wire40;
  input wire signed [(2'h2):(1'h0)] wire39;
  input wire signed [(4'hf):(1'h0)] wire38;
  wire [(4'h8):(1'h0)] wire62;
  wire signed [(3'h5):(1'h0)] wire61;
  wire [(4'ha):(1'h0)] wire60;
  wire [(3'h4):(1'h0)] wire59;
  wire [(5'h10):(1'h0)] wire58;
  wire [(2'h2):(1'h0)] wire57;
  wire [(4'hb):(1'h0)] wire56;
  wire signed [(5'h13):(1'h0)] wire55;
  wire [(4'ha):(1'h0)] wire54;
  wire signed [(5'h10):(1'h0)] wire53;
  wire signed [(4'hc):(1'h0)] wire52;
  wire [(4'hc):(1'h0)] wire51;
  wire [(3'h5):(1'h0)] wire50;
  wire [(3'h5):(1'h0)] wire44;
  wire [(5'h14):(1'h0)] wire43;
  reg [(5'h12):(1'h0)] reg49 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg48 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg47 = (1'h0);
  reg [(4'h9):(1'h0)] reg46 = (1'h0);
  reg signed [(4'he):(1'h0)] reg45 = (1'h0);
  assign y = {wire62,
                 wire61,
                 wire60,
                 wire59,
                 wire58,
                 wire57,
                 wire56,
                 wire55,
                 wire54,
                 wire53,
                 wire52,
                 wire51,
                 wire50,
                 wire44,
                 wire43,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 (1'h0)};
  assign wire43 = $unsigned((+$unsigned((~|wire41))));
  assign wire44 = wire40;
  always
    @(posedge clk) begin
      reg45 <= $signed((wire42[(5'h10):(4'hd)] << {((wire43 <= wire43) || wire39[(1'h0):(1'h0)]),
          wire41}));
      reg46 <= (~|$signed((|{((8'hac) ? wire43 : wire43),
          (wire40 && wire40)})));
      reg47 <= wire39;
      reg48 <= (8'hbc);
      reg49 <= wire41;
    end
  assign wire50 = {$unsigned((wire38 >>> wire41[(4'ha):(2'h3)])),
                      $unsigned(($signed($unsigned((8'ha1))) ^~ $unsigned($signed(wire43))))};
  assign wire51 = ({(((wire42 ? reg45 : wire50) ? ((8'hb7) ~^ wire40) : reg45) ?
                          {wire41} : $signed($unsigned(wire41))),
                      $signed(((wire39 && wire43) < (&wire44)))} >>> ((wire40 ?
                          $unsigned((~wire38)) : ((wire43 > reg46) == wire42)) ?
                      $unsigned(($unsigned(reg47) ?
                          $signed((8'hab)) : {reg48,
                              wire44})) : $unsigned($unsigned(((8'ha8) ?
                          wire44 : reg48)))));
  assign wire52 = ((~&reg48) ?
                      $unsigned(wire51) : $unsigned(reg47[(1'h1):(1'h1)]));
  assign wire53 = $signed(($unsigned(wire40[(3'h7):(3'h6)]) ?
                      ((&wire38[(2'h2):(1'h0)]) ?
                          $signed($signed(wire50)) : ((reg48 >> (8'hb6)) && $unsigned(wire38))) : (($unsigned(wire44) & (~|wire52)) > wire42)));
  assign wire54 = (wire41[(2'h2):(2'h2)] >>> wire52[(4'ha):(3'h6)]);
  assign wire55 = {$signed($unsigned($unsigned((!wire43))))};
  assign wire56 = reg45[(1'h0):(1'h0)];
  assign wire57 = (((8'hac) ?
                          {$signed(wire51),
                              (wire55[(4'ha):(1'h0)] != wire41[(3'h7):(3'h7)])} : $unsigned(({wire42} ?
                              $signed(wire54) : $unsigned(wire52)))) ?
                      ((~wire39) < reg46[(4'h8):(1'h1)]) : ($unsigned(((wire38 ?
                                  (8'hb8) : wire50) ?
                              wire42[(5'h11):(3'h5)] : (wire53 ?
                                  (8'hba) : wire51))) ?
                          wire54 : ({(8'hb9), (&wire55)} >= {(wire52 ?
                                  wire41 : wire55),
                              (wire44 ? reg45 : reg45)})));
  assign wire58 = wire44;
  assign wire59 = (~&reg49);
  assign wire60 = ($signed(wire55) ?
                      ((~&wire54) ?
                          (wire57 >> (^~$unsigned(wire38))) : (wire57[(1'h1):(1'h0)] ?
                              ((&wire43) || wire54) : {$unsigned(wire57),
                                  (wire59 * wire55)})) : reg49);
  assign wire61 = ((|(reg45 ^~ ((wire51 << wire56) ?
                          $signed(wire56) : (wire59 << wire58)))) ?
                      (-wire59[(2'h3):(2'h2)]) : (wire52 <= ((~^$signed(reg49)) ?
                          ((wire60 | (8'hb7)) <<< $unsigned(reg49)) : wire59)));
  assign wire62 = ({(((reg45 ? wire44 : wire42) ?
                              (wire52 && (8'hb4)) : $unsigned(wire59)) >= $unsigned((reg49 ?
                              wire57 : wire52))),
                          ($signed($signed(wire61)) ?
                              wire52[(1'h0):(1'h0)] : ((wire61 ~^ wire56) == (!wire57)))} ?
                      (wire50[(2'h2):(1'h0)] < $signed((|(reg48 & (8'ha6))))) : wire44);
endmodule
