

================================================================
== Vitis HLS Report for 'mat_mul'
================================================================
* Date:           Tue May  6 19:37:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_test
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.922 ns|     0.40 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       37|       37|  0.123 us|  0.123 us|   36|   36|  loop auto-rewind stp (delay=4 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3  |       35|       35|         5|          1|          1|    32|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.92>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten131 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 9 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten3 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j4 = alloca i32 1"   --->   Operation 11 'alloca' 'j4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k5 = alloca i32 1"   --->   Operation 12 'alloca' 'k5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sum6 = alloca i32 1"   --->   Operation 13 'alloca' 'sum6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [mat_mul.cpp:3]   --->   Operation 14 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0" [mat_mul.cpp:3]   --->   Operation 15 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in1"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in2"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %sum6"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %k5"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %j4"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten3"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %i2"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten131"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc22"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%icmp_ln108 = phi i1 0, void %entry, i1 %icmp_ln10, void %new.latch.for.inc.split" [mat_mul.cpp:10]   --->   Operation 30 'phi' 'icmp_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%icmp_ln127 = phi i1 1, void %entry, i1 %xor_ln12, void %new.latch.for.inc.split" [mat_mul.cpp:12]   --->   Operation 31 'phi' 'icmp_ln127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten131_load = load i5 %indvar_flatten131" [mat_mul.cpp:9]   --->   Operation 32 'load' 'indvar_flatten131_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i2_load = load i3 %i2" [mat_mul.cpp:9]   --->   Operation 33 'load' 'i2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten3_load = load i5 %indvar_flatten3" [mat_mul.cpp:10]   --->   Operation 34 'load' 'indvar_flatten3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%j4_load = load i3 %j4" [mat_mul.cpp:9]   --->   Operation 35 'load' 'j4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%k5_load = load i3 %k5" [mat_mul.cpp:9]   --->   Operation 36 'load' 'k5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.57ns)   --->   "%add_ln9 = add i3 %i2_load, i3 1" [mat_mul.cpp:9]   --->   Operation 37 'add' 'add_ln9' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.27ns)   --->   "%select_ln9 = select i1 %icmp_ln108, i3 0, i3 %j4_load" [mat_mul.cpp:9]   --->   Operation 38 'select' 'select_ln9' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node k_mid2)   --->   "%select_ln9_1 = select i1 %icmp_ln108, i3 0, i3 %k5_load" [mat_mul.cpp:9]   --->   Operation 39 'select' 'select_ln9_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.12ns)   --->   "%or_ln9 = or i1 %icmp_ln108, i1 %icmp_ln127" [mat_mul.cpp:9]   --->   Operation 40 'or' 'or_ln9' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.27ns)   --->   "%i = select i1 %icmp_ln108, i3 %add_ln9, i3 %i2_load" [mat_mul.cpp:9]   --->   Operation 41 'select' 'i' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i3 %i" [mat_mul.cpp:10]   --->   Operation 42 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.57ns)   --->   "%add_ln10 = add i3 %select_ln9, i3 1" [mat_mul.cpp:10]   --->   Operation 43 'add' 'add_ln10' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.27ns) (out node of the LUT)   --->   "%k_mid2 = select i1 %or_ln9, i3 %select_ln9_1, i3 0" [mat_mul.cpp:9]   --->   Operation 44 'select' 'k_mid2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty = trunc i3 %k_mid2" [mat_mul.cpp:9]   --->   Operation 45 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.27ns)   --->   "%j = select i1 %or_ln9, i3 %select_ln9, i3 %add_ln10" [mat_mul.cpp:10]   --->   Operation 46 'select' 'j' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln10, i2 0" [mat_mul.cpp:14]   --->   Operation 47 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i3 %j" [mat_mul.cpp:16]   --->   Operation 48 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln16 = add i4 %tmp, i4 %zext_ln16" [mat_mul.cpp:16]   --->   Operation 49 'add' 'add_ln16' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i3 %k_mid2" [mat_mul.cpp:14]   --->   Operation 50 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.70ns)   --->   "%add_ln14_1 = add i4 %tmp, i4 %zext_ln14" [mat_mul.cpp:14]   --->   Operation 51 'add' 'add_ln14_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i4 %add_ln14_1" [mat_mul.cpp:14]   --->   Operation 52 'zext' 'zext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%in1_addr = getelementptr i32 %in1, i64 0, i64 %zext_ln14_1" [mat_mul.cpp:14]   --->   Operation 53 'getelementptr' 'in1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty, i2 0" [mat_mul.cpp:14]   --->   Operation 54 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.70ns)   --->   "%add_ln14_2 = add i4 %tmp_1, i4 %zext_ln16" [mat_mul.cpp:14]   --->   Operation 55 'add' 'add_ln14_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln14_3 = zext i4 %add_ln14_2" [mat_mul.cpp:14]   --->   Operation 56 'zext' 'zext_ln14_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%in2_addr = getelementptr i32 %in2, i64 0, i64 %zext_ln14_3" [mat_mul.cpp:14]   --->   Operation 57 'getelementptr' 'in2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (0.69ns)   --->   "%in1_load = load i4 %in1_addr" [mat_mul.cpp:14]   --->   Operation 58 'load' 'in1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 59 [2/2] (0.69ns)   --->   "%in2_load = load i4 %in2_addr" [mat_mul.cpp:14]   --->   Operation 59 'load' 'in2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k_mid2, i32 1" [mat_mul.cpp:12]   --->   Operation 60 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i1.i1, i2 %trunc_ln10, i1 %tmp_2, i1 1" [mat_mul.cpp:14]   --->   Operation 61 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i4 %tmp_3" [mat_mul.cpp:14]   --->   Operation 62 'zext' 'zext_ln14_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%in1_addr_1 = getelementptr i32 %in1, i64 0, i64 %zext_ln14_2" [mat_mul.cpp:14]   --->   Operation 63 'getelementptr' 'in1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_2, i3 4" [mat_mul.cpp:14]   --->   Operation 64 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.70ns)   --->   "%add_ln14_3 = add i4 %tmp_4, i4 %zext_ln16" [mat_mul.cpp:14]   --->   Operation 65 'add' 'add_ln14_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i4 %add_ln14_3" [mat_mul.cpp:14]   --->   Operation 66 'zext' 'zext_ln14_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%in2_addr_1 = getelementptr i32 %in2, i64 0, i64 %zext_ln14_4" [mat_mul.cpp:14]   --->   Operation 67 'getelementptr' 'in2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (0.69ns)   --->   "%in1_load_1 = load i4 %in1_addr_1" [mat_mul.cpp:14]   --->   Operation 68 'load' 'in1_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 69 [2/2] (0.69ns)   --->   "%in2_load_1 = load i4 %in2_addr_1" [mat_mul.cpp:14]   --->   Operation 69 'load' 'in2_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 70 [1/1] (0.57ns)   --->   "%k = add i3 %k_mid2, i3 2" [mat_mul.cpp:12]   --->   Operation 70 'add' 'k' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k, i32 2" [mat_mul.cpp:12]   --->   Operation 71 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.12ns)   --->   "%xor_ln12 = xor i1 %tmp_5, i1 1" [mat_mul.cpp:12]   --->   Operation 72 'xor' 'xor_ln12' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.70ns)   --->   "%add_ln9_1 = add i5 %indvar_flatten131_load, i5 1" [mat_mul.cpp:9]   --->   Operation 73 'add' 'add_ln9_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %tmp_5, void %new.latch.for.inc.split, void %last.iter.for.inc.split" [mat_mul.cpp:12]   --->   Operation 74 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.70ns)   --->   "%add_ln10_1 = add i5 %indvar_flatten3_load, i5 1" [mat_mul.cpp:10]   --->   Operation 75 'add' 'add_ln10_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.27ns)   --->   "%select_ln10_1 = select i1 %icmp_ln108, i5 1, i5 %add_ln10_1" [mat_mul.cpp:10]   --->   Operation 76 'select' 'select_ln10_1' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.70ns)   --->   "%icmp_ln10 = icmp_eq  i5 %select_ln10_1, i5 8" [mat_mul.cpp:10]   --->   Operation 77 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.70ns)   --->   "%icmp_ln9 = icmp_eq  i5 %indvar_flatten131_load, i5 31" [mat_mul.cpp:9]   --->   Operation 78 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.38ns)   --->   "%store_ln12 = store i3 %k, i3 %k5" [mat_mul.cpp:12]   --->   Operation 79 'store' 'store_ln12' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 80 [1/1] (0.38ns)   --->   "%store_ln10 = store i3 %j, i3 %j4" [mat_mul.cpp:10]   --->   Operation 80 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 81 [1/1] (0.38ns)   --->   "%store_ln10 = store i5 %select_ln10_1, i5 %indvar_flatten3" [mat_mul.cpp:10]   --->   Operation 81 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 82 [1/1] (0.38ns)   --->   "%store_ln9 = store i3 %i, i3 %i2" [mat_mul.cpp:9]   --->   Operation 82 'store' 'store_ln9' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 83 [1/1] (0.38ns)   --->   "%store_ln9 = store i5 %add_ln9_1, i5 %indvar_flatten131" [mat_mul.cpp:9]   --->   Operation 83 'store' 'store_ln9' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %for.inc22, void %for.end24" [mat_mul.cpp:9]   --->   Operation 84 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 85 [1/2] ( I:0.69ns O:0.69ns )   --->   "%in1_load = load i4 %in1_addr" [mat_mul.cpp:14]   --->   Operation 85 'load' 'in1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 86 [1/2] ( I:0.69ns O:0.69ns )   --->   "%in2_load = load i4 %in2_addr" [mat_mul.cpp:14]   --->   Operation 86 'load' 'in2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 87 [1/2] ( I:0.69ns O:0.69ns )   --->   "%in1_load_1 = load i4 %in1_addr_1" [mat_mul.cpp:14]   --->   Operation 87 'load' 'in1_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 88 [1/2] ( I:0.69ns O:0.69ns )   --->   "%in2_load_1 = load i4 %in2_addr_1" [mat_mul.cpp:14]   --->   Operation 88 'load' 'in2_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 89 [2/2] (2.29ns)   --->   "%mul_ln14 = mul i32 %in2_load, i32 %in1_load" [mat_mul.cpp:14]   --->   Operation 89 'mul' 'mul_ln14' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [2/2] (2.29ns)   --->   "%mul_ln14_1 = mul i32 %in2_load_1, i32 %in1_load_1" [mat_mul.cpp:14]   --->   Operation 90 'mul' 'mul_ln14_1' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 91 [1/2] (2.29ns)   --->   "%mul_ln14 = mul i32 %in2_load, i32 %in1_load" [mat_mul.cpp:14]   --->   Operation 91 'mul' 'mul_ln14' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/2] (2.29ns)   --->   "%mul_ln14_1 = mul i32 %in2_load_1, i32 %in1_load_1" [mat_mul.cpp:14]   --->   Operation 92 'mul' 'mul_ln14_1' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.65>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%sum6_load = load i32 %sum6" [mat_mul.cpp:9]   --->   Operation 93 'load' 'sum6_load' <Predicate = (or_ln9)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"   --->   Operation 94 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 95 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node sum_mid2)   --->   "%select_ln9_2 = select i1 %icmp_ln108, i32 0, i32 %sum6_load" [mat_mul.cpp:9]   --->   Operation 96 'select' 'select_ln9_2' <Predicate = (or_ln9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.22ns) (out node of the LUT)   --->   "%sum_mid2 = select i1 %or_ln9, i32 %select_ln9_2, i32 0" [mat_mul.cpp:9]   --->   Operation 97 'select' 'sum_mid2' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i4 %add_ln16" [mat_mul.cpp:16]   --->   Operation 98 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%out_r_addr = getelementptr i32 %out_r, i64 0, i64 %zext_ln16_1" [mat_mul.cpp:16]   --->   Operation 99 'getelementptr' 'out_r_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [mat_mul.cpp:11]   --->   Operation 100 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14 = add i32 %mul_ln14_1, i32 %mul_ln14" [mat_mul.cpp:14]   --->   Operation 101 'add' 'add_ln14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 102 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sum = add i32 %sum_mid2, i32 %add_ln14" [mat_mul.cpp:14]   --->   Operation 102 'add' 'sum' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [1/1] ( I:0.69ns O:0.69ns )   --->   "%store_ln16 = store i32 %sum, i4 %out_r_addr" [mat_mul.cpp:16]   --->   Operation 103 'store' 'store_ln16' <Predicate = (tmp_5)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln12 = br void %new.latch.for.inc.split" [mat_mul.cpp:12]   --->   Operation 104 'br' 'br_ln12' <Predicate = (tmp_5)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.38ns)   --->   "%store_ln14 = store i32 %sum, i32 %sum6" [mat_mul.cpp:14]   --->   Operation 105 'store' 'store_ln14' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 106 [1/1] (0.38ns)   --->   "%ret_ln20 = ret" [mat_mul.cpp:20]   --->   Operation 106 'ret' 'ret_ln20' <Predicate = (icmp_ln9)> <Delay = 0.38>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ in1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=bram:ce=0
Port [ in2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=bram:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten131      (alloca           ) [ 010000]
i2                     (alloca           ) [ 010000]
indvar_flatten3        (alloca           ) [ 010000]
j4                     (alloca           ) [ 010000]
k5                     (alloca           ) [ 010000]
sum6                   (alloca           ) [ 011111]
spectopmodule_ln3      (spectopmodule    ) [ 000000]
specinterface_ln3      (specinterface    ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
store_ln0              (store            ) [ 000000]
store_ln0              (store            ) [ 000000]
store_ln0              (store            ) [ 000000]
store_ln0              (store            ) [ 000000]
store_ln0              (store            ) [ 000000]
store_ln0              (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
icmp_ln108             (phi              ) [ 011111]
icmp_ln127             (phi              ) [ 010000]
indvar_flatten131_load (load             ) [ 000000]
i2_load                (load             ) [ 000000]
indvar_flatten3_load   (load             ) [ 000000]
j4_load                (load             ) [ 000000]
k5_load                (load             ) [ 000000]
add_ln9                (add              ) [ 000000]
select_ln9             (select           ) [ 000000]
select_ln9_1           (select           ) [ 000000]
or_ln9                 (or               ) [ 011111]
i                      (select           ) [ 000000]
trunc_ln10             (trunc            ) [ 000000]
add_ln10               (add              ) [ 000000]
k_mid2                 (select           ) [ 000000]
empty                  (trunc            ) [ 000000]
j                      (select           ) [ 000000]
tmp                    (bitconcatenate   ) [ 000000]
zext_ln16              (zext             ) [ 000000]
add_ln16               (add              ) [ 011111]
zext_ln14              (zext             ) [ 000000]
add_ln14_1             (add              ) [ 000000]
zext_ln14_1            (zext             ) [ 000000]
in1_addr               (getelementptr    ) [ 011000]
tmp_1                  (bitconcatenate   ) [ 000000]
add_ln14_2             (add              ) [ 000000]
zext_ln14_3            (zext             ) [ 000000]
in2_addr               (getelementptr    ) [ 011000]
tmp_2                  (bitselect        ) [ 000000]
tmp_3                  (bitconcatenate   ) [ 000000]
zext_ln14_2            (zext             ) [ 000000]
in1_addr_1             (getelementptr    ) [ 011000]
tmp_4                  (bitconcatenate   ) [ 000000]
add_ln14_3             (add              ) [ 000000]
zext_ln14_4            (zext             ) [ 000000]
in2_addr_1             (getelementptr    ) [ 011000]
k                      (add              ) [ 000000]
tmp_5                  (bitselect        ) [ 011111]
xor_ln12               (xor              ) [ 010000]
add_ln9_1              (add              ) [ 000000]
br_ln12                (br               ) [ 000000]
add_ln10_1             (add              ) [ 000000]
select_ln10_1          (select           ) [ 000000]
icmp_ln10              (icmp             ) [ 010000]
icmp_ln9               (icmp             ) [ 011111]
store_ln12             (store            ) [ 000000]
store_ln10             (store            ) [ 000000]
store_ln10             (store            ) [ 000000]
store_ln9              (store            ) [ 000000]
store_ln9              (store            ) [ 000000]
br_ln9                 (br               ) [ 010000]
in1_load               (load             ) [ 010110]
in2_load               (load             ) [ 010110]
in1_load_1             (load             ) [ 010110]
in2_load_1             (load             ) [ 010110]
mul_ln14               (mul              ) [ 010001]
mul_ln14_1             (mul              ) [ 010001]
sum6_load              (load             ) [ 000000]
specloopname_ln0       (specloopname     ) [ 000000]
speclooptripcount_ln0  (speclooptripcount) [ 000000]
select_ln9_2           (select           ) [ 000000]
sum_mid2               (select           ) [ 000000]
zext_ln16_1            (zext             ) [ 000000]
out_r_addr             (getelementptr    ) [ 000000]
specpipeline_ln11      (specpipeline     ) [ 000000]
add_ln14               (add              ) [ 000000]
sum                    (add              ) [ 000000]
store_ln16             (store            ) [ 000000]
br_ln12                (br               ) [ 000000]
store_ln14             (store            ) [ 000000]
ret_ln20               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="indvar_flatten131_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten131/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i2_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="indvar_flatten3_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten3/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="j4_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j4/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="k5_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k5/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sum6_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum6/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="in1_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="in2_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="4" slack="0"/>
<pin id="109" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in2_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="0"/>
<pin id="117" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="118" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="1"/>
<pin id="120" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in1_load/1 in1_load_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="0"/>
<pin id="127" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="128" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="1"/>
<pin id="130" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in2_load/1 in2_load_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="in1_addr_1_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_addr_1/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="in2_addr_1_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in2_addr_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="out_r_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="4" slack="0"/>
<pin id="152" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_r_addr/5 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln16_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/5 "/>
</bind>
</comp>

<comp id="161" class="1005" name="icmp_ln108_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="4"/>
<pin id="163" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln108 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln108_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln108/1 "/>
</bind>
</comp>

<comp id="172" class="1005" name="icmp_ln127_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="174" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln127 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln127_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln127/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="0" index="1" bw="32" slack="1"/>
<pin id="185" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="0" index="1" bw="32" slack="1"/>
<pin id="189" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_1/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln0_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln0_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="3" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln0_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="3" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln0_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="5" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln0_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="3" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln0_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="5" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="indvar_flatten131_load_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="0"/>
<pin id="222" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten131_load/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="i2_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i2_load/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="indvar_flatten3_load_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten3_load/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="j4_load_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j4_load/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="k5_load_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k5_load/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln9_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="select_ln9_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="3" slack="0"/>
<pin id="245" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="select_ln9_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="3" slack="0"/>
<pin id="253" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9_1/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="or_ln9_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln9/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="i_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="3" slack="0"/>
<pin id="266" dir="0" index="2" bw="3" slack="0"/>
<pin id="267" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln10_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="0"/>
<pin id="273" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln10_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="3" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="k_mid2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="3" slack="0"/>
<pin id="284" dir="0" index="2" bw="1" slack="0"/>
<pin id="285" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_mid2/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="empty_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="0"/>
<pin id="291" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="j_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="3" slack="0"/>
<pin id="296" dir="0" index="2" bw="3" slack="0"/>
<pin id="297" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="2" slack="0"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln16_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="0"/>
<pin id="311" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln16_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="0" index="1" bw="3" slack="0"/>
<pin id="316" dir="1" index="2" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln14_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="0"/>
<pin id="321" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln14_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="0" index="1" bw="3" slack="0"/>
<pin id="326" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln14_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="0" index="1" bw="2" slack="0"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln14_2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="3" slack="0"/>
<pin id="345" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_2/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln14_3_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_3/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="3" slack="0"/>
<pin id="356" dir="0" index="2" bw="1" slack="0"/>
<pin id="357" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_3_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="0"/>
<pin id="363" dir="0" index="1" bw="2" slack="0"/>
<pin id="364" dir="0" index="2" bw="1" slack="0"/>
<pin id="365" dir="0" index="3" bw="1" slack="0"/>
<pin id="366" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln14_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_2/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_4_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="3" slack="0"/>
<pin id="380" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln14_3_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="0" index="1" bw="3" slack="0"/>
<pin id="387" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_3/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln14_4_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_4/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="k_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="3" slack="0"/>
<pin id="397" dir="0" index="1" bw="3" slack="0"/>
<pin id="398" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_5_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="3" slack="0"/>
<pin id="404" dir="0" index="2" bw="3" slack="0"/>
<pin id="405" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="xor_ln12_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="add_ln9_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_1/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln10_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="5" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_1/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="select_ln10_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="0" index="2" bw="5" slack="0"/>
<pin id="431" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_1/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln10_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="5" slack="0"/>
<pin id="437" dir="0" index="1" bw="5" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln9_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln12_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="3" slack="0"/>
<pin id="449" dir="0" index="1" bw="3" slack="0"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="store_ln10_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="3" slack="0"/>
<pin id="454" dir="0" index="1" bw="3" slack="0"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="store_ln10_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="5" slack="0"/>
<pin id="459" dir="0" index="1" bw="5" slack="0"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="store_ln9_store_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="3" slack="0"/>
<pin id="464" dir="0" index="1" bw="3" slack="0"/>
<pin id="465" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="store_ln9_store_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="5" slack="0"/>
<pin id="469" dir="0" index="1" bw="5" slack="0"/>
<pin id="470" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="sum6_load_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="4"/>
<pin id="474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum6_load/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="select_ln9_2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="4"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="0" index="2" bw="32" slack="0"/>
<pin id="479" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9_2/5 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sum_mid2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="4"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="0" index="2" bw="1" slack="0"/>
<pin id="487" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_mid2/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln16_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="4"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln14_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="0" index="1" bw="32" slack="1"/>
<pin id="497" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="sum_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="store_ln14_store_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="4"/>
<pin id="508" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/5 "/>
</bind>
</comp>

<comp id="510" class="1005" name="indvar_flatten131_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="5" slack="0"/>
<pin id="512" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten131 "/>
</bind>
</comp>

<comp id="517" class="1005" name="i2_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="3" slack="0"/>
<pin id="519" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="524" class="1005" name="indvar_flatten3_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="5" slack="0"/>
<pin id="526" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten3 "/>
</bind>
</comp>

<comp id="531" class="1005" name="j4_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="3" slack="0"/>
<pin id="533" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j4 "/>
</bind>
</comp>

<comp id="538" class="1005" name="k5_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="3" slack="0"/>
<pin id="540" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k5 "/>
</bind>
</comp>

<comp id="545" class="1005" name="sum6_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum6 "/>
</bind>
</comp>

<comp id="552" class="1005" name="or_ln9_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="4"/>
<pin id="554" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="or_ln9 "/>
</bind>
</comp>

<comp id="557" class="1005" name="add_ln16_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="4" slack="4"/>
<pin id="559" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="562" class="1005" name="in1_addr_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="4" slack="1"/>
<pin id="564" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in1_addr "/>
</bind>
</comp>

<comp id="567" class="1005" name="in2_addr_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="4" slack="1"/>
<pin id="569" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in2_addr "/>
</bind>
</comp>

<comp id="572" class="1005" name="in1_addr_1_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="1"/>
<pin id="574" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in1_addr_1 "/>
</bind>
</comp>

<comp id="577" class="1005" name="in2_addr_1_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="4" slack="1"/>
<pin id="579" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in2_addr_1 "/>
</bind>
</comp>

<comp id="582" class="1005" name="tmp_5_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="4"/>
<pin id="584" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="586" class="1005" name="xor_ln12_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="xor_ln12 "/>
</bind>
</comp>

<comp id="591" class="1005" name="icmp_ln10_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="596" class="1005" name="icmp_ln9_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="1"/>
<pin id="598" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="600" class="1005" name="in1_load_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in1_load "/>
</bind>
</comp>

<comp id="605" class="1005" name="in2_load_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="1"/>
<pin id="607" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in2_load "/>
</bind>
</comp>

<comp id="610" class="1005" name="in1_load_1_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in1_load_1 "/>
</bind>
</comp>

<comp id="615" class="1005" name="in2_load_1_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="1"/>
<pin id="617" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in2_load_1 "/>
</bind>
</comp>

<comp id="620" class="1005" name="mul_ln14_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14 "/>
</bind>
</comp>

<comp id="625" class="1005" name="mul_ln14_1_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="44" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="44" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="121"><net_src comp="98" pin="3"/><net_sink comp="112" pin=2"/></net>

<net id="131"><net_src comp="105" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="44" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="44" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="132" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="147"><net_src comp="139" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="44" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="164" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="239"><net_src comp="223" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="164" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="229" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="254"><net_src comp="164" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="30" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="232" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="261"><net_src comp="164" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="175" pin="4"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="164" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="235" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="223" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="274"><net_src comp="263" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="241" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="257" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="249" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="30" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="292"><net_src comp="281" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="257" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="241" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="275" pin="2"/><net_sink comp="293" pin=2"/></net>

<net id="306"><net_src comp="40" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="271" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="42" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="312"><net_src comp="293" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="301" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="309" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="281" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="301" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="319" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="339"><net_src comp="40" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="289" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="42" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="346"><net_src comp="334" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="309" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="358"><net_src comp="46" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="281" pin="3"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="6" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="367"><net_src comp="48" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="271" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="353" pin="3"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="36" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="374"><net_src comp="361" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="381"><net_src comp="50" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="353" pin="3"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="52" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="388"><net_src comp="376" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="309" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="399"><net_src comp="281" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="54" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="406"><net_src comp="46" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="395" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="56" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="413"><net_src comp="401" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="36" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="220" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="58" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="226" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="58" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="432"><net_src comp="164" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="58" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="421" pin="2"/><net_sink comp="427" pin=2"/></net>

<net id="439"><net_src comp="427" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="60" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="220" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="62" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="395" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="293" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="427" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="263" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="415" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="480"><net_src comp="161" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="14" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="472" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="488"><net_src comp="475" pin="3"/><net_sink comp="483" pin=1"/></net>

<net id="489"><net_src comp="14" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="493"><net_src comp="490" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="502"><net_src comp="483" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="494" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="504"><net_src comp="498" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="509"><net_src comp="498" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="74" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="516"><net_src comp="510" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="520"><net_src comp="78" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="523"><net_src comp="517" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="527"><net_src comp="82" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="530"><net_src comp="524" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="534"><net_src comp="86" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="537"><net_src comp="531" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="541"><net_src comp="90" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="544"><net_src comp="538" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="548"><net_src comp="94" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="551"><net_src comp="545" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="555"><net_src comp="257" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="560"><net_src comp="313" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="565"><net_src comp="98" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="570"><net_src comp="105" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="575"><net_src comp="132" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="580"><net_src comp="139" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="585"><net_src comp="401" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="409" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="594"><net_src comp="435" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="599"><net_src comp="441" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="112" pin="7"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="608"><net_src comp="122" pin="7"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="613"><net_src comp="112" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="618"><net_src comp="122" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="623"><net_src comp="182" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="628"><net_src comp="186" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="494" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {5 }
 - Input state : 
	Port: mat_mul : in1 | {1 2 }
	Port: mat_mul : in2 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		icmp_ln108 : 1
		icmp_ln127 : 1
		indvar_flatten131_load : 1
		i2_load : 1
		indvar_flatten3_load : 1
		j4_load : 1
		k5_load : 1
		add_ln9 : 2
		select_ln9 : 2
		select_ln9_1 : 2
		or_ln9 : 2
		i : 3
		trunc_ln10 : 4
		add_ln10 : 3
		k_mid2 : 2
		empty : 3
		j : 4
		tmp : 5
		zext_ln16 : 5
		add_ln16 : 6
		zext_ln14 : 3
		add_ln14_1 : 6
		zext_ln14_1 : 7
		in1_addr : 8
		tmp_1 : 4
		add_ln14_2 : 5
		zext_ln14_3 : 6
		in2_addr : 7
		in1_load : 9
		in2_load : 8
		tmp_2 : 3
		tmp_3 : 4
		zext_ln14_2 : 5
		in1_addr_1 : 6
		tmp_4 : 4
		add_ln14_3 : 5
		zext_ln14_4 : 6
		in2_addr_1 : 7
		in1_load_1 : 7
		in2_load_1 : 8
		k : 3
		tmp_5 : 4
		xor_ln12 : 5
		add_ln9_1 : 2
		br_ln12 : 5
		add_ln10_1 : 2
		select_ln10_1 : 3
		icmp_ln10 : 4
		icmp_ln9 : 2
		store_ln12 : 4
		store_ln10 : 5
		store_ln10 : 4
		store_ln9 : 4
		store_ln9 : 3
		br_ln9 : 3
	State 2
	State 3
	State 4
	State 5
		select_ln9_2 : 1
		sum_mid2 : 2
		out_r_addr : 1
		sum : 3
		store_ln16 : 4
		store_ln14 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|    mul   |      grp_fu_182      |    3    |   165   |    49   |
|          |      grp_fu_186      |    3    |   165   |    49   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln9_fu_235    |    0    |    0    |    10   |
|          |    add_ln10_fu_275   |    0    |    0    |    10   |
|          |    add_ln16_fu_313   |    0    |    0    |    12   |
|          |   add_ln14_1_fu_323  |    0    |    0    |    12   |
|          |   add_ln14_2_fu_342  |    0    |    0    |    12   |
|    add   |   add_ln14_3_fu_384  |    0    |    0    |    12   |
|          |       k_fu_395       |    0    |    0    |    10   |
|          |   add_ln9_1_fu_415   |    0    |    0    |    12   |
|          |   add_ln10_1_fu_421  |    0    |    0    |    12   |
|          |    add_ln14_fu_494   |    0    |    0    |    32   |
|          |      sum_fu_498      |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |   select_ln9_fu_241  |    0    |    0    |    3    |
|          |  select_ln9_1_fu_249 |    0    |    0    |    3    |
|          |       i_fu_263       |    0    |    0    |    3    |
|  select  |     k_mid2_fu_281    |    0    |    0    |    3    |
|          |       j_fu_293       |    0    |    0    |    3    |
|          | select_ln10_1_fu_427 |    0    |    0    |    5    |
|          |  select_ln9_2_fu_475 |    0    |    0    |    32   |
|          |    sum_mid2_fu_483   |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln10_fu_435   |    0    |    0    |    12   |
|          |    icmp_ln9_fu_441   |    0    |    0    |    12   |
|----------|----------------------|---------|---------|---------|
|    or    |     or_ln9_fu_257    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln12_fu_409   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln10_fu_271  |    0    |    0    |    0    |
|          |     empty_fu_289     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_301      |    0    |    0    |    0    |
|bitconcatenate|     tmp_1_fu_334     |    0    |    0    |    0    |
|          |     tmp_3_fu_361     |    0    |    0    |    0    |
|          |     tmp_4_fu_376     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln16_fu_309   |    0    |    0    |    0    |
|          |   zext_ln14_fu_319   |    0    |    0    |    0    |
|          |  zext_ln14_1_fu_329  |    0    |    0    |    0    |
|   zext   |  zext_ln14_3_fu_348  |    0    |    0    |    0    |
|          |  zext_ln14_2_fu_371  |    0    |    0    |    0    |
|          |  zext_ln14_4_fu_390  |    0    |    0    |    0    |
|          |  zext_ln16_1_fu_490  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|     tmp_2_fu_353     |    0    |    0    |    0    |
|          |     tmp_5_fu_401     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    6    |   330   |   376   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln16_reg_557    |    4   |
|        i2_reg_517       |    3   |
|    icmp_ln108_reg_161   |    1   |
|    icmp_ln10_reg_591    |    1   |
|    icmp_ln127_reg_172   |    1   |
|     icmp_ln9_reg_596    |    1   |
|    in1_addr_1_reg_572   |    4   |
|     in1_addr_reg_562    |    4   |
|    in1_load_1_reg_610   |   32   |
|     in1_load_reg_600    |   32   |
|    in2_addr_1_reg_577   |    4   |
|     in2_addr_reg_567    |    4   |
|    in2_load_1_reg_615   |   32   |
|     in2_load_reg_605    |   32   |
|indvar_flatten131_reg_510|    5   |
| indvar_flatten3_reg_524 |    5   |
|        j4_reg_531       |    3   |
|        k5_reg_538       |    3   |
|    mul_ln14_1_reg_625   |   32   |
|     mul_ln14_reg_620    |   32   |
|      or_ln9_reg_552     |    1   |
|       sum6_reg_545      |   32   |
|      tmp_5_reg_582      |    1   |
|     xor_ln12_reg_586    |    1   |
+-------------------------+--------+
|          Total          |   270  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_112 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_112 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_122 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_122 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   16   ||  1.548  ||    0    ||    36   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   330  |   376  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   36   |
|  Register |    -   |    -   |   270  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    1   |   600  |   412  |
+-----------+--------+--------+--------+--------+
