Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Zhang, P., Mills, A., Zambreno, J., Jones, P.H.","The design and integration of a software configurable and parallelized coprocessor architecture for LQR control",2017,"Journal of Parallel and Distributed Computing","106",,,"121","131",,,10.1016/j.jpdc.2017.01.028,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85013066184&doi=10.1016%2fj.jpdc.2017.01.028&partnerID=40&md5=b41c87776bcfacb27a7c35249d7cab84",Article,Scopus,2-s2.0-85013066184
"Rover, D., Zambreno, J., Mina, M., Jones, P., Chrystal, L.L.","Evidence-based planning to broaden the participation of women in electrical and computer engineering",2016,"Proceedings - Frontiers in Education Conference, FIE","2016-November",, 7757643,"","",,,10.1109/FIE.2016.7757643,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85006760190&doi=10.1109%2fFIE.2016.7757643&partnerID=40&md5=20e8316a804ba28259cc8daded14a200",Conference Paper,Scopus,2-s2.0-85006760190
"Wang, X., Zambreno, J.","Parallelizing Latent Semantic Indexing using an FPGA-based architecture",2016,"Proceedings of the 34th IEEE International Conference on Computer Design, ICCD 2016",,, 7753321,"432","435",,,10.1109/ICCD.2016.7753321,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85006771069&doi=10.1109%2fICCD.2016.7753321&partnerID=40&md5=a087a9d8acc644b70d0618556d8ca94a",Conference Paper,Scopus,2-s2.0-85006771069
"Zhu, X., Awatramani, M., Rover, D., Zambreno, J.","ONAC: Optimal number of active cores detector for energy efficient GPU computing",2016,"Proceedings of the 34th IEEE International Conference on Computer Design, ICCD 2016",,, 7753335,"512","519",,1,10.1109/ICCD.2016.7753335,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85006725827&doi=10.1109%2fICCD.2016.7753335&partnerID=40&md5=d296d0899480599e5100d00831b8f779",Conference Paper,Scopus,2-s2.0-85006725827
"Nelson, C., Townsend, K.R., Attia, O.G., Jones, P.H., Zambreno, J.","RAMPS: A Reconfigurable Architecture for Minimal Perfect Sequencing",2016,"IEEE Transactions on Parallel and Distributed Systems","27","10", 7368199,"3029","3043",,,10.1109/TPDS.2015.2513053,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84987748099&doi=10.1109%2fTPDS.2015.2513053&partnerID=40&md5=ac21559eb74943652271776705565002",Article,Scopus,2-s2.0-84987748099
"Mills, A., Jones, P.H., Zambreno, J.","Parameterizable FPGA-based Kalman filter coprocessor using piecewise affine modeling",2016,"Proceedings - 2016 IEEE 30th International Parallel and Distributed Processing Symposium, IPDPS 2016",,, 7529861,"139","147",,,10.1109/IPDPSW.2016.101,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84991585593&doi=10.1109%2fIPDPSW.2016.101&partnerID=40&md5=a3f21a2ab6cfb3f964380775a72b0ff3",Conference Paper,Scopus,2-s2.0-84991585593
"Awatramani, M., Zhu, X., Zambreno, J., Rover, D.","Phase Aware Warp Scheduling: Mitigating Effects of Phase Behavior in GPGPU Applications",2016,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT","2016-March",, 7429290,"1","12",,1,10.1109/PACT.2015.31,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84975489177&doi=10.1109%2fPACT.2015.31&partnerID=40&md5=879d5e88dbb8c1d392e9a9df96305906",Conference Paper,Scopus,2-s2.0-84975489177
"Zhang, P., Mills, A., Zambreno, J., Jones, P.H.","A software configurable and parallelized coprocessor architecture for LQR control",2016,"2015 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015",,, 7393360,"","",,2,10.1109/ReConFig.2015.7393360,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964355555&doi=10.1109%2fReConFig.2015.7393360&partnerID=40&md5=deb7f1a179bdf11c1404ce0424ec5309",Conference Paper,Scopus,2-s2.0-84964355555
"Attia, O.G., Townsend, K.R., Jones, P.H., Zambreno, J.","A reconfigurable architecture for the detection of Strongly Connected Components",2015,"ACM Transactions on Reconfigurable Technology and Systems","9","2", 16,"","",,,10.1145/2807700,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84951916082&doi=10.1145%2f2807700&partnerID=40&md5=e8228220473bde81f6585950ff52d815",Article,Scopus,2-s2.0-84951916082
"Monga, M., Roggow, D., Karkee, M., Sun, S., Tondehal, L.K., Steward, B., Kelkar, A., Zambreno, J.","Real-time simulation of dynamic vehicle models using a high-performance reconfigurable platform",2015,"Microprocessors and Microsystems","39","8",,"720","740",,2,10.1016/j.micpro.2015.08.014,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944738262&doi=10.1016%2fj.micpro.2015.08.014&partnerID=40&md5=0a33ae3a5569090aa2e5da8bda9927fb",Article,Scopus,2-s2.0-84944738262
"Mills, A., Zhang, P., Vyas, S., Zambreno, J., Jones, P.H.","A software configurable coprocessor-based state-space controller",2015,"25th International Conference on Field Programmable Logic and Applications, FPL 2015",,, 7293752,"","",,2,10.1109/FPL.2015.7293752,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962417608&doi=10.1109%2fFPL.2015.7293752&partnerID=40&md5=f0df83edf033e33be24b3ac84977673b",Conference Paper,Scopus,2-s2.0-84962417608
"Townsend, K.R., Zambreno, J.","A multi-phase approach to floating-point compression",2015,"IEEE International Conference on Electro Information Technology","2015-June",, 7293348,"251","256",,2,10.1109/EIT.2015.7293348,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84975691273&doi=10.1109%2fEIT.2015.7293348&partnerID=40&md5=bd26499d936e309a16580234437937ea",Conference Paper,Scopus,2-s2.0-84975691273
"Townsend, K.R., Sun, S., Johnson, T., Attia, O.G., Jones, P.H., Zambreno, J.","K-NN text classification using an FPGA-based sparse matrix vector multiplication accelerator",2015,"IEEE International Conference on Electro Information Technology","2015-June",, 7293349,"257","263",,,10.1109/EIT.2015.7293349,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84975757507&doi=10.1109%2fEIT.2015.7293349&partnerID=40&md5=ad4138eae704acfccb5cf2376dcd0a53",Conference Paper,Scopus,2-s2.0-84975757507
"Mills, A., Zambreno, J.","Estimating state of charge and state of health of rechargable batteries on a per-cell basis",2015,"2015 Workshop on Modeling and Simulation of Cyber-Physical Energy Systems, MSCPES 2015 - Held as Part of CPS Week, Proceedings",,, 7115399,"","",,,10.1109/MSCPES.2015.7115399,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84936806190&doi=10.1109%2fMSCPES.2015.7115399&partnerID=40&md5=48c102bf98e92f783437abcbebc1c92a",Conference Paper,Scopus,2-s2.0-84936806190
"Awatramani, M., Zambreno, J., Rover, D.","Perf-Sat: Runtime Detection of Performance Saturation for GPGPU Applications",2015,"Proceedings of the International Conference on Parallel Processing Workshops","2015-May",, 7103432,"1","8",,4,10.1109/ICPPW.2014.14,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946574928&doi=10.1109%2fICPPW.2014.14&partnerID=40&md5=1bd387fcae6bb464934c1ed7cce0bd73",Conference Paper,Scopus,2-s2.0-84946574928
"Townsend, K.R., Attia, O.G., Jones, P.H., Zambreno, J.","A scalable unsegmented multiport memory for FPGA-based systems",2015,"International Journal of Reconfigurable Computing","2015",, 826283,"","",,,10.1155/2015/826283,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84956887469&doi=10.1155%2f2015%2f826283&partnerID=40&md5=20db3d891671fb80d04f9c451a9c56c1",Article,Scopus,2-s2.0-84956887469
"Roggow, D., Uhing, P., Jones, P., Zambreno, J.","A project-based embedded systems design course using a reconfigurable SoC platform",2015,"2015 IEEE International Conference on Microelectronics Systems Education, MSE 2015",,, 7160005,"9","12",,5,10.1109/MSE.2015.7160005,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945367075&doi=10.1109%2fMSE.2015.7160005&partnerID=40&md5=f4c8ac718109683fd228eb8db693f372",Conference Paper,Scopus,2-s2.0-84945367075
"Johnson, T., Roggow, D., Jones, P.H., Zambreno, J.","An FPGA Architecture for the Recovery of WPA/WPA2 Keys",2015,"Journal of Circuits, Systems and Computers","24","7", 1550105,"","",,1,10.1142/S0218126615501054,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84931578636&doi=10.1142%2fS0218126615501054&partnerID=40&md5=0e4dc090a78a74f8416cb29d54a7de29",Article,Scopus,2-s2.0-84931578636
"Vyas, S., Chetan Kumar, N.G., Zambreno, J., Gill, C., Cytron, R., Jones, P.","An FPGA-based plant-on-chip platform for cyber-physical system analysis",2014,"IEEE Embedded Systems Letters","6","1", 6522107,"4","7",,5,10.1109/LES.2013.2262107,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84900603992&doi=10.1109%2fLES.2013.2262107&partnerID=40&md5=16efa616566629cde3b9c8260ea72b21",Article,Scopus,2-s2.0-84900603992
"Wang, X., Zambreno, J.","An FPGA implementation of the Hestenes-Jacobi algorithm for singular value decomposition",2014,"Proceedings of the International Parallel and Distributed Processing Symposium, IPDPS",,, 6969391,"220","227",,5,10.1109/IPDPSW.2014.29,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84918823473&doi=10.1109%2fIPDPSW.2014.29&partnerID=40&md5=ce5899cbe06acda106724695b2626e58",Conference Paper,Scopus,2-s2.0-84918823473
"Mills, A., Zambreno, J.","Towards scalable monitoring and maintenance of rechargeable batteries",2014,"IEEE International Conference on Electro Information Technology",,, 6871837,"624","629",,1,10.1109/EIT.2014.6871837,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906546046&doi=10.1109%2fEIT.2014.6871837&partnerID=40&md5=7d6a423a6585670fabc6b60787b255f3",Conference Paper,Scopus,2-s2.0-84906546046
"Wang, X., Zambreno, J.","An efficient architecture for floating-point Eigenvalue decomposition",2014,"Proceedings - 2014 IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014",,, 6861589,"64","67",,1,10.1109/FCCM.2014.27,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84912567988&doi=10.1109%2fFCCM.2014.27&partnerID=40&md5=418e59646a21f7a61f833366fe41d969",Conference Paper,Scopus,2-s2.0-84912567988
"Townsend, K.R., Jones, P., Zambreno, J.","A high performance systolic architecture for k-NN classification",2014,"12th ACM/IEEE International Conference on Methods and Models for System Design, MEMOCODE 2014",,, 6961862,"201","204",,,10.1109/MEMCOD.2014.6961862,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84916636010&doi=10.1109%2fMEMCOD.2014.6961862&partnerID=40&md5=65631ae50cd81571e7ee17f7f76a51c2",Conference Paper,Scopus,2-s2.0-84916636010
"Pande, A., Chen, S., Mohapatra, P., Zambreno, J.","Hardware architecture for video authentication using sensor pattern noise",2014,"IEEE Transactions on Circuits and Systems for Video Technology","24","1", 6575103,"157","167",,5,10.1109/TCSVT.2013.2276869,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892606730&doi=10.1109%2fTCSVT.2013.2276869&partnerID=40&md5=726258b6cbab4eedad9b4733f9e941fa",Article,Scopus,2-s2.0-84892606730
"Wang, X., Jones, P., Zambreno, J.","A reconfigurable architecture for QR decomposition using a hybrid approach",2014,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI",,, 6903420,"541","546",,2,10.1109/ISVLSI.2014.92,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908207274&doi=10.1109%2fISVLSI.2014.92&partnerID=40&md5=838724ccc23fa6b05e3f598d56445df1",Conference Paper,Scopus,2-s2.0-84908207274
"Attia, O.G., Johnson, T., Townsend, K., Jones, P., Zambreno, J.","CyGraph: A reconfigurable architecture for parallel breadth-first search",2014,"Proceedings of the International Parallel and Distributed Processing Symposium, IPDPS",,, 6969392,"228","235",,12,10.1109/IPDPSW.2014.30,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84918782030&doi=10.1109%2fIPDPSW.2014.30&partnerID=40&md5=07f7ae44b399451d18ef49dd8b8024f2",Conference Paper,Scopus,2-s2.0-84918782030
"Kumar, N.G.C., Vyas, S., Cytron, R.K., Gill, C.D., Zambreno, J., Jones, P.H.","Cache design for mixed criticality real-time systems",2014,"2014 32nd IEEE International Conference on Computer Design, ICCD 2014",,, 6974730,"513","516",,4,10.1109/ICCD.2014.6974730,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84919651032&doi=10.1109%2fICCD.2014.6974730&partnerID=40&md5=012bd02374ac677c5eec18b1a5e5b18f",Conference Paper,Scopus,2-s2.0-84919651032
"Chetan Kumar, N.G., Vyas, S., Cytron, R.K., Gill, C.D., Zambreno, J., Jones, P.H.","Hardware-software architecture for priority queue management in real-time and embedded systems",2014,"International Journal of Embedded Systems","6","4",,"319","334",,3,10.1504/IJES.2014.064997,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907457967&doi=10.1504%2fIJES.2014.064997&partnerID=40&md5=9d1094ffd6c2dec2cb2e7d305148b346",Article,Scopus,2-s2.0-84907457967
"Vyas, S., Gupte, A., Gill, C.D., Cytron, R.K., Zambreno, J., Jones, P.H.","Hardware architectural support for control systems and sensor processing",2013,"Transactions on Embedded Computing Systems","13","2", 16,"","",,2,10.1145/2514641.2514643,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885572966&doi=10.1145%2f2514641.2514643&partnerID=40&md5=e29812a3592d65ea3a3ae87986a1aee9",Article,Scopus,2-s2.0-84885572966
"Pande, A., Mohapatra, P., Zambreno, J.","Securing multimedia content using joint compression and encryption",2013,"IEEE Multimedia","20","4", 6205727,"50","61",,13,10.1109/MMUL.2012.29,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84890091330&doi=10.1109%2fMMUL.2012.29&partnerID=40&md5=fc6d52a17ed18ea5474f33a49e4086cc",Article,Scopus,2-s2.0-84890091330
"Townsend, K., Zambreno, J.","Reduce, Reuse, Recycle (R3): A design methodology for Sparse Matrix Vector Multiplication on reconfigurable platforms",2013,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",,, 6567573,"185","191",,5,10.1109/ASAP.2013.6567573,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883355814&doi=10.1109%2fASAP.2013.6567573&partnerID=40&md5=30999f30665c0e4cdbc0ef78faee17d3",Conference Paper,Scopus,2-s2.0-84883355814
"Patterson, M., Mills, A., Scheel, R., Tillman, J., Dye, E., Zambreno, J.","A multi-faceted approach to FPGA-based Trojan circuit detection",2013,"Proceedings of the IEEE VLSI Test Symposium",,, 6548925,"","",,1,10.1109/VTS.2013.6548925,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881284206&doi=10.1109%2fVTS.2013.6548925&partnerID=40&md5=4d0ab354611cebfb31894206dbad3172",Conference Paper,Scopus,2-s2.0-84881284206
"Pande, A., Zambreno, J.","Embedded multimedia security systems: Algorithms and architectures",2013,"Embedded Multimedia Security Systems: Algorithms and Architectures","9781447144595",,,"1","146",,,10.1007/978-1-4471-4459-5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949180180&doi=10.1007%2f978-1-4471-4459-5&partnerID=40&md5=f302a0ace575219289db6ff536e04407",Book,Scopus,2-s2.0-84949180180
"Pande, A., Zambreno, J.","A chaotic encryption scheme for real-time embedded systems: Design and implementation",2013,"Telecommunication Systems","52","2",,"551","561",,12,10.1007/s11235-011-9460-1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879605036&doi=10.1007%2fs11235-011-9460-1&partnerID=40&md5=fb7e523e7a857e3638104c3194e7b80f",Article,Scopus,2-s2.0-84879605036
"Awatramani, M., Zambreno, J., Rover, D.","Increasing GPU throughput using kernel interleaved thread block scheduling",2013,"2013 IEEE 31st International Conference on Computer Design, ICCD 2013",,, 6657093,"503","506",,5,10.1109/ICCD.2013.6657093,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892522462&doi=10.1109%2fICCD.2013.6657093&partnerID=40&md5=70edab585c2ea7afb91674a1254decea",Conference Paper,Scopus,2-s2.0-84892522462
"Chetan Kumar, N.G., Vyas, S., Cytron, R.K., Gill, C.D., Zambreno, J., Jones, P.H.","Scheduling challenges in mixed critical real-time heterogeneous computing platforms",2013,"Procedia Computer Science","18",,,"1891","1898",,1,10.1016/j.procs.2013.05.358,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84896916850&doi=10.1016%2fj.procs.2013.05.358&partnerID=40&md5=091d9ebbe1fe10dc1cf7972ee2b511e3",Conference Paper,Scopus,2-s2.0-84896916850
"Pande, A., Zambreno, J., Mohapatra, P.","Comments on ""arithmetic coding as a non-linear dynamical system""",2012,"Communications in Nonlinear Science and Numerical Simulation","17","12",,"4536","4543",,2,10.1016/j.cnsns.2012.06.006,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864413132&doi=10.1016%2fj.cnsns.2012.06.006&partnerID=40&md5=4f40cd4e93cdce086e837c77d9613988",Article,Scopus,2-s2.0-84864413132
"Mills, A., Vyas, S., Patterson, M., Sabotta, C., Jones, P., Zambreno, J.","Design and evaluation of a delay-based FPGA physically unclonable function",2012,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 6378632,"143","146",,5,10.1109/ICCD.2012.6378632,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872067812&doi=10.1109%2fICCD.2012.6378632&partnerID=40&md5=acc726431bd8d266b572611a7d90fa6c",Conference Paper,Scopus,2-s2.0-84872067812
"Nelson, C., Townsend, K., Rao, B.S., Jones, P., Zambreno, J.","Shepard: A fast exact match short read aligner",2012,"10th ACM/IEEE International Conference on Formal Methods and Models for Codesign, MEMOCODE 2012",,, 6292304,"91","94",,5,10.1109/MEMCOD.2012.6292304,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867200043&doi=10.1109%2fMEMCOD.2012.6292304&partnerID=40&md5=3da977fc62fd1bd52b77ab612725aade",Conference Paper,Scopus,2-s2.0-84867200043
"Steffen, M., Zambreno, J.","Exposing high school students to concurrent programming principles using video game scripting engines",2012,"ASEE Annual Conference and Exposition, Conference Proceedings",,,,"","",13,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864980939&partnerID=40&md5=412c33ce41587d62089cb000d76d98ac",Conference Paper,Scopus,2-s2.0-84864980939
"Steffen, M., Jones III, P.H., Zambreno, J.","Introducing graphics processing from a systems perspective: A hardware / software approach",2012,"ASEE Annual Conference and Exposition, Conference Proceedings",,,,"","",16,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865040724&partnerID=40&md5=bd762b2d63b9a2ab69944da5baf55948",Conference Paper,Scopus,2-s2.0-84865040724
"Pande, A., Zambreno, J.","The secure wavelet transform",2012,"Journal of Real-Time Image Processing","7","2",,"131","142",,10,10.1007/s11554-010-0165-6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861007238&doi=10.1007%2fs11554-010-0165-6&partnerID=40&md5=3abb3014435cd4928b76e60cbc9f8693",Article,Scopus,2-s2.0-84861007238
"Pande, A., Zambreno, J.","Poly-DWT: Polymorphic wavelet hardware support for dynamic image compression",2012,"Transactions on Embedded Computing Systems","11","1", 6,"","",,11,10.1145/2146417.2146423,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859448285&doi=10.1145%2f2146417.2146423&partnerID=40&md5=a9924c8c6a439826f7996dd1c86fa476",Article,Scopus,2-s2.0-84859448285
"Sun, S., Monga, M., Jones, P.H., Zambreno, J.","An I/O bandwidth-sensitive sparse matrix-vector multiplication engine on FPGAs",2012,"IEEE Transactions on Circuits and Systems I: Regular Papers","59","1", 5982109,"113","123",,10,10.1109/TCSI.2011.2161389,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84855652802&doi=10.1109%2fTCSI.2011.2161389&partnerID=40&md5=7b749c599fee081b70aeaeff01dab3ed",Article,Scopus,2-s2.0-84855652802
"Monga, M., Karkee, M., Sun, S., Tondehal, L.K., Steward, B., Kelkar, A., Zambreno, J.","Real-time simulation of dynamic vehicle models using a high-performance reconfigurable platform",2012,"Procedia Computer Science","9",,,"338","347",,5,10.1016/j.procs.2012.04.036,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84896941558&doi=10.1016%2fj.procs.2012.04.036&partnerID=40&md5=d49e06fef5bb395e377388d8b48b3040",Conference Paper,Scopus,2-s2.0-84896941558
"Chetan Kumar, N.G., Vyas, S., Shidal, J.A., Cytron, R.K., Gill, C.D., Zambreno, J., Jones, P.H.","Improving system predictability and performance via hardware accelerated data structures",2012,"Procedia Computer Science","9",,,"1197","1205",,2,10.1016/j.procs.2012.04.129,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84896928645&doi=10.1016%2fj.procs.2012.04.129&partnerID=40&md5=70e35ac269e949f3ab0eb20b250da4b2",Conference Paper,Scopus,2-s2.0-84896928645
"Rilling, J., Graziano, D., Hitchcock, J., Meyer, T., Wang, X., Jones, P., Zambreno, J.","Circumventing a ring oscillator approach to FPGA-based hardware Trojan detection",2011,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 6081411,"289","292",,7,10.1109/ICCD.2011.6081411,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-83455210245&doi=10.1109%2fICCD.2011.6081411&partnerID=40&md5=cfb1da327514cbf319292955c4b1573e",Conference Paper,Scopus,2-s2.0-83455210245
"Pande, A., Zambreno, J.","Algorithms for secure multimedia delivery over mobile devices and mobile agents",2011,"Ubiquitous Multimedia and Mobile Agents: Models and Implementations",,,,"232","250",,,10.4018/978-1-61350-107-8.ch010,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899259112&doi=10.4018%2f978-1-61350-107-8.ch010&partnerID=40&md5=e0ef19bc762cc41acb6831e9ac0147dc",Book Chapter,Scopus,2-s2.0-84899259112
"Pande, A., Mohapatra, P., Zambreno, J.","Using chaotic maps for encrypting image and video content",2011,"Proceedings - 2011 IEEE InternationalSymposium on Multimedia, ISM 2011",,, 6123342,"171","178",,7,10.1109/ISM.2011.35,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856356554&doi=10.1109%2fISM.2011.35&partnerID=40&md5=4768defa0fc706e237dde59c217de48b",Conference Paper,Scopus,2-s2.0-84856356554
"Pande, A., Zambreno, J., Mohapatra, P.","Architecture for simultaneous coding and encryption using chaotic maps",2011,"Proceedings - 2011 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2011",,, 5992541,"351","352",,2,10.1109/ISVLSI.2011.14,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052589525&doi=10.1109%2fISVLSI.2011.14&partnerID=40&md5=13301b50337221840171b7712215568b",Conference Paper,Scopus,2-s2.0-80052589525
"Steffen, M., Jones, P., Zambreno, J.","Teaching graphics processing and architecture using a hardware prototyping approach",2011,"2011 IEEE International Conference on Microelectronic Systems Education, MSE 2011",,, 5937080,"13","16",,1,10.1109/MSE.2011.5937080,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79961162934&doi=10.1109%2fMSE.2011.5937080&partnerID=40&md5=7363e118d21cceb18b4d4080f5ac1bfc",Conference Paper,Scopus,2-s2.0-79961162934
"Sun, S., Zambreno, J.","Design and analysis of a reconfigurable platform for frequent pattern mining",2011,"IEEE Transactions on Parallel and Distributed Systems","22","9", 5703074,"1497","1505",,17,10.1109/TPDS.2011.34,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960841236&doi=10.1109%2fTPDS.2011.34&partnerID=40&md5=07b60013621efc95c99e729680c3ab86",Article,Scopus,2-s2.0-79960841236
"Pande, A., Zambreno, J.","Efficient mapping and acceleration of AES on custom multi-core architectures",2011,"Concurrency Computation Practice and Experience","23","4",,"372","389",,,10.1002/cpe.1647,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951727969&doi=10.1002%2fcpe.1647&partnerID=40&md5=28de08cb3512f2639cf390ea111e99d9",Article,Scopus,2-s2.0-79951727969
"Baumgarten, A., Steffen, M., Clausman, M., Zambreno, J.","A case study in hardware Trojan design and implementation",2011,"International Journal of Information Security","10","1",,"1","14",,18,10.1007/s10207-010-0115-0,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78751648253&doi=10.1007%2fs10207-010-0115-0&partnerID=40&md5=d78f1998ebe5b3d1addf2a68e1fb8e78",Article,Scopus,2-s2.0-78751648253
"Steffen, M., Zambreno, J.","Improving SIMT efficiency of global rendering algorithms with architectural support for dynamic micro-kernels",2010,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 5695540,"237","248",,13,10.1109/MICRO.2010.45,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951700098&doi=10.1109%2fMICRO.2010.45&partnerID=40&md5=b6d34916bd4558addc3f96a7273f0cfd",Conference Paper,Scopus,2-s2.0-79951700098
"Pande, A., Zambreno, J.","Reconfigurable hardware implementation of a modified chaotic filter bank scheme",2010,"International Journal of Embedded Systems","4","3-4",,"248","258",,6,10.1504/IJES.2010.039028,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952584460&doi=10.1504%2fIJES.2010.039028&partnerID=40&md5=3c0a255d6811a7b2972de05ccfebd1db",Article,Scopus,2-s2.0-79952584460
"Pande, A., Zambreno, J., Mohapatra, P.","Joint video compression and encryption using arithmetic coding and chaos",2010,"2010 IEEE 4th International Conference on Internet Multimedia Services Architecture and Application, IMSAA 2010",,, 5729401,"","",,9,10.1109/IMSAA.2010.5729401,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79953144935&doi=10.1109%2fIMSAA.2010.5729401&partnerID=40&md5=1877e0c4577822892093fa759db0af0d",Conference Paper,Scopus,2-s2.0-79953144935
"Karkee, M., Monga, M., Steward, B.L., Zambreno, J., Kelkar, A.G.","Real-time simulation and visualization architecture with field programmable gate array (FPGA) simulator",2010,"ASME 2010 World Conference on Innovative Virtual Reality, WINVR 2010",,,,"219","227",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859542530&partnerID=40&md5=bf0c69fd1ad8b50241aa51ec81d1881e",Conference Paper,Scopus,2-s2.0-84859542530
"Pande, A., Zambreno, J.","Design and hardware implementation of a chaotic encryption scheme for real-time embedded systems",2010,"2010 International Conference on Signal Processing and Communications, SPCOM 2010",,, 5560478,"","",,12,10.1109/SPCOM.2010.5560478,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77958468815&doi=10.1109%2fSPCOM.2010.5560478&partnerID=40&md5=ffbf5fc28cf52e4e6f1ff1cd1e2755df",Conference Paper,Scopus,2-s2.0-77958468815
"Steffen, M., Allada, V., Jones, P., Zambreno, J.","CANSCID-CUDA",2010,"8th ACM/IEEE International Conference on Formal Methods and Models for Codesign, MEMOCODE 2010",,, 5558644,"95","98",,,10.1109/MEMCOD.2010.5558644,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957798484&doi=10.1109%2fMEMCOD.2010.5558644&partnerID=40&md5=b7cbd8afcc61889ca372b77171b37cf8",Conference Paper,Scopus,2-s2.0-77957798484
"Steffen, M., Zambreno, J.","A hardware pipeline for accelerating ray traversal algorithms on streaming processors",2010,"Proceedings of the 2010 IEEE 8th Symposium on Application Specific Processors, SASP'10",,, 5521150,"22","29",,2,10.1109/SASP.2010.5521150,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955732926&doi=10.1109%2fSASP.2010.5521150&partnerID=40&md5=753d3df5fbb8805280d8d826e8e62a02",Conference Paper,Scopus,2-s2.0-77955732926
"Das, A., Memik, G., Zambreno, J., Choudhary, A.","Detecting/preventing information leakage on the memory bus due to malicious hardware",2010,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5456930,"861","866",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953115730&partnerID=40&md5=ad8b455449890f809a3639bbbe095912",Conference Paper,Scopus,2-s2.0-77953115730
"Chen, H., Sun, S., Aliprantis, D.C., Zambreno, J.","Dynamic simulation of DFIG wind turbines on FPGA boards",2010,"Proceedings of the 2010 Power and Energy Conference at Illinois, PECI 2010",,, 5437160,"39","44",,5,10.1109/PECI.2010.5437160,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952129717&doi=10.1109%2fPECI.2010.5437160&partnerID=40&md5=4bb34619458a7b5142e97ed224f96dd2",Conference Paper,Scopus,2-s2.0-77952129717
"Pande, A., Zambreno, J.","A reconfigurable architecture for secure multimedia delivery",2010,"Proceedings of the IEEE International Conference on VLSI Design",,, 5401325,"258","263",,6,10.1109/VLSI.Design.2010.50,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77949976467&doi=10.1109%2fVLSI.Design.2010.50&partnerID=40&md5=a4ab9901b34829bb72d095ad95cc3930",Conference Paper,Scopus,2-s2.0-77949976467
"Baumgarten, A., Tyagi, A., Zambreno, J.","Preventing IC piracy using reconfigurable logic barriers",2010,"IEEE Design and Test of Computers","27","1", 5406673,"66","75",,87,10.1109/MDT.2010.24,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76949085013&doi=10.1109%2fMDT.2010.24&partnerID=40&md5=fcd75be42f1488ba5aa3648d1eff7d01",Article,Scopus,2-s2.0-76949085013
"Pande, A., Zambreno, J.","Efficient translation of algorithmic kernels on large-scale multi-cores",2009,"Proceedings - 12th IEEE International Conference on Computational Science and Engineering, CSE 2009","2",, 5283303,"915","920",,4,10.1109/CSE.2009.494,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70749113618&doi=10.1109%2fCSE.2009.494&partnerID=40&md5=7f7d4c6c3d61aca6b897ebfc77fe97b9",Conference Paper,Scopus,2-s2.0-70749113618
"Sathre, J., Baumgarten, A., Zambreno, J.","Architectural support for automated software attack detection, recovery, and prevention",2009,"Proceedings - 12th IEEE International Conference on Computational Science and Engineering, CSE 2009","2",, 5284160,"254","261",,,10.1109/CSE.2009.49,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70749090139&doi=10.1109%2fCSE.2009.49&partnerID=40&md5=b72d934abb25d232daa046fb664f6dd2",Conference Paper,Scopus,2-s2.0-70749090139
"Leontie, E., Bloom, G., Narahari, B., Simha, R., Zambreno, J.","Hardware containers for software components: A trusted platform for COTS-based systems",2009,"Proceedings - 12th IEEE International Conference on Computational Science and Engineering, CSE 2009","2",, 5283136,"830","836",,4,10.1109/CSE.2009.56,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70749140736&doi=10.1109%2fCSE.2009.56&partnerID=40&md5=0f134c88a6ae9c8c8edcfd33b0856394",Conference Paper,Scopus,2-s2.0-70749140736
"Sun, S., Zambreno, J.","A floating-point accumulator for FPGA-based high performance computing applications",2009,"Proceedings of the 2009 International Conference on Field-Programmable Technology, FPT'09",,, 5377624,"493","499",,15,10.1109/FPT.2009.5377624,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77949367863&doi=10.1109%2fFPT.2009.5377624&partnerID=40&md5=7672b181b78f40c0121299963d7b2eb8",Conference Paper,Scopus,2-s2.0-77949367863
"Steffen, M., Zambreno, J.","Design and evaluation of a hardware accelerated ray tracing data structure",2009,"Theory and Practice of Computer Graphics 2009, TPCG 2009 - Eurographics UK Chapter Proceedings",,,,"101","108",,1,10.2312/LocalChapterEvents/TPCG/TPCG09/101-108,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878678536&doi=10.2312%2fLocalChapterEvents%2fTPCG%2fTPCG09%2f101-108&partnerID=40&md5=e5ed00218164c8a67cd25e0a3b52d780",Conference Paper,Scopus,2-s2.0-84878678536
"Leontie, E., Bloom, G., Narahari, B., Simha, R., Zambreno, J.","Hardware-enforced fine-grained isolation of untrusted code",2009,"Proceedings of the ACM Conference on Computer and Communications Security",,,,"11","18",,4,10.1145/1655077.1655082,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-74049130873&doi=10.1145%2f1655077.1655082&partnerID=40&md5=fba57a734f67d979f200972415c4dca1",Conference Paper,Scopus,2-s2.0-74049130873
"Pande, A., Zambreno, J.","An efficient hardware architecture for multimedia encryption and authentication using the discrete wavelet transform",2009,"Proceedings of the 2009 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2009",,, 5076388,"85","90",,7,10.1109/ISVLSI.2009.26,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349487166&doi=10.1109%2fISVLSI.2009.26&partnerID=40&md5=0841ded322a7c661aaf74dd225b4aa0d",Conference Paper,Scopus,2-s2.0-70349487166
"Chen, H., Sun, S., Aliprantis, D.C., Zambreno, J.","Dynamic simulation of electric machines on FPGA boards",2009,"2009 IEEE International Electric Machines and Drives Conference, IEMDC '09",,, 5075405,"1523","1528",,17,10.1109/IEMDC.2009.5075405,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349463115&doi=10.1109%2fIEMDC.2009.5075405&partnerID=40&md5=631d92cf1aacf5fb898919180a3e8335",Conference Paper,Scopus,2-s2.0-70349463115
"Bloom, G., Narahari, B., Simha, R., Zambreno, J.","Providing secure execution environments with a last line of defense against Trojan circuit attacks",2009,"Computers and Security","28","7",,"660","669",,19,10.1016/j.cose.2009.03.002,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349464732&doi=10.1016%2fj.cose.2009.03.002&partnerID=40&md5=6dfe6c155105a8daada7c5e392f98244",Article,Scopus,2-s2.0-70349464732
"Sun, S., Yan, Z., Zambreno, J.","Demonstrable differential power analysis attacks on real-world FPGA-based embedded systems",2009,"Integrated Computer-Aided Engineering","16","2",,"119","130",,4,10.3233/ICA-2009-0309,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649398987&doi=10.3233%2fICA-2009-0309&partnerID=40&md5=4543a7cd3fe30c05a6335c5428da999b",Article,Scopus,2-s2.0-67649398987
"Sun, S., Steffen, M., Zambreno, J.","A reconfigurable platform for frequent pattern mining",2008,"Proceedings - 2008 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2008",,, 4731770,"55","60",,7,10.1109/ReConFig.2008.80,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62349096531&doi=10.1109%2fReConFig.2008.80&partnerID=40&md5=96243b2d65a66f7c91eed466d52d67e4",Conference Paper,Scopus,2-s2.0-62349096531
"Das, A., Ozisikyilmaz, B., Ozdemir, S., Memik, G., Zambreno, J., Choudhary, A.","Evaluating the effects of cache redundancy on profit",2008,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,"2008 PROCEEDINGS", 4771807,"388","398",,10,10.1109/MICRO.2008.4771807,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-66749189966&doi=10.1109%2fMICRO.2008.4771807&partnerID=40&md5=7846b93edd506d1b4256f402fa284009",Conference Paper,Scopus,2-s2.0-66749189966
"Song, S., Zambreno, J.","Mining association rules with systolic trees",2008,"Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL",,, 4629922,"143","148",,11,10.1109/FPL.2008.4629922,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-54949130249&doi=10.1109%2fFPL.2008.4629922&partnerID=40&md5=febfe0b9b0987d0419bee00461763f6e",Conference Paper,Scopus,2-s2.0-54949130249
"Pande, A., Zambreno, J.","Design and analysis of efficient reconfigurable wavelet filters",2008,"2008 IEEE International Conference on Electro/Information Technology, IEEE EIT 2008 Conference",,, 4554323,"327","332",,7,10.1109/EIT.2008.4554323,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51349122235&doi=10.1109%2fEIT.2008.4554323&partnerID=40&md5=9a1612d7b67a6c7e142562a53bfae4cb",Conference Paper,Scopus,2-s2.0-51349122235
"Song, S., Zijun, Y., Zambreno, J.","Experiments in attacking FPGA-based embedded systems using differential power analysis",2008,"2008 IEEE International Conference on Electro/Information Technology, IEEE EIT 2008 Conference",,, 4554259,"7","12",,4,10.1109/EIT.2008.4554259,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51349136167&doi=10.1109%2fEIT.2008.4554259&partnerID=40&md5=fd9b84e7d17ae5e13ce45def81db9d97",Conference Paper,Scopus,2-s2.0-51349136167
"Sathre, J., Zambreno, J.","Automated software attack recovery using rollback and huddle",2008,"Design Automation for Embedded Systems","12","3",,"243","260",,1,10.1007/s10617-008-9020-4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51749086850&doi=10.1007%2fs10617-008-9020-4&partnerID=40&md5=57a6ac6ff1e22267f445464bc5a6e24a",Article,Scopus,2-s2.0-51749086850
"Das, A., Misra, S., Joshi, S., Zambreno, J., Memik, G., Choudhary, A.","An efficient FPGA implementation of principle component analysis based Network Intrusion Detection System",2008,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4484835,"1160","1165",,6,10.1109/DATE.2008.4484835,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749151354&doi=10.1109%2fDATE.2008.4484835&partnerID=40&md5=7e7f756ca28d35202c282ef066a98968",Conference Paper,Scopus,2-s2.0-49749151354
"Das, A., Nguyen, D., Zambreno, J., Memik, G., Choudhary, A.","An FPGA-based network intrusion detection architecture",2008,"IEEE Transactions on Information Forensics and Security","3","1",,"118","132",,43,10.1109/TIFS.2007.916288,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39449120804&doi=10.1109%2fTIFS.2007.916288&partnerID=40&md5=be40ea5cee5bc32c532c2ef216a6e223",Article,Scopus,2-s2.0-39449120804
"Das, A., Ozdemir, S., Memik, G., Zambreno, J., Choudhary, A.","Microarchitectures for managing chip revenues under process variations",2008,"IEEE Computer Architecture Letters","7","1", 4531782,"5","8",,2,10.1109/L-CA.2008.3,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-44849088057&doi=10.1109%2fL-CA.2008.3&partnerID=40&md5=d036f1d311faafc7988b5588cb5fb484",Article,Scopus,2-s2.0-44849088057
"Narayanan, R., Özisikyilmaz, B., Memik, G., Choudhary, A., Zambreno, J.","Quantization error and accuracy-performance tradeoffs for embedded data mining workloads",2007,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","4489 LNCS","PART 3",,"734","741",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38149135109&partnerID=40&md5=d98bec9f98c39e1b1741aff0145cc893",Conference Paper,Scopus,2-s2.0-38149135109
"Pati, S., Narayanan, R., Memik, G., Choudhary, A., Zambreno, J.","Design and implementation of an FPGA architecture for high-speed network feature extraction",2007,"ICFPT 2007 - International Conference on Field Programmable Technology",,, 4439231,"49","56",,2,10.1109/FPT.2007.4439231,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50149090184&doi=10.1109%2fFPT.2007.4439231&partnerID=40&md5=eec25231c00dba60b068eae70fda5114",Conference Paper,Scopus,2-s2.0-50149090184
"Narayanan, R., Honbo, D., Memik, G., Choudhary, A., Zambreno, J.","An FPGA implementation of decision tree classification",2007,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4211794,"189","194",,25,10.1109/DATE.2007.364589,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548356873&doi=10.1109%2fDATE.2007.364589&partnerID=40&md5=e214a4dd89b4b6fac09414799a5cb368",Conference Paper,Scopus,2-s2.0-34548356873
"Das, A., Ozdemir, S., Memik, G., Zambreno, J., Choudhary, A.","Microarchitectures for managing chip revenues under process variations",2007,"IEEE Computer Architecture Letters","6","2",,"","",,5,10.1109/L-CA.2007.8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36749081462&doi=10.1109%2fL-CA.2007.8&partnerID=40&md5=450d39ea86f579df80d4a014455573b9",Article,Scopus,2-s2.0-36749081462
"Narayanan, R., Özisikyilmaz, B., Zambreno, J., Memik, G., Choudhary, A.","MineBench: A benchmark suite for data mining workloads",2006,"Proceedings of the 2006 IEEE International Symposium on Workload Characterization, IISWC - 2006",,, 4086147,"182","188",,120,10.1109/IISWC.2006.302743,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47349098275&doi=10.1109%2fIISWC.2006.302743&partnerID=40&md5=c4f71ece4ce54008d9d305b911047962",Conference Paper,Scopus,2-s2.0-47349098275
"Özisikyilmaz, B., Narayanan, R., Zambreno, J., Memik, G., Choudhary, A.","An architectural characterization study of data mining and bioinformatics workloads",2006,"Proceedings of the 2006 IEEE International Symposium on Workload Characterization, IISWC - 2006",,, 4086134,"61","70",,15,10.1109/IISWC.2006.302730,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48449087685&doi=10.1109%2fIISWC.2006.302730&partnerID=40&md5=5d5b9ea4bb0494997809ad538a6933da",Conference Paper,Scopus,2-s2.0-48449087685
"Zambreno, J., Honbo, D., Choudhary, A., Simha, R., Narahari, B.","High-performance software protection using reconfigurable architectures",2006,"Proceedings of the IEEE","94","2",,"419","431",,12,10.1109/JPROC.2005.862474,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-31344444953&doi=10.1109%2fJPROC.2005.862474&partnerID=40&md5=91e3816c389463de611dcd147059fe2f",Conference Paper,Scopus,2-s2.0-31344444953
"Zambreno, J., Honbo, D., Choudhary, A.","Exploiting multi-grained parallelism in reconfigurable SBC architectures",2005,"Proceedings - 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2005","2005",, 1508578,"333","334",,,10.1109/FCCM.2005.33,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746115714&doi=10.1109%2fFCCM.2005.33&partnerID=40&md5=d7204ed8011dd32f3b88a67c362a1f75",Conference Paper,Scopus,2-s2.0-33746115714
"Mohan, K., Narahari, B., Simha, R., Ott, P., Choudhary, A., Zambreno, J.","Performance study of a compiler/hardware approach to embedded systems security",2005,"Lecture Notes in Computer Science","3495",,,"543","548",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-24944555395&partnerID=40&md5=7f4b00d5267010f06f596175d126514f",Conference Paper,Scopus,2-s2.0-24944555395
"Gelbart, O., Ott, P., Narahari, B., Simha, R., Choudhary, A., Zambreno, J.","CODESSEAL: Compiler/FPGA approach to secure applications",2005,"Lecture Notes in Computer Science","3495",,,"530","535",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-24944551390&partnerID=40&md5=2d0541854eabbae356786a8643bd2323",Conference Paper,Scopus,2-s2.0-24944551390
"Zambreno, J., Choudhary, A., Simha, R., Narahari, B., Memon, N.","SAFE-OPS: An Approach to Embedded Software Security",2005,"ACM Transactions on Embedded Computing Systems","4","1",,"189","210",,22,10.1145/1053271.1053279,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015850662&doi=10.1145%2f1053271.1053279&partnerID=40&md5=17ea86cea86ea806bb25b5ca9dab82b8",Article,Scopus,2-s2.0-85015850662
"Zambreno, J., Nguyen, D., Choudhary, A.","Exploring area/delay tradeoffs in an AES FPGA implementation",2004,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3203",,,"575","585",,70,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29244455761&partnerID=40&md5=195a02236bab6656da770e7439ec907b",Article,Scopus,2-s2.0-29244455761
"Zambreno, J., Choudhary, A., Simha, R., Narahari, B.","Flexible software protection using hardware/software codesign techniques",2004,"Proceedings - Design, Automation and Test in Europe Conference and Exhibition","1",,,"636","641",,9,10.1109/DATE.2004.1268916,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042660410&doi=10.1109%2fDATE.2004.1268916&partnerID=40&md5=c85277261b43df5f9eb71cb09b3945bc",Conference Paper,Scopus,2-s2.0-3042660410
"Zambreno, J.","Design and evaluation of an FPGA architecture for software protection",2004,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3203",,,"1180","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84947998370&partnerID=40&md5=f2e959911721febeb92b4f253b0b82fa",Conference Paper,Scopus,2-s2.0-84947998370
"Nguyen, D., Zambreno, J., Memik, G.","Flow monitoring in high-speed networks with 2D hash tables",2004,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3203",,,"1093","1097",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37249080197&partnerID=40&md5=7dab6370174415a6ea2327508c4240dd",Conference Paper,Scopus,2-s2.0-37249080197
"Kandemir, M., Kadayif, I., Choudhary, A., Zambreno, J.A.","Optimizing inter-nest data locality",2002,"Proceedings of the 2002 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, CASES '02",,,,"127","135",,11,10.1145/581630.581650,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18844390869&doi=10.1145%2f581630.581650&partnerID=40&md5=802223b9350590f1ab5cc20e604dd01c",Conference Paper,Scopus,2-s2.0-18844390869
"Zambreno, J., Kandemir, M.T., Choudhary, A.","Enhancing compiler techniques for memory energy optimizations",2002,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2491",,,"364","381",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84910676263&partnerID=40&md5=9a41198d001d9da95976e9eaede15d76",Conference Paper,Scopus,2-s2.0-84910676263
