// Seed: 2231877811
module module_0 ();
  wire  id_1;
  logic id_2;
  assign module_1.id_4 = 0;
endmodule
module module_0 #(
    parameter id_12 = 32'd40,
    parameter id_4  = 32'd4
) (
    output tri0 id_0,
    output wire id_1,
    input wire id_2,
    input tri0 id_3
    , id_9,
    input wor _id_4,
    input wire id_5,
    output tri1 id_6,
    output supply0 id_7
);
  wire [-1 : id_4] id_10;
  wire id_11, _id_12;
  assign id_1 = -1;
  parameter id_13 = 1;
  wire [1  +  -1 : 1] id_14;
  wire module_1;
  logic [-1 : id_12] id_15;
  module_0 modCall_1 ();
endmodule
