Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Jan  4 15:06:35 2024
| Host         : dhep-sipm running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_Echo_timing_summary_routed.rpt -pb uart_Echo_timing_summary_routed.pb -rpx uart_Echo_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_Echo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     21          
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               17          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (63)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (63)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_tx_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_tx_present_state_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: rx_bit_index_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: rx_bit_index_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: rx_bit_index_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: rx_clk_baudrate_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_present_state_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tx_clk_baudrate_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.160        0.000                      0                   28        0.264        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.160        0.000                      0                   28        0.264        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 rx_clock_timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.963ns (25.826%)  route 2.766ns (74.174%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  rx_clock_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  rx_clock_timer_reg[7]/Q
                         net (fo=2, routed)           1.007     6.737    rx_clock_timer_reg_n_0_[7]
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.296     7.033 f  rx_clock_timer[12]_i_4/O
                         net (fo=1, routed)           0.822     7.855    rx_clock_timer[12]_i_4_n_0
    SLICE_X4Y100         LUT5 (Prop_lut5_I0_O)        0.124     7.979 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.937     8.916    rx_clock_timer[12]_i_3_n_0
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.124     9.040 r  rx_clock_timer[1]_i_1/O
                         net (fo=1, routed)           0.000     9.040    rx_clock_timer[1]
    SLICE_X4Y99          FDRE                                         r  rx_clock_timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  rx_clock_timer_reg[1]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y99          FDRE (Setup_fdre_C_D)        0.029    15.200    rx_clock_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  6.160    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 rx_clock_timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.963ns (25.904%)  route 2.755ns (74.096%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  rx_clock_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  rx_clock_timer_reg[7]/Q
                         net (fo=2, routed)           1.007     6.737    rx_clock_timer_reg_n_0_[7]
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.296     7.033 f  rx_clock_timer[12]_i_4/O
                         net (fo=1, routed)           0.822     7.855    rx_clock_timer[12]_i_4_n_0
    SLICE_X4Y100         LUT5 (Prop_lut5_I0_O)        0.124     7.979 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.926     8.905    rx_clock_timer[12]_i_3_n_0
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.124     9.029 r  rx_clock_timer[2]_i_1/O
                         net (fo=1, routed)           0.000     9.029    rx_clock_timer[2]
    SLICE_X4Y99          FDRE                                         r  rx_clock_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  rx_clock_timer_reg[2]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y99          FDRE (Setup_fdre_C_D)        0.031    15.202    rx_clock_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 rx_clock_timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.989ns (26.340%)  route 2.766ns (73.660%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  rx_clock_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  rx_clock_timer_reg[7]/Q
                         net (fo=2, routed)           1.007     6.737    rx_clock_timer_reg_n_0_[7]
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.296     7.033 f  rx_clock_timer[12]_i_4/O
                         net (fo=1, routed)           0.822     7.855    rx_clock_timer[12]_i_4_n_0
    SLICE_X4Y100         LUT5 (Prop_lut5_I0_O)        0.124     7.979 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.937     8.916    rx_clock_timer[12]_i_3_n_0
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.150     9.066 r  rx_clock_timer[3]_i_1/O
                         net (fo=1, routed)           0.000     9.066    rx_clock_timer[3]
    SLICE_X4Y99          FDRE                                         r  rx_clock_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  rx_clock_timer_reg[3]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y99          FDRE (Setup_fdre_C_D)        0.075    15.246    rx_clock_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 rx_clock_timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 0.989ns (26.419%)  route 2.755ns (73.581%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  rx_clock_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  rx_clock_timer_reg[7]/Q
                         net (fo=2, routed)           1.007     6.737    rx_clock_timer_reg_n_0_[7]
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.296     7.033 f  rx_clock_timer[12]_i_4/O
                         net (fo=1, routed)           0.822     7.855    rx_clock_timer[12]_i_4_n_0
    SLICE_X4Y100         LUT5 (Prop_lut5_I0_O)        0.124     7.979 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.926     8.905    rx_clock_timer[12]_i_3_n_0
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.150     9.055 r  rx_clock_timer[4]_i_1/O
                         net (fo=1, routed)           0.000     9.055    rx_clock_timer[4]
    SLICE_X4Y99          FDRE                                         r  rx_clock_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  rx_clock_timer_reg[4]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y99          FDRE (Setup_fdre_C_D)        0.075    15.246    rx_clock_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.274ns  (required time - arrival time)
  Source:                 rx_clock_timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clk_baudrate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.963ns (26.275%)  route 2.702ns (73.725%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  rx_clock_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.419     5.730 f  rx_clock_timer_reg[7]/Q
                         net (fo=2, routed)           1.007     6.737    rx_clock_timer_reg_n_0_[7]
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.296     7.033 r  rx_clock_timer[12]_i_4/O
                         net (fo=1, routed)           0.822     7.855    rx_clock_timer[12]_i_4_n_0
    SLICE_X4Y100         LUT5 (Prop_lut5_I0_O)        0.124     7.979 r  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.874     8.852    rx_clock_timer[12]_i_3_n_0
    SLICE_X2Y99          LUT3 (Prop_lut3_I1_O)        0.124     8.976 r  rx_clk_baudrate_i_1/O
                         net (fo=1, routed)           0.000     8.976    rx_clk_baudrate_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  rx_clk_baudrate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.606    15.029    clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  rx_clk_baudrate_reg/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y99          FDRE (Setup_fdre_C_D)        0.077    15.250    rx_clk_baudrate_reg
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  6.274    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 rx_clock_timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.963ns (27.567%)  route 2.530ns (72.433%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  rx_clock_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  rx_clock_timer_reg[7]/Q
                         net (fo=2, routed)           1.007     6.737    rx_clock_timer_reg_n_0_[7]
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.296     7.033 f  rx_clock_timer[12]_i_4/O
                         net (fo=1, routed)           0.822     7.855    rx_clock_timer[12]_i_4_n_0
    SLICE_X4Y100         LUT5 (Prop_lut5_I0_O)        0.124     7.979 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.702     8.681    rx_clock_timer[12]_i_3_n_0
    SLICE_X4Y100         LUT2 (Prop_lut2_I1_O)        0.124     8.805 r  rx_clock_timer[6]_i_1/O
                         net (fo=1, routed)           0.000     8.805    rx_clock_timer[6]
    SLICE_X4Y100         FDRE                                         r  rx_clock_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.588    15.010    clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  rx_clock_timer_reg[6]/C
                         clock pessimism              0.301    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X4Y100         FDRE (Setup_fdre_C_D)        0.031    15.307    rx_clock_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.515ns  (required time - arrival time)
  Source:                 tx_clock_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_clock_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 1.785ns (51.637%)  route 1.672ns (48.363%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  tx_clock_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  tx_clock_counter_reg[2]/Q
                         net (fo=2, routed)           0.860     6.644    tx_clock_counter_reg_n_0_[2]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.318 r  tx_clock_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.318    tx_clock_counter_reg[4]_i_2_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  tx_clock_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.432    tx_clock_counter_reg[8]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.671 r  tx_clock_counter_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.812     8.483    data0[11]
    SLICE_X1Y98          LUT2 (Prop_lut2_I0_O)        0.302     8.785 r  tx_clock_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.785    tx_clock_counter[11]
    SLICE_X1Y98          FDRE                                         r  tx_clock_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.606    15.029    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  tx_clock_counter_reg[11]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.031    15.299    tx_clock_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  6.515    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 rx_clock_timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.993ns (28.184%)  route 2.530ns (71.816%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  rx_clock_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  rx_clock_timer_reg[7]/Q
                         net (fo=2, routed)           1.007     6.737    rx_clock_timer_reg_n_0_[7]
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.296     7.033 f  rx_clock_timer[12]_i_4/O
                         net (fo=1, routed)           0.822     7.855    rx_clock_timer[12]_i_4_n_0
    SLICE_X4Y100         LUT5 (Prop_lut5_I0_O)        0.124     7.979 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.702     8.681    rx_clock_timer[12]_i_3_n_0
    SLICE_X4Y100         LUT2 (Prop_lut2_I1_O)        0.154     8.835 r  rx_clock_timer[8]_i_1/O
                         net (fo=1, routed)           0.000     8.835    rx_clock_timer[8]
    SLICE_X4Y100         FDRE                                         r  rx_clock_timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.588    15.010    clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  rx_clock_timer_reg[8]/C
                         clock pessimism              0.301    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X4Y100         FDRE (Setup_fdre_C_D)        0.075    15.351    rx_clock_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.548ns  (required time - arrival time)
  Source:                 tx_clock_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_clock_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 1.024ns (29.934%)  route 2.397ns (70.066%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.726     5.329    clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  tx_clock_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  tx_clock_counter_reg[5]/Q
                         net (fo=2, routed)           0.998     6.783    tx_clock_counter_reg_n_0_[5]
    SLICE_X1Y97          LUT6 (Prop_lut6_I1_O)        0.124     6.907 f  tx_clock_counter[12]_i_4/O
                         net (fo=1, routed)           0.553     7.460    tx_clock_counter[12]_i_4_n_0
    SLICE_X1Y96          LUT5 (Prop_lut5_I0_O)        0.118     7.578 f  tx_clock_counter[12]_i_3/O
                         net (fo=13, routed)          0.846     8.424    tx_clock_counter[12]_i_3_n_0
    SLICE_X1Y98          LUT2 (Prop_lut2_I1_O)        0.326     8.750 r  tx_clock_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.750    tx_clock_counter[10]
    SLICE_X1Y98          FDRE                                         r  tx_clock_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.606    15.029    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  tx_clock_counter_reg[10]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.029    15.297    tx_clock_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  6.548    

Slack (MET) :             6.561ns  (required time - arrival time)
  Source:                 tx_clock_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_clock_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 1.052ns (30.458%)  route 2.402ns (69.542%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.726     5.329    clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  tx_clock_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  tx_clock_counter_reg[5]/Q
                         net (fo=2, routed)           0.998     6.783    tx_clock_counter_reg_n_0_[5]
    SLICE_X1Y97          LUT6 (Prop_lut6_I1_O)        0.124     6.907 f  tx_clock_counter[12]_i_4/O
                         net (fo=1, routed)           0.553     7.460    tx_clock_counter[12]_i_4_n_0
    SLICE_X1Y96          LUT5 (Prop_lut5_I0_O)        0.118     7.578 f  tx_clock_counter[12]_i_3/O
                         net (fo=13, routed)          0.851     8.429    tx_clock_counter[12]_i_3_n_0
    SLICE_X1Y98          LUT2 (Prop_lut2_I1_O)        0.354     8.783 r  tx_clock_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.783    tx_clock_counter[9]
    SLICE_X1Y98          FDRE                                         r  tx_clock_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.606    15.029    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  tx_clock_counter_reg[9]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.075    15.343    tx_clock_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  6.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rx_clk_baudrate_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clk_baudrate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  rx_clk_baudrate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  rx_clk_baudrate_reg/Q
                         net (fo=6, routed)           0.175     1.864    rx_clk_baudrate_reg_n_0
    SLICE_X2Y99          LUT3 (Prop_lut3_I2_O)        0.045     1.909 r  rx_clk_baudrate_i_1/O
                         net (fo=1, routed)           0.000     1.909    rx_clk_baudrate_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  rx_clk_baudrate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  rx_clk_baudrate_reg/C
                         clock pessimism             -0.518     1.524    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.120     1.644    rx_clk_baudrate_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 rx_clock_timer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.231ns (32.709%)  route 0.475ns (67.291%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X5Y100         FDSE                                         r  rx_clock_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDSE (Prop_fdse_C_Q)         0.141     1.658 r  rx_clock_timer_reg[0]/Q
                         net (fo=3, routed)           0.109     1.767    rx_clock_timer_reg_n_0_[0]
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.045     1.812 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.366     2.179    rx_clock_timer[12]_i_3_n_0
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.045     2.224 r  rx_clock_timer[4]_i_1/O
                         net (fo=1, routed)           0.000     2.224    rx_clock_timer[4]
    SLICE_X4Y99          FDRE                                         r  rx_clock_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  rx_clock_timer_reg[4]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.107     1.901    rx_clock_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 rx_clock_timer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.232ns (32.381%)  route 0.484ns (67.619%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X5Y100         FDSE                                         r  rx_clock_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDSE (Prop_fdse_C_Q)         0.141     1.658 r  rx_clock_timer_reg[0]/Q
                         net (fo=3, routed)           0.109     1.767    rx_clock_timer_reg_n_0_[0]
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.045     1.812 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.375     2.188    rx_clock_timer[12]_i_3_n_0
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.046     2.234 r  rx_clock_timer[3]_i_1/O
                         net (fo=1, routed)           0.000     2.234    rx_clock_timer[3]
    SLICE_X4Y99          FDRE                                         r  rx_clock_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  rx_clock_timer_reg[3]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.107     1.901    rx_clock_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 rx_clock_timer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.231ns (32.709%)  route 0.475ns (67.291%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X5Y100         FDSE                                         r  rx_clock_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDSE (Prop_fdse_C_Q)         0.141     1.658 r  rx_clock_timer_reg[0]/Q
                         net (fo=3, routed)           0.109     1.767    rx_clock_timer_reg_n_0_[0]
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.045     1.812 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.366     2.179    rx_clock_timer[12]_i_3_n_0
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.045     2.224 r  rx_clock_timer[2]_i_1/O
                         net (fo=1, routed)           0.000     2.224    rx_clock_timer[2]
    SLICE_X4Y99          FDRE                                         r  rx_clock_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  rx_clock_timer_reg[2]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.092     1.886    rx_clock_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 rx_clock_timer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.231ns (32.287%)  route 0.484ns (67.713%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X5Y100         FDSE                                         r  rx_clock_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDSE (Prop_fdse_C_Q)         0.141     1.658 r  rx_clock_timer_reg[0]/Q
                         net (fo=3, routed)           0.109     1.767    rx_clock_timer_reg_n_0_[0]
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.045     1.812 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.375     2.188    rx_clock_timer[12]_i_3_n_0
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.045     2.233 r  rx_clock_timer[1]_i_1/O
                         net (fo=1, routed)           0.000     2.233    rx_clock_timer[1]
    SLICE_X4Y99          FDRE                                         r  rx_clock_timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  rx_clock_timer_reg[1]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.091     1.885    rx_clock_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 rx_clock_timer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.235ns (49.579%)  route 0.239ns (50.421%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X5Y100         FDSE                                         r  rx_clock_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDSE (Prop_fdse_C_Q)         0.141     1.658 r  rx_clock_timer_reg[0]/Q
                         net (fo=3, routed)           0.109     1.767    rx_clock_timer_reg_n_0_[0]
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.045     1.812 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.130     1.942    rx_clock_timer[12]_i_3_n_0
    SLICE_X4Y100         LUT2 (Prop_lut2_I1_O)        0.049     1.991 r  rx_clock_timer[7]_i_1/O
                         net (fo=1, routed)           0.000     1.991    rx_clock_timer[7]
    SLICE_X4Y100         FDRE                                         r  rx_clock_timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  rx_clock_timer_reg[7]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.107     1.637    rx_clock_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 rx_clock_timer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.231ns (49.150%)  route 0.239ns (50.850%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X5Y100         FDSE                                         r  rx_clock_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDSE (Prop_fdse_C_Q)         0.141     1.658 r  rx_clock_timer_reg[0]/Q
                         net (fo=3, routed)           0.109     1.767    rx_clock_timer_reg_n_0_[0]
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.045     1.812 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.130     1.942    rx_clock_timer[12]_i_3_n_0
    SLICE_X4Y100         LUT2 (Prop_lut2_I1_O)        0.045     1.987 r  rx_clock_timer[5]_i_1/O
                         net (fo=1, routed)           0.000     1.987    rx_clock_timer[5]
    SLICE_X4Y100         FDRE                                         r  rx_clock_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  rx_clock_timer_reg[5]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.092     1.622    rx_clock_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 rx_clock_timer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.234ns (43.651%)  route 0.302ns (56.349%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X5Y100         FDSE                                         r  rx_clock_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDSE (Prop_fdse_C_Q)         0.141     1.658 r  rx_clock_timer_reg[0]/Q
                         net (fo=3, routed)           0.109     1.767    rx_clock_timer_reg_n_0_[0]
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.045     1.812 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.193     2.005    rx_clock_timer[12]_i_3_n_0
    SLICE_X4Y101         LUT2 (Prop_lut2_I1_O)        0.048     2.053 r  rx_clock_timer[12]_i_1/O
                         net (fo=1, routed)           0.000     2.053    rx_clock_timer[12]
    SLICE_X4Y101         FDRE                                         r  rx_clock_timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  rx_clock_timer_reg[12]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.107     1.640    rx_clock_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 rx_clock_timer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.235ns (43.675%)  route 0.303ns (56.325%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X5Y100         FDSE                                         r  rx_clock_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDSE (Prop_fdse_C_Q)         0.141     1.658 r  rx_clock_timer_reg[0]/Q
                         net (fo=3, routed)           0.109     1.767    rx_clock_timer_reg_n_0_[0]
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.045     1.812 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.194     2.006    rx_clock_timer[12]_i_3_n_0
    SLICE_X4Y101         LUT2 (Prop_lut2_I1_O)        0.049     2.055 r  rx_clock_timer[9]_i_1/O
                         net (fo=1, routed)           0.000     2.055    rx_clock_timer[9]
    SLICE_X4Y101         FDRE                                         r  rx_clock_timer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  rx_clock_timer_reg[9]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.107     1.640    rx_clock_timer_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 rx_clock_timer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.231ns (43.334%)  route 0.302ns (56.666%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X5Y100         FDSE                                         r  rx_clock_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDSE (Prop_fdse_C_Q)         0.141     1.658 r  rx_clock_timer_reg[0]/Q
                         net (fo=3, routed)           0.109     1.767    rx_clock_timer_reg_n_0_[0]
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.045     1.812 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.193     2.005    rx_clock_timer[12]_i_3_n_0
    SLICE_X4Y101         LUT2 (Prop_lut2_I1_O)        0.045     2.050 r  rx_clock_timer[10]_i_1/O
                         net (fo=1, routed)           0.000     2.050    rx_clock_timer[10]
    SLICE_X4Y101         FDRE                                         r  rx_clock_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  rx_clock_timer_reg[10]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.091     1.624    rx_clock_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.426    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y99     rx_clk_baudrate_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X5Y100    rx_clock_timer_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y101    rx_clock_timer_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y101    rx_clock_timer_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y101    rx_clock_timer_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y99     rx_clock_timer_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y99     rx_clock_timer_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y99     rx_clock_timer_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y99     rx_clock_timer_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     rx_clk_baudrate_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     rx_clk_baudrate_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    rx_clock_timer_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    rx_clock_timer_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    rx_clock_timer_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    rx_clock_timer_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    rx_clock_timer_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    rx_clock_timer_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    rx_clock_timer_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    rx_clock_timer_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     rx_clk_baudrate_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     rx_clk_baudrate_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    rx_clock_timer_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    rx_clock_timer_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    rx_clock_timer_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    rx_clock_timer_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    rx_clock_timer_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    rx_clock_timer_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    rx_clock_timer_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    rx_clock_timer_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_bit_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.715ns  (logic 4.492ns (38.348%)  route 7.222ns (61.652%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE                         0.000     0.000 r  tx_bit_index_reg[1]/C
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.689     0.689 r  tx_bit_index_reg[1]/Q
                         net (fo=6, routed)           1.014     1.703    tx_bit_index[1]
    SLICE_X2Y100         LUT6 (Prop_lut6_I2_O)        0.124     1.827 r  debug_tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.009     2.836    debug_tx_OBUF_inst_i_2_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I3_O)        0.124     2.960 r  debug_tx_OBUF_inst_i_1/O
                         net (fo=2, routed)           5.199     8.159    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    11.715 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.715    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            debug_rx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.424ns  (logic 5.055ns (44.245%)  route 6.370ns (55.755%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=10, routed)          6.370     7.859    debug_rx_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.565    11.424 r  debug_rx_OBUF_inst/O
                         net (fo=0)                   0.000    11.424    debug_rx
    C17                                                               r  debug_rx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_bit_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debug_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.395ns  (logic 4.492ns (53.510%)  route 3.903ns (46.490%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE                         0.000     0.000 r  tx_bit_index_reg[1]/C
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.689     0.689 r  tx_bit_index_reg[1]/Q
                         net (fo=6, routed)           1.014     1.703    tx_bit_index[1]
    SLICE_X2Y100         LUT6 (Prop_lut6_I2_O)        0.124     1.827 r  debug_tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.009     2.836    debug_tx_OBUF_inst_i_2_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I3_O)        0.124     2.960 r  debug_tx_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.880     4.840    tx_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.555     8.395 r  debug_tx_OBUF_inst/O
                         net (fo=0)                   0.000     8.395    debug_tx
    D18                                                               r  debug_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_done_reg/G
                            (positive level-sensitive latch)
  Destination:            tx_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.173ns  (logic 4.128ns (57.551%)  route 3.045ns (42.449%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         LDCE                         0.000     0.000 r  tx_done_reg/G
    SLICE_X3Y102         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  tx_done_reg/Q
                         net (fo=1, routed)           3.045     3.604    tx_done_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569     7.173 r  tx_done_OBUF_inst/O
                         net (fo=0)                   0.000     7.173    tx_done
    V11                                                               r  tx_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.041ns  (logic 4.117ns (58.475%)  route 2.924ns (41.525%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          LDCE                         0.000     0.000 r  LED_reg[7]/G
    SLICE_X0Y99          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  LED_reg[7]/Q
                         net (fo=1, routed)           2.924     3.486    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     7.041 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.041    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            rx_present_state_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.999ns  (logic 1.614ns (23.055%)  route 5.386ns (76.945%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=10, routed)          5.386     6.875    debug_rx_OBUF
    SLICE_X2Y101         LUT6 (Prop_lut6_I4_O)        0.124     6.999 r  rx_present_state_i_1/O
                         net (fo=1, routed)           0.000     6.999    rx_present_state_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  rx_present_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.905ns  (logic 4.114ns (59.576%)  route 2.791ns (40.424%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          LDCE                         0.000     0.000 r  LED_reg[5]/G
    SLICE_X0Y99          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  LED_reg[5]/Q
                         net (fo=1, routed)           2.791     3.353    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     6.905 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.905    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.885ns  (logic 4.117ns (59.797%)  route 2.768ns (40.203%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          LDCE                         0.000     0.000 r  LED_reg[6]/G
    SLICE_X0Y99          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  LED_reg[6]/Q
                         net (fo=1, routed)           2.768     3.330    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     6.885 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.885    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            rx_buffer_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.602ns  (logic 1.490ns (22.564%)  route 5.112ns (77.436%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=10, routed)          5.112     6.602    debug_rx_OBUF
    SLICE_X1Y100         LDCE                                         r  rx_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.388ns  (logic 4.113ns (64.376%)  route 2.276ns (35.624%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         LDCE                         0.000     0.000 r  LED_reg[3]/G
    SLICE_X0Y100         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  LED_reg[3]/Q
                         net (fo=1, routed)           2.276     2.838    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     6.388 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.388    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_buffer_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            data_to_send_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.158ns (55.604%)  route 0.126ns (44.396%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         LDCE                         0.000     0.000 r  rx_buffer_reg[0]/G
    SLICE_X5Y101         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rx_buffer_reg[0]/Q
                         net (fo=2, routed)           0.126     0.284    rx_buffer[0]
    SLICE_X3Y100         FDRE                                         r  data_to_send_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LED_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.158ns (54.992%)  route 0.129ns (45.008%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         LDCE                         0.000     0.000 r  rx_buffer_reg[1]/G
    SLICE_X0Y101         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rx_buffer_reg[1]/Q
                         net (fo=2, routed)           0.129     0.287    rx_buffer[1]
    SLICE_X0Y100         LDCE                                         r  LED_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            data_to_send_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.158ns (48.418%)  route 0.168ns (51.582%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         LDCE                         0.000     0.000 r  rx_buffer_reg[1]/G
    SLICE_X0Y101         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rx_buffer_reg[1]/Q
                         net (fo=2, routed)           0.168     0.326    rx_buffer[1]
    SLICE_X3Y100         FDRE                                         r  data_to_send_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            LED_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.158ns (48.120%)  route 0.170ns (51.880%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         LDCE                         0.000     0.000 r  rx_buffer_reg[5]/G
    SLICE_X3Y101         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rx_buffer_reg[5]/Q
                         net (fo=2, routed)           0.170     0.328    rx_buffer[5]
    SLICE_X0Y99          LDCE                                         r  LED_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_rx_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            trig_tx_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.209ns (61.222%)  route 0.132ns (38.778%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE                         0.000     0.000 r  trig_rx_flag_reg/C
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  trig_rx_flag_reg/Q
                         net (fo=3, routed)           0.132     0.296    trig_rx_flag
    SLICE_X2Y102         LUT5 (Prop_lut5_I1_O)        0.045     0.341 r  trig_tx_flag_i_1/O
                         net (fo=1, routed)           0.000     0.341    trig_tx_flag_i_1_n_0
    SLICE_X2Y102         FDRE                                         r  trig_tx_flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            data_to_send_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.178ns (49.420%)  route 0.182ns (50.580%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         LDCE                         0.000     0.000 r  rx_buffer_reg[4]/G
    SLICE_X6Y101         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  rx_buffer_reg[4]/Q
                         net (fo=2, routed)           0.182     0.360    rx_buffer[4]
    SLICE_X2Y100         FDRE                                         r  data_to_send_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_rx_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            trig_rx_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE                         0.000     0.000 r  trig_rx_flag_reg/C
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  trig_rx_flag_reg/Q
                         net (fo=3, routed)           0.160     0.324    trig_rx_flag
    SLICE_X2Y101         LUT6 (Prop_lut6_I0_O)        0.045     0.369 r  trig_rx_flag_i_1/O
                         net (fo=1, routed)           0.000     0.369    trig_rx_flag_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  trig_rx_flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_tx_present_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_tx_present_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.181ns (48.084%)  route 0.195ns (51.916%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE                         0.000     0.000 r  FSM_onehot_tx_present_state_reg[1]/C
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.181     0.181 r  FSM_onehot_tx_present_state_reg[1]/Q
                         net (fo=2, routed)           0.195     0.376    FSM_onehot_tx_present_state_reg_n_0_[1]
    SLICE_X4Y102         FDRE                                         r  FSM_onehot_tx_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_tx_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_tx_present_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.194ns (51.291%)  route 0.184ns (48.709%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE                         0.000     0.000 r  FSM_onehot_tx_present_state_reg[2]/C
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  FSM_onehot_tx_present_state_reg[2]/Q
                         net (fo=3, routed)           0.184     0.378    FSM_onehot_tx_present_state_reg_n_0_[2]
    SLICE_X4Y102         FDRE                                         r  FSM_onehot_tx_present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            data_to_send_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.158ns (41.729%)  route 0.221ns (58.271%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         LDCE                         0.000     0.000 r  rx_buffer_reg[3]/G
    SLICE_X1Y101         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rx_buffer_reg[3]/Q
                         net (fo=2, routed)           0.221     0.379    rx_buffer[3]
    SLICE_X3Y100         FDRE                                         r  data_to_send_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tx_clock_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.248ns  (logic 1.478ns (45.493%)  route 1.770ns (54.507%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=42, routed)          1.770     3.248    rst_IBUF
    SLICE_X0Y96          FDSE                                         r  tx_clock_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.605     5.028    clk_IBUF_BUFG
    SLICE_X0Y96          FDSE                                         r  tx_clock_counter_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tx_clock_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.244ns  (logic 1.478ns (45.554%)  route 1.766ns (54.446%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=42, routed)          1.766     3.244    rst_IBUF
    SLICE_X1Y96          FDRE                                         r  tx_clock_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.605     5.028    clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  tx_clock_counter_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tx_clock_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.244ns  (logic 1.478ns (45.554%)  route 1.766ns (54.446%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=42, routed)          1.766     3.244    rst_IBUF
    SLICE_X1Y96          FDRE                                         r  tx_clock_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.605     5.028    clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  tx_clock_counter_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tx_clock_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.244ns  (logic 1.478ns (45.554%)  route 1.766ns (54.446%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=42, routed)          1.766     3.244    rst_IBUF
    SLICE_X1Y96          FDRE                                         r  tx_clock_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.605     5.028    clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  tx_clock_counter_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tx_clock_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.244ns  (logic 1.478ns (45.554%)  route 1.766ns (54.446%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=42, routed)          1.766     3.244    rst_IBUF
    SLICE_X1Y96          FDRE                                         r  tx_clock_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.605     5.028    clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  tx_clock_counter_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tx_clock_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.095ns  (logic 1.478ns (47.737%)  route 1.618ns (52.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=42, routed)          1.618     3.095    rst_IBUF
    SLICE_X1Y97          FDRE                                         r  tx_clock_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.606     5.029    clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  tx_clock_counter_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tx_clock_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.095ns  (logic 1.478ns (47.737%)  route 1.618ns (52.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=42, routed)          1.618     3.095    rst_IBUF
    SLICE_X1Y97          FDRE                                         r  tx_clock_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.606     5.029    clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  tx_clock_counter_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tx_clock_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.095ns  (logic 1.478ns (47.737%)  route 1.618ns (52.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=42, routed)          1.618     3.095    rst_IBUF
    SLICE_X1Y97          FDRE                                         r  tx_clock_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.606     5.029    clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  tx_clock_counter_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tx_clock_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.095ns  (logic 1.478ns (47.737%)  route 1.618ns (52.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=42, routed)          1.618     3.095    rst_IBUF
    SLICE_X1Y97          FDRE                                         r  tx_clock_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.606     5.029    clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  tx_clock_counter_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tx_clk_baudrate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.049ns  (logic 1.628ns (53.373%)  route 1.422ns (46.627%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=42, routed)          1.422     2.899    rst_IBUF
    SLICE_X2Y99          LUT3 (Prop_lut3_I0_O)        0.150     3.049 r  tx_clk_baudrate_i_1/O
                         net (fo=1, routed)           0.000     3.049    tx_clk_baudrate_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  tx_clk_baudrate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.606     5.029    clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  tx_clk_baudrate_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.245ns (31.427%)  route 0.536ns (68.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=42, routed)          0.536     0.781    rst_IBUF
    SLICE_X4Y101         FDRE                                         r  rx_clock_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  rx_clock_timer_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.245ns (31.427%)  route 0.536ns (68.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=42, routed)          0.536     0.781    rst_IBUF
    SLICE_X4Y101         FDRE                                         r  rx_clock_timer_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  rx_clock_timer_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.245ns (31.427%)  route 0.536ns (68.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=42, routed)          0.536     0.781    rst_IBUF
    SLICE_X4Y101         FDRE                                         r  rx_clock_timer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  rx_clock_timer_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.245ns (31.427%)  route 0.536ns (68.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=42, routed)          0.536     0.781    rst_IBUF
    SLICE_X4Y101         FDRE                                         r  rx_clock_timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  rx_clock_timer_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.245ns (29.299%)  route 0.592ns (70.701%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=42, routed)          0.592     0.838    rst_IBUF
    SLICE_X5Y100         FDSE                                         r  rx_clock_timer_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X5Y100         FDSE                                         r  rx_clock_timer_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.245ns (29.196%)  route 0.595ns (70.804%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=42, routed)          0.595     0.841    rst_IBUF
    SLICE_X4Y99          FDRE                                         r  rx_clock_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  rx_clock_timer_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.245ns (29.196%)  route 0.595ns (70.804%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=42, routed)          0.595     0.841    rst_IBUF
    SLICE_X4Y99          FDRE                                         r  rx_clock_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  rx_clock_timer_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.245ns (29.196%)  route 0.595ns (70.804%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=42, routed)          0.595     0.841    rst_IBUF
    SLICE_X4Y99          FDRE                                         r  rx_clock_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  rx_clock_timer_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.245ns (29.196%)  route 0.595ns (70.804%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=42, routed)          0.595     0.841    rst_IBUF
    SLICE_X4Y99          FDRE                                         r  rx_clock_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  rx_clock_timer_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.245ns (29.147%)  route 0.597ns (70.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=42, routed)          0.597     0.842    rst_IBUF
    SLICE_X4Y100         FDRE                                         r  rx_clock_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  rx_clock_timer_reg[5]/C





