module RegFile(input logic [15:0] FromBus,
               input logic [5:0] IR11to6, 
               input logic [2:0] SR2,
               input logic LD_REG, SR1, DR,
               output logic [15:0] SR2OUT, SR1OUT);
endmodule