.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* LCD_bSeg_LCD */
.set LCD_bSeg_LCD__COMMON_0, 43
.set LCD_bSeg_LCD__COMMON_1, 11
.set LCD_bSeg_LCD__COMMON_2, 9
.set LCD_bSeg_LCD__COMMON_3, 10
.set LCD_bSeg_LCD__CONTROL, CYREG_LCD_CONTROL
.set LCD_bSeg_LCD__DATA00, CYREG_LCD_DATA00
.set LCD_bSeg_LCD__DATA01, CYREG_LCD_DATA01
.set LCD_bSeg_LCD__DATA02, CYREG_LCD_DATA02
.set LCD_bSeg_LCD__DATA03, CYREG_LCD_DATA03
.set LCD_bSeg_LCD__DATA04, CYREG_LCD_DATA04
.set LCD_bSeg_LCD__DATA05, CYREG_LCD_DATA05
.set LCD_bSeg_LCD__DATA06, CYREG_LCD_DATA06
.set LCD_bSeg_LCD__DATA07, CYREG_LCD_DATA07
.set LCD_bSeg_LCD__DATA10, CYREG_LCD_DATA10
.set LCD_bSeg_LCD__DATA11, CYREG_LCD_DATA11
.set LCD_bSeg_LCD__DATA12, CYREG_LCD_DATA12
.set LCD_bSeg_LCD__DATA13, CYREG_LCD_DATA13
.set LCD_bSeg_LCD__DATA14, CYREG_LCD_DATA14
.set LCD_bSeg_LCD__DATA15, CYREG_LCD_DATA15
.set LCD_bSeg_LCD__DATA16, CYREG_LCD_DATA16
.set LCD_bSeg_LCD__DATA17, CYREG_LCD_DATA17
.set LCD_bSeg_LCD__DIVIDER, CYREG_LCD_DIVIDER
.set LCD_bSeg_LCD__ID, CYREG_LCD_ID
.set LCD_bSeg_LCD__SEGMENT_0, 16
.set LCD_bSeg_LCD__SEGMENT_1, 18
.set LCD_bSeg_LCD__SEGMENT_2, 19
.set LCD_bSeg_LCD__SEGMENT_3, 20
.set LCD_bSeg_LCD__SEGMENT_4, 21
.set LCD_bSeg_LCD__SEGMENT_5, 3
.set LCD_bSeg_LCD__SEGMENT_6, 2
.set LCD_bSeg_LCD__SEGMENT_7, 45

/* LCD_Com */
.set LCD_Com__0__DR, CYREG_GPIO_PRT5_DR
.set LCD_Com__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set LCD_Com__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set LCD_Com__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set LCD_Com__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set LCD_Com__0__HSIOM_MASK, 0x0000F000
.set LCD_Com__0__HSIOM_SHIFT, 12
.set LCD_Com__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set LCD_Com__0__INTR, CYREG_GPIO_PRT5_INTR
.set LCD_Com__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set LCD_Com__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set LCD_Com__0__MASK, 0x08
.set LCD_Com__0__PC, CYREG_GPIO_PRT5_PC
.set LCD_Com__0__PC2, CYREG_GPIO_PRT5_PC2
.set LCD_Com__0__PORT, 5
.set LCD_Com__0__PS, CYREG_GPIO_PRT5_PS
.set LCD_Com__0__SHIFT, 3
.set LCD_Com__1__DR, CYREG_GPIO_PRT1_DR
.set LCD_Com__1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LCD_Com__1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LCD_Com__1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LCD_Com__1__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LCD_Com__1__HSIOM_MASK, 0x0000F000
.set LCD_Com__1__HSIOM_SHIFT, 12
.set LCD_Com__1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LCD_Com__1__INTR, CYREG_GPIO_PRT1_INTR
.set LCD_Com__1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LCD_Com__1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LCD_Com__1__MASK, 0x08
.set LCD_Com__1__OUT_SEL, CYREG_UDB_PA1_CFG10
.set LCD_Com__1__OUT_SEL_SHIFT, 6
.set LCD_Com__1__OUT_SEL_VAL, -1
.set LCD_Com__1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LCD_Com__1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LCD_Com__1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LCD_Com__1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LCD_Com__1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LCD_Com__1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LCD_Com__1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LCD_Com__1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LCD_Com__1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LCD_Com__1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LCD_Com__1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LCD_Com__1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LCD_Com__1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LCD_Com__1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LCD_Com__1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LCD_Com__1__PC, CYREG_GPIO_PRT1_PC
.set LCD_Com__1__PC2, CYREG_GPIO_PRT1_PC2
.set LCD_Com__1__PORT, 1
.set LCD_Com__1__PS, CYREG_GPIO_PRT1_PS
.set LCD_Com__1__SHIFT, 3
.set LCD_Com__2__DR, CYREG_GPIO_PRT1_DR
.set LCD_Com__2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LCD_Com__2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LCD_Com__2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LCD_Com__2__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LCD_Com__2__HSIOM_MASK, 0x000000F0
.set LCD_Com__2__HSIOM_SHIFT, 4
.set LCD_Com__2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LCD_Com__2__INTR, CYREG_GPIO_PRT1_INTR
.set LCD_Com__2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LCD_Com__2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LCD_Com__2__MASK, 0x02
.set LCD_Com__2__OUT_SEL, CYREG_UDB_PA1_CFG10
.set LCD_Com__2__OUT_SEL_SHIFT, 2
.set LCD_Com__2__OUT_SEL_VAL, -1
.set LCD_Com__2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LCD_Com__2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LCD_Com__2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LCD_Com__2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LCD_Com__2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LCD_Com__2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LCD_Com__2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LCD_Com__2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LCD_Com__2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LCD_Com__2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LCD_Com__2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LCD_Com__2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LCD_Com__2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LCD_Com__2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LCD_Com__2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LCD_Com__2__PC, CYREG_GPIO_PRT1_PC
.set LCD_Com__2__PC2, CYREG_GPIO_PRT1_PC2
.set LCD_Com__2__PORT, 1
.set LCD_Com__2__PS, CYREG_GPIO_PRT1_PS
.set LCD_Com__2__SHIFT, 1
.set LCD_Com__3__DR, CYREG_GPIO_PRT1_DR
.set LCD_Com__3__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LCD_Com__3__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LCD_Com__3__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LCD_Com__3__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LCD_Com__3__HSIOM_MASK, 0x00000F00
.set LCD_Com__3__HSIOM_SHIFT, 8
.set LCD_Com__3__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LCD_Com__3__INTR, CYREG_GPIO_PRT1_INTR
.set LCD_Com__3__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LCD_Com__3__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LCD_Com__3__MASK, 0x04
.set LCD_Com__3__OUT_SEL, CYREG_UDB_PA1_CFG10
.set LCD_Com__3__OUT_SEL_SHIFT, 4
.set LCD_Com__3__OUT_SEL_VAL, -1
.set LCD_Com__3__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LCD_Com__3__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LCD_Com__3__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LCD_Com__3__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LCD_Com__3__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LCD_Com__3__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LCD_Com__3__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LCD_Com__3__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LCD_Com__3__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LCD_Com__3__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LCD_Com__3__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LCD_Com__3__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LCD_Com__3__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LCD_Com__3__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LCD_Com__3__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LCD_Com__3__PC, CYREG_GPIO_PRT1_PC
.set LCD_Com__3__PC2, CYREG_GPIO_PRT1_PC2
.set LCD_Com__3__PORT, 1
.set LCD_Com__3__PS, CYREG_GPIO_PRT1_PS
.set LCD_Com__3__SHIFT, 2

/* LCD_Seg */
.set LCD_Seg__0__DR, CYREG_GPIO_PRT2_DR
.set LCD_Seg__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LCD_Seg__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LCD_Seg__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LCD_Seg__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LCD_Seg__0__HSIOM_MASK, 0x0000000F
.set LCD_Seg__0__HSIOM_SHIFT, 0
.set LCD_Seg__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_Seg__0__INTR, CYREG_GPIO_PRT2_INTR
.set LCD_Seg__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_Seg__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LCD_Seg__0__MASK, 0x01
.set LCD_Seg__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set LCD_Seg__0__OUT_SEL_SHIFT, 0
.set LCD_Seg__0__OUT_SEL_VAL, -1
.set LCD_Seg__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LCD_Seg__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LCD_Seg__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LCD_Seg__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LCD_Seg__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LCD_Seg__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LCD_Seg__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LCD_Seg__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LCD_Seg__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LCD_Seg__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LCD_Seg__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LCD_Seg__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LCD_Seg__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LCD_Seg__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LCD_Seg__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LCD_Seg__0__PC, CYREG_GPIO_PRT2_PC
.set LCD_Seg__0__PC2, CYREG_GPIO_PRT2_PC2
.set LCD_Seg__0__PORT, 2
.set LCD_Seg__0__PS, CYREG_GPIO_PRT2_PS
.set LCD_Seg__0__SHIFT, 0
.set LCD_Seg__1__DR, CYREG_GPIO_PRT2_DR
.set LCD_Seg__1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LCD_Seg__1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LCD_Seg__1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LCD_Seg__1__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LCD_Seg__1__HSIOM_MASK, 0x00000F00
.set LCD_Seg__1__HSIOM_SHIFT, 8
.set LCD_Seg__1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_Seg__1__INTR, CYREG_GPIO_PRT2_INTR
.set LCD_Seg__1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_Seg__1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LCD_Seg__1__MASK, 0x04
.set LCD_Seg__1__OUT_SEL, CYREG_UDB_PA2_CFG10
.set LCD_Seg__1__OUT_SEL_SHIFT, 4
.set LCD_Seg__1__OUT_SEL_VAL, -1
.set LCD_Seg__1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LCD_Seg__1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LCD_Seg__1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LCD_Seg__1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LCD_Seg__1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LCD_Seg__1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LCD_Seg__1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LCD_Seg__1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LCD_Seg__1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LCD_Seg__1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LCD_Seg__1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LCD_Seg__1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LCD_Seg__1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LCD_Seg__1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LCD_Seg__1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LCD_Seg__1__PC, CYREG_GPIO_PRT2_PC
.set LCD_Seg__1__PC2, CYREG_GPIO_PRT2_PC2
.set LCD_Seg__1__PORT, 2
.set LCD_Seg__1__PS, CYREG_GPIO_PRT2_PS
.set LCD_Seg__1__SHIFT, 2
.set LCD_Seg__2__DR, CYREG_GPIO_PRT2_DR
.set LCD_Seg__2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LCD_Seg__2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LCD_Seg__2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LCD_Seg__2__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LCD_Seg__2__HSIOM_MASK, 0x0000F000
.set LCD_Seg__2__HSIOM_SHIFT, 12
.set LCD_Seg__2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_Seg__2__INTR, CYREG_GPIO_PRT2_INTR
.set LCD_Seg__2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_Seg__2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LCD_Seg__2__MASK, 0x08
.set LCD_Seg__2__OUT_SEL, CYREG_UDB_PA2_CFG10
.set LCD_Seg__2__OUT_SEL_SHIFT, 6
.set LCD_Seg__2__OUT_SEL_VAL, -1
.set LCD_Seg__2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LCD_Seg__2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LCD_Seg__2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LCD_Seg__2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LCD_Seg__2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LCD_Seg__2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LCD_Seg__2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LCD_Seg__2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LCD_Seg__2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LCD_Seg__2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LCD_Seg__2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LCD_Seg__2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LCD_Seg__2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LCD_Seg__2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LCD_Seg__2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LCD_Seg__2__PC, CYREG_GPIO_PRT2_PC
.set LCD_Seg__2__PC2, CYREG_GPIO_PRT2_PC2
.set LCD_Seg__2__PORT, 2
.set LCD_Seg__2__PS, CYREG_GPIO_PRT2_PS
.set LCD_Seg__2__SHIFT, 3
.set LCD_Seg__3__DR, CYREG_GPIO_PRT2_DR
.set LCD_Seg__3__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LCD_Seg__3__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LCD_Seg__3__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LCD_Seg__3__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LCD_Seg__3__HSIOM_MASK, 0x000F0000
.set LCD_Seg__3__HSIOM_SHIFT, 16
.set LCD_Seg__3__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_Seg__3__INTR, CYREG_GPIO_PRT2_INTR
.set LCD_Seg__3__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_Seg__3__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LCD_Seg__3__MASK, 0x10
.set LCD_Seg__3__OUT_SEL, CYREG_UDB_PA2_CFG10
.set LCD_Seg__3__OUT_SEL_SHIFT, 8
.set LCD_Seg__3__OUT_SEL_VAL, -1
.set LCD_Seg__3__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LCD_Seg__3__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LCD_Seg__3__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LCD_Seg__3__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LCD_Seg__3__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LCD_Seg__3__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LCD_Seg__3__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LCD_Seg__3__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LCD_Seg__3__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LCD_Seg__3__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LCD_Seg__3__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LCD_Seg__3__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LCD_Seg__3__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LCD_Seg__3__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LCD_Seg__3__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LCD_Seg__3__PC, CYREG_GPIO_PRT2_PC
.set LCD_Seg__3__PC2, CYREG_GPIO_PRT2_PC2
.set LCD_Seg__3__PORT, 2
.set LCD_Seg__3__PS, CYREG_GPIO_PRT2_PS
.set LCD_Seg__3__SHIFT, 4
.set LCD_Seg__4__DR, CYREG_GPIO_PRT2_DR
.set LCD_Seg__4__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LCD_Seg__4__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LCD_Seg__4__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LCD_Seg__4__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LCD_Seg__4__HSIOM_MASK, 0x00F00000
.set LCD_Seg__4__HSIOM_SHIFT, 20
.set LCD_Seg__4__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_Seg__4__INTR, CYREG_GPIO_PRT2_INTR
.set LCD_Seg__4__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_Seg__4__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LCD_Seg__4__MASK, 0x20
.set LCD_Seg__4__OUT_SEL, CYREG_UDB_PA2_CFG11
.set LCD_Seg__4__OUT_SEL_SHIFT, 10
.set LCD_Seg__4__OUT_SEL_VAL, -1
.set LCD_Seg__4__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LCD_Seg__4__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LCD_Seg__4__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LCD_Seg__4__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LCD_Seg__4__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LCD_Seg__4__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LCD_Seg__4__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LCD_Seg__4__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LCD_Seg__4__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LCD_Seg__4__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LCD_Seg__4__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LCD_Seg__4__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LCD_Seg__4__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LCD_Seg__4__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LCD_Seg__4__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LCD_Seg__4__PC, CYREG_GPIO_PRT2_PC
.set LCD_Seg__4__PC2, CYREG_GPIO_PRT2_PC2
.set LCD_Seg__4__PORT, 2
.set LCD_Seg__4__PS, CYREG_GPIO_PRT2_PS
.set LCD_Seg__4__SHIFT, 5
.set LCD_Seg__5__DR, CYREG_GPIO_PRT0_DR
.set LCD_Seg__5__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LCD_Seg__5__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LCD_Seg__5__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LCD_Seg__5__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LCD_Seg__5__HSIOM_MASK, 0x0000F000
.set LCD_Seg__5__HSIOM_SHIFT, 12
.set LCD_Seg__5__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LCD_Seg__5__INTR, CYREG_GPIO_PRT0_INTR
.set LCD_Seg__5__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LCD_Seg__5__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LCD_Seg__5__MASK, 0x08
.set LCD_Seg__5__OUT_SEL, CYREG_UDB_PA0_CFG11
.set LCD_Seg__5__OUT_SEL_SHIFT, 6
.set LCD_Seg__5__OUT_SEL_VAL, -1
.set LCD_Seg__5__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LCD_Seg__5__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LCD_Seg__5__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LCD_Seg__5__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LCD_Seg__5__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LCD_Seg__5__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LCD_Seg__5__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LCD_Seg__5__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LCD_Seg__5__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LCD_Seg__5__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LCD_Seg__5__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LCD_Seg__5__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LCD_Seg__5__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LCD_Seg__5__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LCD_Seg__5__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LCD_Seg__5__PC, CYREG_GPIO_PRT0_PC
.set LCD_Seg__5__PC2, CYREG_GPIO_PRT0_PC2
.set LCD_Seg__5__PORT, 0
.set LCD_Seg__5__PS, CYREG_GPIO_PRT0_PS
.set LCD_Seg__5__SHIFT, 3
.set LCD_Seg__6__DR, CYREG_GPIO_PRT0_DR
.set LCD_Seg__6__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LCD_Seg__6__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LCD_Seg__6__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LCD_Seg__6__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LCD_Seg__6__HSIOM_MASK, 0x00000F00
.set LCD_Seg__6__HSIOM_SHIFT, 8
.set LCD_Seg__6__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LCD_Seg__6__INTR, CYREG_GPIO_PRT0_INTR
.set LCD_Seg__6__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LCD_Seg__6__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LCD_Seg__6__MASK, 0x04
.set LCD_Seg__6__OUT_SEL, CYREG_UDB_PA0_CFG11
.set LCD_Seg__6__OUT_SEL_SHIFT, 4
.set LCD_Seg__6__OUT_SEL_VAL, -1
.set LCD_Seg__6__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LCD_Seg__6__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LCD_Seg__6__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LCD_Seg__6__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LCD_Seg__6__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LCD_Seg__6__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LCD_Seg__6__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LCD_Seg__6__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LCD_Seg__6__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LCD_Seg__6__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LCD_Seg__6__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LCD_Seg__6__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LCD_Seg__6__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LCD_Seg__6__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LCD_Seg__6__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LCD_Seg__6__PC, CYREG_GPIO_PRT0_PC
.set LCD_Seg__6__PC2, CYREG_GPIO_PRT0_PC2
.set LCD_Seg__6__PORT, 0
.set LCD_Seg__6__PS, CYREG_GPIO_PRT0_PS
.set LCD_Seg__6__SHIFT, 2
.set LCD_Seg__7__DR, CYREG_GPIO_PRT5_DR
.set LCD_Seg__7__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set LCD_Seg__7__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set LCD_Seg__7__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set LCD_Seg__7__HSIOM, CYREG_HSIOM_PORT_SEL5
.set LCD_Seg__7__HSIOM_MASK, 0x00F00000
.set LCD_Seg__7__HSIOM_SHIFT, 20
.set LCD_Seg__7__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set LCD_Seg__7__INTR, CYREG_GPIO_PRT5_INTR
.set LCD_Seg__7__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set LCD_Seg__7__INTSTAT, CYREG_GPIO_PRT5_INTR
.set LCD_Seg__7__MASK, 0x20
.set LCD_Seg__7__PC, CYREG_GPIO_PRT5_PC
.set LCD_Seg__7__PC2, CYREG_GPIO_PRT5_PC2
.set LCD_Seg__7__PORT, 5
.set LCD_Seg__7__PS, CYREG_GPIO_PRT5_PS
.set LCD_Seg__7__SHIFT, 5

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL23
.set Clock_1__DIV_ID, 0x00000040
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set Clock_1__PA_DIV_ID, 0x000000FF

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x112D11A1
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4M
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4M_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 13
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
