##### 3.1.4.9 Offset 28h: ASQ â€“ Admin Submission Queue Base Address

> **Section ID**: 3.1.4.9 | **Page**: 89-89

This property defines the base memory address of the Admin Submission Queue.
This property shall not be reset by a Controller Level Reset initiated by a Controller Reset.


---
### ðŸ“Š Tables (1)

#### Table 1: Table_3_1_4_9_Offset_28h_ASQ_Admin_Submission_Queue_Base_Address
![Table_3_1_4_9_Offset_28h_ASQ_Admin_Submission_Queue_Base_Address](../section_images/Table_3_1_4_9_Offset_28h_ASQ_Admin_Submission_Queue_Base_Address.png)

| Bits | Type | Reset | Description |
| :--- | :--- | :--- | :--- |
| 63:12 | RW | Impl Spec | Admin Submission Queue Base (ASQB): This field specifies the 52 most significant bits of the 64-bit physical address for the Admin Submission Queue. This address shall be memory page aligned (based on the value in CC-MPS). All Admin commands, including creation of I/O Submission Queues and I/O Completions Queues shall be submitted to this queue. For the definition of Submission Queues, refer to section 4.1. |
| 11:00 | RO | 0h | Reserved |

