=====
SETUP
14.967
7.321
22.289
FPGA_clk_ibuf
0.000
2.088
byte_received_s0
2.332
2.790
n132_s0
4.248
4.873
LED_s2
7.321
=====
SETUP
15.287
6.645
21.932
FPGA_clk_ibuf
0.000
2.088
SCLKr_0_s0
2.332
2.790
SCLKr_1_s0
6.645
=====
SETUP
15.450
6.482
21.932
FPGA_clk_ibuf
0.000
2.088
SSELr_0_s0
2.332
2.790
SSELr_1_s0
6.482
=====
SETUP
15.451
6.481
21.932
FPGA_clk_ibuf
0.000
2.088
MOSIr_0_s0
2.332
2.790
MOSIr_1_s0
6.481
=====
SETUP
15.461
6.471
21.932
FPGA_clk_ibuf
0.000
2.088
SCLKr_1_s0
2.332
2.790
n15_s0
4.262
5.361
n20_s0
5.372
6.471
byte_received_s0
6.471
=====
SETUP
15.708
6.581
22.289
FPGA_clk_ibuf
0.000
2.088
SSELr_1_s0
2.332
2.790
n128_s0
4.253
5.055
bitcnt_0_s2
6.581
=====
SETUP
15.708
6.581
22.289
FPGA_clk_ibuf
0.000
2.088
SSELr_1_s0
2.332
2.790
n128_s0
4.253
5.055
bitcnt_1_s2
6.581
=====
SETUP
15.708
6.581
22.289
FPGA_clk_ibuf
0.000
2.088
SSELr_1_s0
2.332
2.790
n128_s0
4.253
5.055
bitcnt_2_s0
6.581
=====
SETUP
15.742
6.190
21.932
FPGA_clk_ibuf
0.000
2.088
byte_data_received_0_s0
2.332
2.790
LED_s2
6.190
=====
SETUP
15.810
6.479
22.289
FPGA_clk_ibuf
0.000
2.088
SCLKr_1_s0
2.332
2.790
n15_s0
4.262
5.323
byte_data_received_0_s0
6.479
=====
SETUP
16.571
5.361
21.932
FPGA_clk_ibuf
0.000
2.088
SCLKr_1_s0
2.332
2.790
n24_s2
4.262
5.361
bitcnt_1_s2
5.361
=====
SETUP
17.044
4.888
21.932
FPGA_clk_ibuf
0.000
2.088
SCLKr_1_s0
2.332
2.790
n25_s3
4.262
4.888
bitcnt_0_s2
4.888
=====
SETUP
17.066
5.223
22.289
FPGA_clk_ibuf
0.000
2.088
SCLKr_1_s0
2.332
2.790
bitcnt_2_s3
4.262
4.887
bitcnt_2_s0
5.223
=====
SETUP
17.533
4.399
21.932
FPGA_clk_ibuf
0.000
2.088
SCLKr_1_s0
2.332
2.790
SCLKr_2_s0
4.399
=====
SETUP
17.700
4.232
21.932
FPGA_clk_ibuf
0.000
2.088
bitcnt_1_s2
2.332
2.790
n23_s0
3.133
4.232
bitcnt_2_s0
4.232
=====
SETUP
18.181
3.751
21.932
FPGA_clk_ibuf
0.000
2.088
MOSIr_1_s0
2.332
2.790
byte_data_received_0_s0
3.751
=====
HOLD
0.708
2.284
1.577
FPGA_clk_ibuf
0.000
1.392
bitcnt_2_s0
1.577
1.910
n23_s0
1.912
2.284
bitcnt_2_s0
2.284
=====
HOLD
0.709
2.285
1.577
FPGA_clk_ibuf
0.000
1.392
bitcnt_1_s2
1.577
1.910
n24_s2
1.913
2.285
bitcnt_1_s2
2.285
=====
HOLD
0.955
2.531
1.577
FPGA_clk_ibuf
0.000
1.392
MOSIr_1_s0
1.577
1.910
byte_data_received_0_s0
2.531
=====
HOLD
0.955
2.532
1.577
FPGA_clk_ibuf
0.000
1.392
bitcnt_0_s2
1.577
1.910
n20_s0
2.160
2.532
byte_received_s0
2.532
=====
HOLD
1.060
2.636
1.577
FPGA_clk_ibuf
0.000
1.392
bitcnt_0_s2
1.577
1.910
n25_s3
1.912
2.636
bitcnt_0_s2
2.636
=====
HOLD
1.255
2.831
1.577
FPGA_clk_ibuf
0.000
1.392
SCLKr_1_s0
1.577
1.910
SCLKr_2_s0
2.831
=====
HOLD
1.516
3.105
1.589
FPGA_clk_ibuf
0.000
1.392
SCLKr_2_s0
1.577
1.910
bitcnt_2_s3
2.144
2.868
bitcnt_2_s0
3.105
=====
HOLD
2.035
3.612
1.577
FPGA_clk_ibuf
0.000
1.392
byte_data_received_0_s0
1.577
1.910
LED_s2
3.612
=====
HOLD
2.131
3.721
1.589
FPGA_clk_ibuf
0.000
1.392
SCLKr_2_s0
1.577
1.910
n15_s0
2.158
2.884
byte_data_received_0_s0
3.721
=====
HOLD
2.443
4.019
1.577
FPGA_clk_ibuf
0.000
1.392
MOSIr_0_s0
1.577
1.910
MOSIr_1_s0
4.019
=====
HOLD
2.443
4.020
1.577
FPGA_clk_ibuf
0.000
1.392
SSELr_0_s0
1.577
1.910
SSELr_1_s0
4.020
=====
HOLD
2.462
4.038
1.577
FPGA_clk_ibuf
0.000
1.392
SCLKr_0_s0
1.577
1.910
SCLKr_1_s0
4.038
=====
HOLD
2.775
4.364
1.589
FPGA_clk_ibuf
0.000
1.392
SSELr_1_s0
1.577
1.910
n128_s0
2.706
3.262
bitcnt_0_s2
4.364
=====
HOLD
2.775
4.364
1.589
FPGA_clk_ibuf
0.000
1.392
SSELr_1_s0
1.577
1.910
n128_s0
2.706
3.262
bitcnt_1_s2
4.364
=====
HOLD
2.775
4.364
1.589
FPGA_clk_ibuf
0.000
1.392
SSELr_1_s0
1.577
1.910
n128_s0
2.706
3.262
bitcnt_2_s0
4.364
=====
HOLD
3.200
4.789
1.589
FPGA_clk_ibuf
0.000
1.392
byte_received_s0
1.577
1.910
n132_s0
2.702
3.087
LED_s2
4.789
