Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:23:05 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/align_t/post_route_timing.rpt
| Design       : align_t
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
input_a[10]                    a_e[0]                         inf           
input_a[11]                    a_e[1]                         inf           
input_a[12]                    a_e[2]                         inf           
input_a[13]                    a_e[3]                         inf           
input_a[14]                    a_e[4]                         inf           
input_a[14]                    a_e[5]                         inf           
input_a[5]                     a_m[10]                        inf           
input_a[6]                     a_m[11]                        inf           
input_a[7]                     a_m[12]                        inf           
input_a[8]                     a_m[13]                        inf           
input_a[9]                     a_m[14]                        inf           
input_a[0]                     a_m[5]                         inf           
input_a[1]                     a_m[6]                         inf           
input_a[2]                     a_m[7]                         inf           
input_a[3]                     a_m[8]                         inf           
input_a[4]                     a_m[9]                         inf           
input_a[15]                    a_s                            inf           



