vsim -gui work.CLOCK1_sim
# vsim -gui work.CLOCK1_sim 
# Start time: 10:05:25 on Jul 04,2025
# Loading work.CLOCK1_sim
# Loading work.CNT60
# Loading work.SEG7DEC
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'QH'. The port definition is at: C:/lab/verilog_lab/lab6/CNT60.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CLOCK1_sim/u_sec File: C:/lab/verilog_lab/clock1/COUNT1_sim.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'QH'. The port definition is at: C:/lab/verilog_lab/lab6/CNT60.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CLOCK1_sim/u_min File: C:/lab/verilog_lab/clock1/COUNT1_sim.v Line: 57
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (7) for port 'nHEX'. The port definition is at: C:/lab/verilog_lab/lab6/SEG7DEC.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CLOCK1_sim/u_hex0 File: C:/lab/verilog_lab/clock1/COUNT1_sim.v Line: 73
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'DIN'. The port definition is at: C:/lab/verilog_lab/lab6/SEG7DEC.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CLOCK1_sim/u_hex1 File: C:/lab/verilog_lab/clock1/COUNT1_sim.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (7) for port 'nHEX'. The port definition is at: C:/lab/verilog_lab/lab6/SEG7DEC.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CLOCK1_sim/u_hex1 File: C:/lab/verilog_lab/clock1/COUNT1_sim.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (7) for port 'nHEX'. The port definition is at: C:/lab/verilog_lab/lab6/SEG7DEC.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CLOCK1_sim/u_hex2 File: C:/lab/verilog_lab/clock1/COUNT1_sim.v Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'DIN'. The port definition is at: C:/lab/verilog_lab/lab6/SEG7DEC.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CLOCK1_sim/u_hex3 File: C:/lab/verilog_lab/clock1/COUNT1_sim.v Line: 76
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (7) for port 'nHEX'. The port definition is at: C:/lab/verilog_lab/lab6/SEG7DEC.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CLOCK1_sim/u_hex3 File: C:/lab/verilog_lab/clock1/COUNT1_sim.v Line: 76
# End time: 14:09:45 on Jul 07,2025, Elapsed time: 76:04:20
# Errors: 0, Warnings: 9
# Closing project C:/lab/verilog_lab/clock1/clock1.mpf
