// Seed: 1587844917
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  assign module_2.type_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  wire id_4;
  always @(posedge 1) id_3 = id_3;
  id_5(
      .id_0(), .id_1(id_4), .id_2(1), .id_3(id_1), .id_4(1)
  );
endmodule
module module_2 (
    input wor id_0,
    output wor id_1,
    input tri1 id_2,
    output supply1 id_3,
    input tri id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6
  );
endmodule
