Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\juane\OneDrive\Documentos\QUARTUS\PROJETO_3_PHI\myhardware.qsys --block-symbol-file --output-directory=C:\Users\juane\OneDrive\Documentos\QUARTUS\PROJETO_3_PHI\myhardware --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading PROJETO_3_PHI/myhardware.qsys
Progress: Reading input file
Progress: Adding HEX_0 [altera_avalon_pio 23.1]
Progress: Parameterizing module HEX_0
Progress: Adding HEX_1 [altera_avalon_pio 23.1]
Progress: Parameterizing module HEX_1
Progress: Adding HEX_2 [altera_avalon_pio 23.1]
Progress: Parameterizing module HEX_2
Progress: Adding HEX_3 [altera_avalon_pio 23.1]
Progress: Parameterizing module HEX_3
Progress: Adding HEX_4 [altera_avalon_pio 23.1]
Progress: Parameterizing module HEX_4
Progress: Adding HEX_5 [altera_avalon_pio 23.1]
Progress: Parameterizing module HEX_5
Progress: Adding LEDS [altera_avalon_pio 23.1]
Progress: Parameterizing module LEDS
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 23.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 23.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 23.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: myhardware.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: myhardware.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: myhardware.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: myhardware.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\juane\OneDrive\Documentos\QUARTUS\PROJETO_3_PHI\myhardware.qsys --synthesis=VHDL --output-directory=C:\Users\juane\OneDrive\Documentos\QUARTUS\PROJETO_3_PHI\myhardware\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading PROJETO_3_PHI/myhardware.qsys
Progress: Reading input file
Progress: Adding HEX_0 [altera_avalon_pio 23.1]
Progress: Parameterizing module HEX_0
Progress: Adding HEX_1 [altera_avalon_pio 23.1]
Progress: Parameterizing module HEX_1
Progress: Adding HEX_2 [altera_avalon_pio 23.1]
Progress: Parameterizing module HEX_2
Progress: Adding HEX_3 [altera_avalon_pio 23.1]
Progress: Parameterizing module HEX_3
Progress: Adding HEX_4 [altera_avalon_pio 23.1]
Progress: Parameterizing module HEX_4
Progress: Adding HEX_5 [altera_avalon_pio 23.1]
Progress: Parameterizing module HEX_5
Progress: Adding LEDS [altera_avalon_pio 23.1]
Progress: Parameterizing module LEDS
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 23.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 23.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 23.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: myhardware.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: myhardware.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: myhardware.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: myhardware.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: myhardware: Generating myhardware "myhardware" for QUARTUS_SYNTH
Info: HEX_0: Starting RTL generation for module 'myhardware_HEX_0'
Info: HEX_0:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=myhardware_HEX_0 --dir=C:/Users/juane/AppData/Local/Temp/alt0472_9197453326863776311.dir/0002_HEX_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/juane/AppData/Local/Temp/alt0472_9197453326863776311.dir/0002_HEX_0_gen//myhardware_HEX_0_component_configuration.pl --do_build_sim=0}]
Info: HEX_0: Done RTL generation for module 'myhardware_HEX_0'
Info: HEX_0: "myhardware" instantiated altera_avalon_pio "HEX_0"
Info: LEDS: Starting RTL generation for module 'myhardware_LEDS'
Info: LEDS:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=myhardware_LEDS --dir=C:/Users/juane/AppData/Local/Temp/alt0472_9197453326863776311.dir/0003_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/juane/AppData/Local/Temp/alt0472_9197453326863776311.dir/0003_LEDS_gen//myhardware_LEDS_component_configuration.pl --do_build_sim=0}]
Info: LEDS: Done RTL generation for module 'myhardware_LEDS'
Info: LEDS: "myhardware" instantiated altera_avalon_pio "LEDS"
Info: jtag_uart_0: Starting RTL generation for module 'myhardware_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=myhardware_jtag_uart_0 --dir=C:/Users/juane/AppData/Local/Temp/alt0472_9197453326863776311.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/juane/AppData/Local/Temp/alt0472_9197453326863776311.dir/0004_jtag_uart_0_gen//myhardware_jtag_uart_0_component_configuration.pl --do_build_sim=0}]
Info: jtag_uart_0: Done RTL generation for module 'myhardware_jtag_uart_0'
Info: jtag_uart_0: "myhardware" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "myhardware" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'myhardware_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=myhardware_onchip_memory2_0 --dir=C:/Users/juane/AppData/Local/Temp/alt0472_9197453326863776311.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/juane/AppData/Local/Temp/alt0472_9197453326863776311.dir/0005_onchip_memory2_0_gen//myhardware_onchip_memory2_0_component_configuration.pl --do_build_sim=0}]
Info: onchip_memory2_0: Done RTL generation for module 'myhardware_onchip_memory2_0'
Info: onchip_memory2_0: "myhardware" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sysid_qsys_0: "myhardware" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'myhardware_timer_0'
Info: timer_0:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=myhardware_timer_0 --dir=C:/Users/juane/AppData/Local/Temp/alt0472_9197453326863776311.dir/0007_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/juane/AppData/Local/Temp/alt0472_9197453326863776311.dir/0007_timer_0_gen//myhardware_timer_0_component_configuration.pl --do_build_sim=0}]
Info: timer_0: Done RTL generation for module 'myhardware_timer_0'
Info: timer_0: "myhardware" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "myhardware" instantiated altera_mm_interconnect "mm_interconnect_0"
Error: Generation stopped, 97 or more modules remaining
Info: myhardware: Done "myhardware" with 29 modules, 9 files
Error: qsys-generate failed with exit code 1: 1 Error, 1 Warning
Info: Stopping: Create HDL design files for synthesis
