[{"commit":{"message":"Fix typo in c2_MacroAssembler_riscv.cpp"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"16900449067e09c4469b3f8a19e66e599c2db275"},{"commit":{"message":"Update src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp\n\nCo-authored-by: Feilong Jiang <freedom.jfl@gmail.com>"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"6216e38f60df6df0c14004f6de03d4b0236a49c8"},{"commit":{"message":"Fix intrinsic round_node parameter"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"}],"sha":"82b5e59321d930fb550d644364d70b671a426ec0"},{"commit":{"message":"Fix whitespaces in c2_MacroAssembler"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"}],"sha":"492fb25c5792444d4876a5c09b55c0418fd9a02b"},{"commit":{"message":"Remove unused cr flag in node"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"f6dd7b16101281248212ff9b869aaa62ea00f789"},{"commit":{"message":"Merge branch 'JDK-8312569' of github.com:Ilyagavrilin\/jdk into JDK-8312569"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"2f512dd1567538806178b56b165fa45ea450f863"},{"commit":{"message":"Merge branch 'openjdk:master' into JDK-8312569"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"f4a9dd75d2659d598062cf6d2a6299fcd20f07a7"},{"commit":{"message":"Move round intrinsic to c2_MacroAssembler_riscv"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"11c91addca3c35a586a5a69f53116f080bb0ec38"},{"commit":{"message":"Fixes in double rounding intrinsic\n\nUse similar converting mode instead of different.\nChange pipe_class to default and remove effecr on cr.\nIndentation fixes, variables renaming, add more comments."},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"47a7fb2b65371f5443689bc366fd7eb29851a9c8"},{"commit":{"message":"Change fsgnj_d(dst, src, src) to fmv_d(dst, src)"},"files":[],"sha":"1c43b040c28074f0f197c9a6c75ee3ea224779e2"},{"commit":{"message":"Fix comments style"},"files":[],"sha":"ba609de3ad8411fb262ce37fd33e716c5b14beea"},{"commit":{"message":"Add missing intrinsic for double rounding\n\nAdd intrinsics for rounding with mode like Math.ceil\/floor\/rint.\nImprove whitespaces from previous pr."},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"fd40e672b6bb03875a26c612caa7cdd7b6b9ed8f"}]