# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do stageEX_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/ulaMIPS.vhdl}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ulaMIPS
# -- Compiling architecture behavioral of ulaMIPS
# vcom -93 -work work {C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/mux21MIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mux21MIPS
# -- Compiling architecture behavioral of mux21MIPS
# vcom -93 -work work {C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/Mux41/mux41.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mux41
# -- Compiling architecture behavioral of mux41
# vcom -93 -work work {C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageEX/stageEX.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity stageEX
# -- Compiling architecture behavioral of stageEX
# vcom -93 -work work {C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageEX/mux21.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mux21
# -- Compiling architecture behavioral of mux21
# 
# vcom -93 -work work {C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageEX/stageEX_testbench.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity stageEX_testbench
# -- Compiling architecture estrutural of stageEX_testbench
# ** Warning: [4] C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageEX/stageEX_testbench.vhd(85): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  stageEX_testbench
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps stageEX_testbench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.stageex_testbench(estrutural)
# Loading work.stageex(behavioral)
# Loading work.mux21(behavioral)
# Loading work.mux41(behavioral)
# Loading work.mux21mips(behavioral)
# Loading work.ulamips(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /stageex_testbench/map_testStageEX/map_ulaMIPS
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /stageex_testbench/map_testStageEX/map_ulaMIPS
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /stageex_testbench/map_testStageEX/map_ulaMIPS
# Break key hit 
# Break in Process line__68 at C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageEX/stageEX_testbench.vhd line 87
