Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Carry_Lookahead_16_Bit_behav xil_defaultlib.tb_Carry_Lookahead_16_Bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'Cout' [C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/tb_Carry_Lookahead_16_Bit.v:29]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'P' [C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/Carry_Lookahead_Adder.v:16]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'p' [C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/Carry_Lookahead_Adder.v:17]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'p' [C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/Carry_Lookahead_Adder.v:18]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'p' [C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/Carry_Lookahead_Adder.v:19]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'p' [C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/Carry_Lookahead_Adder.v:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pg_Block
Compiling module xil_defaultlib.SuperPG_Block
Compiling module xil_defaultlib.Carry_Block_1
Compiling module xil_defaultlib.Carry_Block_2
Compiling module xil_defaultlib.Carry_Block_3
Compiling module xil_defaultlib.Carry_Block_4
Compiling module xil_defaultlib.Carry_Lookahead_Adder
Compiling module xil_defaultlib.CarryOuts
Compiling module xil_defaultlib.Carry_Lookahead_16_Bit
Compiling module xil_defaultlib.tb_Carry_Lookahead_16_Bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Carry_Lookahead_16_Bit_behav
