Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
Start time: 18:38:18 on Mar 20,2024
vlog -work work ./design/design.v ./design/tb.v -l vcompile.txt 
-- Compiling module dual_port_RAM
-- Compiling module asyn_fifo
** Error: (vlog-13069) ./design/design.v(79): near "<=": syntax error, unexpected <=.
** Error: ./design/design.v(79): (vlog-13205) Syntax error found in the scope following 'rptr_syn'. Is there a missing '::'?
-- Compiling module tb
End time: 18:38:18 on Mar 20,2024, Elapsed time: 0:00:00
Errors: 2, Warnings: 0
