

================================================================
== Vitis HLS Report for 'fw'
================================================================
* Date:           Sun Jan 28 21:02:31 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_fw_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.516 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    20754|    20754|  0.415 ms|  0.415 ms|  20755|  20755|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                                       |                                                             |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                                Instance                               |                            Module                           |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-----------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_14                  |fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2                  |      269|      269|  5.380 us|  5.380 us|    269|    269|       no|
        |grp_fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5_fu_20  |fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5  |    20482|    20482|  0.410 ms|  0.410 ms|  20482|  20482|       no|
        +-----------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 5 [1/1] (2.26ns)   --->   "%path = alloca i64 1" [fw_no_taffo.c:28]   --->   Operation 5 'alloca' 'path' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2, i32 %path"   --->   Operation 6 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2, i32 %path"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5, i32 %path"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln21 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [fw_no_taffo.c:21]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5, i32 %path"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%ret_ln57 = ret" [fw_no_taffo.c:57]   --->   Operation 11 'ret' 'ret_ln57' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
path               (alloca       ) [ 00111]
call_ln0           (call         ) [ 00000]
spectopmodule_ln21 (spectopmodule) [ 00000]
call_ln0           (call         ) [ 00000]
ret_ln57           (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1001" name="const_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1004" name="path_alloca_fu_10">
<pin_list>
<pin id="11" dir="0" index="0" bw="1" slack="0"/>
<pin id="12" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="path/1 "/>
</bind>
</comp>

<comp id="14" class="1004" name="grp_fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="0" slack="0"/>
<pin id="16" dir="0" index="1" bw="32" slack="0"/>
<pin id="17" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="grp_fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="0" slack="0"/>
<pin id="22" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="23" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="13"><net_src comp="0" pin="0"/><net_sink comp="10" pin=0"/></net>

<net id="18"><net_src comp="2" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="10" pin="1"/><net_sink comp="14" pin=1"/></net>

<net id="24"><net_src comp="4" pin="0"/><net_sink comp="20" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                            Functional Unit                            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|   call   |         grp_fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_14         |    0    |   4.22  |   568   |   523   |
|          | grp_fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5_fu_20 |    2    | 1.71629 |   414   |   516   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                       |    2    | 5.93629 |   982   |   1039  |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|path|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    5   |   982  |  1039  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    2   |    5   |   982  |  1039  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
