# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:05:30 on Feb 04,2026
# vlog -reportprogress 300 tb.sv "+acc" 
# -- Compiling module baud_gen
# -- Compiling module uart_tx
# -- Compiling module uart_rx
# -- Compiling module top
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 20:05:30 on Feb 04,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 20:05:31 on Feb 04,2026
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_rx(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_tx(fast)".
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.baud_gen(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
# PASS : TX= 36 RX= 36
# PASS : TX=129 RX=129
# PASS : TX=  9 RX=  9
# PASS : TX= 99 RX= 99
# PASS : TX= 13 RX= 13
# PASS : TX=141 RX=141
# PASS : TX=101 RX=101
# PASS : TX= 18 RX= 18
# PASS : TX=  1 RX=  1
# PASS : TX= 13 RX= 13
# PASS : TX=118 RX=118
# ** Note: $finish    : tb.sv(58)
#    Time: 1003970 ns  Iteration: 1  Instance: /tb
# 1
# Break in Module tb at tb.sv line 58
# Causality operation skipped due to absence of debug database file
